
ESP8266.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e50  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001108  08012000  08012000  00022000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013108  08013108  0003022c  2**0
                  CONTENTS
  4 .ARM          00000008  08013108  08013108  00023108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013110  08013110  0003022c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08013110  08013110  00023110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08013118  08013118  00023118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  08013120  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003022c  2**0
                  CONTENTS
 10 .bss          00009754  20000230  20000230  00030230  2**3
                  ALLOC
 11 ._user_heap_stack 00003004  20009984  20009984  00030230  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00045fe0  00000000  00000000  0003025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008008  00000000  00000000  0007623c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001da8  00000000  00000000  0007e248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001b18  00000000  00000000  0007fff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030e51  00000000  00000000  00081b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000301ff  00000000  00000000  000b2959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fbb00  00000000  00000000  000e2b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001de658  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a6cc  00000000  00000000  001de6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000230 	.word	0x20000230
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08011fe8 	.word	0x08011fe8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000234 	.word	0x20000234
 80001ec:	08011fe8 	.word	0x08011fe8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <_Z11I2Cdev_initP17I2C_HandleTypeDef>:

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef *hi2c)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    I2Cdev_hi2c = hi2c;
 8001020:	4a04      	ldr	r2, [pc, #16]	; (8001034 <_Z11I2Cdev_initP17I2C_HandleTypeDef+0x1c>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6013      	str	r3, [r2, #0]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	2000024c 	.word	0x2000024c

08001038 <_Z15I2Cdev_readBitshhhhPht>:
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t
I2Cdev_readBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data, uint16_t timeout)
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	4604      	mov	r4, r0
 8001040:	4608      	mov	r0, r1
 8001042:	4611      	mov	r1, r2
 8001044:	461a      	mov	r2, r3
 8001046:	4623      	mov	r3, r4
 8001048:	71fb      	strb	r3, [r7, #7]
 800104a:	4603      	mov	r3, r0
 800104c:	71bb      	strb	r3, [r7, #6]
 800104e:	460b      	mov	r3, r1
 8001050:	717b      	strb	r3, [r7, #5]
 8001052:	4613      	mov	r3, r2
 8001054:	713b      	strb	r3, [r7, #4]
    // 76543210 bit numbers
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t count, b;
    if ((count = I2Cdev_readByte(devAddr, regAddr, &b, timeout)) != 0)
 8001056:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001058:	f107 020d 	add.w	r2, r7, #13
 800105c:	79b9      	ldrb	r1, [r7, #6]
 800105e:	79f8      	ldrb	r0, [r7, #7]
 8001060:	f000 f82d 	bl	80010be <_Z15I2Cdev_readBytehhPht>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf14      	ite	ne
 800106e:	2301      	movne	r3, #1
 8001070:	2300      	moveq	r3, #0
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b00      	cmp	r3, #0
 8001076:	d01d      	beq.n	80010b4 <_Z15I2Cdev_readBitshhhhPht+0x7c>
    {
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8001078:	793b      	ldrb	r3, [r7, #4]
 800107a:	2201      	movs	r2, #1
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	1e5a      	subs	r2, r3, #1
 8001082:	7979      	ldrb	r1, [r7, #5]
 8001084:	793b      	ldrb	r3, [r7, #4]
 8001086:	1acb      	subs	r3, r1, r3
 8001088:	3301      	adds	r3, #1
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	73bb      	strb	r3, [r7, #14]
        b &= mask;
 8001090:	7b7a      	ldrb	r2, [r7, #13]
 8001092:	7bbb      	ldrb	r3, [r7, #14]
 8001094:	4013      	ands	r3, r2
 8001096:	b2db      	uxtb	r3, r3
 8001098:	737b      	strb	r3, [r7, #13]
        b >>= (bitStart - length + 1);
 800109a:	7b7b      	ldrb	r3, [r7, #13]
 800109c:	4619      	mov	r1, r3
 800109e:	797a      	ldrb	r2, [r7, #5]
 80010a0:	793b      	ldrb	r3, [r7, #4]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	3301      	adds	r3, #1
 80010a6:	fa41 f303 	asr.w	r3, r1, r3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	737b      	strb	r3, [r7, #13]
        *data = b;
 80010ae:	7b7a      	ldrb	r2, [r7, #13]
 80010b0:	6a3b      	ldr	r3, [r7, #32]
 80010b2:	701a      	strb	r2, [r3, #0]
    }
    return count;
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd90      	pop	{r4, r7, pc}

080010be <_Z15I2Cdev_readBytehhPht>:
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	b084      	sub	sp, #16
 80010c2:	af02      	add	r7, sp, #8
 80010c4:	603a      	str	r2, [r7, #0]
 80010c6:	461a      	mov	r2, r3
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
 80010cc:	460b      	mov	r3, r1
 80010ce:	71bb      	strb	r3, [r7, #6]
 80010d0:	4613      	mov	r3, r2
 80010d2:	80bb      	strh	r3, [r7, #4]
    return I2Cdev_readBytes(devAddr, regAddr, 1, data, timeout);
 80010d4:	79b9      	ldrb	r1, [r7, #6]
 80010d6:	79f8      	ldrb	r0, [r7, #7]
 80010d8:	88bb      	ldrh	r3, [r7, #4]
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	2201      	movs	r2, #1
 80010e0:	f000 f806 	bl	80010f0 <_Z16I2Cdev_readByteshhhPht>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <_Z16I2Cdev_readByteshhhPht>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	4603      	mov	r3, r0
 80010fa:	71fb      	strb	r3, [r7, #7]
 80010fc:	460b      	mov	r3, r1
 80010fe:	71bb      	strb	r3, [r7, #6]
 8001100:	4613      	mov	r3, r2
 8001102:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 8001104:	8b3b      	ldrh	r3, [r7, #24]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <_Z16I2Cdev_readByteshhhPht+0x1e>
 800110a:	8b3b      	ldrh	r3, [r7, #24]
 800110c:	e001      	b.n	8001112 <_Z16I2Cdev_readByteshhhPht+0x22>
 800110e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001112:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 8001114:	4b14      	ldr	r3, [pc, #80]	; (8001168 <_Z16I2Cdev_readByteshhhPht+0x78>)
 8001116:	6818      	ldr	r0, [r3, #0]
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	b29b      	uxth	r3, r3
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	b299      	uxth	r1, r3
 8001120:	89fb      	ldrh	r3, [r7, #14]
 8001122:	1dba      	adds	r2, r7, #6
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	f007 f83e 	bl	80081a8 <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <_Z16I2Cdev_readByteshhhPht+0x78>)
 800112e:	6818      	ldr	r0, [r3, #0]
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	b29b      	uxth	r3, r3
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	b299      	uxth	r1, r3
 8001138:	797b      	ldrb	r3, [r7, #5]
 800113a:	b29a      	uxth	r2, r3
 800113c:	89fb      	ldrh	r3, [r7, #14]
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	4613      	mov	r3, r2
 8001142:	683a      	ldr	r2, [r7, #0]
 8001144:	f007 f92e 	bl	80083a4 <HAL_I2C_Master_Receive>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	bf0c      	ite	eq
 800114e:	2301      	moveq	r3, #1
 8001150:	2300      	movne	r3, #0
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <_Z16I2Cdev_readByteshhhPht+0x6c>
 8001158:	797b      	ldrb	r3, [r7, #5]
 800115a:	e000      	b.n	800115e <_Z16I2Cdev_readByteshhhPht+0x6e>
    return -1;
 800115c:	23ff      	movs	r3, #255	; 0xff
}
 800115e:	4618      	mov	r0, r3
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	2000024c 	.word	0x2000024c

0800116c <_Z15I2Cdev_writeBithhhh>:
 * @param bitNum Bit position to write (0-7)
 * @param value New bit value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	4604      	mov	r4, r0
 8001174:	4608      	mov	r0, r1
 8001176:	4611      	mov	r1, r2
 8001178:	461a      	mov	r2, r3
 800117a:	4623      	mov	r3, r4
 800117c:	71fb      	strb	r3, [r7, #7]
 800117e:	4603      	mov	r3, r0
 8001180:	71bb      	strb	r3, [r7, #6]
 8001182:	460b      	mov	r3, r1
 8001184:	717b      	strb	r3, [r7, #5]
 8001186:	4613      	mov	r3, r2
 8001188:	713b      	strb	r3, [r7, #4]
    uint8_t b;
    I2Cdev_readByte(devAddr, regAddr, &b, I2Cdev_readTimeout);
 800118a:	4b17      	ldr	r3, [pc, #92]	; (80011e8 <_Z15I2Cdev_writeBithhhh+0x7c>)
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	f107 020f 	add.w	r2, r7, #15
 8001192:	79b9      	ldrb	r1, [r7, #6]
 8001194:	79f8      	ldrb	r0, [r7, #7]
 8001196:	f7ff ff92 	bl	80010be <_Z15I2Cdev_readBytehhPht>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 800119a:	793b      	ldrb	r3, [r7, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00a      	beq.n	80011b6 <_Z15I2Cdev_writeBithhhh+0x4a>
 80011a0:	797b      	ldrb	r3, [r7, #5]
 80011a2:	2201      	movs	r2, #1
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	b25a      	sxtb	r2, r3
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	b25b      	sxtb	r3, r3
 80011ae:	4313      	orrs	r3, r2
 80011b0:	b25b      	sxtb	r3, r3
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	e00b      	b.n	80011ce <_Z15I2Cdev_writeBithhhh+0x62>
 80011b6:	797b      	ldrb	r3, [r7, #5]
 80011b8:	2201      	movs	r2, #1
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	b25a      	sxtb	r2, r3
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	b25b      	sxtb	r3, r3
 80011c8:	4013      	ands	r3, r2
 80011ca:	b25b      	sxtb	r3, r3
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	73fb      	strb	r3, [r7, #15]
    return I2Cdev_writeByte(devAddr, regAddr, b);
 80011d0:	7bfa      	ldrb	r2, [r7, #15]
 80011d2:	79b9      	ldrb	r1, [r7, #6]
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 f85f 	bl	800129a <_Z16I2Cdev_writeBytehhh>
 80011dc:	4603      	mov	r3, r0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd90      	pop	{r4, r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000000 	.word	0x20000000

080011ec <_Z16I2Cdev_writeBitshhhhh>:
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4604      	mov	r4, r0
 80011f4:	4608      	mov	r0, r1
 80011f6:	4611      	mov	r1, r2
 80011f8:	461a      	mov	r2, r3
 80011fa:	4623      	mov	r3, r4
 80011fc:	71fb      	strb	r3, [r7, #7]
 80011fe:	4603      	mov	r3, r0
 8001200:	71bb      	strb	r3, [r7, #6]
 8001202:	460b      	mov	r3, r1
 8001204:	717b      	strb	r3, [r7, #5]
 8001206:	4613      	mov	r3, r2
 8001208:	713b      	strb	r3, [r7, #4]
    // 00011100 mask byte
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t b;
    if (I2Cdev_readByte(devAddr, regAddr, &b, 100) != 0)
 800120a:	f107 020e 	add.w	r2, r7, #14
 800120e:	79b9      	ldrb	r1, [r7, #6]
 8001210:	79f8      	ldrb	r0, [r7, #7]
 8001212:	2364      	movs	r3, #100	; 0x64
 8001214:	f7ff ff53 	bl	80010be <_Z15I2Cdev_readBytehhPht>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	bf14      	ite	ne
 800121e:	2301      	movne	r3, #1
 8001220:	2300      	moveq	r3, #0
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b00      	cmp	r3, #0
 8001226:	d033      	beq.n	8001290 <_Z16I2Cdev_writeBitshhhhh+0xa4>
    {
        uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 8001228:	793b      	ldrb	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	1e5a      	subs	r2, r3, #1
 8001232:	7979      	ldrb	r1, [r7, #5]
 8001234:	793b      	ldrb	r3, [r7, #4]
 8001236:	1acb      	subs	r3, r1, r3
 8001238:	3301      	adds	r3, #1
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	73fb      	strb	r3, [r7, #15]
        data <<= (bitStart - length + 1); // shift data into correct position
 8001240:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001244:	7979      	ldrb	r1, [r7, #5]
 8001246:	793b      	ldrb	r3, [r7, #4]
 8001248:	1acb      	subs	r3, r1, r3
 800124a:	3301      	adds	r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	f887 3020 	strb.w	r3, [r7, #32]
        data &= mask; // zero all non-important bits in data
 8001254:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	4013      	ands	r3, r2
 800125c:	f887 3020 	strb.w	r3, [r7, #32]
        b &= ~(mask); // zero all important bits in existing byte
 8001260:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001264:	43db      	mvns	r3, r3
 8001266:	b25a      	sxtb	r2, r3
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	b25b      	sxtb	r3, r3
 800126c:	4013      	ands	r3, r2
 800126e:	b25b      	sxtb	r3, r3
 8001270:	b2db      	uxtb	r3, r3
 8001272:	73bb      	strb	r3, [r7, #14]
        b |= data; // combine data with existing byte
 8001274:	7bba      	ldrb	r2, [r7, #14]
 8001276:	f897 3020 	ldrb.w	r3, [r7, #32]
 800127a:	4313      	orrs	r3, r2
 800127c:	b2db      	uxtb	r3, r3
 800127e:	73bb      	strb	r3, [r7, #14]
        return I2Cdev_writeByte(devAddr, regAddr, b);
 8001280:	7bba      	ldrb	r2, [r7, #14]
 8001282:	79b9      	ldrb	r1, [r7, #6]
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f807 	bl	800129a <_Z16I2Cdev_writeBytehhh>
 800128c:	4603      	mov	r3, r0
 800128e:	e000      	b.n	8001292 <_Z16I2Cdev_writeBitshhhhh+0xa6>
    } else
    {
        return 0;
 8001290:	2300      	movs	r3, #0
    }
}
 8001292:	4618      	mov	r0, r3
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}

0800129a <_Z16I2Cdev_writeBytehhh>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	4603      	mov	r3, r0
 80012a2:	71fb      	strb	r3, [r7, #7]
 80012a4:	460b      	mov	r3, r1
 80012a6:	71bb      	strb	r3, [r7, #6]
 80012a8:	4613      	mov	r3, r2
 80012aa:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 80012ac:	1d7b      	adds	r3, r7, #5
 80012ae:	79b9      	ldrb	r1, [r7, #6]
 80012b0:	79f8      	ldrb	r0, [r7, #7]
 80012b2:	2201      	movs	r2, #1
 80012b4:	f000 f806 	bl	80012c4 <_Z17I2Cdev_writeByteshhhPh>
 80012b8:	4603      	mov	r3, r0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <_Z17I2Cdev_writeByteshhhPh>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t Size, uint8_t *pData)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	603b      	str	r3, [r7, #0]
 80012cc:	4603      	mov	r3, r0
 80012ce:	71fb      	strb	r3, [r7, #7]
 80012d0:	460b      	mov	r3, r1
 80012d2:	71bb      	strb	r3, [r7, #6]
 80012d4:	4613      	mov	r3, r2
 80012d6:	717b      	strb	r3, [r7, #5]
    // Creating dynamic array to store regAddr + data in one buffer
    uint8_t *dynBuffer;
    dynBuffer = (uint8_t *) malloc(sizeof(uint8_t) * (Size + 1));
 80012d8:	797b      	ldrb	r3, [r7, #5]
 80012da:	3301      	adds	r3, #1
 80012dc:	4618      	mov	r0, r3
 80012de:	f00c fb0d 	bl	800d8fc <malloc>
 80012e2:	4603      	mov	r3, r0
 80012e4:	60fb      	str	r3, [r7, #12]
    dynBuffer[0] = regAddr;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	79ba      	ldrb	r2, [r7, #6]
 80012ea:	701a      	strb	r2, [r3, #0]

    // copy array
    memcpy(dynBuffer + 1, pData, sizeof(uint8_t) * Size);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	3301      	adds	r3, #1
 80012f0:	797a      	ldrb	r2, [r7, #5]
 80012f2:	6839      	ldr	r1, [r7, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f00c fb21 	bl	800d93c <memcpy>

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, dynBuffer, Size + 1, 1000);
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <_Z17I2Cdev_writeByteshhhPh+0x78>)
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	b29b      	uxth	r3, r3
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	b299      	uxth	r1, r3
 8001306:	797b      	ldrb	r3, [r7, #5]
 8001308:	b29b      	uxth	r3, r3
 800130a:	3301      	adds	r3, #1
 800130c:	b29b      	uxth	r3, r3
 800130e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001312:	9200      	str	r2, [sp, #0]
 8001314:	68fa      	ldr	r2, [r7, #12]
 8001316:	f006 ff47 	bl	80081a8 <HAL_I2C_Master_Transmit>
 800131a:	4603      	mov	r3, r0
 800131c:	72fb      	strb	r3, [r7, #11]
    free(dynBuffer);
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f00c faf4 	bl	800d90c <free>
    return status == HAL_OK;
 8001324:	7afb      	ldrb	r3, [r7, #11]
 8001326:	2b00      	cmp	r3, #0
 8001328:	bf0c      	ite	eq
 800132a:	2301      	moveq	r3, #1
 800132c:	2300      	movne	r3, #0
 800132e:	b2db      	uxtb	r3, r3
 8001330:	b29b      	uxth	r3, r3
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	2000024c 	.word	0x2000024c

08001340 <_ZN6KalmanC1Ev>:
 e-mail   :  kristianl@tkjelectronics.com
 */

#include "Kalman.h"

Kalman::Kalman() {
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
    /* We will set the variables like so, these can also be tuned by the user */
    Q_angle = 0.001f;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4a13      	ldr	r2, [pc, #76]	; (8001398 <_ZN6KalmanC1Ev+0x58>)
 800134c:	601a      	str	r2, [r3, #0]
    Q_bias = 0.003f;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a12      	ldr	r2, [pc, #72]	; (800139c <_ZN6KalmanC1Ev+0x5c>)
 8001352:	605a      	str	r2, [r3, #4]
    R_measure = 0.03f;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <_ZN6KalmanC1Ev+0x60>)
 8001358:	609a      	str	r2, [r3, #8]

    angle = 0.0f; // Reset the angle
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f04f 0200 	mov.w	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
    bias = 0.0f; // Reset bias
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	611a      	str	r2, [r3, #16]

    P[0][0] = 0.0f; // Since we assume that the bias is 0 and we know the starting angle (use setAngle), the error covariance matrix is set like so - see: http://en.wikipedia.org/wiki/Kalman_filter#Example_application.2C_technical
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	619a      	str	r2, [r3, #24]
    P[0][1] = 0.0f;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f04f 0200 	mov.w	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
    P[1][0] = 0.0f;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f04f 0200 	mov.w	r2, #0
 8001380:	621a      	str	r2, [r3, #32]
    P[1][1] = 0.0f;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f04f 0200 	mov.w	r2, #0
 8001388:	625a      	str	r2, [r3, #36]	; 0x24
};
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4618      	mov	r0, r3
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	3a83126f 	.word	0x3a83126f
 800139c:	3b449ba6 	.word	0x3b449ba6
 80013a0:	3cf5c28f 	.word	0x3cf5c28f

080013a4 <_ZN6Kalman8getAngleEfff>:

// The angle should be in degrees and the rate should be in degrees per second and the delta time in seconds
float Kalman::getAngle(float newAngle, float newRate, float dt) {
 80013a4:	b480      	push	{r7}
 80013a6:	b08b      	sub	sp, #44	; 0x2c
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	ed87 0a02 	vstr	s0, [r7, #8]
 80013b0:	edc7 0a01 	vstr	s1, [r7, #4]
 80013b4:	ed87 1a00 	vstr	s2, [r7]
    // See my blog post for more information: http://blog.tkjelectronics.dk/2012/09/a-practical-approach-to-kalman-filter-and-how-to-implement-it

    // Discrete Kalman filter time update equations - Time Update ("Predict")
    // Update xhat - Project the state ahead
    /* Step 1 */
    rate = newRate - bias;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80013be:	ed97 7a01 	vldr	s14, [r7, #4]
 80013c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	edc3 7a05 	vstr	s15, [r3, #20]
    angle += dt * rate;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	ed93 7a03 	vldr	s14, [r3, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	edd3 6a05 	vldr	s13, [r3, #20]
 80013d8:	edd7 7a00 	vldr	s15, [r7]
 80013dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	edc3 7a03 	vstr	s15, [r3, #12]

    // Update estimation error covariance - Project the error covariance ahead
    /* Step 2 */
    P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Q_angle);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	ed93 7a06 	vldr	s14, [r3, #24]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80013f6:	edd7 7a00 	vldr	s15, [r7]
 80013fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	edd3 7a07 	vldr	s15, [r3, #28]
 8001404:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	edd3 7a08 	vldr	s15, [r3, #32]
 800140e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800141c:	edd7 7a00 	vldr	s15, [r7]
 8001420:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	edc3 7a06 	vstr	s15, [r3, #24]
    P[0][1] -= dt * P[1][1];
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	ed93 7a07 	vldr	s14, [r3, #28]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800143a:	edd7 7a00 	vldr	s15, [r7]
 800143e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001442:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	edc3 7a07 	vstr	s15, [r3, #28]
    P[1][0] -= dt * P[1][1];
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001458:	edd7 7a00 	vldr	s15, [r7]
 800145c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	edc3 7a08 	vstr	s15, [r3, #32]
    P[1][1] += Q_bias * dt;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	edd3 6a01 	vldr	s13, [r3, #4]
 8001476:	edd7 7a00 	vldr	s15, [r7]
 800147a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800147e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    // Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
    // Calculate Kalman gain - Compute the Kalman gain
    /* Step 4 */
    float S = P[0][0] + R_measure; // Estimate error
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	ed93 7a06 	vldr	s14, [r3, #24]
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	edd3 7a02 	vldr	s15, [r3, #8]
 8001494:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001498:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    /* Step 5 */
    float K[2]; // Kalman gain - This is a 2x1 vector
    K[0] = P[0][0] / S;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	edd3 6a06 	vldr	s13, [r3, #24]
 80014a2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80014a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014aa:	edc7 7a04 	vstr	s15, [r7, #16]
    K[1] = P[1][0] / S;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	edd3 6a08 	vldr	s13, [r3, #32]
 80014b4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80014b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014bc:	edc7 7a05 	vstr	s15, [r7, #20]

    // Calculate angle and bias - Update estimate with measurement zk (newAngle)
    /* Step 3 */
    float y = newAngle - angle; // Angle difference
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80014c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80014ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ce:	edc7 7a08 	vstr	s15, [r7, #32]
    /* Step 6 */
    angle += K[0] * y;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80014d8:	edd7 6a04 	vldr	s13, [r7, #16]
 80014dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80014e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	edc3 7a03 	vstr	s15, [r3, #12]
    bias += K[1] * y;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	ed93 7a04 	vldr	s14, [r3, #16]
 80014f4:	edd7 6a05 	vldr	s13, [r7, #20]
 80014f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80014fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	edc3 7a04 	vstr	s15, [r3, #16]

    // Calculate estimation error covariance - Update the error covariance
    /* Step 7 */
    float P00_temp = P[0][0];
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	61fb      	str	r3, [r7, #28]
    float P01_temp = P[0][1];
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	61bb      	str	r3, [r7, #24]

    P[0][0] -= K[0] * P00_temp;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	ed93 7a06 	vldr	s14, [r3, #24]
 800151c:	edd7 6a04 	vldr	s13, [r7, #16]
 8001520:	edd7 7a07 	vldr	s15, [r7, #28]
 8001524:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	edc3 7a06 	vstr	s15, [r3, #24]
    P[0][1] -= K[0] * P01_temp;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	ed93 7a07 	vldr	s14, [r3, #28]
 8001538:	edd7 6a04 	vldr	s13, [r7, #16]
 800153c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001540:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001544:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	edc3 7a07 	vstr	s15, [r3, #28]
    P[1][0] -= K[1] * P00_temp;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	ed93 7a08 	vldr	s14, [r3, #32]
 8001554:	edd7 6a05 	vldr	s13, [r7, #20]
 8001558:	edd7 7a07 	vldr	s15, [r7, #28]
 800155c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	edc3 7a08 	vstr	s15, [r3, #32]
    P[1][1] -= K[1] * P01_temp;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001570:	edd7 6a05 	vldr	s13, [r7, #20]
 8001574:	edd7 7a06 	vldr	s15, [r7, #24]
 8001578:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800157c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    return angle;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	ee07 3a90 	vmov	s15, r3
};
 800158e:	eeb0 0a67 	vmov.f32	s0, s15
 8001592:	372c      	adds	r7, #44	; 0x2c
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <_ZN6Kalman8setAngleEf>:

void Kalman::setAngle(float angle) { this->angle = angle; }; // Used to set angle, this should be set as the starting angle
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	ed87 0a00 	vstr	s0, [r7]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	683a      	ldr	r2, [r7, #0]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	ed87 0b00 	vstr	d0, [r7]
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80015cc:	ec43 2b17 	vmov	d7, r2, r3
 80015d0:	eeb0 0a47 	vmov.f32	s0, s14
 80015d4:	eef0 0a67 	vmov.f32	s1, s15
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_ZSt4atanf>:
  using ::atan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan(float __x)
  { return __builtin_atanf(__x); }
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	ed87 0a01 	vstr	s0, [r7, #4]
 80015ec:	ed97 0a01 	vldr	s0, [r7, #4]
 80015f0:	f00b ffa6 	bl	800d540 <atanf>
 80015f4:	eef0 7a40 	vmov.f32	s15, s0
 80015f8:	eeb0 0a67 	vmov.f32	s0, s15
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	ed87 0a01 	vstr	s0, [r7, #4]
 800160c:	edc7 0a00 	vstr	s1, [r7]
 8001610:	edd7 0a00 	vldr	s1, [r7]
 8001614:	ed97 0a01 	vldr	s0, [r7, #4]
 8001618:	f00c f86d 	bl	800d6f6 <atan2f>
 800161c:	eef0 7a40 	vmov.f32	s15, s0
 8001620:	eeb0 0a67 	vmov.f32	s0, s15
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	ed87 0a01 	vstr	s0, [r7, #4]
 8001634:	ed97 0a01 	vldr	s0, [r7, #4]
 8001638:	f00c f860 	bl	800d6fc <sqrtf>
 800163c:	eef0 7a40 	vmov.f32	s15, s0
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_ZN7MPU6050C1EP17I2C_HandleTypeDefh>:

#define sqr(x) x *x
#define hypotenuse(x, y) sqrt(sqr(x) + sqr(y))


MPU6050::MPU6050(I2C_HandleTypeDef* hi2c, uint8_t address): hi2c_(hi2c), devAddr_(address)
 800164a:	b580      	push	{r7, lr}
 800164c:	b084      	sub	sp, #16
 800164e:	af00      	add	r7, sp, #0
 8001650:	60f8      	str	r0, [r7, #12]
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	4613      	mov	r3, r2
 8001656:	71fb      	strb	r3, [r7, #7]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	625a      	str	r2, [r3, #36]	; 0x24
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	79fa      	ldrb	r2, [r7, #7]
 8001662:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	3344      	adds	r3, #68	; 0x44
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fe68 	bl	8001340 <_ZN6KalmanC1Ev>
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	336c      	adds	r3, #108	; 0x6c
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fe63 	bl	8001340 <_ZN6KalmanC1Ev>
{
    I2Cdev_init(hi2c); // init of i2cdevlib.  
 800167a:	68b8      	ldr	r0, [r7, #8]
 800167c:	f7ff fccc 	bl	8001018 <_Z11I2Cdev_initP17I2C_HandleTypeDef>
    lastProcessed_ = 0;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2200      	movs	r2, #0
 8001684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <_ZN7MPU60504InitEv>:
 * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050::Init()
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
    setClockSource(MPU6050_CLOCK_PLL_XGYRO);
 800169a:	2101      	movs	r1, #1
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f000 f917 	bl	80018d0 <_ZN7MPU605014setClockSourceEh>
    setFullScaleGyroRange(MPU6050_GYRO_FS_250);
 80016a2:	2100      	movs	r1, #0
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 f927 	bl	80018f8 <_ZN7MPU605021setFullScaleGyroRangeEh>
    setFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 80016aa:	2100      	movs	r1, #0
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 f95f 	bl	8001970 <_ZN7MPU605022setFullScaleAccelRangeEh>
    
    setDLPFMode(MPU6050_DLPF_BW_98);
 80016b2:	2102      	movs	r1, #2
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 f993 	bl	80019e0 <_ZN7MPU605011setDLPFModeEh>
    setSleepEnabled(false); // thanks to Jack Elston for pointing this one out!
 80016ba:	2100      	movs	r1, #0
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f9a3 	bl	8001a08 <_ZN7MPU605015setSleepEnabledEb>

}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <_ZN7MPU605011getDeviceIDEv>:

uint8_t MPU6050::getDeviceID()
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b084      	sub	sp, #16
 80016ce:	af02      	add	r7, sp, #8
 80016d0:	6078      	str	r0, [r7, #4]
    I2Cdev_readBits(devAddr_, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, buffer_,0);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3334      	adds	r3, #52	; 0x34
 80016dc:	2200      	movs	r2, #0
 80016de:	9201      	str	r2, [sp, #4]
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2306      	movs	r3, #6
 80016e4:	2206      	movs	r2, #6
 80016e6:	2175      	movs	r1, #117	; 0x75
 80016e8:	f7ff fca6 	bl	8001038 <_Z15I2Cdev_readBitshhhhPht>
    return buffer_[0];
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <_ZN7MPU605010getMotion6EPsS0_S0_S0_S0_S0_>:
 * @see getAcceleration()
 * @see getRotation()
 * @see MPU6050_RA_ACCEL_XOUT_H
 */
void MPU6050::getMotion6(int16_t *ax, int16_t *ay, int16_t *az, int16_t *gx, int16_t *gy, int16_t *gz)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af02      	add	r7, sp, #8
 8001700:	60f8      	str	r0, [r7, #12]
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	603b      	str	r3, [r7, #0]
    I2Cdev_readBytes(devAddr_, MPU6050_RA_ACCEL_XOUT_H, 14, buffer_, 0 ); // Read the six raw data registers into data array
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	3334      	adds	r3, #52	; 0x34
 8001712:	2200      	movs	r2, #0
 8001714:	9200      	str	r2, [sp, #0]
 8001716:	220e      	movs	r2, #14
 8001718:	213b      	movs	r1, #59	; 0x3b
 800171a:	f7ff fce9 	bl	80010f0 <_Z16I2Cdev_readByteshhhPht>
    *ax = (((int16_t) buffer_[0]) << 8) | buffer_[1]; // Turn the MSB and LSB into a signed 16-bit value
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001724:	021b      	lsls	r3, r3, #8
 8001726:	b21a      	sxth	r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800172e:	b21b      	sxth	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b21a      	sxth	r2, r3
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	801a      	strh	r2, [r3, #0]
    *ay = (((int16_t) buffer_[2]) << 8) | buffer_[3];
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800173e:	021b      	lsls	r3, r3, #8
 8001740:	b21a      	sxth	r2, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001748:	b21b      	sxth	r3, r3
 800174a:	4313      	orrs	r3, r2
 800174c:	b21a      	sxth	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	801a      	strh	r2, [r3, #0]
    *az = (((int16_t) buffer_[4]) << 8) | buffer_[5];
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b21a      	sxth	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001762:	b21b      	sxth	r3, r3
 8001764:	4313      	orrs	r3, r2
 8001766:	b21a      	sxth	r2, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	801a      	strh	r2, [r3, #0]
    *gx = (((int16_t) buffer_[8]) << 8) | buffer_[9];
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	b21a      	sxth	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800177c:	b21b      	sxth	r3, r3
 800177e:	4313      	orrs	r3, r2
 8001780:	b21a      	sxth	r2, r3
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	801a      	strh	r2, [r3, #0]
    *gy = (((int16_t) buffer_[10]) << 8) | buffer_[11];
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800178c:	021b      	lsls	r3, r3, #8
 800178e:	b21a      	sxth	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001796:	b21b      	sxth	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b21a      	sxth	r2, r3
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	801a      	strh	r2, [r3, #0]
    *gz = (((int16_t) buffer_[12]) << 8) | buffer_[13];
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80017a6:	021b      	lsls	r3, r3, #8
 80017a8:	b21a      	sxth	r2, r3
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	4313      	orrs	r3, r2
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	801a      	strh	r2, [r3, #0]
}
 80017ba:	bf00      	nop
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <_ZN7MPU605014testConnectionEv>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool MPU6050::testConnection()
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
    return getDeviceID() == 0x34;
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7ff ff7d 	bl	80016ca <_ZN7MPU605011getDeviceIDEv>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b34      	cmp	r3, #52	; 0x34
 80017d4:	bf0c      	ite	eq
 80017d6:	2301      	moveq	r3, #1
 80017d8:	2300      	movne	r3, #0
 80017da:	b2db      	uxtb	r3, r3
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_ZN7MPU60506UpdateEv>:

void MPU6050::Update()
{
 80017e4:	b5b0      	push	{r4, r5, r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af04      	add	r7, sp, #16
 80017ea:	6078      	str	r0, [r7, #4]

    getMotion6(&dataRaw.ax, &dataRaw.ay, &dataRaw.az, &dataRaw.gx, &dataRaw.gy, &dataRaw.gz);
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	1c9c      	adds	r4, r3, #2
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	1d1d      	adds	r5, r3, #4
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3306      	adds	r3, #6
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	3208      	adds	r2, #8
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	310a      	adds	r1, #10
 8001802:	9102      	str	r1, [sp, #8]
 8001804:	9201      	str	r2, [sp, #4]
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	462b      	mov	r3, r5
 800180a:	4622      	mov	r2, r4
 800180c:	4601      	mov	r1, r0
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff ff73 	bl	80016fa <_ZN7MPU605010getMotion6EPsS0_S0_S0_S0_S0_>
    data.ax = (float) dataRaw.ax / accRangeScale_;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	edc3 7a03 	vstr	s15, [r3, #12]
    data.ay = (float) dataRaw.ay / accRangeScale_;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	edc3 7a04 	vstr	s15, [r3, #16]
    data.az = (float) dataRaw.az / accRangeScale_;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001856:	ee07 3a90 	vmov	s15, r3
 800185a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001864:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	edc3 7a05 	vstr	s15, [r3, #20]
    data.gx = (float) dataRaw.gx / gyroRangeScale_;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001874:	ee07 3a90 	vmov	s15, r3
 8001878:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	edc3 7a06 	vstr	s15, [r3, #24]
    data.gy = (float) dataRaw.gy / gyroRangeScale_;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80018a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	edc3 7a07 	vstr	s15, [r3, #28]
    data.gz = (float) dataRaw.gz / gyroRangeScale_;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80018b0:	ee07 3a90 	vmov	s15, r3
 80018b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80018be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bdb0      	pop	{r4, r5, r7, pc}

080018d0 <_ZN7MPU605014setClockSourceEh>:
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050::setClockSource(uint8_t source)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af02      	add	r7, sp, #8
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	70fb      	strb	r3, [r7, #3]
    I2Cdev_writeBits(devAddr_, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2303      	movs	r3, #3
 80018e8:	2202      	movs	r2, #2
 80018ea:	216b      	movs	r1, #107	; 0x6b
 80018ec:	f7ff fc7e 	bl	80011ec <_Z16I2Cdev_writeBitshhhhh>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_ZN7MPU605021setFullScaleGyroRangeEh>:
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050::setFullScaleGyroRange(uint8_t range)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af02      	add	r7, sp, #8
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	460b      	mov	r3, r1
 8001902:	70fb      	strb	r3, [r7, #3]
    I2Cdev_writeBits(devAddr_, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH,
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	2302      	movs	r3, #2
 8001910:	2204      	movs	r2, #4
 8001912:	211b      	movs	r1, #27
 8001914:	f7ff fc6a 	bl	80011ec <_Z16I2Cdev_writeBitshhhhh>
                     range);

    switch (range)
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	2b03      	cmp	r3, #3
 800191c:	d81a      	bhi.n	8001954 <_ZN7MPU605021setFullScaleGyroRangeEh+0x5c>
 800191e:	a201      	add	r2, pc, #4	; (adr r2, 8001924 <_ZN7MPU605021setFullScaleGyroRangeEh+0x2c>)
 8001920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001924:	08001935 	.word	0x08001935
 8001928:	0800193d 	.word	0x0800193d
 800192c:	08001945 	.word	0x08001945
 8001930:	0800194d 	.word	0x0800194d
    {
        case MPU6050_GYRO_FS_250:
            gyroRangeScale_ = 32768 / 250.0;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a0a      	ldr	r2, [pc, #40]	; (8001960 <_ZN7MPU605021setFullScaleGyroRangeEh+0x68>)
 8001938:	62da      	str	r2, [r3, #44]	; 0x2c
            break;
 800193a:	e00c      	b.n	8001956 <_ZN7MPU605021setFullScaleGyroRangeEh+0x5e>
        case MPU6050_GYRO_FS_500:
            gyroRangeScale_ = 32768 / 500.0;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a09      	ldr	r2, [pc, #36]	; (8001964 <_ZN7MPU605021setFullScaleGyroRangeEh+0x6c>)
 8001940:	62da      	str	r2, [r3, #44]	; 0x2c
            break;
 8001942:	e008      	b.n	8001956 <_ZN7MPU605021setFullScaleGyroRangeEh+0x5e>
        case MPU6050_GYRO_FS_1000:
            gyroRangeScale_ = 32768 / 1000.0;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a08      	ldr	r2, [pc, #32]	; (8001968 <_ZN7MPU605021setFullScaleGyroRangeEh+0x70>)
 8001948:	62da      	str	r2, [r3, #44]	; 0x2c
            break;
 800194a:	e004      	b.n	8001956 <_ZN7MPU605021setFullScaleGyroRangeEh+0x5e>
        case MPU6050_GYRO_FS_2000:
            gyroRangeScale_ = 32768 / 2000.0;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a07      	ldr	r2, [pc, #28]	; (800196c <_ZN7MPU605021setFullScaleGyroRangeEh+0x74>)
 8001950:	62da      	str	r2, [r3, #44]	; 0x2c
            break;
 8001952:	e000      	b.n	8001956 <_ZN7MPU605021setFullScaleGyroRangeEh+0x5e>
        default:
            break;
 8001954:	bf00      	nop
    }
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	4303126f 	.word	0x4303126f
 8001964:	4283126f 	.word	0x4283126f
 8001968:	4203126f 	.word	0x4203126f
 800196c:	4183126f 	.word	0x4183126f

08001970 <_ZN7MPU605022setFullScaleAccelRangeEh>:
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU6050::setFullScaleAccelRange(uint8_t range)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af02      	add	r7, sp, #8
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
    I2Cdev_writeBits(devAddr_, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH,
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	2302      	movs	r3, #2
 8001988:	2204      	movs	r2, #4
 800198a:	211c      	movs	r1, #28
 800198c:	f7ff fc2e 	bl	80011ec <_Z16I2Cdev_writeBitshhhhh>
                     range);

    switch (range)
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	2b03      	cmp	r3, #3
 8001994:	d81e      	bhi.n	80019d4 <_ZN7MPU605022setFullScaleAccelRangeEh+0x64>
 8001996:	a201      	add	r2, pc, #4	; (adr r2, 800199c <_ZN7MPU605022setFullScaleAccelRangeEh+0x2c>)
 8001998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800199c:	080019ad 	.word	0x080019ad
 80019a0:	080019b7 	.word	0x080019b7
 80019a4:	080019c1 	.word	0x080019c1
 80019a8:	080019cb 	.word	0x080019cb
    {
        case MPU6050_ACCEL_FS_2:
            accRangeScale_ = 32768 / 2.0;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 80019b2:	631a      	str	r2, [r3, #48]	; 0x30
            break;
 80019b4:	e00f      	b.n	80019d6 <_ZN7MPU605022setFullScaleAccelRangeEh+0x66>
        case MPU6050_ACCEL_FS_4:
            accRangeScale_ = 32768 / 4.0;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80019bc:	631a      	str	r2, [r3, #48]	; 0x30
            break;
 80019be:	e00a      	b.n	80019d6 <_ZN7MPU605022setFullScaleAccelRangeEh+0x66>
        case MPU6050_ACCEL_FS_8:
            accRangeScale_ = 32768 / 8.0;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 80019c6:	631a      	str	r2, [r3, #48]	; 0x30
            break;
 80019c8:	e005      	b.n	80019d6 <_ZN7MPU605022setFullScaleAccelRangeEh+0x66>
        case MPU6050_ACCEL_FS_16:
            accRangeScale_ = 32768 / 16.0;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 80019d0:	631a      	str	r2, [r3, #48]	; 0x30
            break;
 80019d2:	e000      	b.n	80019d6 <_ZN7MPU605022setFullScaleAccelRangeEh+0x66>
        default:
            break;
 80019d4:	bf00      	nop
    }
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop

080019e0 <_ZN7MPU605011setDLPFModeEh>:
 * @see MPU6050_RA_CONFIG
 * @see MPU6050_CFG_DLPF_CFG_BIT
 * @see MPU6050_CFG_DLPF_CFG_LENGTH
 */
void MPU6050::setDLPFMode(uint8_t mode)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af02      	add	r7, sp, #8
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	460b      	mov	r3, r1
 80019ea:	70fb      	strb	r3, [r7, #3]
    I2Cdev_writeBits(devAddr_, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, mode);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 80019f2:	78fb      	ldrb	r3, [r7, #3]
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2303      	movs	r3, #3
 80019f8:	2202      	movs	r2, #2
 80019fa:	211a      	movs	r1, #26
 80019fc:	f7ff fbf6 	bl	80011ec <_Z16I2Cdev_writeBitshhhhh>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <_ZN7MPU605015setSleepEnabledEb>:
 * @see getSleepEnabled()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_SLEEP_BIT
 */
void MPU6050::setSleepEnabled(bool enabled)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	70fb      	strb	r3, [r7, #3]
    I2Cdev_writeBit(devAddr_, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8001a1a:	78fb      	ldrb	r3, [r7, #3]
 8001a1c:	2206      	movs	r2, #6
 8001a1e:	216b      	movs	r1, #107	; 0x6b
 8001a20:	f7ff fba4 	bl	800116c <_Z15I2Cdev_writeBithhhh>
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	0000      	movs	r0, r0
	...

08001a30 <_ZN7MPU605021getRollPitchFromAccelERfS0_>:

void MPU6050::getRollPitchFromAccel(float &roll, float &pitch)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b088      	sub	sp, #32
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
    float ax = data.ax;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	61fb      	str	r3, [r7, #28]
    float ay = data.ay;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	61bb      	str	r3, [r7, #24]
    float az = data.az;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	617b      	str	r3, [r7, #20]

    float norm = sqrt(ax * ax + ay * ay + az * az);
 8001a4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a52:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001a56:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a5a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a62:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a66:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a72:	f7ff fdda 	bl	800162a <_ZSt4sqrtf>
 8001a76:	ed87 0a04 	vstr	s0, [r7, #16]
    ax /= norm;
 8001a7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8001a7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a86:	edc7 7a07 	vstr	s15, [r7, #28]
    ay /= norm;
 8001a8a:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a8e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a96:	edc7 7a06 	vstr	s15, [r7, #24]
    az /= norm;
 8001a9a:	edd7 6a05 	vldr	s13, [r7, #20]
 8001a9e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001aa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa6:	edc7 7a05 	vstr	s15, [r7, #20]

    // atan(a/b) atan2(a,b) 
    // use atan2 can avoid the error when b is 0
    #ifdef RESTRICT_PITCH
    roll = atan2(ay, az) * RAD_TO_DEG;
 8001aaa:	edd7 0a05 	vldr	s1, [r7, #20]
 8001aae:	ed97 0a06 	vldr	s0, [r7, #24]
 8001ab2:	f7ff fda6 	bl	8001602 <_ZSt5atan2ff>
 8001ab6:	ee10 3a10 	vmov	r3, s0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fd54 	bl	8000568 <__aeabi_f2d>
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	4b28      	ldr	r3, [pc, #160]	; (8001b68 <_ZN7MPU605021getRollPitchFromAccelERfS0_+0x138>)
 8001ac6:	f7fe fda7 	bl	8000618 <__aeabi_dmul>
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	a323      	add	r3, pc, #140	; (adr r3, 8001b60 <_ZN7MPU605021getRollPitchFromAccelERfS0_+0x130>)
 8001ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad8:	f7fe fec8 	bl	800086c <__aeabi_ddiv>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f7ff f890 	bl	8000c08 <__aeabi_d2f>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	601a      	str	r2, [r3, #0]
    pitch = atan(ax / sqrt(ay * ay + az * az)) * RAD_TO_DEG;
 8001aee:	edd7 7a06 	vldr	s15, [r7, #24]
 8001af2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001af6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001afa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b02:	eeb0 0a67 	vmov.f32	s0, s15
 8001b06:	f7ff fd90 	bl	800162a <_ZSt4sqrtf>
 8001b0a:	eef0 6a40 	vmov.f32	s13, s0
 8001b0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b16:	eeb0 0a47 	vmov.f32	s0, s14
 8001b1a:	f7ff fd62 	bl	80015e2 <_ZSt4atanf>
 8001b1e:	ee10 3a10 	vmov	r3, s0
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd20 	bl	8000568 <__aeabi_f2d>
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <_ZN7MPU605021getRollPitchFromAccelERfS0_+0x138>)
 8001b2e:	f7fe fd73 	bl	8000618 <__aeabi_dmul>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	a309      	add	r3, pc, #36	; (adr r3, 8001b60 <_ZN7MPU605021getRollPitchFromAccelERfS0_+0x130>)
 8001b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b40:	f7fe fe94 	bl	800086c <__aeabi_ddiv>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f7ff f85c 	bl	8000c08 <__aeabi_d2f>
 8001b50:	4602      	mov	r2, r0
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	601a      	str	r2, [r3, #0]
    #else
    roll = atan(ay / sqrt(ax * ax + az * az)) * RAD_TO_DEG;
    pitch = atan2(ax, az) * RAD_TO_DEG;
    #endif
    //DEBUG_PRINTF("Accelerometer Measured roll: %f, pitch: %f\n", roll, pitch);
}
 8001b56:	bf00      	nop
 8001b58:	3720      	adds	r7, #32
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	54442d18 	.word	0x54442d18
 8001b64:	400921fb 	.word	0x400921fb
 8001b68:	40668000 	.word	0x40668000

08001b6c <_ZN7MPU605011getRotationERfS0_>:

void MPU6050::getRotation(float & roll, float & pitch)
{
 8001b6c:	b5b0      	push	{r4, r5, r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
    static float dt = 0;
    dt = (float)(HAL_GetTick() - lastProcessed_) / 1000;
 8001b78:	f005 f944 	bl	8006e04 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b8e:	eddf 6aad 	vldr	s13, [pc, #692]	; 8001e44 <_ZN7MPU605011getRotationERfS0_+0x2d8>
 8001b92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b96:	4bac      	ldr	r3, [pc, #688]	; (8001e48 <_ZN7MPU605011getRotationERfS0_+0x2dc>)
 8001b98:	edc3 7a00 	vstr	s15, [r3]
    lastProcessed_ = HAL_GetTick();
 8001b9c:	f005 f932 	bl	8006e04 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

    getRollPitchFromAccel(roll_,pitch_);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f103 01ac 	add.w	r1, r3, #172	; 0xac
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	33b0      	adds	r3, #176	; 0xb0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68f8      	ldr	r0, [r7, #12]
 8001bb6:	f7ff ff3b 	bl	8001a30 <_ZN7MPU605021getRollPitchFromAccelERfS0_>
    gyroXRate_ = data.gx / 131.0; // Convert to deg/s
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	ed93 7a06 	vldr	s14, [r3, #24]
 8001bc0:	eddf 6aa2 	vldr	s13, [pc, #648]	; 8001e4c <_ZN7MPU605011getRotationERfS0_+0x2e0>
 8001bc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
    gyroYRate_ = data.gy / 131.0; // Convert to deg/s
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	ed93 7a07 	vldr	s14, [r3, #28]
 8001bd4:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8001e4c <_ZN7MPU605011getRotationERfS0_+0x2e0>
 8001bd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8

#ifdef RESTRICT_PITCH
    // This fixes the transition problem when the accelerometer angle jumps between -180 and 180 degrees
    if ((roll_ < -90 && kalXAngle_ > 90) ||
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8001be8:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8001e50 <_ZN7MPU605011getRotationERfS0_+0x2e4>
 8001bec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf4:	d50a      	bpl.n	8001c0c <_ZN7MPU605011getRotationERfS0_+0xa0>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	4b94      	ldr	r3, [pc, #592]	; (8001e54 <_ZN7MPU605011getRotationERfS0_+0x2e8>)
 8001c02:	f7fe ff99 	bl	8000b38 <__aeabi_dcmpgt>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d114      	bne.n	8001c36 <_ZN7MPU605011getRotationERfS0_+0xca>
        (roll_ > 90 && kalXAngle_ < -90))
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
    if ((roll_ < -90 && kalXAngle_ > 90) ||
 8001c12:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8001e58 <_ZN7MPU605011getRotationERfS0_+0x2ec>
 8001c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1e:	dd2c      	ble.n	8001c7a <_ZN7MPU605011getRotationERfS0_+0x10e>
        (roll_ > 90 && kalXAngle_ < -90))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	4b8c      	ldr	r3, [pc, #560]	; (8001e5c <_ZN7MPU605011getRotationERfS0_+0x2f0>)
 8001c2c:	f7fe ff66 	bl	8000afc <__aeabi_dcmplt>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d021      	beq.n	8001c7a <_ZN7MPU605011getRotationERfS0_+0x10e>
    {
        kalmanX_.setAngle(roll_);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8001c42:	eeb0 0a67 	vmov.f32	s0, s15
 8001c46:	4610      	mov	r0, r2
 8001c48:	f7ff fca8 	bl	800159c <_ZN6Kalman8setAngleEf>
        kalXAngle_ = roll_;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fc88 	bl	8000568 <__aeabi_f2d>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	68f9      	ldr	r1, [r7, #12]
 8001c5e:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
        gyroXAngle_ = roll_;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fc7d 	bl	8000568 <__aeabi_f2d>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	68f9      	ldr	r1, [r7, #12]
 8001c74:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
 8001c78:	e01e      	b.n	8001cb8 <_ZN7MPU605011getRotationERfS0_+0x14c>
    }
    else
    {
        kalXAngle_ = kalmanX_.getAngle(roll_, gyroXRate_, dt); // Calculate the angle using a Kalman filter
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	ed93 7a2d 	vldr	s14, [r3, #180]	; 0xb4
 8001c8c:	4b6e      	ldr	r3, [pc, #440]	; (8001e48 <_ZN7MPU605011getRotationERfS0_+0x2dc>)
 8001c8e:	edd3 6a00 	vldr	s13, [r3]
 8001c92:	eeb0 1a66 	vmov.f32	s2, s13
 8001c96:	eef0 0a47 	vmov.f32	s1, s14
 8001c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	f7ff fb80 	bl	80013a4 <_ZN6Kalman8getAngleEfff>
 8001ca4:	ee10 3a10 	vmov	r3, s0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fc5d 	bl	8000568 <__aeabi_f2d>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	68f9      	ldr	r1, [r7, #12]
 8001cb4:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
    }

    if (abs(kalXAngle_) > 90)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	ed93 7b26 	vldr	d7, [r3, #152]	; 0x98
 8001cbe:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc2:	eef0 0a67 	vmov.f32	s1, s15
 8001cc6:	f7ff fc78 	bl	80015ba <_ZSt3absd>
 8001cca:	ec51 0b10 	vmov	r0, r1, d0
 8001cce:	2301      	movs	r3, #1
 8001cd0:	461c      	mov	r4, r3
 8001cd2:	f04f 0200 	mov.w	r2, #0
 8001cd6:	4b5f      	ldr	r3, [pc, #380]	; (8001e54 <_ZN7MPU605011getRotationERfS0_+0x2e8>)
 8001cd8:	f7fe ff2e 	bl	8000b38 <__aeabi_dcmpgt>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <_ZN7MPU605011getRotationERfS0_+0x17a>
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	461c      	mov	r4, r3
 8001ce6:	b2e3      	uxtb	r3, r4
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d007      	beq.n	8001cfc <_ZN7MPU605011getRotationERfS0_+0x190>
        gyroYRate_ = -gyroYRate_; // Invert rate, so it fits the restriced accelerometer reading
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8001cf2:	eef1 7a67 	vneg.f32	s15, s15
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8
    kalYAngle_ = kalmanX_.getAngle(pitch_, gyroYRate_, dt);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 8001d0e:	4b4e      	ldr	r3, [pc, #312]	; (8001e48 <_ZN7MPU605011getRotationERfS0_+0x2dc>)
 8001d10:	edd3 6a00 	vldr	s13, [r3]
 8001d14:	eeb0 1a66 	vmov.f32	s2, s13
 8001d18:	eef0 0a47 	vmov.f32	s1, s14
 8001d1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d20:	4610      	mov	r0, r2
 8001d22:	f7ff fb3f 	bl	80013a4 <_ZN6Kalman8getAngleEfff>
 8001d26:	ee10 3a10 	vmov	r3, s0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fc1c 	bl	8000568 <__aeabi_f2d>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	68f9      	ldr	r1, [r7, #12]
 8001d36:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    if (abs(kalYAngle_) > 90)
        gyroXRate_ = -gyroXRate_;                                   // Invert rate, so it fits the restriced accelerometer reading
    kalXAngle_ = kalmanY_.getAngle( roll_, gyroXRate_, dt); // Calculate the angle using a Kalman filter
#endif

    gyroXAngle_ += gyroXRate_ * dt; // Calculate gyro angle without any filter
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	ed93 7a2d 	vldr	s14, [r3, #180]	; 0xb4
 8001d46:	4b40      	ldr	r3, [pc, #256]	; (8001e48 <_ZN7MPU605011getRotationERfS0_+0x2dc>)
 8001d48:	edd3 7a00 	vldr	s15, [r3]
 8001d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d50:	ee17 0a90 	vmov	r0, s15
 8001d54:	f7fe fc08 	bl	8000568 <__aeabi_f2d>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	4629      	mov	r1, r5
 8001d60:	f7fe faa4 	bl	80002ac <__adddf3>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	68f9      	ldr	r1, [r7, #12]
 8001d6a:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
    gyroYAngle_ += gyroYRate_ * dt;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	e9d3 4532 	ldrd	r4, r5, [r3, #200]	; 0xc8
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 8001d7a:	4b33      	ldr	r3, [pc, #204]	; (8001e48 <_ZN7MPU605011getRotationERfS0_+0x2dc>)
 8001d7c:	edd3 7a00 	vldr	s15, [r3]
 8001d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d84:	ee17 0a90 	vmov	r0, s15
 8001d88:	f7fe fbee 	bl	8000568 <__aeabi_f2d>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4620      	mov	r0, r4
 8001d92:	4629      	mov	r1, r5
 8001d94:	f7fe fa8a 	bl	80002ac <__adddf3>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	68f9      	ldr	r1, [r7, #12]
 8001d9e:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
    //gyroXAngle_ += kalmanX.rate * dt; // Calculate gyro angle using the unbiased rate
    //gyroYAngle_ += kalmanY.rate * dt;

    // Reset the gyro angle when it has drifted too much
    if (gyroXAngle_ < -180 || gyroXAngle_ > 180)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	4b2c      	ldr	r3, [pc, #176]	; (8001e60 <_ZN7MPU605011getRotationERfS0_+0x2f4>)
 8001dae:	f7fe fea5 	bl	8000afc <__aeabi_dcmplt>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d10a      	bne.n	8001dce <_ZN7MPU605011getRotationERfS0_+0x262>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 8001dbe:	f04f 0200 	mov.w	r2, #0
 8001dc2:	4b28      	ldr	r3, [pc, #160]	; (8001e64 <_ZN7MPU605011getRotationERfS0_+0x2f8>)
 8001dc4:	f7fe feb8 	bl	8000b38 <__aeabi_dcmpgt>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <_ZN7MPU605011getRotationERfS0_+0x26e>
        gyroXAngle_ = kalXAngle_;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001dd4:	68f9      	ldr	r1, [r7, #12]
 8001dd6:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
    if (gyroYAngle_ < -180 || gyroYAngle_ > 180)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	4b1e      	ldr	r3, [pc, #120]	; (8001e60 <_ZN7MPU605011getRotationERfS0_+0x2f4>)
 8001de6:	f7fe fe89 	bl	8000afc <__aeabi_dcmplt>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10a      	bne.n	8001e06 <_ZN7MPU605011getRotationERfS0_+0x29a>
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8001df6:	f04f 0200 	mov.w	r2, #0
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	; (8001e64 <_ZN7MPU605011getRotationERfS0_+0x2f8>)
 8001dfc:	f7fe fe9c 	bl	8000b38 <__aeabi_dcmpgt>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d005      	beq.n	8001e12 <_ZN7MPU605011getRotationERfS0_+0x2a6>
        gyroYAngle_ = kalYAngle_;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001e0c:	68f9      	ldr	r1, [r7, #12]
 8001e0e:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
    
    roll = kalXAngle_;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f7fe fef4 	bl	8000c08 <__aeabi_d2f>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	601a      	str	r2, [r3, #0]
    pitch = kalYAngle_;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f7fe feea 	bl	8000c08 <__aeabi_d2f>
 8001e34:	4602      	mov	r2, r0
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	601a      	str	r2, [r3, #0]
    //DEBUG_PRINTF("KalAngleX: %f\r\nKalAngleY: %f\r\n",kalXAngle_,kalYAngle_);
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bdb0      	pop	{r4, r5, r7, pc}
 8001e42:	bf00      	nop
 8001e44:	447a0000 	.word	0x447a0000
 8001e48:	20000250 	.word	0x20000250
 8001e4c:	43030000 	.word	0x43030000
 8001e50:	c2b40000 	.word	0xc2b40000
 8001e54:	40568000 	.word	0x40568000
 8001e58:	42b40000 	.word	0x42b40000
 8001e5c:	c0568000 	.word	0xc0568000
 8001e60:	c0668000 	.word	0xc0668000
 8001e64:	40668000 	.word	0x40668000

08001e68 <_ZN5UsartD1Ev>:
	Usart() : husart_(nullptr){}
    Usart(UART_HandleTypeDef *husart) : husart_(husart){}
    /**
     * Destructor
     */
    virtual ~Usart(){}
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <_ZN5UsartD1Ev+0x1c>)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	08012b6c 	.word	0x08012b6c

08001e88 <_ZN5UsartD0Ev>:
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ffe9 	bl	8001e68 <_ZN5UsartD1Ev>
 8001e96:	2108      	movs	r1, #8
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f00b fa1d 	bl	800d2d8 <_ZdlPvj>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <_ZN9BDS_UsartD1Ev>:
friend void gps_info(const char *str, int str_size);
/* public functions ----------------------------------------------------------*/
public:
    BDS_Usart():BDS_UartHandle(husart_){}
    BDS_Usart(UART_HandleTypeDef* husart):Usart(husart),BDS_UartHandle(husart_){}
    ~BDS_Usart(){}
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	4a05      	ldr	r2, [pc, #20]	; (8001ec8 <_ZN9BDS_UsartD1Ev+0x20>)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ffd5 	bl	8001e68 <_ZN5UsartD1Ev>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	08012b18 	.word	0x08012b18

08001ecc <_ZN9BDS_UsartD0Ev>:
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ffe7 	bl	8001ea8 <_ZN9BDS_UsartD1Ev>
 8001eda:	f44f 610b 	mov.w	r1, #2224	; 0x8b0
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f00b f9fa 	bl	800d2d8 <_ZdlPvj>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <trace>:
  * @brief  trace GPS
  * @param  str: str_size:
  * @retval 
  */
void trace(const char *str, int str_size)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  #ifdef __GPS_DEBUG    //gps_config.h
    uint16_t i;
    printf("\r\nTrace: ");
 8001efa:	480d      	ldr	r0, [pc, #52]	; (8001f30 <trace+0x40>)
 8001efc:	f00c fa98 	bl	800e430 <iprintf>
    for(i=0;i<str_size;i++)
 8001f00:	2300      	movs	r3, #0
 8001f02:	81fb      	strh	r3, [r7, #14]
 8001f04:	89fb      	ldrh	r3, [r7, #14]
 8001f06:	683a      	ldr	r2, [r7, #0]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	dd0a      	ble.n	8001f22 <trace+0x32>
      printf("%c",*(str+i));
 8001f0c:	89fb      	ldrh	r3, [r7, #14]
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f00c faa3 	bl	800e460 <putchar>
    for(i=0;i<str_size;i++)
 8001f1a:	89fb      	ldrh	r3, [r7, #14]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	81fb      	strh	r3, [r7, #14]
 8001f20:	e7f0      	b.n	8001f04 <trace+0x14>
  
    printf("\n");
 8001f22:	200a      	movs	r0, #10
 8001f24:	f00c fa9c 	bl	800e460 <putchar>
  #endif
}
 8001f28:	bf00      	nop
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	08012000 	.word	0x08012000

08001f34 <error>:
  * @brief  error 
  * @param  str: str_size:
  * @retval 
  */
void error(const char *str, int str_size)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
    #ifdef __GPS_DEBUG   //gps_config.h

    uint16_t i;
    printf("\r\nError: ");
 8001f3e:	480d      	ldr	r0, [pc, #52]	; (8001f74 <error+0x40>)
 8001f40:	f00c fa76 	bl	800e430 <iprintf>
    for(i=0;i<str_size;i++)
 8001f44:	2300      	movs	r3, #0
 8001f46:	81fb      	strh	r3, [r7, #14]
 8001f48:	89fb      	ldrh	r3, [r7, #14]
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	dd0a      	ble.n	8001f66 <error+0x32>
      printf("%c",*(str+i));
 8001f50:	89fb      	ldrh	r3, [r7, #14]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f00c fa81 	bl	800e460 <putchar>
    for(i=0;i<str_size;i++)
 8001f5e:	89fb      	ldrh	r3, [r7, #14]
 8001f60:	3301      	adds	r3, #1
 8001f62:	81fb      	strh	r3, [r7, #14]
 8001f64:	e7f0      	b.n	8001f48 <error+0x14>
    printf("\n");
 8001f66:	200a      	movs	r0, #10
 8001f68:	f00c fa7a 	bl	800e460 <putchar>
    #endif
}
 8001f6c:	bf00      	nop
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	0801200c 	.word	0x0801200c

08001f78 <gps_info>:
  * @brief  info 
  * @param  str: str_size:
  * @retval 
  */
void gps_info(const char *str, int str_size)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]

    uint16_t i;
    printf("\r\nInfo: ");
 8001f82:	480d      	ldr	r0, [pc, #52]	; (8001fb8 <gps_info+0x40>)
 8001f84:	f00c fa54 	bl	800e430 <iprintf>
    for(i=0;i<str_size;i++)
 8001f88:	2300      	movs	r3, #0
 8001f8a:	81fb      	strh	r3, [r7, #14]
 8001f8c:	89fb      	ldrh	r3, [r7, #14]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	dd0a      	ble.n	8001faa <gps_info+0x32>
      printf("%c",*(str+i));
 8001f94:	89fb      	ldrh	r3, [r7, #14]
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f00c fa5f 	bl	800e460 <putchar>
    for(i=0;i<str_size;i++)
 8001fa2:	89fb      	ldrh	r3, [r7, #14]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	81fb      	strh	r3, [r7, #14]
 8001fa8:	e7f0      	b.n	8001f8c <gps_info+0x14>
    printf("\n");
 8001faa:	200a      	movs	r0, #10
 8001fac:	f00c fa58 	bl	800e460 <putchar>
}
 8001fb0:	bf00      	nop
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	08012018 	.word	0x08012018

08001fbc <_ZN9BDS_Usart4initEv>:
 *
 * @param gps_recv_data
 * @param size
 */
void BDS_Usart::init()
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
    /*  */
    nmea_property()->trace_func = &trace;
 8001fc4:	f000 fac2 	bl	800254c <nmea_property>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	4a0d      	ldr	r2, [pc, #52]	; (8002000 <_ZN9BDS_Usart4initEv+0x44>)
 8001fcc:	601a      	str	r2, [r3, #0]
    nmea_property()->error_func = &error;
 8001fce:	f000 fabd 	bl	800254c <nmea_property>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <_ZN9BDS_Usart4initEv+0x48>)
 8001fd6:	605a      	str	r2, [r3, #4]
    nmea_property()->info_func = &gps_info;
 8001fd8:	f000 fab8 	bl	800254c <nmea_property>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <_ZN9BDS_Usart4initEv+0x4c>)
 8001fe0:	609a      	str	r2, [r3, #8]
    // start uart circularly receiving in DMA mode
    HAL_UART_Receive_DMA(BDS_UartHandle, bds_receive_buffer, BDS_RECV_BUFF_SIZE);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3308      	adds	r3, #8
 8001fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f008 f86a 	bl	800a0cc <HAL_UART_Receive_DMA>
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	08001ef1 	.word	0x08001ef1
 8002004:	08001f35 	.word	0x08001f35
 8002008:	08001f79 	.word	0x08001f79

0800200c <_ZN9BDS_Usart10IsLeapYearEh>:
 * 
 * @param iYear 
 * @return uint8_t 1:    0: 
 */
uint8_t BDS_Usart::IsLeapYear(uint8_t iYear) 
{ 
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	460b      	mov	r3, r1
 8002016:	70fb      	strb	r3, [r7, #3]
    uint16_t    Year; 
    Year    =    2000+iYear; 
 8002018:	78fb      	ldrb	r3, [r7, #3]
 800201a:	b29b      	uxth	r3, r3
 800201c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002020:	81fb      	strh	r3, [r7, #14]
    if((Year&3)==0) 
 8002022:	89fb      	ldrh	r3, [r7, #14]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b00      	cmp	r3, #0
 800202a:	d11c      	bne.n	8002066 <_ZN9BDS_Usart10IsLeapYearEh+0x5a>
    { 
        return ((Year%400==0) || (Year%100!=0)); 
 800202c:	89fb      	ldrh	r3, [r7, #14]
 800202e:	4a11      	ldr	r2, [pc, #68]	; (8002074 <_ZN9BDS_Usart10IsLeapYearEh+0x68>)
 8002030:	fba2 1203 	umull	r1, r2, r2, r3
 8002034:	09d2      	lsrs	r2, r2, #7
 8002036:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800203a:	fb01 f202 	mul.w	r2, r1, r2
 800203e:	1a9b      	subs	r3, r3, r2
 8002040:	b29b      	uxth	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00b      	beq.n	800205e <_ZN9BDS_Usart10IsLeapYearEh+0x52>
 8002046:	89fb      	ldrh	r3, [r7, #14]
 8002048:	4a0a      	ldr	r2, [pc, #40]	; (8002074 <_ZN9BDS_Usart10IsLeapYearEh+0x68>)
 800204a:	fba2 1203 	umull	r1, r2, r2, r3
 800204e:	0952      	lsrs	r2, r2, #5
 8002050:	2164      	movs	r1, #100	; 0x64
 8002052:	fb01 f202 	mul.w	r2, r1, r2
 8002056:	1a9b      	subs	r3, r3, r2
 8002058:	b29b      	uxth	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <_ZN9BDS_Usart10IsLeapYearEh+0x56>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <_ZN9BDS_Usart10IsLeapYearEh+0x58>
 8002062:	2300      	movs	r3, #0
 8002064:	e000      	b.n	8002068 <_ZN9BDS_Usart10IsLeapYearEh+0x5c>
    } 
     return 0; 
 8002066:	2300      	movs	r3, #0
} 
 8002068:	4618      	mov	r0, r3
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	51eb851f 	.word	0x51eb851f

08002078 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh>:
 * @param convert_time   YY,MM,DD,HH,MM,SS 
 * @param GMT 
 * @param area 1(+) W0(-)
 */
void BDS_Usart::GMTconvert(nmeaTIME *source_time, nmeaTIME *convert_time, uint8_t GMT,uint8_t area) 
{ 
 8002078:	b580      	push	{r7, lr}
 800207a:	b08a      	sub	sp, #40	; 0x28
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	70fb      	strb	r3, [r7, #3]
    uint32_t    YY,MM,DD,hh,mm,ss;        // 
     
    if(GMT==0)    return;                //0 
 8002086:	78fb      	ldrb	r3, [r7, #3]
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 811d 	beq.w	80022c8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x250>
    if(GMT>12)    return;                //12          
 800208e:	78fb      	ldrb	r3, [r7, #3]
 8002090:	2b0c      	cmp	r3, #12
 8002092:	f200 811b 	bhi.w	80022cc <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x254>

    YY    =    source_time->year;                // 
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	627b      	str	r3, [r7, #36]	; 0x24
    MM    =    source_time->mon;                 // 
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	623b      	str	r3, [r7, #32]
    DD    =    source_time->day;                 // 
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	61fb      	str	r3, [r7, #28]
    hh    =    source_time->hour;                // 
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	61bb      	str	r3, [r7, #24]
    mm    =    source_time->min;                 // 
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	617b      	str	r3, [r7, #20]
    ss    =    source_time->sec;                 // 
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	613b      	str	r3, [r7, #16]

    if(area)                        //(+) 
 80020ba:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d07a      	beq.n	80021b8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x140>
    { 
        if(hh+GMT<24)    hh    +=    GMT;// 
 80020c2:	78fa      	ldrb	r2, [r7, #3]
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	4413      	add	r3, r2
 80020c8:	2b17      	cmp	r3, #23
 80020ca:	d804      	bhi.n	80020d6 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x5e>
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4413      	add	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
 80020d4:	e0e5      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
        else                        //1 
        { 
            hh    =    hh+GMT-24;        // 
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	4413      	add	r3, r2
 80020dc:	3b18      	subs	r3, #24
 80020de:	61bb      	str	r3, [r7, #24]
            if(MM==1 || MM==3 || MM==5 || MM==7 || MM==8 || MM==10)    //(12) 
 80020e0:	6a3b      	ldr	r3, [r7, #32]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d00e      	beq.n	8002104 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x8c>
 80020e6:	6a3b      	ldr	r3, [r7, #32]
 80020e8:	2b03      	cmp	r3, #3
 80020ea:	d00b      	beq.n	8002104 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x8c>
 80020ec:	6a3b      	ldr	r3, [r7, #32]
 80020ee:	2b05      	cmp	r3, #5
 80020f0:	d008      	beq.n	8002104 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x8c>
 80020f2:	6a3b      	ldr	r3, [r7, #32]
 80020f4:	2b07      	cmp	r3, #7
 80020f6:	d005      	beq.n	8002104 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x8c>
 80020f8:	6a3b      	ldr	r3, [r7, #32]
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d002      	beq.n	8002104 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x8c>
 80020fe:	6a3b      	ldr	r3, [r7, #32]
 8002100:	2b0a      	cmp	r3, #10
 8002102:	d10c      	bne.n	800211e <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xa6>
            { 
                if(DD<31)    DD++; 
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	2b1e      	cmp	r3, #30
 8002108:	d803      	bhi.n	8002112 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x9a>
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3301      	adds	r3, #1
 800210e:	61fb      	str	r3, [r7, #28]
 8002110:	e0c7      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                else 
                { 
                    DD    =    1; 
 8002112:	2301      	movs	r3, #1
 8002114:	61fb      	str	r3, [r7, #28]
                    MM    ++; 
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	3301      	adds	r3, #1
 800211a:	623b      	str	r3, [r7, #32]
                if(DD<31)    DD++; 
 800211c:	e0c1      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                } 
            } 
            else if(MM==4 || MM==6 || MM==9 || MM==11)                //2) 
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	2b04      	cmp	r3, #4
 8002122:	d008      	beq.n	8002136 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xbe>
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	2b06      	cmp	r3, #6
 8002128:	d005      	beq.n	8002136 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xbe>
 800212a:	6a3b      	ldr	r3, [r7, #32]
 800212c:	2b09      	cmp	r3, #9
 800212e:	d002      	beq.n	8002136 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xbe>
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	2b0b      	cmp	r3, #11
 8002134:	d10c      	bne.n	8002150 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xd8>
            { 
                if(DD<30)    DD++; 
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	2b1d      	cmp	r3, #29
 800213a:	d803      	bhi.n	8002144 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xcc>
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	3301      	adds	r3, #1
 8002140:	61fb      	str	r3, [r7, #28]
 8002142:	e0ae      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                else 
                { 
                    DD    =    1; 
 8002144:	2301      	movs	r3, #1
 8002146:	61fb      	str	r3, [r7, #28]
                    MM    ++; 
 8002148:	6a3b      	ldr	r3, [r7, #32]
 800214a:	3301      	adds	r3, #1
 800214c:	623b      	str	r3, [r7, #32]
                if(DD<30)    DD++; 
 800214e:	e0a8      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                } 
            } 
            else if(MM==2)    //2 
 8002150:	6a3b      	ldr	r3, [r7, #32]
 8002152:	2b02      	cmp	r3, #2
 8002154:	d11d      	bne.n	8002192 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x11a>
            { 
                if((DD==29) || (DD==28 && IsLeapYear(YY)==0))        //229 228 
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	2b1d      	cmp	r3, #29
 800215a:	d00b      	beq.n	8002174 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0xfc>
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	2b1c      	cmp	r3, #28
 8002160:	d10a      	bne.n	8002178 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x100>
 8002162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002164:	b2db      	uxtb	r3, r3
 8002166:	4619      	mov	r1, r3
 8002168:	68f8      	ldr	r0, [r7, #12]
 800216a:	f7ff ff4f 	bl	800200c <_ZN9BDS_Usart10IsLeapYearEh>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d101      	bne.n	8002178 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x100>
 8002174:	2301      	movs	r3, #1
 8002176:	e000      	b.n	800217a <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x102>
 8002178:	2300      	movs	r3, #0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d005      	beq.n	800218a <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x112>
                { 
                    DD    =    1; 
 800217e:	2301      	movs	r3, #1
 8002180:	61fb      	str	r3, [r7, #28]
                    MM    ++; 
 8002182:	6a3b      	ldr	r3, [r7, #32]
 8002184:	3301      	adds	r3, #1
 8002186:	623b      	str	r3, [r7, #32]
 8002188:	e08b      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                } 
                else    DD++; 
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3301      	adds	r3, #1
 800218e:	61fb      	str	r3, [r7, #28]
 8002190:	e087      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
            } 
            else if(MM==12)    //12 
 8002192:	6a3b      	ldr	r3, [r7, #32]
 8002194:	2b0c      	cmp	r3, #12
 8002196:	f040 8084 	bne.w	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
            { 
                if(DD<31)    DD++; 
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	2b1e      	cmp	r3, #30
 800219e:	d803      	bhi.n	80021a8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x130>
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	3301      	adds	r3, #1
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	e07c      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                else        // 
                {               
                    DD    =    1; 
 80021a8:	2301      	movs	r3, #1
 80021aa:	61fb      	str	r3, [r7, #28]
                    MM    =    1; 
 80021ac:	2301      	movs	r3, #1
 80021ae:	623b      	str	r3, [r7, #32]
                    YY    ++; 
 80021b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b2:	3301      	adds	r3, #1
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
 80021b6:	e074      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
            } 
        } 
    } 
    else 
    {     
        if(hh>=GMT)    hh    -=    GMT;    // 
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d304      	bcc.n	80021ca <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x152>
 80021c0:	78fb      	ldrb	r3, [r7, #3]
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	61bb      	str	r3, [r7, #24]
 80021c8:	e06b      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
        else                        //1 
        { 
            hh    =    hh+24-GMT;        // 
 80021ca:	78fb      	ldrb	r3, [r7, #3]
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	3318      	adds	r3, #24
 80021d2:	61bb      	str	r3, [r7, #24]
            if(MM==2 || MM==4 || MM==6 || MM==8 || MM==9 || MM==11)    //(1) 
 80021d4:	6a3b      	ldr	r3, [r7, #32]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d00e      	beq.n	80021f8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x180>
 80021da:	6a3b      	ldr	r3, [r7, #32]
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d00b      	beq.n	80021f8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x180>
 80021e0:	6a3b      	ldr	r3, [r7, #32]
 80021e2:	2b06      	cmp	r3, #6
 80021e4:	d008      	beq.n	80021f8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x180>
 80021e6:	6a3b      	ldr	r3, [r7, #32]
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d005      	beq.n	80021f8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x180>
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	2b09      	cmp	r3, #9
 80021f0:	d002      	beq.n	80021f8 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x180>
 80021f2:	6a3b      	ldr	r3, [r7, #32]
 80021f4:	2b0b      	cmp	r3, #11
 80021f6:	d10c      	bne.n	8002212 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x19a>
            { 
                if(DD>1)    DD--; 
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d903      	bls.n	8002206 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x18e>
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3b01      	subs	r3, #1
 8002202:	61fb      	str	r3, [r7, #28]
 8002204:	e04d      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                else 
                { 
                    DD    =    31; 
 8002206:	231f      	movs	r3, #31
 8002208:	61fb      	str	r3, [r7, #28]
                    MM    --; 
 800220a:	6a3b      	ldr	r3, [r7, #32]
 800220c:	3b01      	subs	r3, #1
 800220e:	623b      	str	r3, [r7, #32]
                if(DD>1)    DD--; 
 8002210:	e047      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                } 
            } 
            else if(MM==5 || MM==7 || MM==10 || MM==12)                //2) 
 8002212:	6a3b      	ldr	r3, [r7, #32]
 8002214:	2b05      	cmp	r3, #5
 8002216:	d008      	beq.n	800222a <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1b2>
 8002218:	6a3b      	ldr	r3, [r7, #32]
 800221a:	2b07      	cmp	r3, #7
 800221c:	d005      	beq.n	800222a <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1b2>
 800221e:	6a3b      	ldr	r3, [r7, #32]
 8002220:	2b0a      	cmp	r3, #10
 8002222:	d002      	beq.n	800222a <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1b2>
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	2b0c      	cmp	r3, #12
 8002228:	d10c      	bne.n	8002244 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1cc>
            { 
                if(DD>1)    DD--; 
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d903      	bls.n	8002238 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1c0>
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	3b01      	subs	r3, #1
 8002234:	61fb      	str	r3, [r7, #28]
 8002236:	e034      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                else 
                { 
                    DD    =    30; 
 8002238:	231e      	movs	r3, #30
 800223a:	61fb      	str	r3, [r7, #28]
                    MM    --; 
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	3b01      	subs	r3, #1
 8002240:	623b      	str	r3, [r7, #32]
                if(DD>1)    DD--; 
 8002242:	e02e      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                } 
            } 
            else if(MM==3)    //2 
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	2b03      	cmp	r3, #3
 8002248:	d11a      	bne.n	8002280 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x208>
            { 
                if((DD==1) && IsLeapYear(YY)==0)                    // 
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d10a      	bne.n	8002266 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1ee>
 8002250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002252:	b2db      	uxtb	r3, r3
 8002254:	4619      	mov	r1, r3
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f7ff fed8 	bl	800200c <_ZN9BDS_Usart10IsLeapYearEh>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1ee>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x1f0>
 8002266:	2300      	movs	r3, #0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x200>
                { 
                    DD    =    28; 
 800226c:	231c      	movs	r3, #28
 800226e:	61fb      	str	r3, [r7, #28]
                    MM    --; 
 8002270:	6a3b      	ldr	r3, [r7, #32]
 8002272:	3b01      	subs	r3, #1
 8002274:	623b      	str	r3, [r7, #32]
 8002276:	e014      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                } 
                else    DD--; 
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	3b01      	subs	r3, #1
 800227c:	61fb      	str	r3, [r7, #28]
 800227e:	e010      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
            } 
            else if(MM==1)    //1 
 8002280:	6a3b      	ldr	r3, [r7, #32]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d10d      	bne.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
            { 
                if(DD>1)    DD--; 
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d903      	bls.n	8002294 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x21c>
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	3b01      	subs	r3, #1
 8002290:	61fb      	str	r3, [r7, #28]
 8002292:	e006      	b.n	80022a2 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x22a>
                else        // 
                {               
                    DD    =    31; 
 8002294:	231f      	movs	r3, #31
 8002296:	61fb      	str	r3, [r7, #28]
                    MM    =    12; 
 8002298:	230c      	movs	r3, #12
 800229a:	623b      	str	r3, [r7, #32]
                    YY    --; 
 800229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229e:	3b01      	subs	r3, #1
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
                } 
            } 
        } 
    }         

    convert_time->year   =    YY;                // 
 80022a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	601a      	str	r2, [r3, #0]
    convert_time->mon    =    MM;                // 
 80022a8:	6a3a      	ldr	r2, [r7, #32]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	605a      	str	r2, [r3, #4]
    convert_time->day    =    DD;                // 
 80022ae:	69fa      	ldr	r2, [r7, #28]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	609a      	str	r2, [r3, #8]
    convert_time->hour   =    hh;                // 
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	60da      	str	r2, [r3, #12]
    convert_time->min    =    mm;                // 
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	611a      	str	r2, [r3, #16]
    convert_time->sec    =    ss;                // 
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	615a      	str	r2, [r3, #20]
 80022c6:	e002      	b.n	80022ce <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x256>
    if(GMT==0)    return;                //0 
 80022c8:	bf00      	nop
 80022ca:	e000      	b.n	80022ce <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh+0x256>
    if(GMT>12)    return;                //12          
 80022cc:	bf00      	nop
}  
 80022ce:	3728      	adds	r7, #40	; 0x28
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <_ZN9BDS_Usart6decodeElP5Usart>:

void BDS_Usart::decode(int32_t signals, Usart * outUsart)
{
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d6:	b089      	sub	sp, #36	; 0x24
 80022d8:	af04      	add	r7, sp, #16
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
    /* GPS */
    nmea_zero_INFO(&info);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f503 7308 	add.w	r3, r3, #544	; 0x220
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 f9fe 	bl	80026e8 <nmea_zero_INFO>
    nmea_parser_init(&parser);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 80022f2:	4618      	mov	r0, r3
 80022f4:	f002 f83c 	bl	8004370 <nmea_parser_init>
    // signalsGPS_RX_HALF1GPS
    if( (signals & (int32_t)STATUS::RX_HALF) == (int32_t)STATUS::RX_HALF)
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00d      	beq.n	800231e <_ZN9BDS_Usart6decodeElP5Usart+0x4a>
    {
        /* nmea */
        nmea_parse(&parser, (const char*)&bds_receive_buffer[0], BDS_RECV_BUFF_SIZE/2, &info);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f503 6008 	add.w	r0, r3, #2176	; 0x880
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f103 0108 	add.w	r1, r3, #8
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8002314:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002318:	f002 f872 	bl	8004400 <nmea_parse>
 800231c:	e012      	b.n	8002344 <_ZN9BDS_Usart6decodeElP5Usart+0x70>
    }
    // signalsGPS_RX_FULL1GPS
    else if( (signals & (int32_t)STATUS::RX_FULL) == (int32_t)STATUS::RX_FULL)
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	f000 80c7 	beq.w	80024b8 <_ZN9BDS_Usart6decodeElP5Usart+0x1e4>
    {
        /* nmea */
        nmea_parse(&parser, (const char*)&bds_receive_buffer[BDS_RECV_BUFF_SIZE/2], BDS_RECV_BUFF_SIZE/2, &info);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f503 6008 	add.w	r0, r3, #2176	; 0x880
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f503 7184 	add.w	r1, r3, #264	; 0x108
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f503 7308 	add.w	r3, r3, #544	; 0x220
 800233c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002340:	f002 f85e 	bl	8004400 <nmea_parse>
    {
        return;
    }
    // 
    /*  */
    GMTconvert(&info.utc,&beiJingTime,8,1);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f503 7109 	add.w	r1, r3, #548	; 0x224
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f603 0294 	addw	r2, r3, #2196	; 0x894
 8002350:	2301      	movs	r3, #1
 8002352:	9300      	str	r3, [sp, #0]
 8002354:	2308      	movs	r3, #8
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f7ff fe8e 	bl	8002078 <_ZN9BDS_Usart10GMTconvertEP9_nmeaTIMES1_hh>
    outUsart->printf("BDS data:\r\n");
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3314      	adds	r3, #20
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4956      	ldr	r1, [pc, #344]	; (80024c0 <_ZN9BDS_Usart6decodeElP5Usart+0x1ec>)
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	4798      	blx	r3
    /*  */
    outUsart->printf("time %d-%02d-%02d,%d:%d:%d\r\n", beiJingTime.year+1900, beiJingTime.mon,beiJingTime.day,beiJingTime.hour,beiJingTime.min,beiJingTime.sec);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	3314      	adds	r3, #20
 8002370:	681c      	ldr	r4, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
 8002378:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f8d3 6898 	ldr.w	r6, [r3, #2200]	; 0x898
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	f8d2 28a0 	ldr.w	r2, [r2, #2208]	; 0x8a0
 800238e:	68f9      	ldr	r1, [r7, #12]
 8002390:	f8d1 18a4 	ldr.w	r1, [r1, #2212]	; 0x8a4
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f8d0 08a8 	ldr.w	r0, [r0, #2216]	; 0x8a8
 800239a:	9003      	str	r0, [sp, #12]
 800239c:	9102      	str	r1, [sp, #8]
 800239e:	9201      	str	r2, [sp, #4]
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	4633      	mov	r3, r6
 80023a4:	462a      	mov	r2, r5
 80023a6:	4947      	ldr	r1, [pc, #284]	; (80024c4 <_ZN9BDS_Usart6decodeElP5Usart+0x1f0>)
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	47a0      	blx	r4

    //info.lat lon[degree][min].[sec/60][degree].[degree]
    deg_lat = nmea_ndeg2degree(info.lat);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	ed93 7b98 	vldr	d7, [r3, #608]	; 0x260
 80023b2:	eeb0 0a47 	vmov.f32	s0, s14
 80023b6:	eef0 0a67 	vmov.f32	s1, s15
 80023ba:	f000 f94b 	bl	8002654 <nmea_ndeg2degree>
 80023be:	eeb0 7a40 	vmov.f32	s14, s0
 80023c2:	eef0 7a60 	vmov.f32	s15, s1
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	ed83 7b84 	vstr	d7, [r3, #528]	; 0x210
    deg_lon = nmea_ndeg2degree(info.lon);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	ed93 7b9a 	vldr	d7, [r3, #616]	; 0x268
 80023d2:	eeb0 0a47 	vmov.f32	s0, s14
 80023d6:	eef0 0a67 	vmov.f32	s1, s15
 80023da:	f000 f93b 	bl	8002654 <nmea_ndeg2degree>
 80023de:	eeb0 7a40 	vmov.f32	s14, s0
 80023e2:	eef0 7a60 	vmov.f32	s15, s1
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	ed83 7b86 	vstr	d7, [r3, #536]	; 0x218

    outUsart->printf("latitude:%f,longitude:%f\r\n",deg_lat,deg_lon);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	3314      	adds	r3, #20
 80023f2:	681c      	ldr	r4, [r3, #0]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	e9d3 0184 	ldrd	r0, r1, [r3, #528]	; 0x210
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	e9d3 2386 	ldrd	r2, r3, [r3, #536]	; 0x218
 8002400:	e9cd 2300 	strd	r2, r3, [sp]
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	492f      	ldr	r1, [pc, #188]	; (80024c8 <_ZN9BDS_Usart6decodeElP5Usart+0x1f4>)
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	47a0      	blx	r4
    outUsart->printf("altitude:%f m \r\n", info.elv);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	3314      	adds	r3, #20
 8002414:	681c      	ldr	r4, [r3, #0]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	e9d3 239c 	ldrd	r2, r3, [r3, #624]	; 0x270
 800241c:	492b      	ldr	r1, [pc, #172]	; (80024cc <_ZN9BDS_Usart6decodeElP5Usart+0x1f8>)
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	47a0      	blx	r4
    outUsart->printf("speed:%f km/h ", info.speed);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3314      	adds	r3, #20
 8002428:	681c      	ldr	r4, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	e9d3 23a0 	ldrd	r2, r3, [r3, #640]	; 0x280
 8002430:	4927      	ldr	r1, [pc, #156]	; (80024d0 <_ZN9BDS_Usart6decodeElP5Usart+0x1fc>)
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	47a0      	blx	r4
    outUsart->printf("direction:%f degree\r\n", info.direction);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	3314      	adds	r3, #20
 800243c:	681c      	ldr	r4, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	e9d3 23a2 	ldrd	r2, r3, [r3, #648]	; 0x288
 8002444:	4923      	ldr	r1, [pc, #140]	; (80024d4 <_ZN9BDS_Usart6decodeElP5Usart+0x200>)
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	47a0      	blx	r4

    outUsart->printf("GPS satellite in use:%d,Visible GPS satellite:%d\r\n",info.satinfo.inuse,info.satinfo.inview);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	3314      	adds	r3, #20
 8002450:	681c      	ldr	r4, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f8d3 229c 	ldr.w	r2, [r3, #668]	; 0x29c
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f8d3 32a0 	ldr.w	r3, [r3, #672]	; 0x2a0
 800245e:	491e      	ldr	r1, [pc, #120]	; (80024d8 <_ZN9BDS_Usart6decodeElP5Usart+0x204>)
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	47a0      	blx	r4

    outUsart->printf("Are using beidou satellite:%d,Beidou satellite visible:%d\r\n",info.BDsatinfo.inuse,info.BDsatinfo.inview);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	3314      	adds	r3, #20
 800246a:	681c      	ldr	r4, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f8d3 2588 	ldr.w	r2, [r3, #1416]	; 0x588
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f8d3 358c 	ldr.w	r3, [r3, #1420]	; 0x58c
 8002478:	4918      	ldr	r1, [pc, #96]	; (80024dc <_ZN9BDS_Usart6decodeElP5Usart+0x208>)
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	47a0      	blx	r4
    outUsart->printf("PDOP:%f,HDOP:%f,VDOP:%f\r\n\r\n",info.PDOP,info.HDOP,info.VDOP);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	3314      	adds	r3, #20
 8002484:	681e      	ldr	r6, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	e9d3 4592 	ldrd	r4, r5, [r3, #584]	; 0x248
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	e9d3 2394 	ldrd	r2, r3, [r3, #592]	; 0x250
 8002492:	68f9      	ldr	r1, [r7, #12]
 8002494:	e9d1 0196 	ldrd	r0, r1, [r1, #600]	; 0x258
 8002498:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800249c:	e9cd 2300 	strd	r2, r3, [sp]
 80024a0:	4622      	mov	r2, r4
 80024a2:	462b      	mov	r3, r5
 80024a4:	490e      	ldr	r1, [pc, #56]	; (80024e0 <_ZN9BDS_Usart6decodeElP5Usart+0x20c>)
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	47b0      	blx	r6

    nmea_parser_destroy(&parser);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 80024b0:	4618      	mov	r0, r3
 80024b2:	f001 ff8f 	bl	80043d4 <nmea_parser_destroy>
 80024b6:	e000      	b.n	80024ba <_ZN9BDS_Usart6decodeElP5Usart+0x1e6>
        return;
 80024b8:	bf00      	nop
}
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024c0:	08012024 	.word	0x08012024
 80024c4:	08012030 	.word	0x08012030
 80024c8:	08012050 	.word	0x08012050
 80024cc:	0801206c 	.word	0x0801206c
 80024d0:	08012080 	.word	0x08012080
 80024d4:	08012090 	.word	0x08012090
 80024d8:	080120a8 	.word	0x080120a8
 80024dc:	080120dc 	.word	0x080120dc
 80024e0:	08012118 	.word	0x08012118

080024e4 <BDS_UART_RxCpltCallback>:

extern osThreadId bds_taskHandle;

void BDS_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  if(UartHandle == bdsUsart.BDS_UartHandle)
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <BDS_UART_RxCpltCallback+0x2c>)
 80024ee:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d105      	bne.n	8002506 <BDS_UART_RxCpltCallback+0x22>
  {
    // set flag when recv complete full
    osSignalSet(bds_taskHandle, (int32_t)BDS_Usart::STATUS::RX_FULL);
 80024fa:	4b06      	ldr	r3, [pc, #24]	; (8002514 <BDS_UART_RxCpltCallback+0x30>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2102      	movs	r1, #2
 8002500:	4618      	mov	r0, r3
 8002502:	f008 ffcb 	bl	800b49c <osSignalSet>
  }
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20008fe0 	.word	0x20008fe0
 8002514:	20009968 	.word	0x20009968

08002518 <BDS_UART_RxHalfCpltCallback>:

void BDS_UART_RxHalfCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  if(UartHandle == bdsUsart.BDS_UartHandle)
 8002520:	4b08      	ldr	r3, [pc, #32]	; (8002544 <BDS_UART_RxHalfCpltCallback+0x2c>)
 8002522:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	d105      	bne.n	800253a <BDS_UART_RxHalfCpltCallback+0x22>
  {
    // set flag when recv complete half
    osSignalSet(bds_taskHandle, (int32_t)BDS_Usart::STATUS::RX_HALF);
 800252e:	4b06      	ldr	r3, [pc, #24]	; (8002548 <BDS_UART_RxHalfCpltCallback+0x30>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2101      	movs	r1, #1
 8002534:	4618      	mov	r0, r3
 8002536:	f008 ffb1 	bl	800b49c <osSignalSet>
  }
}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20008fe0 	.word	0x20008fe0
 8002548:	20009968 	.word	0x20009968

0800254c <nmea_property>:
#include <string.h>
#include <stdarg.h>
#include <stdio.h>

nmeaPROPERTY * nmea_property(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
    static nmeaPROPERTY prop = {
        0, 0, 0, NMEA_DEF_PARSEBUFF
        };

    return &prop;
 8002550:	4b02      	ldr	r3, [pc, #8]	; (800255c <nmea_property+0x10>)
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	20000004 	.word	0x20000004

08002560 <nmea_trace_buff>:
            (*func)(&buff[0], size);
    }
}

void nmea_trace_buff(const char *buff, int buff_size)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
    nmeaTraceFunc func = nmea_property()->trace_func;
 800256a:	f7ff ffef 	bl	800254c <nmea_property>
 800256e:	4603      	mov	r3, r0
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	60fb      	str	r3, [r7, #12]
    if(func && buff_size)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d006      	beq.n	8002588 <nmea_trace_buff+0x28>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <nmea_trace_buff+0x28>
        (*func)(buff, buff_size);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6839      	ldr	r1, [r7, #0]
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	4798      	blx	r3
}
 8002588:	bf00      	nop
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <nmea_error>:

void nmea_error(const char *str, ...)
{
 8002590:	b40f      	push	{r0, r1, r2, r3}
 8002592:	b580      	push	{r7, lr}
 8002594:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8002598:	af00      	add	r7, sp, #0
    int size;
    va_list arg_list;
    char buff[NMEA_DEF_PARSEBUFF];
    nmeaErrorFunc func = nmea_property()->error_func;
 800259a:	f7ff ffd7 	bl	800254c <nmea_property>
 800259e:	4603      	mov	r3, r0
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

    if(func)
 80025a6:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d019      	beq.n	80025e2 <nmea_error+0x52>
    {
        va_start(arg_list, str);
 80025ae:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 80025b2:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
        size = NMEA_POSIX(vsnprintf)(&buff[0], NMEA_DEF_PARSEBUFF - 1, str, arg_list);
 80025b6:	1d38      	adds	r0, r7, #4
 80025b8:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80025bc:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 80025c0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80025c4:	f00c feea 	bl	800f39c <vsniprintf>
 80025c8:	f8c7 0408 	str.w	r0, [r7, #1032]	; 0x408
        va_end(arg_list);

        if(size > 0)
 80025cc:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	dd06      	ble.n	80025e2 <nmea_error+0x52>
            (*func)(&buff[0], size);
 80025d4:	1d3a      	adds	r2, r7, #4
 80025d6:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80025da:	f8d7 1408 	ldr.w	r1, [r7, #1032]	; 0x408
 80025de:	4610      	mov	r0, r2
 80025e0:	4798      	blx	r3
    }
}
 80025e2:	bf00      	nop
 80025e4:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 80025e8:	46bd      	mov	sp, r7
 80025ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025ee:	b004      	add	sp, #16
 80025f0:	4770      	bx	lr

080025f2 <nmea_info>:


void nmea_info(const char *str, ...)
{
 80025f2:	b40f      	push	{r0, r1, r2, r3}
 80025f4:	b580      	push	{r7, lr}
 80025f6:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 80025fa:	af00      	add	r7, sp, #0
    int size;
    va_list arg_list;
    char buff[NMEA_DEF_PARSEBUFF];
    nmeaErrorFunc func = nmea_property()->info_func;
 80025fc:	f7ff ffa6 	bl	800254c <nmea_property>
 8002600:	4603      	mov	r3, r0
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

    if(func)
 8002608:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800260c:	2b00      	cmp	r3, #0
 800260e:	d019      	beq.n	8002644 <nmea_info+0x52>
    {
        va_start(arg_list, str);
 8002610:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 8002614:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
        size = NMEA_POSIX(vsnprintf)(&buff[0], NMEA_DEF_PARSEBUFF - 1, str, arg_list);
 8002618:	1d38      	adds	r0, r7, #4
 800261a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800261e:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 8002622:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002626:	f00c feb9 	bl	800f39c <vsniprintf>
 800262a:	f8c7 0408 	str.w	r0, [r7, #1032]	; 0x408
        va_end(arg_list);

        if(size > 0)
 800262e:	f8d7 3408 	ldr.w	r3, [r7, #1032]	; 0x408
 8002632:	2b00      	cmp	r3, #0
 8002634:	dd06      	ble.n	8002644 <nmea_info+0x52>
            (*func)(&buff[0], size);
 8002636:	1d3a      	adds	r2, r7, #4
 8002638:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800263c:	f8d7 1408 	ldr.w	r1, [r7, #1032]	; 0x408
 8002640:	4610      	mov	r0, r2
 8002642:	4798      	blx	r3
    }
}
 8002644:	bf00      	nop
 8002646:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 800264a:	46bd      	mov	sp, r7
 800264c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002650:	b004      	add	sp, #16
 8002652:	4770      	bx	lr

08002654 <nmea_ndeg2degree>:

/**
 * \brief Convert NDEG (NMEA degree) to fractional degree
 */
double nmea_ndeg2degree(double val)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	ed87 0b00 	vstr	d0, [r7]
    double deg = ((int)(val / 100));
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	4b1f      	ldr	r3, [pc, #124]	; (80026e0 <nmea_ndeg2degree+0x8c>)
 8002664:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002668:	f7fe f900 	bl	800086c <__aeabi_ddiv>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	4610      	mov	r0, r2
 8002672:	4619      	mov	r1, r3
 8002674:	f7fe fa80 	bl	8000b78 <__aeabi_d2iz>
 8002678:	4603      	mov	r3, r0
 800267a:	4618      	mov	r0, r3
 800267c:	f7fd ff62 	bl	8000544 <__aeabi_i2d>
 8002680:	4602      	mov	r2, r0
 8002682:	460b      	mov	r3, r1
 8002684:	e9c7 2302 	strd	r2, r3, [r7, #8]
    val = deg + (val - deg * 100) / 60;
 8002688:	f04f 0200 	mov.w	r2, #0
 800268c:	4b14      	ldr	r3, [pc, #80]	; (80026e0 <nmea_ndeg2degree+0x8c>)
 800268e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002692:	f7fd ffc1 	bl	8000618 <__aeabi_dmul>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800269e:	f7fd fe03 	bl	80002a8 <__aeabi_dsub>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4610      	mov	r0, r2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f04f 0200 	mov.w	r2, #0
 80026ae:	4b0d      	ldr	r3, [pc, #52]	; (80026e4 <nmea_ndeg2degree+0x90>)
 80026b0:	f7fe f8dc 	bl	800086c <__aeabi_ddiv>
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026bc:	f7fd fdf6 	bl	80002ac <__adddf3>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	e9c7 2300 	strd	r2, r3, [r7]
    return val;
 80026c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026cc:	ec43 2b17 	vmov	d7, r2, r3
}
 80026d0:	eeb0 0a47 	vmov.f32	s0, s14
 80026d4:	eef0 0a67 	vmov.f32	s1, s15
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40590000 	.word	0x40590000
 80026e4:	404e0000 	.word	0x404e0000

080026e8 <nmea_zero_INFO>:
#include <string.h>

#include "nmea/info.h"

void nmea_zero_INFO(nmeaINFO *info)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
    memset(info, 0, sizeof(nmeaINFO));
 80026f0:	f44f 62cc 	mov.w	r2, #1632	; 0x660
 80026f4:	2100      	movs	r1, #0
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f00b f948 	bl	800d98c <memset>
    nmea_time_now(&info->utc);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	3304      	adds	r3, #4
 8002700:	4618      	mov	r0, r3
 8002702:	f002 fbe6 	bl	8004ed2 <nmea_time_now>
    info->sig = NMEA_SIG_BAD;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	621a      	str	r2, [r3, #32]
    info->fix = NMEA_FIX_BAD;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <_nmea_parse_time>:

#include <string.h>
#include <stdio.h>

int _nmea_parse_time(const char *buff, int buff_sz, nmeaTIME *res)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	; 0x28
 8002720:	af04      	add	r7, sp, #16
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
    int success = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]

    switch(buff_sz)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b06      	cmp	r3, #6
 8002730:	d007      	beq.n	8002742 <_nmea_parse_time+0x26>
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	2b06      	cmp	r3, #6
 8002736:	db35      	blt.n	80027a4 <_nmea_parse_time+0x88>
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	3b08      	subs	r3, #8
 800273c:	2b02      	cmp	r3, #2
 800273e:	d831      	bhi.n	80027a4 <_nmea_parse_time+0x88>
 8002740:	e016      	b.n	8002770 <_nmea_parse_time+0x54>
    {
    case sizeof("hhmmss") - 1:
        success = (3 == nmea_scanf(buff, buff_sz,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f103 010c 	add.w	r1, r3, #12
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3310      	adds	r3, #16
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	3214      	adds	r2, #20
 8002750:	9201      	str	r2, [sp, #4]
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	460b      	mov	r3, r1
 8002756:	4a1c      	ldr	r2, [pc, #112]	; (80027c8 <_nmea_parse_time+0xac>)
 8002758:	68b9      	ldr	r1, [r7, #8]
 800275a:	68f8      	ldr	r0, [r7, #12]
 800275c:	f002 fc6c 	bl	8005038 <nmea_scanf>
 8002760:	4603      	mov	r3, r0
 8002762:	2b03      	cmp	r3, #3
 8002764:	bf0c      	ite	eq
 8002766:	2301      	moveq	r3, #1
 8002768:	2300      	movne	r3, #0
 800276a:	b2db      	uxtb	r3, r3
 800276c:	617b      	str	r3, [r7, #20]
            "%2d%2d%2d", &(res->hour), &(res->min), &(res->sec)
            ));
        break;
 800276e:	e01f      	b.n	80027b0 <_nmea_parse_time+0x94>
    case sizeof("hhmmss.s") - 1:
    case sizeof("hhmmss.ss") - 1:
    case sizeof("hhmmss.sss") - 1:
        success = (4 == nmea_scanf(buff, buff_sz,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f103 000c 	add.w	r0, r3, #12
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3310      	adds	r3, #16
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	3214      	adds	r2, #20
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	3118      	adds	r1, #24
 8002782:	9102      	str	r1, [sp, #8]
 8002784:	9201      	str	r2, [sp, #4]
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	4603      	mov	r3, r0
 800278a:	4a10      	ldr	r2, [pc, #64]	; (80027cc <_nmea_parse_time+0xb0>)
 800278c:	68b9      	ldr	r1, [r7, #8]
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f002 fc52 	bl	8005038 <nmea_scanf>
 8002794:	4603      	mov	r3, r0
 8002796:	2b04      	cmp	r3, #4
 8002798:	bf0c      	ite	eq
 800279a:	2301      	moveq	r3, #1
 800279c:	2300      	movne	r3, #0
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	617b      	str	r3, [r7, #20]
            "%2d%2d%2d.%d", &(res->hour), &(res->min), &(res->sec), &(res->hsec)
            ));
        break;
 80027a2:	e005      	b.n	80027b0 <_nmea_parse_time+0x94>
    default:
        nmea_error("Parse of time error (format error)!");
 80027a4:	480a      	ldr	r0, [pc, #40]	; (80027d0 <_nmea_parse_time+0xb4>)
 80027a6:	f7ff fef3 	bl	8002590 <nmea_error>
        success = 0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
        break;
 80027ae:	bf00      	nop
    }

    return (success?0:-1);
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <_nmea_parse_time+0x9e>
 80027b6:	2300      	movs	r3, #0
 80027b8:	e001      	b.n	80027be <_nmea_parse_time+0xa2>
 80027ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	08012134 	.word	0x08012134
 80027cc:	08012140 	.word	0x08012140
 80027d0:	08012150 	.word	0x08012150

080027d4 <nmea_pack_type>:
 * @param buff_sz buffer size.
 * @return The defined packet type
 * @see nmeaPACKTYPE
 */
int nmea_pack_type(const char *buff, int buff_sz)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
        "GNGGA",
    };

    NMEA_ASSERT(buff);

    if(buff_sz < 5)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	dc01      	bgt.n	80027e8 <nmea_pack_type+0x14>
        return GPNON;
 80027e4:	2300      	movs	r3, #0
 80027e6:	e0a1      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[0], 5))
 80027e8:	4b52      	ldr	r3, [pc, #328]	; (8002934 <nmea_pack_type+0x160>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2205      	movs	r2, #5
 80027ee:	4619      	mov	r1, r3
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f00b f893 	bl	800d91c <memcmp>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <nmea_pack_type+0x2c>
        return GPGGA;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e095      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[1], 5))
 8002800:	4b4c      	ldr	r3, [pc, #304]	; (8002934 <nmea_pack_type+0x160>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2205      	movs	r2, #5
 8002806:	4619      	mov	r1, r3
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f00b f887 	bl	800d91c <memcmp>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <nmea_pack_type+0x44>
        return GPGSA;
 8002814:	2302      	movs	r3, #2
 8002816:	e089      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[2], 5))
 8002818:	4b46      	ldr	r3, [pc, #280]	; (8002934 <nmea_pack_type+0x160>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	2205      	movs	r2, #5
 800281e:	4619      	mov	r1, r3
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f00b f87b 	bl	800d91c <memcmp>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <nmea_pack_type+0x5c>
        return GPGSV;
 800282c:	2304      	movs	r3, #4
 800282e:	e07d      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[3], 5))
 8002830:	4b40      	ldr	r3, [pc, #256]	; (8002934 <nmea_pack_type+0x160>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	2205      	movs	r2, #5
 8002836:	4619      	mov	r1, r3
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f00b f86f 	bl	800d91c <memcmp>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d101      	bne.n	8002848 <nmea_pack_type+0x74>
        return GPRMC;
 8002844:	2308      	movs	r3, #8
 8002846:	e071      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[4], 5))
 8002848:	4b3a      	ldr	r3, [pc, #232]	; (8002934 <nmea_pack_type+0x160>)
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	2205      	movs	r2, #5
 800284e:	4619      	mov	r1, r3
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f00b f863 	bl	800d91c <memcmp>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <nmea_pack_type+0x8c>
        return GPVTG;
 800285c:	2310      	movs	r3, #16
 800285e:	e065      	b.n	800292c <nmea_pack_type+0x158>

    else if(0 == memcmp(buff, pheads[5], 5))
 8002860:	4b34      	ldr	r3, [pc, #208]	; (8002934 <nmea_pack_type+0x160>)
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	2205      	movs	r2, #5
 8002866:	4619      	mov	r1, r3
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f00b f857 	bl	800d91c <memcmp>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <nmea_pack_type+0xa4>
        return GPTXT;
 8002874:	2320      	movs	r3, #32
 8002876:	e059      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[6], 5))
 8002878:	4b2e      	ldr	r3, [pc, #184]	; (8002934 <nmea_pack_type+0x160>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	2205      	movs	r2, #5
 800287e:	4619      	mov	r1, r3
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f00b f84b 	bl	800d91c <memcmp>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d101      	bne.n	8002890 <nmea_pack_type+0xbc>
        return BDGSV;
 800288c:	2340      	movs	r3, #64	; 0x40
 800288e:	e04d      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[7], 5))
 8002890:	4b28      	ldr	r3, [pc, #160]	; (8002934 <nmea_pack_type+0x160>)
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	2205      	movs	r2, #5
 8002896:	4619      	mov	r1, r3
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f00b f83f 	bl	800d91c <memcmp>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d101      	bne.n	80028a8 <nmea_pack_type+0xd4>
        return BDGSA;
 80028a4:	2380      	movs	r3, #128	; 0x80
 80028a6:	e041      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[8], 5))
 80028a8:	4b22      	ldr	r3, [pc, #136]	; (8002934 <nmea_pack_type+0x160>)
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	2205      	movs	r2, #5
 80028ae:	4619      	mov	r1, r3
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f00b f833 	bl	800d91c <memcmp>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d102      	bne.n	80028c2 <nmea_pack_type+0xee>
        return GNZDA;
 80028bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028c0:	e034      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[9], 5))
 80028c2:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <nmea_pack_type+0x160>)
 80028c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c6:	2205      	movs	r2, #5
 80028c8:	4619      	mov	r1, r3
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f00b f826 	bl	800d91c <memcmp>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <nmea_pack_type+0x108>
        return GNGLL;
 80028d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028da:	e027      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[10], 5))
 80028dc:	4b15      	ldr	r3, [pc, #84]	; (8002934 <nmea_pack_type+0x160>)
 80028de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e0:	2205      	movs	r2, #5
 80028e2:	4619      	mov	r1, r3
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f00b f819 	bl	800d91c <memcmp>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d102      	bne.n	80028f6 <nmea_pack_type+0x122>
        return GNVTG;
 80028f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f4:	e01a      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[11], 5))
 80028f6:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <nmea_pack_type+0x160>)
 80028f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fa:	2205      	movs	r2, #5
 80028fc:	4619      	mov	r1, r3
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f00b f80c 	bl	800d91c <memcmp>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d102      	bne.n	8002910 <nmea_pack_type+0x13c>
        return GNRMC;
 800290a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800290e:	e00d      	b.n	800292c <nmea_pack_type+0x158>
    else if(0 == memcmp(buff, pheads[12], 5))
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <nmea_pack_type+0x160>)
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	2205      	movs	r2, #5
 8002916:	4619      	mov	r1, r3
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f00a ffff 	bl	800d91c <memcmp>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d102      	bne.n	800292a <nmea_pack_type+0x156>
        return GNGGA;
 8002924:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002928:	e000      	b.n	800292c <nmea_pack_type+0x158>


    return GPNON;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000014 	.word	0x20000014

08002938 <nmea_find_tail>:
 * @param buff_sz buffer size.
 * @param res_crc a integer pointer for return CRC of packet (must be defined).
 * @return Number of bytes to packet tail.
 */
int nmea_find_tail(const char *buff, int buff_sz, int *res_crc)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
    static const int tail_sz = 3 /* *[CRC] */ + 2 /* \r\n */;

    const char *end_buff = buff + buff_sz;
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4413      	add	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
    int nread = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
    int crc = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]

    NMEA_ASSERT(buff && res_crc);

    *res_crc = -1;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f04f 32ff 	mov.w	r2, #4294967295
 800295a:	601a      	str	r2, [r3, #0]

    for(;buff < end_buff; ++buff, ++nread)
 800295c:	e04e      	b.n	80029fc <nmea_find_tail+0xc4>
    {
        if(('$' == *buff) && nread)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	2b24      	cmp	r3, #36	; 0x24
 8002964:	d105      	bne.n	8002972 <nmea_find_tail+0x3a>
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d002      	beq.n	8002972 <nmea_find_tail+0x3a>
        {
            buff = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	60fb      	str	r3, [r7, #12]
            break;
 8002970:	e04a      	b.n	8002a08 <nmea_find_tail+0xd0>
        }
        else if('*' == *buff)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	2b2a      	cmp	r3, #42	; 0x2a
 8002978:	d131      	bne.n	80029de <nmea_find_tail+0xa6>
        {
            if(buff + tail_sz <= end_buff && '\r' == buff[3] && '\n' == buff[4])
 800297a:	4b2a      	ldr	r3, [pc, #168]	; (8002a24 <nmea_find_tail+0xec>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	461a      	mov	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4413      	add	r3, r2
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	429a      	cmp	r2, r3
 8002988:	d33d      	bcc.n	8002a06 <nmea_find_tail+0xce>
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	3303      	adds	r3, #3
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b0d      	cmp	r3, #13
 8002992:	d138      	bne.n	8002a06 <nmea_find_tail+0xce>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	3304      	adds	r3, #4
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b0a      	cmp	r3, #10
 800299c:	d133      	bne.n	8002a06 <nmea_find_tail+0xce>
            {
                *res_crc = nmea_atoi(buff + 1, 2, 16);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	3301      	adds	r3, #1
 80029a2:	2210      	movs	r2, #16
 80029a4:	2102      	movs	r1, #2
 80029a6:	4618      	mov	r0, r3
 80029a8:	f002 fab2 	bl	8004f10 <nmea_atoi>
 80029ac:	4602      	mov	r2, r0
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	601a      	str	r2, [r3, #0]
                nread = buff_sz - (int)(end_buff - (buff + tail_sz));
 80029b2:	4b1c      	ldr	r3, [pc, #112]	; (8002a24 <nmea_find_tail+0xec>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4413      	add	r3, r2
 80029bc:	697a      	ldr	r2, [r7, #20]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	61fb      	str	r3, [r7, #28]
                if(*res_crc != crc)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d01a      	beq.n	8002a06 <nmea_find_tail+0xce>
                {
                    *res_crc = -1;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f04f 32ff 	mov.w	r2, #4294967295
 80029d6:	601a      	str	r2, [r3, #0]
                    buff = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]
                }
            }

            break;
 80029dc:	e013      	b.n	8002a06 <nmea_find_tail+0xce>
        }
        else if(nread)
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d005      	beq.n	80029f0 <nmea_find_tail+0xb8>
            crc ^= (int)*buff;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	461a      	mov	r2, r3
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	4053      	eors	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
    for(;buff < end_buff; ++buff, ++nread)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	3301      	adds	r3, #1
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3301      	adds	r3, #1
 80029fa:	61fb      	str	r3, [r7, #28]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d3ac      	bcc.n	800295e <nmea_find_tail+0x26>
 8002a04:	e000      	b.n	8002a08 <nmea_find_tail+0xd0>
            break;
 8002a06:	bf00      	nop
    }

    if(*res_crc < 0 && buff)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	da04      	bge.n	8002a1a <nmea_find_tail+0xe2>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <nmea_find_tail+0xe2>
        nread = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]

    return nread;
 8002a1a:	69fb      	ldr	r3, [r7, #28]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3720      	adds	r7, #32
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	08012b38 	.word	0x08012b38

08002a28 <nmea_parse_GPGGA>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GPGGA(const char *buff, int buff_sz, nmeaGPGGA *pack)
{
 8002a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2a:	b0db      	sub	sp, #364	; 0x16c
 8002a2c:	af0e      	add	r7, sp, #56	; 0x38
 8002a2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002a36:	6018      	str	r0, [r3, #0]
 8002a38:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002a40:	6019      	str	r1, [r3, #0]
 8002a42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a46:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a4a:	601a      	str	r2, [r3, #0]
    char time_buff[NMEA_TIMEPARSE_BUF];

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGPGGA));
 8002a4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a54:	2280      	movs	r2, #128	; 0x80
 8002a56:	2100      	movs	r1, #0
 8002a58:	6818      	ldr	r0, [r3, #0]
 8002a5a:	f00a ff97 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8002a5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a62:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8002a66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002a6e:	6811      	ldr	r1, [r2, #0]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	f7ff fd75 	bl	8002560 <nmea_trace_buff>

    if(14 != nmea_scanf(buff, buff_sz,
 8002a76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a7a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f103 0520 	add.w	r5, r3, #32
 8002a84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a88:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f103 0628 	add.w	r6, r3, #40	; 0x28
 8002a92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002a96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3330      	adds	r3, #48	; 0x30
 8002a9e:	623b      	str	r3, [r7, #32]
 8002aa0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002aa4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002aae:	61fa      	str	r2, [r7, #28]
 8002ab0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002ab4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8002abe:	61b9      	str	r1, [r7, #24]
 8002ac0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002ac4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8002ace:	6178      	str	r0, [r7, #20]
 8002ad0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002ad4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8002ade:	6139      	str	r1, [r7, #16]
 8002ae0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002ae4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002af4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f103 0c58 	add.w	ip, r3, #88	; 0x58
 8002afe:	4661      	mov	r1, ip
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002b06:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f103 0c60 	add.w	ip, r3, #96	; 0x60
 8002b10:	4660      	mov	r0, ip
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002b18:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f103 0c68 	add.w	ip, r3, #104	; 0x68
 8002b22:	4662      	mov	r2, ip
 8002b24:	603a      	str	r2, [r7, #0]
 8002b26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002b2a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8002b34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002b38:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f103 0278 	add.w	r2, r3, #120	; 0x78
 8002b42:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8002b46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002b4a:	f5a3 7184 	sub.w	r1, r3, #264	; 0x108
 8002b4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002b52:	f5a3 7082 	sub.w	r0, r3, #260	; 0x104
 8002b56:	920c      	str	r2, [sp, #48]	; 0x30
 8002b58:	940b      	str	r4, [sp, #44]	; 0x2c
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	920a      	str	r2, [sp, #40]	; 0x28
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	9309      	str	r3, [sp, #36]	; 0x24
 8002b62:	68bc      	ldr	r4, [r7, #8]
 8002b64:	9408      	str	r4, [sp, #32]
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	9207      	str	r2, [sp, #28]
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	9306      	str	r3, [sp, #24]
 8002b6e:	697c      	ldr	r4, [r7, #20]
 8002b70:	9405      	str	r4, [sp, #20]
 8002b72:	69bc      	ldr	r4, [r7, #24]
 8002b74:	9404      	str	r4, [sp, #16]
 8002b76:	69fa      	ldr	r2, [r7, #28]
 8002b78:	9203      	str	r2, [sp, #12]
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	9302      	str	r3, [sp, #8]
 8002b7e:	9601      	str	r6, [sp, #4]
 8002b80:	9500      	str	r5, [sp, #0]
 8002b82:	4663      	mov	r3, ip
 8002b84:	4a15      	ldr	r2, [pc, #84]	; (8002bdc <nmea_parse_GPGGA+0x1b4>)
 8002b86:	6809      	ldr	r1, [r1, #0]
 8002b88:	6800      	ldr	r0, [r0, #0]
 8002b8a:	f002 fa55 	bl	8005038 <nmea_scanf>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b0e      	cmp	r3, #14
 8002b92:	d004      	beq.n	8002b9e <nmea_parse_GPGGA+0x176>
        &(time_buff[0]),
        &(pack->lat), &(pack->ns), &(pack->lon), &(pack->ew),
        &(pack->sig), &(pack->satinuse), &(pack->HDOP), &(pack->elv), &(pack->elv_units),
        &(pack->diff), &(pack->diff_units), &(pack->dgps_age), &(pack->dgps_sid)))
    {
        nmea_error("GPGGA parse error!");
 8002b94:	4812      	ldr	r0, [pc, #72]	; (8002be0 <nmea_parse_GPGGA+0x1b8>)
 8002b96:	f7ff fcfb 	bl	8002590 <nmea_error>
        return 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e019      	b.n	8002bd2 <nmea_parse_GPGGA+0x1aa>
    }

    if(0 != _nmea_parse_time(&time_buff[0], (int)strlen(&time_buff[0]), &(pack->utc)))
 8002b9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fd fb74 	bl	8000290 <strlen>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4619      	mov	r1, r3
 8002bac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002bb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fdae 	bl	800271c <_nmea_parse_time>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d004      	beq.n	8002bd0 <nmea_parse_GPGGA+0x1a8>
    {
        nmea_error("GPGGA time parse error!");
 8002bc6:	4807      	ldr	r0, [pc, #28]	; (8002be4 <nmea_parse_GPGGA+0x1bc>)
 8002bc8:	f7ff fce2 	bl	8002590 <nmea_error>
        return 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	e000      	b.n	8002bd2 <nmea_parse_GPGGA+0x1aa>
    }

    return 1;
 8002bd0:	2301      	movs	r3, #1
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bdc:	08012174 	.word	0x08012174
 8002be0:	080121a8 	.word	0x080121a8
 8002be4:	080121bc 	.word	0x080121bc

08002be8 <nmea_parse_GPGSA>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GPGSA(const char *buff, int buff_sz, nmeaGPGSA *pack)
{
 8002be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bea:	b09f      	sub	sp, #124	; 0x7c
 8002bec:	af10      	add	r7, sp, #64	; 0x40
 8002bee:	6378      	str	r0, [r7, #52]	; 0x34
 8002bf0:	6339      	str	r1, [r7, #48]	; 0x30
 8002bf2:	62fa      	str	r2, [r7, #44]	; 0x2c
    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGPGSA));
 8002bf4:	22b8      	movs	r2, #184	; 0xb8
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002bfa:	f00a fec7 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8002bfe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c02:	f7ff fcad 	bl	8002560 <nmea_trace_buff>

    if(17 != nmea_scanf(buff, buff_sz,
 8002c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c08:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0c:	1d1c      	adds	r4, r3, #4
 8002c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c10:	f103 0508 	add.w	r5, r3, #8
 8002c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c16:	f103 060c 	add.w	r6, r3, #12
 8002c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c1c:	f103 0210 	add.w	r2, r3, #16
 8002c20:	627a      	str	r2, [r7, #36]	; 0x24
 8002c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c24:	f103 0114 	add.w	r1, r3, #20
 8002c28:	6239      	str	r1, [r7, #32]
 8002c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2c:	f103 0018 	add.w	r0, r3, #24
 8002c30:	61f8      	str	r0, [r7, #28]
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c34:	f103 0c1c 	add.w	ip, r3, #28
 8002c38:	4663      	mov	r3, ip
 8002c3a:	61bb      	str	r3, [r7, #24]
 8002c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c3e:	f103 0c20 	add.w	ip, r3, #32
 8002c42:	4662      	mov	r2, ip
 8002c44:	617a      	str	r2, [r7, #20]
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	f103 0c24 	add.w	ip, r3, #36	; 0x24
 8002c4c:	4661      	mov	r1, ip
 8002c4e:	6139      	str	r1, [r7, #16]
 8002c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c52:	f103 0c28 	add.w	ip, r3, #40	; 0x28
 8002c56:	4660      	mov	r0, ip
 8002c58:	60f8      	str	r0, [r7, #12]
 8002c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c5c:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 8002c60:	4663      	mov	r3, ip
 8002c62:	60bb      	str	r3, [r7, #8]
 8002c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c66:	f103 0c30 	add.w	ip, r3, #48	; 0x30
 8002c6a:	4662      	mov	r2, ip
 8002c6c:	607a      	str	r2, [r7, #4]
 8002c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c70:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8002c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c76:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 8002c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7c:	f103 02a8 	add.w	r2, r3, #168	; 0xa8
 8002c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c82:	33b0      	adds	r3, #176	; 0xb0
 8002c84:	930f      	str	r3, [sp, #60]	; 0x3c
 8002c86:	920e      	str	r2, [sp, #56]	; 0x38
 8002c88:	910d      	str	r1, [sp, #52]	; 0x34
 8002c8a:	900c      	str	r0, [sp, #48]	; 0x30
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	920b      	str	r2, [sp, #44]	; 0x2c
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	930a      	str	r3, [sp, #40]	; 0x28
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	9009      	str	r0, [sp, #36]	; 0x24
 8002c98:	6939      	ldr	r1, [r7, #16]
 8002c9a:	9108      	str	r1, [sp, #32]
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	9207      	str	r2, [sp, #28]
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	9306      	str	r3, [sp, #24]
 8002ca4:	69f8      	ldr	r0, [r7, #28]
 8002ca6:	9005      	str	r0, [sp, #20]
 8002ca8:	6a39      	ldr	r1, [r7, #32]
 8002caa:	9104      	str	r1, [sp, #16]
 8002cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cae:	9203      	str	r2, [sp, #12]
 8002cb0:	9602      	str	r6, [sp, #8]
 8002cb2:	9501      	str	r5, [sp, #4]
 8002cb4:	9400      	str	r4, [sp, #0]
 8002cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb8:	4a08      	ldr	r2, [pc, #32]	; (8002cdc <nmea_parse_GPGSA+0xf4>)
 8002cba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cbc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002cbe:	f002 f9bb 	bl	8005038 <nmea_scanf>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b11      	cmp	r3, #17
 8002cc6:	d004      	beq.n	8002cd2 <nmea_parse_GPGSA+0xea>
        &(pack->fix_mode), &(pack->fix_type),
        &(pack->sat_prn[0]), &(pack->sat_prn[1]), &(pack->sat_prn[2]), &(pack->sat_prn[3]), &(pack->sat_prn[4]), &(pack->sat_prn[5]),
        &(pack->sat_prn[6]), &(pack->sat_prn[7]), &(pack->sat_prn[8]), &(pack->sat_prn[9]), &(pack->sat_prn[10]), &(pack->sat_prn[11]),
        &(pack->PDOP), &(pack->HDOP), &(pack->VDOP)))
    {
        nmea_error("GPGSA parse error!");
 8002cc8:	4805      	ldr	r0, [pc, #20]	; (8002ce0 <nmea_parse_GPGSA+0xf8>)
 8002cca:	f7ff fc61 	bl	8002590 <nmea_error>
        return 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <nmea_parse_GPGSA+0xec>
    }

    return 1;
 8002cd2:	2301      	movs	r3, #1
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	373c      	adds	r7, #60	; 0x3c
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cdc:	080121d4 	.word	0x080121d4
 8002ce0:	08012210 	.word	0x08012210

08002ce4 <nmea_parse_GPGSV>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GPGSV(const char *buff, int buff_sz, nmeaGPGSV *pack)
{
 8002ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ce6:	b0a5      	sub	sp, #148	; 0x94
 8002ce8:	af12      	add	r7, sp, #72	; 0x48
 8002cea:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002cec:	63b9      	str	r1, [r7, #56]	; 0x38
 8002cee:	637a      	str	r2, [r7, #52]	; 0x34
    int nsen, nsat;

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGPGSV));
 8002cf0:	225c      	movs	r2, #92	; 0x5c
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002cf6:	f00a fe49 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8002cfa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002cfc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002cfe:	f7ff fc2f 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 8002d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d04:	633b      	str	r3, [r7, #48]	; 0x30
 8002d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d08:	1d1e      	adds	r6, r3, #4
 8002d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d0c:	f103 0208 	add.w	r2, r3, #8
 8002d10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d14:	f103 010c 	add.w	r1, r3, #12
 8002d18:	62b9      	str	r1, [r7, #40]	; 0x28
 8002d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d1c:	f103 0014 	add.w	r0, r3, #20
 8002d20:	6278      	str	r0, [r7, #36]	; 0x24
 8002d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d24:	f103 0418 	add.w	r4, r3, #24
 8002d28:	623c      	str	r4, [r7, #32]
 8002d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d2c:	f103 051c 	add.w	r5, r3, #28
 8002d30:	61fd      	str	r5, [r7, #28]
 8002d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d34:	f103 0c20 	add.w	ip, r3, #32
 8002d38:	4663      	mov	r3, ip
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d3e:	f103 0c28 	add.w	ip, r3, #40	; 0x28
 8002d42:	4662      	mov	r2, ip
 8002d44:	617a      	str	r2, [r7, #20]
 8002d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d48:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 8002d4c:	4661      	mov	r1, ip
 8002d4e:	6139      	str	r1, [r7, #16]
 8002d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d52:	f103 0c30 	add.w	ip, r3, #48	; 0x30
 8002d56:	4660      	mov	r0, ip
 8002d58:	60f8      	str	r0, [r7, #12]
 8002d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d5c:	f103 0c34 	add.w	ip, r3, #52	; 0x34
 8002d60:	4664      	mov	r4, ip
 8002d62:	60bc      	str	r4, [r7, #8]
 8002d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d66:	f103 0c3c 	add.w	ip, r3, #60	; 0x3c
 8002d6a:	4665      	mov	r5, ip
 8002d6c:	607d      	str	r5, [r7, #4]
 8002d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d70:	f103 0540 	add.w	r5, r3, #64	; 0x40
 8002d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d76:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8002d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d7c:	f103 0048 	add.w	r0, r3, #72	; 0x48
 8002d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d82:	f103 0150 	add.w	r1, r3, #80	; 0x50
 8002d86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d88:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8002d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d8e:	3358      	adds	r3, #88	; 0x58
 8002d90:	9311      	str	r3, [sp, #68]	; 0x44
 8002d92:	9210      	str	r2, [sp, #64]	; 0x40
 8002d94:	910f      	str	r1, [sp, #60]	; 0x3c
 8002d96:	900e      	str	r0, [sp, #56]	; 0x38
 8002d98:	940d      	str	r4, [sp, #52]	; 0x34
 8002d9a:	950c      	str	r5, [sp, #48]	; 0x30
 8002d9c:	687d      	ldr	r5, [r7, #4]
 8002d9e:	950b      	str	r5, [sp, #44]	; 0x2c
 8002da0:	68bc      	ldr	r4, [r7, #8]
 8002da2:	940a      	str	r4, [sp, #40]	; 0x28
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	9009      	str	r0, [sp, #36]	; 0x24
 8002da8:	6939      	ldr	r1, [r7, #16]
 8002daa:	9108      	str	r1, [sp, #32]
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	9207      	str	r2, [sp, #28]
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	9306      	str	r3, [sp, #24]
 8002db4:	69fd      	ldr	r5, [r7, #28]
 8002db6:	9505      	str	r5, [sp, #20]
 8002db8:	6a3c      	ldr	r4, [r7, #32]
 8002dba:	9404      	str	r4, [sp, #16]
 8002dbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002dbe:	9003      	str	r0, [sp, #12]
 8002dc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dc2:	9102      	str	r1, [sp, #8]
 8002dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dc6:	9201      	str	r2, [sp, #4]
 8002dc8:	9600      	str	r6, [sp, #0]
 8002dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dcc:	4a16      	ldr	r2, [pc, #88]	; (8002e28 <nmea_parse_GPGSV+0x144>)
 8002dce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002dd0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002dd2:	f002 f931 	bl	8005038 <nmea_scanf>
 8002dd6:	6478      	str	r0, [r7, #68]	; 0x44
        &(pack->sat_data[0].id), &(pack->sat_data[0].elv), &(pack->sat_data[0].azimuth), &(pack->sat_data[0].sig),
        &(pack->sat_data[1].id), &(pack->sat_data[1].elv), &(pack->sat_data[1].azimuth), &(pack->sat_data[1].sig),
        &(pack->sat_data[2].id), &(pack->sat_data[2].elv), &(pack->sat_data[2].azimuth), &(pack->sat_data[2].sig),
        &(pack->sat_data[3].id), &(pack->sat_data[3].elv), &(pack->sat_data[3].azimuth), &(pack->sat_data[3].sig));

    nsat = (pack->pack_index - 1) * NMEA_SATINPACK;
 8002dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	643b      	str	r3, [r7, #64]	; 0x40
    nsat = (nsat + NMEA_SATINPACK > pack->sat_count)?pack->sat_count - nsat:NMEA_SATINPACK;
 8002de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002de4:	1cda      	adds	r2, r3, #3
 8002de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	db04      	blt.n	8002df8 <nmea_parse_GPGSV+0x114>
 8002dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	e000      	b.n	8002dfa <nmea_parse_GPGSV+0x116>
 8002df8:	2304      	movs	r3, #4
 8002dfa:	643b      	str	r3, [r7, #64]	; 0x40
    nsat = nsat * 4 + 3 /* first three sentence`s */;
 8002dfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	3303      	adds	r3, #3
 8002e02:	643b      	str	r3, [r7, #64]	; 0x40

    if(nsen < nsat || nsen > (NMEA_SATINPACK * 4 + 3))
 8002e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	db02      	blt.n	8002e12 <nmea_parse_GPGSV+0x12e>
 8002e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e0e:	2b13      	cmp	r3, #19
 8002e10:	dd04      	ble.n	8002e1c <nmea_parse_GPGSV+0x138>
    {
        nmea_error("GPGSV parse error!");
 8002e12:	4806      	ldr	r0, [pc, #24]	; (8002e2c <nmea_parse_GPGSV+0x148>)
 8002e14:	f7ff fbbc 	bl	8002590 <nmea_error>
        return 0;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e000      	b.n	8002e1e <nmea_parse_GPGSV+0x13a>
    }

    return 1;
 8002e1c:	2301      	movs	r3, #1
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	374c      	adds	r7, #76	; 0x4c
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e26:	bf00      	nop
 8002e28:	08012224 	.word	0x08012224
 8002e2c:	08012268 	.word	0x08012268

08002e30 <nmea_parse_GPRMC>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GPRMC(const char *buff, int buff_sz, nmeaGPRMC *pack)
{
 8002e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e32:	b0dd      	sub	sp, #372	; 0x174
 8002e34:	af0e      	add	r7, sp, #56	; 0x38
 8002e36:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e3a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e3e:	6018      	str	r0, [r3, #0]
 8002e40:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e44:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e48:	6019      	str	r1, [r3, #0]
 8002e4a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e4e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e52:	601a      	str	r2, [r3, #0]
    int nsen;
    char time_buff[NMEA_TIMEPARSE_BUF];

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGPRMC));
 8002e54:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e58:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e5c:	2260      	movs	r2, #96	; 0x60
 8002e5e:	2100      	movs	r1, #0
 8002e60:	6818      	ldr	r0, [r3, #0]
 8002e62:	f00a fd93 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8002e66:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e6a:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 8002e6e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e72:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e76:	6811      	ldr	r1, [r2, #0]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	f7ff fb71 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 8002e7e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e82:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f103 051c 	add.w	r5, r3, #28
 8002e8c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e90:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f103 0620 	add.w	r6, r3, #32
 8002e9a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3328      	adds	r3, #40	; 0x28
 8002ea6:	623b      	str	r3, [r7, #32]
 8002ea8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002eac:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002eb6:	61fa      	str	r2, [r7, #28]
 8002eb8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ebc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8002ec6:	61b9      	str	r1, [r7, #24]
 8002ec8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ecc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8002ed6:	6178      	str	r0, [r7, #20]
 8002ed8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002edc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8002ee6:	6139      	str	r1, [r7, #16]
 8002ee8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002eec:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f103 0008 	add.w	r0, r3, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002efc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	1d19      	adds	r1, r3, #4
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f0a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f0e:	6818      	ldr	r0, [r3, #0]
 8002f10:	6078      	str	r0, [r7, #4]
 8002f12:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f16:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f103 0c50 	add.w	ip, r3, #80	; 0x50
 8002f20:	4662      	mov	r2, ip
 8002f22:	603a      	str	r2, [r7, #0]
 8002f24:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f28:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f103 0458 	add.w	r4, r3, #88	; 0x58
 8002f32:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f36:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f103 0259 	add.w	r2, r3, #89	; 0x59
 8002f40:	f107 0c34 	add.w	ip, r7, #52	; 0x34
 8002f44:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f48:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8002f4c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f50:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 8002f54:	920c      	str	r2, [sp, #48]	; 0x30
 8002f56:	940b      	str	r4, [sp, #44]	; 0x2c
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	920a      	str	r2, [sp, #40]	; 0x28
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8002f60:	68bc      	ldr	r4, [r7, #8]
 8002f62:	9408      	str	r4, [sp, #32]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	9207      	str	r2, [sp, #28]
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	9306      	str	r3, [sp, #24]
 8002f6c:	697c      	ldr	r4, [r7, #20]
 8002f6e:	9405      	str	r4, [sp, #20]
 8002f70:	69bc      	ldr	r4, [r7, #24]
 8002f72:	9404      	str	r4, [sp, #16]
 8002f74:	69fa      	ldr	r2, [r7, #28]
 8002f76:	9203      	str	r2, [sp, #12]
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	9302      	str	r3, [sp, #8]
 8002f7c:	9601      	str	r6, [sp, #4]
 8002f7e:	9500      	str	r5, [sp, #0]
 8002f80:	4663      	mov	r3, ip
 8002f82:	4a20      	ldr	r2, [pc, #128]	; (8003004 <nmea_parse_GPRMC+0x1d4>)
 8002f84:	6809      	ldr	r1, [r1, #0]
 8002f86:	6800      	ldr	r0, [r0, #0]
 8002f88:	f002 f856 	bl	8005038 <nmea_scanf>
 8002f8c:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
        &(pack->speed), &(pack->direction),
        &(pack->utc.day), &(pack->utc.mon), &(pack->utc.year),
        &(pack->declination), &(pack->declin_ew), &(pack->mode));


    if(nsen != 13 && nsen != 14)
 8002f90:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f94:	2b0d      	cmp	r3, #13
 8002f96:	d008      	beq.n	8002faa <nmea_parse_GPRMC+0x17a>
 8002f98:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f9c:	2b0e      	cmp	r3, #14
 8002f9e:	d004      	beq.n	8002faa <nmea_parse_GPRMC+0x17a>
    {
        nmea_error("GPRMC parse error!");
 8002fa0:	4819      	ldr	r0, [pc, #100]	; (8003008 <nmea_parse_GPRMC+0x1d8>)
 8002fa2:	f7ff faf5 	bl	8002590 <nmea_error>
        return 0;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	e027      	b.n	8002ffa <nmea_parse_GPRMC+0x1ca>
    }

    if(0 != _nmea_parse_time(&time_buff[0], (int)strlen(&time_buff[0]), &(pack->utc)))
 8002faa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd f96e 	bl	8000290 <strlen>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fbc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7ff fba8 	bl	800271c <_nmea_parse_time>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d004      	beq.n	8002fdc <nmea_parse_GPRMC+0x1ac>
    {
        nmea_error("GPRMC time parse error!");
 8002fd2:	480e      	ldr	r0, [pc, #56]	; (800300c <nmea_parse_GPRMC+0x1dc>)
 8002fd4:	f7ff fadc 	bl	8002590 <nmea_error>
        return 0;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	e00e      	b.n	8002ffa <nmea_parse_GPRMC+0x1ca>
    }


        pack->utc.year += 100;
 8002fdc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fe0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8002fec:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ff0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	601a      	str	r2, [r3, #0]

    return 1;
 8002ff8:	2301      	movs	r3, #1
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8003000:	46bd      	mov	sp, r7
 8003002:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003004:	0801227c 	.word	0x0801227c
 8003008:	080122b0 	.word	0x080122b0
 800300c:	080122c4 	.word	0x080122c4

08003010 <nmea_parse_GPVTG>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GPVTG(const char *buff, int buff_sz, nmeaGPVTG *pack)
{
 8003010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003012:	b08d      	sub	sp, #52	; 0x34
 8003014:	af08      	add	r7, sp, #32
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGPVTG));
 800301c:	2240      	movs	r2, #64	; 0x40
 800301e:	2100      	movs	r1, #0
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f00a fcb3 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f7ff fa99 	bl	8002560 <nmea_trace_buff>

    if(8 != nmea_scanf(buff, buff_sz,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	603b      	str	r3, [r7, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	3308      	adds	r3, #8
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	3210      	adds	r2, #16
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	3118      	adds	r1, #24
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	3020      	adds	r0, #32
 8003042:	687c      	ldr	r4, [r7, #4]
 8003044:	3428      	adds	r4, #40	; 0x28
 8003046:	687d      	ldr	r5, [r7, #4]
 8003048:	3530      	adds	r5, #48	; 0x30
 800304a:	687e      	ldr	r6, [r7, #4]
 800304c:	3638      	adds	r6, #56	; 0x38
 800304e:	9606      	str	r6, [sp, #24]
 8003050:	9505      	str	r5, [sp, #20]
 8003052:	9404      	str	r4, [sp, #16]
 8003054:	9003      	str	r0, [sp, #12]
 8003056:	9102      	str	r1, [sp, #8]
 8003058:	9201      	str	r2, [sp, #4]
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	4a14      	ldr	r2, [pc, #80]	; (80030b0 <nmea_parse_GPVTG+0xa0>)
 8003060:	68b9      	ldr	r1, [r7, #8]
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f001 ffe8 	bl	8005038 <nmea_scanf>
 8003068:	4603      	mov	r3, r0
 800306a:	2b08      	cmp	r3, #8
 800306c:	d004      	beq.n	8003078 <nmea_parse_GPVTG+0x68>
        &(pack->dir), &(pack->dir_t),
        &(pack->dec), &(pack->dec_m),
        &(pack->spn), &(pack->spn_n),
        &(pack->spk), &(pack->spk_k)))
    {
        nmea_error("GPVTG parse error!");
 800306e:	4811      	ldr	r0, [pc, #68]	; (80030b4 <nmea_parse_GPVTG+0xa4>)
 8003070:	f7ff fa8e 	bl	8002590 <nmea_error>
        return 0;
 8003074:	2300      	movs	r3, #0
 8003076:	e017      	b.n	80030a8 <nmea_parse_GPVTG+0x98>
    }

    if( pack->dir_t != 'T' ||
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	7a1b      	ldrb	r3, [r3, #8]
 800307c:	2b54      	cmp	r3, #84	; 0x54
 800307e:	d10d      	bne.n	800309c <nmea_parse_GPVTG+0x8c>
        pack->dec_m != 'M' ||
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	7e1b      	ldrb	r3, [r3, #24]
    if( pack->dir_t != 'T' ||
 8003084:	2b4d      	cmp	r3, #77	; 0x4d
 8003086:	d109      	bne.n	800309c <nmea_parse_GPVTG+0x8c>
        pack->spn_n != 'N' ||
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
        pack->dec_m != 'M' ||
 800308e:	2b4e      	cmp	r3, #78	; 0x4e
 8003090:	d104      	bne.n	800309c <nmea_parse_GPVTG+0x8c>
        pack->spk_k != 'K')
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
        pack->spn_n != 'N' ||
 8003098:	2b4b      	cmp	r3, #75	; 0x4b
 800309a:	d004      	beq.n	80030a6 <nmea_parse_GPVTG+0x96>
    {
        nmea_error("GPVTG parse error (format error)!");
 800309c:	4806      	ldr	r0, [pc, #24]	; (80030b8 <nmea_parse_GPVTG+0xa8>)
 800309e:	f7ff fa77 	bl	8002590 <nmea_error>
        return 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e000      	b.n	80030a8 <nmea_parse_GPVTG+0x98>
    }

    return 1;
 80030a6:	2301      	movs	r3, #1
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030b0:	080122dc 	.word	0x080122dc
 80030b4:	080122fc 	.word	0x080122fc
 80030b8:	08012310 	.word	0x08012310

080030bc <nmea_parse_GNGGA>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GNGGA(const char *buff, int buff_sz, nmeaGNGGA *pack)
{
 80030bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030be:	b0db      	sub	sp, #364	; 0x16c
 80030c0:	af0e      	add	r7, sp, #56	; 0x38
 80030c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80030ca:	6018      	str	r0, [r3, #0]
 80030cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80030d4:	6019      	str	r1, [r3, #0]
 80030d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80030de:	601a      	str	r2, [r3, #0]
    char time_buff[NMEA_TIMEPARSE_BUF];

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGNGGA));
 80030e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030e4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80030e8:	2280      	movs	r2, #128	; 0x80
 80030ea:	2100      	movs	r1, #0
 80030ec:	6818      	ldr	r0, [r3, #0]
 80030ee:	f00a fc4d 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 80030f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030f6:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 80030fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003102:	6811      	ldr	r1, [r2, #0]
 8003104:	6818      	ldr	r0, [r3, #0]
 8003106:	f7ff fa2b 	bl	8002560 <nmea_trace_buff>

    if(14 != nmea_scanf(buff, buff_sz,
 800310a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800310e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f103 0520 	add.w	r5, r3, #32
 8003118:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800311c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f103 0628 	add.w	r6, r3, #40	; 0x28
 8003126:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800312a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3330      	adds	r3, #48	; 0x30
 8003132:	623b      	str	r3, [r7, #32]
 8003134:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003138:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003142:	61fa      	str	r2, [r7, #28]
 8003144:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003148:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8003152:	61b9      	str	r1, [r7, #24]
 8003154:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003158:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8003162:	6178      	str	r0, [r7, #20]
 8003164:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003168:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8003172:	6139      	str	r1, [r7, #16]
 8003174:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003178:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003188:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f103 0c58 	add.w	ip, r3, #88	; 0x58
 8003192:	4661      	mov	r1, ip
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800319a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f103 0c60 	add.w	ip, r3, #96	; 0x60
 80031a4:	4660      	mov	r0, ip
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80031ac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f103 0c68 	add.w	ip, r3, #104	; 0x68
 80031b6:	4662      	mov	r2, ip
 80031b8:	603a      	str	r2, [r7, #0]
 80031ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80031be:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80031c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80031cc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f103 0278 	add.w	r2, r3, #120	; 0x78
 80031d6:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 80031da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80031de:	f5a3 7184 	sub.w	r1, r3, #264	; 0x108
 80031e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80031e6:	f5a3 7082 	sub.w	r0, r3, #260	; 0x104
 80031ea:	920c      	str	r2, [sp, #48]	; 0x30
 80031ec:	940b      	str	r4, [sp, #44]	; 0x2c
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	920a      	str	r2, [sp, #40]	; 0x28
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	9309      	str	r3, [sp, #36]	; 0x24
 80031f6:	68bc      	ldr	r4, [r7, #8]
 80031f8:	9408      	str	r4, [sp, #32]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	9207      	str	r2, [sp, #28]
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	9306      	str	r3, [sp, #24]
 8003202:	697c      	ldr	r4, [r7, #20]
 8003204:	9405      	str	r4, [sp, #20]
 8003206:	69bc      	ldr	r4, [r7, #24]
 8003208:	9404      	str	r4, [sp, #16]
 800320a:	69fa      	ldr	r2, [r7, #28]
 800320c:	9203      	str	r2, [sp, #12]
 800320e:	6a3b      	ldr	r3, [r7, #32]
 8003210:	9302      	str	r3, [sp, #8]
 8003212:	9601      	str	r6, [sp, #4]
 8003214:	9500      	str	r5, [sp, #0]
 8003216:	4663      	mov	r3, ip
 8003218:	4a15      	ldr	r2, [pc, #84]	; (8003270 <nmea_parse_GNGGA+0x1b4>)
 800321a:	6809      	ldr	r1, [r1, #0]
 800321c:	6800      	ldr	r0, [r0, #0]
 800321e:	f001 ff0b 	bl	8005038 <nmea_scanf>
 8003222:	4603      	mov	r3, r0
 8003224:	2b0e      	cmp	r3, #14
 8003226:	d004      	beq.n	8003232 <nmea_parse_GNGGA+0x176>
        &(time_buff[0]),
        &(pack->Lat), &(pack->uLat), &(pack->Lon), &(pack->uLon),
        &(pack->FS), &(pack->numSv), &(pack->HDOP), &(pack->Msl), &(pack->uMsl),
        &(pack->Sep), &(pack->uSep), &(pack->DiffAge), &(pack->DiffSta)))
    {
        nmea_error("GNGGA parse error!");
 8003228:	4812      	ldr	r0, [pc, #72]	; (8003274 <nmea_parse_GNGGA+0x1b8>)
 800322a:	f7ff f9b1 	bl	8002590 <nmea_error>
        return 0;
 800322e:	2300      	movs	r3, #0
 8003230:	e019      	b.n	8003266 <nmea_parse_GNGGA+0x1aa>
    }

    if(0 != _nmea_parse_time(&time_buff[0], (int)strlen(&time_buff[0]), &(pack->utc)))
 8003232:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003236:	4618      	mov	r0, r3
 8003238:	f7fd f82a 	bl	8000290 <strlen>
 800323c:	4603      	mov	r3, r0
 800323e:	4619      	mov	r1, r3
 8003240:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003244:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fa64 	bl	800271c <_nmea_parse_time>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d004      	beq.n	8003264 <nmea_parse_GNGGA+0x1a8>
    {
        nmea_error("GNGGA time parse error!");
 800325a:	4807      	ldr	r0, [pc, #28]	; (8003278 <nmea_parse_GNGGA+0x1bc>)
 800325c:	f7ff f998 	bl	8002590 <nmea_error>
        return 0;
 8003260:	2300      	movs	r3, #0
 8003262:	e000      	b.n	8003266 <nmea_parse_GNGGA+0x1aa>
    }

    return 1;
 8003264:	2301      	movs	r3, #1
}
 8003266:	4618      	mov	r0, r3
 8003268:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800326c:	46bd      	mov	sp, r7
 800326e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003270:	08012334 	.word	0x08012334
 8003274:	08012368 	.word	0x08012368
 8003278:	0801237c 	.word	0x0801237c

0800327c <nmea_parse_GNRMC>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GNRMC(const char *buff, int buff_sz, nmeaGNRMC *pack)
{
 800327c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800327e:	b0dd      	sub	sp, #372	; 0x174
 8003280:	af0e      	add	r7, sp, #56	; 0x38
 8003282:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003286:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800328a:	6018      	str	r0, [r3, #0]
 800328c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003290:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003294:	6019      	str	r1, [r3, #0]
 8003296:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800329a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800329e:	601a      	str	r2, [r3, #0]
    int nsen;
    char time_buff[NMEA_TIMEPARSE_BUF];

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGNRMC));
 80032a0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032a4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032a8:	2260      	movs	r2, #96	; 0x60
 80032aa:	2100      	movs	r1, #0
 80032ac:	6818      	ldr	r0, [r3, #0]
 80032ae:	f00a fb6d 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 80032b2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032b6:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 80032ba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032be:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80032c2:	6811      	ldr	r1, [r2, #0]
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	f7ff f94b 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 80032ca:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032ce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f103 051c 	add.w	r5, r3, #28
 80032d8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032dc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f103 0620 	add.w	r6, r3, #32
 80032e6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032ea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	3328      	adds	r3, #40	; 0x28
 80032f2:	623b      	str	r3, [r7, #32]
 80032f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80032f8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003302:	61fa      	str	r2, [r7, #28]
 8003304:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003308:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8003312:	61b9      	str	r1, [r7, #24]
 8003314:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003318:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8003322:	6178      	str	r0, [r7, #20]
 8003324:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003328:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8003332:	6139      	str	r1, [r7, #16]
 8003334:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003338:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f103 0008 	add.w	r0, r3, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003348:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	1d19      	adds	r1, r3, #4
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003356:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800335a:	6818      	ldr	r0, [r3, #0]
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003362:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f103 0c50 	add.w	ip, r3, #80	; 0x50
 800336c:	4662      	mov	r2, ip
 800336e:	603a      	str	r2, [r7, #0]
 8003370:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003374:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f103 0458 	add.w	r4, r3, #88	; 0x58
 800337e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003382:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f103 0259 	add.w	r2, r3, #89	; 0x59
 800338c:	f107 0c34 	add.w	ip, r7, #52	; 0x34
 8003390:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003394:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8003398:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800339c:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 80033a0:	920c      	str	r2, [sp, #48]	; 0x30
 80033a2:	940b      	str	r4, [sp, #44]	; 0x2c
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	920a      	str	r2, [sp, #40]	; 0x28
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	9309      	str	r3, [sp, #36]	; 0x24
 80033ac:	68bc      	ldr	r4, [r7, #8]
 80033ae:	9408      	str	r4, [sp, #32]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	9207      	str	r2, [sp, #28]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	9306      	str	r3, [sp, #24]
 80033b8:	697c      	ldr	r4, [r7, #20]
 80033ba:	9405      	str	r4, [sp, #20]
 80033bc:	69bc      	ldr	r4, [r7, #24]
 80033be:	9404      	str	r4, [sp, #16]
 80033c0:	69fa      	ldr	r2, [r7, #28]
 80033c2:	9203      	str	r2, [sp, #12]
 80033c4:	6a3b      	ldr	r3, [r7, #32]
 80033c6:	9302      	str	r3, [sp, #8]
 80033c8:	9601      	str	r6, [sp, #4]
 80033ca:	9500      	str	r5, [sp, #0]
 80033cc:	4663      	mov	r3, ip
 80033ce:	4a20      	ldr	r2, [pc, #128]	; (8003450 <nmea_parse_GNRMC+0x1d4>)
 80033d0:	6809      	ldr	r1, [r1, #0]
 80033d2:	6800      	ldr	r0, [r0, #0]
 80033d4:	f001 fe30 	bl	8005038 <nmea_scanf>
 80033d8:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
        &(pack->Spd), &(pack->Cog),
        &(pack->utc.day), &(pack->utc.mon), &(pack->utc.year),
        &(pack->mv), &(pack->mvE), &(pack->mode));


    if(nsen != 13 && nsen != 14)
 80033dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033e0:	2b0d      	cmp	r3, #13
 80033e2:	d008      	beq.n	80033f6 <nmea_parse_GNRMC+0x17a>
 80033e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033e8:	2b0e      	cmp	r3, #14
 80033ea:	d004      	beq.n	80033f6 <nmea_parse_GNRMC+0x17a>
    {
        nmea_error("GNRMC parse error!");
 80033ec:	4819      	ldr	r0, [pc, #100]	; (8003454 <nmea_parse_GNRMC+0x1d8>)
 80033ee:	f7ff f8cf 	bl	8002590 <nmea_error>
        return 0;
 80033f2:	2300      	movs	r3, #0
 80033f4:	e027      	b.n	8003446 <nmea_parse_GNRMC+0x1ca>
    }

    if(0 != _nmea_parse_time(&time_buff[0], (int)strlen(&time_buff[0]), &(pack->utc)))
 80033f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fc ff48 	bl	8000290 <strlen>
 8003400:	4603      	mov	r3, r0
 8003402:	4619      	mov	r1, r3
 8003404:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003408:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff f982 	bl	800271c <_nmea_parse_time>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <nmea_parse_GNRMC+0x1ac>
    {
        nmea_error("GNRMC time parse error!");
 800341e:	480e      	ldr	r0, [pc, #56]	; (8003458 <nmea_parse_GNRMC+0x1dc>)
 8003420:	f7ff f8b6 	bl	8002590 <nmea_error>
        return 0;
 8003424:	2300      	movs	r3, #0
 8003426:	e00e      	b.n	8003446 <nmea_parse_GNRMC+0x1ca>
    }


     pack->utc.year += 100;
 8003428:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800342c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003438:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800343c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	601a      	str	r2, [r3, #0]

    return 1;
 8003444:	2301      	movs	r3, #1
}
 8003446:	4618      	mov	r0, r3
 8003448:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800344c:	46bd      	mov	sp, r7
 800344e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003450:	08012394 	.word	0x08012394
 8003454:	080123c8 	.word	0x080123c8
 8003458:	080123dc 	.word	0x080123dc

0800345c <nmea_parse_GNVTG>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GNVTG(const char *buff, int buff_sz, nmeaGNVTG *pack)
{
 800345c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800345e:	b08f      	sub	sp, #60	; 0x3c
 8003460:	af08      	add	r7, sp, #32
 8003462:	6178      	str	r0, [r7, #20]
 8003464:	6139      	str	r1, [r7, #16]
 8003466:	60fa      	str	r2, [r7, #12]
    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGNVTG));
 8003468:	2240      	movs	r2, #64	; 0x40
 800346a:	2100      	movs	r1, #0
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f00a fa8d 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8003472:	6939      	ldr	r1, [r7, #16]
 8003474:	6978      	ldr	r0, [r7, #20]
 8003476:	f7ff f873 	bl	8002560 <nmea_trace_buff>

    if(9 != nmea_scanf(buff, buff_sz,
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	3308      	adds	r3, #8
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	3210      	adds	r2, #16
 8003486:	607a      	str	r2, [r7, #4]
 8003488:	68f9      	ldr	r1, [r7, #12]
 800348a:	3118      	adds	r1, #24
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	3020      	adds	r0, #32
 8003490:	68fc      	ldr	r4, [r7, #12]
 8003492:	3428      	adds	r4, #40	; 0x28
 8003494:	68fd      	ldr	r5, [r7, #12]
 8003496:	3530      	adds	r5, #48	; 0x30
 8003498:	68fe      	ldr	r6, [r7, #12]
 800349a:	3638      	adds	r6, #56	; 0x38
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	3239      	adds	r2, #57	; 0x39
 80034a0:	9207      	str	r2, [sp, #28]
 80034a2:	9606      	str	r6, [sp, #24]
 80034a4:	9505      	str	r5, [sp, #20]
 80034a6:	9404      	str	r4, [sp, #16]
 80034a8:	9003      	str	r0, [sp, #12]
 80034aa:	9102      	str	r1, [sp, #8]
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	9201      	str	r2, [sp, #4]
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	4a14      	ldr	r2, [pc, #80]	; (8003508 <nmea_parse_GNVTG+0xac>)
 80034b6:	6939      	ldr	r1, [r7, #16]
 80034b8:	6978      	ldr	r0, [r7, #20]
 80034ba:	f001 fdbd 	bl	8005038 <nmea_scanf>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b09      	cmp	r3, #9
 80034c2:	d004      	beq.n	80034ce <nmea_parse_GNVTG+0x72>
        &(pack->Cogt), &(pack->T),
        &(pack->CogM), &(pack->M),
        &(pack->Sog), &(pack->N),
        &(pack->kph), &(pack->K),&(pack->mode)))
    {
        nmea_error("GNVTG parse error!");
 80034c4:	4811      	ldr	r0, [pc, #68]	; (800350c <nmea_parse_GNVTG+0xb0>)
 80034c6:	f7ff f863 	bl	8002590 <nmea_error>
        return 0;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e017      	b.n	80034fe <nmea_parse_GNVTG+0xa2>
    }

    if( pack->T != 'T' ||
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	7a1b      	ldrb	r3, [r3, #8]
 80034d2:	2b54      	cmp	r3, #84	; 0x54
 80034d4:	d10d      	bne.n	80034f2 <nmea_parse_GNVTG+0x96>
        pack->M != 'M' ||
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	7e1b      	ldrb	r3, [r3, #24]
    if( pack->T != 'T' ||
 80034da:	2b4d      	cmp	r3, #77	; 0x4d
 80034dc:	d109      	bne.n	80034f2 <nmea_parse_GNVTG+0x96>
        pack->N != 'N' ||
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
        pack->M != 'M' ||
 80034e4:	2b4e      	cmp	r3, #78	; 0x4e
 80034e6:	d104      	bne.n	80034f2 <nmea_parse_GNVTG+0x96>
        pack->K != 'K')
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
        pack->N != 'N' ||
 80034ee:	2b4b      	cmp	r3, #75	; 0x4b
 80034f0:	d004      	beq.n	80034fc <nmea_parse_GNVTG+0xa0>
    {
        nmea_error("GNVTG parse error (format error)!");
 80034f2:	4807      	ldr	r0, [pc, #28]	; (8003510 <nmea_parse_GNVTG+0xb4>)
 80034f4:	f7ff f84c 	bl	8002590 <nmea_error>
        return 0;
 80034f8:	2300      	movs	r3, #0
 80034fa:	e000      	b.n	80034fe <nmea_parse_GNVTG+0xa2>
    }

    return 1;
 80034fc:	2301      	movs	r3, #1
}
 80034fe:	4618      	mov	r0, r3
 8003500:	371c      	adds	r7, #28
 8003502:	46bd      	mov	sp, r7
 8003504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003506:	bf00      	nop
 8003508:	080123f4 	.word	0x080123f4
 800350c:	08012418 	.word	0x08012418
 8003510:	0801242c 	.word	0x0801242c

08003514 <nmea_parse_GNZDA>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GNZDA(const char *buff, int buff_sz, nmeaGNZDA *pack)
{
 8003514:	b5b0      	push	{r4, r5, r7, lr}
 8003516:	b0ce      	sub	sp, #312	; 0x138
 8003518:	af06      	add	r7, sp, #24
 800351a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800351e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003522:	6018      	str	r0, [r3, #0]
 8003524:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003528:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800352c:	6019      	str	r1, [r3, #0]
 800352e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003532:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003536:	601a      	str	r2, [r3, #0]
    int temp1,temp2;
    char time_buff[NMEA_TIMEPARSE_BUF];

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGNZDA));
 8003538:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800353c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003540:	221c      	movs	r2, #28
 8003542:	2100      	movs	r1, #0
 8003544:	6818      	ldr	r0, [r3, #0]
 8003546:	f00a fa21 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 800354a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800354e:	f5a3 728c 	sub.w	r2, r3, #280	; 0x118
 8003552:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003556:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800355a:	6811      	ldr	r1, [r2, #0]
 800355c:	6818      	ldr	r0, [r3, #0]
 800355e:	f7fe ffff 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 8003562:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8003566:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3308      	adds	r3, #8
 800356e:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8003572:	f5a2 728e 	sub.w	r2, r2, #284	; 0x11c
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	3204      	adds	r2, #4
 800357a:	f107 0510 	add.w	r5, r7, #16
 800357e:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8003582:	f5a1 718c 	sub.w	r1, r1, #280	; 0x118
 8003586:	f507 7090 	add.w	r0, r7, #288	; 0x120
 800358a:	f5a0 708a 	sub.w	r0, r0, #276	; 0x114
 800358e:	f507 7488 	add.w	r4, r7, #272	; 0x110
 8003592:	9404      	str	r4, [sp, #16]
 8003594:	f507 748a 	add.w	r4, r7, #276	; 0x114
 8003598:	9403      	str	r4, [sp, #12]
 800359a:	f507 748c 	add.w	r4, r7, #280	; 0x118
 800359e:	9402      	str	r4, [sp, #8]
 80035a0:	9201      	str	r2, [sp, #4]
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	462b      	mov	r3, r5
 80035a6:	4a1c      	ldr	r2, [pc, #112]	; (8003618 <nmea_parse_GNZDA+0x104>)
 80035a8:	6809      	ldr	r1, [r1, #0]
 80035aa:	6800      	ldr	r0, [r0, #0]
 80035ac:	f001 fd44 	bl	8005038 <nmea_scanf>
 80035b0:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
        "$GNZDA,%s,%2d,%2d,%4d,%2d,%2d*",
        &(time_buff[0]),
        &(pack->utc.day), &(pack->utc.mon), &year,&temp1,&temp2);

    pack->utc.year = year -1900;
 80035b4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80035b8:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 80035bc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80035c0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	601a      	str	r2, [r3, #0]

    if(nsen != 6 )
 80035c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80035cc:	2b06      	cmp	r3, #6
 80035ce:	d004      	beq.n	80035da <nmea_parse_GNZDA+0xc6>
    {
        nmea_error("GNZDA parse error!");
 80035d0:	4812      	ldr	r0, [pc, #72]	; (800361c <nmea_parse_GNZDA+0x108>)
 80035d2:	f7fe ffdd 	bl	8002590 <nmea_error>
        return 0;
 80035d6:	2300      	movs	r3, #0
 80035d8:	e019      	b.n	800360e <nmea_parse_GNZDA+0xfa>
    }

    if(0 != _nmea_parse_time(&time_buff[0], (int)strlen(&time_buff[0]), &(pack->utc)))
 80035da:	f107 0310 	add.w	r3, r7, #16
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fc fe56 	bl	8000290 <strlen>
 80035e4:	4603      	mov	r3, r0
 80035e6:	4619      	mov	r1, r3
 80035e8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80035ec:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	f107 0310 	add.w	r3, r7, #16
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff f890 	bl	800271c <_nmea_parse_time>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d004      	beq.n	800360c <nmea_parse_GNZDA+0xf8>
    {
        nmea_error("GNZDA time parse error!");
 8003602:	4807      	ldr	r0, [pc, #28]	; (8003620 <nmea_parse_GNZDA+0x10c>)
 8003604:	f7fe ffc4 	bl	8002590 <nmea_error>
        return 0;
 8003608:	2300      	movs	r3, #0
 800360a:	e000      	b.n	800360e <nmea_parse_GNZDA+0xfa>
    }

    return 1;
 800360c:	2301      	movs	r3, #1
}
 800360e:	4618      	mov	r0, r3
 8003610:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8003614:	46bd      	mov	sp, r7
 8003616:	bdb0      	pop	{r4, r5, r7, pc}
 8003618:	08012450 	.word	0x08012450
 800361c:	08012470 	.word	0x08012470
 8003620:	08012484 	.word	0x08012484

08003624 <nmea_parse_GNGLL>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GNGLL(const char *buff, int buff_sz, nmeaGNGLL *pack)
{
 8003624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003626:	b0cd      	sub	sp, #308	; 0x134
 8003628:	af06      	add	r7, sp, #24
 800362a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800362e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003632:	6018      	str	r0, [r3, #0]
 8003634:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003638:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800363c:	6019      	str	r1, [r3, #0]
 800363e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003642:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003646:	601a      	str	r2, [r3, #0]
    int nsen;
    char time_buff[NMEA_TIMEPARSE_BUF];

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGNGLL));
 8003648:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800364c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003650:	2240      	movs	r2, #64	; 0x40
 8003652:	2100      	movs	r1, #0
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	f00a f999 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 800365a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800365e:	f5a3 7288 	sub.w	r2, r3, #272	; 0x110
 8003662:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003666:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800366a:	6811      	ldr	r1, [r2, #0]
 800366c:	6818      	ldr	r0, [r3, #0]
 800366e:	f7fe ff77 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 8003672:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003676:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	603b      	str	r3, [r7, #0]
 800367e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003682:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	3308      	adds	r3, #8
 800368a:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800368e:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 8003692:	6812      	ldr	r2, [r2, #0]
 8003694:	3210      	adds	r2, #16
 8003696:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800369a:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 800369e:	6809      	ldr	r1, [r1, #0]
 80036a0:	f101 0418 	add.w	r4, r1, #24
 80036a4:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80036a8:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 80036ac:	6809      	ldr	r1, [r1, #0]
 80036ae:	f101 0538 	add.w	r5, r1, #56	; 0x38
 80036b2:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80036b6:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 80036ba:	6809      	ldr	r1, [r1, #0]
 80036bc:	f101 0639 	add.w	r6, r1, #57	; 0x39
 80036c0:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80036c4:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80036c8:	f507 708c 	add.w	r0, r7, #280	; 0x118
 80036cc:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 80036d0:	9605      	str	r6, [sp, #20]
 80036d2:	9504      	str	r5, [sp, #16]
 80036d4:	f107 0514 	add.w	r5, r7, #20
 80036d8:	9503      	str	r5, [sp, #12]
 80036da:	9402      	str	r4, [sp, #8]
 80036dc:	9201      	str	r2, [sp, #4]
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	4a18      	ldr	r2, [pc, #96]	; (8003744 <nmea_parse_GNGLL+0x120>)
 80036e4:	6809      	ldr	r1, [r1, #0]
 80036e6:	6800      	ldr	r0, [r0, #0]
 80036e8:	f001 fca6 	bl	8005038 <nmea_scanf>
 80036ec:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
        &(pack->Lat), &(pack->uLat), &(pack->Lon), &(pack->uLon),
        &(time_buff[0]),
        &(pack->Value),&(pack->mode));


    if(nsen != 7 )
 80036f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036f4:	2b07      	cmp	r3, #7
 80036f6:	d004      	beq.n	8003702 <nmea_parse_GNGLL+0xde>
    {
        nmea_error("GNGLL parse error!");
 80036f8:	4813      	ldr	r0, [pc, #76]	; (8003748 <nmea_parse_GNGLL+0x124>)
 80036fa:	f7fe ff49 	bl	8002590 <nmea_error>
        return 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	e01b      	b.n	800373a <nmea_parse_GNGLL+0x116>
    }

    if(0 != _nmea_parse_time(&time_buff[0], (int)strlen(&time_buff[0]), &(pack->utc)))
 8003702:	f107 0314 	add.w	r3, r7, #20
 8003706:	4618      	mov	r0, r3
 8003708:	f7fc fdc2 	bl	8000290 <strlen>
 800370c:	4603      	mov	r3, r0
 800370e:	4619      	mov	r1, r3
 8003710:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003714:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f103 021c 	add.w	r2, r3, #28
 800371e:	f107 0314 	add.w	r3, r7, #20
 8003722:	4618      	mov	r0, r3
 8003724:	f7fe fffa 	bl	800271c <_nmea_parse_time>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d004      	beq.n	8003738 <nmea_parse_GNGLL+0x114>
    {
        nmea_error("GNGLL time parse error!");
 800372e:	4807      	ldr	r0, [pc, #28]	; (800374c <nmea_parse_GNGLL+0x128>)
 8003730:	f7fe ff2e 	bl	8002590 <nmea_error>
        return 0;
 8003734:	2300      	movs	r3, #0
 8003736:	e000      	b.n	800373a <nmea_parse_GNGLL+0x116>
    }

    return 1;
 8003738:	2301      	movs	r3, #1
}
 800373a:	4618      	mov	r0, r3
 800373c:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8003740:	46bd      	mov	sp, r7
 8003742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003744:	0801249c 	.word	0x0801249c
 8003748:	080124bc 	.word	0x080124bc
 800374c:	080124d0 	.word	0x080124d0

08003750 <nmea_parse_BDGSV>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_BDGSV(const char *buff, int buff_sz, nmeaBDGSV *pack)
{
 8003750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003752:	b0a5      	sub	sp, #148	; 0x94
 8003754:	af12      	add	r7, sp, #72	; 0x48
 8003756:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003758:	63b9      	str	r1, [r7, #56]	; 0x38
 800375a:	637a      	str	r2, [r7, #52]	; 0x34
    int nsen, nsat;

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaBDGSV));
 800375c:	225c      	movs	r2, #92	; 0x5c
 800375e:	2100      	movs	r1, #0
 8003760:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003762:	f00a f913 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8003766:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003768:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800376a:	f7fe fef9 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 800376e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003770:	633b      	str	r3, [r7, #48]	; 0x30
 8003772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003774:	1d1e      	adds	r6, r3, #4
 8003776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003778:	f103 0208 	add.w	r2, r3, #8
 800377c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800377e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003780:	f103 010c 	add.w	r1, r3, #12
 8003784:	62b9      	str	r1, [r7, #40]	; 0x28
 8003786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003788:	f103 0014 	add.w	r0, r3, #20
 800378c:	6278      	str	r0, [r7, #36]	; 0x24
 800378e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003790:	f103 0418 	add.w	r4, r3, #24
 8003794:	623c      	str	r4, [r7, #32]
 8003796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003798:	f103 051c 	add.w	r5, r3, #28
 800379c:	61fd      	str	r5, [r7, #28]
 800379e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037a0:	f103 0c20 	add.w	ip, r3, #32
 80037a4:	4663      	mov	r3, ip
 80037a6:	61bb      	str	r3, [r7, #24]
 80037a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037aa:	f103 0c28 	add.w	ip, r3, #40	; 0x28
 80037ae:	4662      	mov	r2, ip
 80037b0:	617a      	str	r2, [r7, #20]
 80037b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037b4:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 80037b8:	4661      	mov	r1, ip
 80037ba:	6139      	str	r1, [r7, #16]
 80037bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037be:	f103 0c30 	add.w	ip, r3, #48	; 0x30
 80037c2:	4660      	mov	r0, ip
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037c8:	f103 0c34 	add.w	ip, r3, #52	; 0x34
 80037cc:	4664      	mov	r4, ip
 80037ce:	60bc      	str	r4, [r7, #8]
 80037d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037d2:	f103 0c3c 	add.w	ip, r3, #60	; 0x3c
 80037d6:	4665      	mov	r5, ip
 80037d8:	607d      	str	r5, [r7, #4]
 80037da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037dc:	f103 0540 	add.w	r5, r3, #64	; 0x40
 80037e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037e2:	f103 0444 	add.w	r4, r3, #68	; 0x44
 80037e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037e8:	f103 0048 	add.w	r0, r3, #72	; 0x48
 80037ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ee:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80037f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f4:	f103 0254 	add.w	r2, r3, #84	; 0x54
 80037f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037fa:	3358      	adds	r3, #88	; 0x58
 80037fc:	9311      	str	r3, [sp, #68]	; 0x44
 80037fe:	9210      	str	r2, [sp, #64]	; 0x40
 8003800:	910f      	str	r1, [sp, #60]	; 0x3c
 8003802:	900e      	str	r0, [sp, #56]	; 0x38
 8003804:	940d      	str	r4, [sp, #52]	; 0x34
 8003806:	950c      	str	r5, [sp, #48]	; 0x30
 8003808:	687d      	ldr	r5, [r7, #4]
 800380a:	950b      	str	r5, [sp, #44]	; 0x2c
 800380c:	68bc      	ldr	r4, [r7, #8]
 800380e:	940a      	str	r4, [sp, #40]	; 0x28
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	9009      	str	r0, [sp, #36]	; 0x24
 8003814:	6939      	ldr	r1, [r7, #16]
 8003816:	9108      	str	r1, [sp, #32]
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	9207      	str	r2, [sp, #28]
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	9306      	str	r3, [sp, #24]
 8003820:	69fd      	ldr	r5, [r7, #28]
 8003822:	9505      	str	r5, [sp, #20]
 8003824:	6a3c      	ldr	r4, [r7, #32]
 8003826:	9404      	str	r4, [sp, #16]
 8003828:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800382a:	9003      	str	r0, [sp, #12]
 800382c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800382e:	9102      	str	r1, [sp, #8]
 8003830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003832:	9201      	str	r2, [sp, #4]
 8003834:	9600      	str	r6, [sp, #0]
 8003836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003838:	4a16      	ldr	r2, [pc, #88]	; (8003894 <nmea_parse_BDGSV+0x144>)
 800383a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800383c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800383e:	f001 fbfb 	bl	8005038 <nmea_scanf>
 8003842:	6478      	str	r0, [r7, #68]	; 0x44
        &(pack->sat_data[0].id), &(pack->sat_data[0].elv), &(pack->sat_data[0].azimuth), &(pack->sat_data[0].sig),
        &(pack->sat_data[1].id), &(pack->sat_data[1].elv), &(pack->sat_data[1].azimuth), &(pack->sat_data[1].sig),
        &(pack->sat_data[2].id), &(pack->sat_data[2].elv), &(pack->sat_data[2].azimuth), &(pack->sat_data[2].sig),
        &(pack->sat_data[3].id), &(pack->sat_data[3].elv), &(pack->sat_data[3].azimuth), &(pack->sat_data[3].sig));

    nsat = (pack->MsgNo - 1) * NMEA_SATINPACK;
 8003844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	3b01      	subs	r3, #1
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	643b      	str	r3, [r7, #64]	; 0x40
    nsat = (nsat + NMEA_SATINPACK > pack->numSv)?pack->numSv - nsat:NMEA_SATINPACK;
 800384e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003850:	1cda      	adds	r2, r3, #3
 8003852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	429a      	cmp	r2, r3
 8003858:	db04      	blt.n	8003864 <nmea_parse_BDGSV+0x114>
 800385a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	e000      	b.n	8003866 <nmea_parse_BDGSV+0x116>
 8003864:	2304      	movs	r3, #4
 8003866:	643b      	str	r3, [r7, #64]	; 0x40
    nsat = nsat * 4 + 3 /* first three sentence`s */;
 8003868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	3303      	adds	r3, #3
 800386e:	643b      	str	r3, [r7, #64]	; 0x40

    if(nsen < nsat || nsen > (NMEA_SATINPACK * 4 + 3))
 8003870:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003872:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003874:	429a      	cmp	r2, r3
 8003876:	db02      	blt.n	800387e <nmea_parse_BDGSV+0x12e>
 8003878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800387a:	2b13      	cmp	r3, #19
 800387c:	dd04      	ble.n	8003888 <nmea_parse_BDGSV+0x138>
    {
        nmea_error("BDGSV parse error!");
 800387e:	4806      	ldr	r0, [pc, #24]	; (8003898 <nmea_parse_BDGSV+0x148>)
 8003880:	f7fe fe86 	bl	8002590 <nmea_error>
        return 0;
 8003884:	2300      	movs	r3, #0
 8003886:	e000      	b.n	800388a <nmea_parse_BDGSV+0x13a>
    }

    return 1;
 8003888:	2301      	movs	r3, #1
}
 800388a:	4618      	mov	r0, r3
 800388c:	374c      	adds	r7, #76	; 0x4c
 800388e:	46bd      	mov	sp, r7
 8003890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003892:	bf00      	nop
 8003894:	080124e8 	.word	0x080124e8
 8003898:	0801252c 	.word	0x0801252c

0800389c <nmea_parse_GPTXT>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_GPTXT(const char *buff, int buff_sz, nmeaGPTXT *pack)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08a      	sub	sp, #40	; 0x28
 80038a0:	af04      	add	r7, sp, #16
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
    int nsen;

    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaGPTXT));
 80038a8:	220c      	movs	r2, #12
 80038aa:	2100      	movs	r1, #0
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f00a f86d 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 80038b2:	68b9      	ldr	r1, [r7, #8]
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f7fe fe53 	bl	8002560 <nmea_trace_buff>

    nsen = nmea_scanf(buff, buff_sz,
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3304      	adds	r3, #4
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	3208      	adds	r2, #8
 80038c4:	480b      	ldr	r0, [pc, #44]	; (80038f4 <nmea_parse_GPTXT+0x58>)
 80038c6:	9002      	str	r0, [sp, #8]
 80038c8:	9201      	str	r2, [sp, #4]
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	460b      	mov	r3, r1
 80038ce:	4a0a      	ldr	r2, [pc, #40]	; (80038f8 <nmea_parse_GPTXT+0x5c>)
 80038d0:	68b9      	ldr	r1, [r7, #8]
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f001 fbb0 	bl	8005038 <nmea_scanf>
 80038d8:	6178      	str	r0, [r7, #20]
        "$GPTXT,%2d,%2d,%2d,%s*",
        &(pack->xx), &(pack->yy), &(pack->zz),&(txt_buff[0]));


    if(nsen != 4 )
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d004      	beq.n	80038ea <nmea_parse_GPTXT+0x4e>
    {
        nmea_error("GPTXT parse error!");
 80038e0:	4806      	ldr	r0, [pc, #24]	; (80038fc <nmea_parse_GPTXT+0x60>)
 80038e2:	f7fe fe55 	bl	8002590 <nmea_error>
        return 0;
 80038e6:	2300      	movs	r3, #0
 80038e8:	e000      	b.n	80038ec <nmea_parse_GPTXT+0x50>
    }
		
		return 1;
 80038ea:	2301      	movs	r3, #1
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000254 	.word	0x20000254
 80038f8:	08012540 	.word	0x08012540
 80038fc:	08012558 	.word	0x08012558

08003900 <nmea_GPGGA2info>:
 * \brief Fill nmeaINFO structure by GGA packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GPGGA2info(nmeaGPGGA *pack, nmeaINFO *info)
{
 8003900:	b4f0      	push	{r4, r5, r6, r7}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    info->utc.hour = pack->utc.hour;
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	68c8      	ldr	r0, [r1, #12]
 800390e:	6839      	ldr	r1, [r7, #0]
 8003910:	6108      	str	r0, [r1, #16]
    info->utc.min = pack->utc.min;
 8003912:	6879      	ldr	r1, [r7, #4]
 8003914:	6908      	ldr	r0, [r1, #16]
 8003916:	6839      	ldr	r1, [r7, #0]
 8003918:	6148      	str	r0, [r1, #20]
    info->utc.sec = pack->utc.sec;
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	6948      	ldr	r0, [r1, #20]
 800391e:	6839      	ldr	r1, [r7, #0]
 8003920:	6188      	str	r0, [r1, #24]
    info->utc.hsec = pack->utc.hsec;
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	6988      	ldr	r0, [r1, #24]
 8003926:	6839      	ldr	r1, [r7, #0]
 8003928:	61c8      	str	r0, [r1, #28]
    info->sig = pack->sig;
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	6bc8      	ldr	r0, [r1, #60]	; 0x3c
 800392e:	6839      	ldr	r1, [r7, #0]
 8003930:	6208      	str	r0, [r1, #32]
    info->HDOP = pack->HDOP;
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	e9d1 0112 	ldrd	r0, r1, [r1, #72]	; 0x48
 8003938:	683e      	ldr	r6, [r7, #0]
 800393a:	e9c6 010c 	strd	r0, r1, [r6, #48]	; 0x30
    info->elv = pack->elv;
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	e9d1 0114 	ldrd	r0, r1, [r1, #80]	; 0x50
 8003944:	683e      	ldr	r6, [r7, #0]
 8003946:	e9c6 0114 	strd	r0, r1, [r6, #80]	; 0x50
    info->lat = ((pack->ns == 'N')?pack->lat:-(pack->lat));
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 8003950:	294e      	cmp	r1, #78	; 0x4e
 8003952:	d103      	bne.n	800395c <nmea_GPGGA2info+0x5c>
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	e9d1 4508 	ldrd	r4, r5, [r1, #32]
 800395a:	e005      	b.n	8003968 <nmea_GPGGA2info+0x68>
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 8003962:	4604      	mov	r4, r0
 8003964:	f081 4500 	eor.w	r5, r1, #2147483648	; 0x80000000
 8003968:	6839      	ldr	r1, [r7, #0]
 800396a:	e9c1 4510 	strd	r4, r5, [r1, #64]	; 0x40
    info->lon = ((pack->ew == 'E')?pack->lon:-(pack->lon));
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	f891 1038 	ldrb.w	r1, [r1, #56]	; 0x38
 8003974:	2945      	cmp	r1, #69	; 0x45
 8003976:	d103      	bne.n	8003980 <nmea_GPGGA2info+0x80>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800397e:	e005      	b.n	800398c <nmea_GPGGA2info+0x8c>
 8003980:	6879      	ldr	r1, [r7, #4]
 8003982:	e9d1 010c 	ldrd	r0, r1, [r1, #48]	; 0x30
 8003986:	4602      	mov	r2, r0
 8003988:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 800398c:	6839      	ldr	r1, [r7, #0]
 800398e:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		info->smask |= GPGGA;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	601a      	str	r2, [r3, #0]
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bcf0      	pop	{r4, r5, r6, r7}
 80039a6:	4770      	bx	lr

080039a8 <nmea_GPGSA2info>:
 * \brief Fill nmeaINFO structure by GSA packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GPGSA2info(nmeaGPGSA *pack, nmeaINFO *info)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
    int i, j, nuse = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]

    NMEA_ASSERT(pack && info);

    info->fix = pack->fix_type;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	625a      	str	r2, [r3, #36]	; 0x24
    info->PDOP = pack->PDOP;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 80039c4:	6839      	ldr	r1, [r7, #0]
 80039c6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    info->HDOP = pack->HDOP;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	; 0xa8
 80039d0:	6839      	ldr	r1, [r7, #0]
 80039d2:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    info->VDOP = pack->VDOP;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 80039dc:	6839      	ldr	r1, [r7, #0]
 80039de:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    for(i = 0; i < NMEA_MAXSAT; ++i)
 80039e2:	2300      	movs	r3, #0
 80039e4:	617b      	str	r3, [r7, #20]
 80039e6:	e032      	b.n	8003a4e <nmea_GPGSA2info+0xa6>
    {
        for(j = 0; j < info->satinfo.inview; ++j)
 80039e8:	2300      	movs	r3, #0
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	e026      	b.n	8003a3c <nmea_GPGSA2info+0x94>
        {
            if(pack->sat_prn[i] && pack->sat_prn[i] == info->satinfo.sat[j].id)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	3202      	adds	r2, #2
 80039f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01c      	beq.n	8003a36 <nmea_GPGSA2info+0x8e>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	3202      	adds	r2, #2
 8003a02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a06:	6838      	ldr	r0, [r7, #0]
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4403      	add	r3, r0
 8003a14:	3384      	adds	r3, #132	; 0x84
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4299      	cmp	r1, r3
 8003a1a:	d10c      	bne.n	8003a36 <nmea_GPGSA2info+0x8e>
            {
                info->satinfo.sat[j].in_use = 1;
 8003a1c:	6839      	ldr	r1, [r7, #0]
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	440b      	add	r3, r1
 8003a2a:	3388      	adds	r3, #136	; 0x88
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]
                nuse++;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	3301      	adds	r3, #1
 8003a34:	60fb      	str	r3, [r7, #12]
        for(j = 0; j < info->satinfo.inview; ++j)
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	dbd2      	blt.n	80039ee <nmea_GPGSA2info+0x46>
    for(i = 0; i < NMEA_MAXSAT; ++i)
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	2b24      	cmp	r3, #36	; 0x24
 8003a52:	ddc9      	ble.n	80039e8 <nmea_GPGSA2info+0x40>
            }
        }
    }

    info->satinfo.inuse = nuse;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	67da      	str	r2, [r3, #124]	; 0x7c
    info->smask |= GPGSA;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f043 0202 	orr.w	r2, r3, #2
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	601a      	str	r2, [r3, #0]
}
 8003a66:	bf00      	nop
 8003a68:	371c      	adds	r7, #28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
	...

08003a74 <nmea_parse_BDGSA>:
 * @param buff_sz buffer size.
 * @param pack a pointer of packet which will filled by function.
 * @return 1 (true) - if parsed successfully or 0 (false) - if fail.
 */
int nmea_parse_BDGSA(const char *buff, int buff_sz, nmeaBDGSA *pack)
{
 8003a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a76:	b09f      	sub	sp, #124	; 0x7c
 8003a78:	af10      	add	r7, sp, #64	; 0x40
 8003a7a:	6378      	str	r0, [r7, #52]	; 0x34
 8003a7c:	6339      	str	r1, [r7, #48]	; 0x30
 8003a7e:	62fa      	str	r2, [r7, #44]	; 0x2c
    NMEA_ASSERT(buff && pack);

    memset(pack, 0, sizeof(nmeaBDGSA));
 8003a80:	22b8      	movs	r2, #184	; 0xb8
 8003a82:	2100      	movs	r1, #0
 8003a84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003a86:	f009 ff81 	bl	800d98c <memset>

    nmea_trace_buff(buff, buff_sz);
 8003a8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a8c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a8e:	f7fe fd67 	bl	8002560 <nmea_trace_buff>

    if(17 != nmea_scanf(buff, buff_sz,
 8003a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a94:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a98:	1d1c      	adds	r4, r3, #4
 8003a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9c:	f103 0508 	add.w	r5, r3, #8
 8003aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa2:	f103 060c 	add.w	r6, r3, #12
 8003aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa8:	f103 0210 	add.w	r2, r3, #16
 8003aac:	627a      	str	r2, [r7, #36]	; 0x24
 8003aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab0:	f103 0114 	add.w	r1, r3, #20
 8003ab4:	6239      	str	r1, [r7, #32]
 8003ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab8:	f103 0018 	add.w	r0, r3, #24
 8003abc:	61f8      	str	r0, [r7, #28]
 8003abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac0:	f103 0c1c 	add.w	ip, r3, #28
 8003ac4:	4663      	mov	r3, ip
 8003ac6:	61bb      	str	r3, [r7, #24]
 8003ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aca:	f103 0c20 	add.w	ip, r3, #32
 8003ace:	4662      	mov	r2, ip
 8003ad0:	617a      	str	r2, [r7, #20]
 8003ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad4:	f103 0c24 	add.w	ip, r3, #36	; 0x24
 8003ad8:	4661      	mov	r1, ip
 8003ada:	6139      	str	r1, [r7, #16]
 8003adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ade:	f103 0c28 	add.w	ip, r3, #40	; 0x28
 8003ae2:	4660      	mov	r0, ip
 8003ae4:	60f8      	str	r0, [r7, #12]
 8003ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ae8:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 8003aec:	4663      	mov	r3, ip
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af2:	f103 0c30 	add.w	ip, r3, #48	; 0x30
 8003af6:	4662      	mov	r2, ip
 8003af8:	607a      	str	r2, [r7, #4]
 8003afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003afc:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8003b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b02:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 8003b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b08:	f103 02a8 	add.w	r2, r3, #168	; 0xa8
 8003b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0e:	33b0      	adds	r3, #176	; 0xb0
 8003b10:	930f      	str	r3, [sp, #60]	; 0x3c
 8003b12:	920e      	str	r2, [sp, #56]	; 0x38
 8003b14:	910d      	str	r1, [sp, #52]	; 0x34
 8003b16:	900c      	str	r0, [sp, #48]	; 0x30
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	9009      	str	r0, [sp, #36]	; 0x24
 8003b24:	6939      	ldr	r1, [r7, #16]
 8003b26:	9108      	str	r1, [sp, #32]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	9207      	str	r2, [sp, #28]
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	9306      	str	r3, [sp, #24]
 8003b30:	69f8      	ldr	r0, [r7, #28]
 8003b32:	9005      	str	r0, [sp, #20]
 8003b34:	6a39      	ldr	r1, [r7, #32]
 8003b36:	9104      	str	r1, [sp, #16]
 8003b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b3a:	9203      	str	r2, [sp, #12]
 8003b3c:	9602      	str	r6, [sp, #8]
 8003b3e:	9501      	str	r5, [sp, #4]
 8003b40:	9400      	str	r4, [sp, #0]
 8003b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b44:	4a08      	ldr	r2, [pc, #32]	; (8003b68 <nmea_parse_BDGSA+0xf4>)
 8003b46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b48:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003b4a:	f001 fa75 	bl	8005038 <nmea_scanf>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b11      	cmp	r3, #17
 8003b52:	d004      	beq.n	8003b5e <nmea_parse_BDGSA+0xea>
        &(pack->Smode), &(pack->FS),
        &(pack->SVID[0]), &(pack->SVID[1]), &(pack->SVID[2]), &(pack->SVID[3]), &(pack->SVID[4]), &(pack->SVID[5]),
        &(pack->SVID[6]), &(pack->SVID[7]), &(pack->SVID[8]), &(pack->SVID[9]), &(pack->SVID[10]), &(pack->SVID[11]),
        &(pack->PDOP), &(pack->HDOP), &(pack->VDOP)))
    {
        nmea_error("BDGSA parse error!");
 8003b54:	4805      	ldr	r0, [pc, #20]	; (8003b6c <nmea_parse_BDGSA+0xf8>)
 8003b56:	f7fe fd1b 	bl	8002590 <nmea_error>
        return 0;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	e000      	b.n	8003b60 <nmea_parse_BDGSA+0xec>
    }

    return 1;
 8003b5e:	2301      	movs	r3, #1
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	373c      	adds	r7, #60	; 0x3c
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b68:	0801256c 	.word	0x0801256c
 8003b6c:	080125a8 	.word	0x080125a8

08003b70 <nmea_GPGSV2info>:
 * \brief Fill nmeaINFO structure by GSV packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GPGSV2info(nmeaGPGSV *pack, nmeaINFO *info)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
    int isat, isi, nsat;

    NMEA_ASSERT(pack && info);

    if(pack->pack_index > pack->pack_count ||
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	f300 8083 	bgt.w	8003c8e <nmea_GPGSV2info+0x11e>
        pack->pack_index * NMEA_SATINPACK > NMEA_MAXSAT)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	009b      	lsls	r3, r3, #2
    if(pack->pack_index > pack->pack_count ||
 8003b8e:	2b25      	cmp	r3, #37	; 0x25
 8003b90:	dc7d      	bgt.n	8003c8e <nmea_GPGSV2info+0x11e>
        return;

    if(pack->pack_index < 1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	dc02      	bgt.n	8003ba0 <nmea_GPGSV2info+0x30>
        pack->pack_index = 1;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	605a      	str	r2, [r3, #4]

    info->satinfo.inview = pack->sat_count;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    nsat = (pack->pack_index - 1) * NMEA_SATINPACK;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	613b      	str	r3, [r7, #16]
    nsat = (nsat + NMEA_SATINPACK > pack->sat_count)?pack->sat_count - nsat:NMEA_SATINPACK;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1cda      	adds	r2, r3, #3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	db04      	blt.n	8003bca <nmea_GPGSV2info+0x5a>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	e000      	b.n	8003bcc <nmea_GPGSV2info+0x5c>
 8003bca:	2304      	movs	r3, #4
 8003bcc:	613b      	str	r3, [r7, #16]

    for(isat = 0; isat < nsat; ++isat)
 8003bce:	2300      	movs	r3, #0
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	e051      	b.n	8003c78 <nmea_GPGSV2info+0x108>
    {
        isi = (pack->pack_index - 1) * NMEA_SATINPACK + isat;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4413      	add	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
        info->satinfo.sat[isi].id = pack->sat_data[isat].id;
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4613      	mov	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	330c      	adds	r3, #12
 8003bf2:	6819      	ldr	r1, [r3, #0]
 8003bf4:	6838      	ldr	r0, [r7, #0]
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4403      	add	r3, r0
 8003c02:	3384      	adds	r3, #132	; 0x84
 8003c04:	6019      	str	r1, [r3, #0]
        info->satinfo.sat[isi].elv = pack->sat_data[isat].elv;
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	3314      	adds	r3, #20
 8003c16:	6819      	ldr	r1, [r3, #0]
 8003c18:	6838      	ldr	r0, [r7, #0]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4403      	add	r3, r0
 8003c26:	338c      	adds	r3, #140	; 0x8c
 8003c28:	6019      	str	r1, [r3, #0]
        info->satinfo.sat[isi].azimuth = pack->sat_data[isat].azimuth;
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	440b      	add	r3, r1
 8003c38:	3318      	adds	r3, #24
 8003c3a:	6819      	ldr	r1, [r3, #0]
 8003c3c:	6838      	ldr	r0, [r7, #0]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	4613      	mov	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4403      	add	r3, r0
 8003c4a:	3390      	adds	r3, #144	; 0x90
 8003c4c:	6019      	str	r1, [r3, #0]
        info->satinfo.sat[isi].sig = pack->sat_data[isat].sig;
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	4613      	mov	r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4413      	add	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	331c      	adds	r3, #28
 8003c5e:	6819      	ldr	r1, [r3, #0]
 8003c60:	6838      	ldr	r0, [r7, #0]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4403      	add	r3, r0
 8003c6e:	3394      	adds	r3, #148	; 0x94
 8003c70:	6019      	str	r1, [r3, #0]
    for(isat = 0; isat < nsat; ++isat)
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	3301      	adds	r3, #1
 8003c76:	617b      	str	r3, [r7, #20]
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	dba9      	blt.n	8003bd4 <nmea_GPGSV2info+0x64>
    }

    info->smask |= GPGSV;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f043 0204 	orr.w	r2, r3, #4
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	e000      	b.n	8003c90 <nmea_GPGSV2info+0x120>
        return;
 8003c8e:	bf00      	nop
}
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	0000      	movs	r0, r0
 8003c9c:	0000      	movs	r0, r0
	...

08003ca0 <nmea_GPRMC2info>:
 * \brief Fill nmeaINFO structure by RMC packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GPRMC2info(nmeaGPRMC *pack, nmeaINFO *info)
{
 8003ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
 8003caa:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    if('A' == pack->status)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	7f1b      	ldrb	r3, [r3, #28]
 8003cb0:	2b41      	cmp	r3, #65	; 0x41
 8003cb2:	d10e      	bne.n	8003cd2 <nmea_GPRMC2info+0x32>
    {
        if(NMEA_SIG_BAD == info->sig)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d102      	bne.n	8003cc2 <nmea_GPRMC2info+0x22>
            info->sig = NMEA_SIG_MID;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	2202      	movs	r2, #2
 8003cc0:	621a      	str	r2, [r3, #32]
        if(NMEA_FIX_BAD == info->fix)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d10d      	bne.n	8003ce6 <nmea_GPRMC2info+0x46>
            info->fix = NMEA_FIX_2D;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	625a      	str	r2, [r3, #36]	; 0x24
 8003cd0:	e009      	b.n	8003ce6 <nmea_GPRMC2info+0x46>
    }
    else if('V' == pack->status)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	7f1b      	ldrb	r3, [r3, #28]
 8003cd6:	2b56      	cmp	r3, #86	; 0x56
 8003cd8:	d105      	bne.n	8003ce6 <nmea_GPRMC2info+0x46>
    {
        info->sig = NMEA_SIG_BAD;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	621a      	str	r2, [r3, #32]
        info->fix = NMEA_FIX_BAD;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    info->utc = pack->utc;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	1d1c      	adds	r4, r3, #4
 8003cec:	4615      	mov	r5, r2
 8003cee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003cf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003cf2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003cf6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    info->lat = ((pack->ns == 'N')?pack->lat:-(pack->lat));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d00:	2b4e      	cmp	r3, #78	; 0x4e
 8003d02:	d103      	bne.n	8003d0c <nmea_GPRMC2info+0x6c>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
 8003d0a:	e005      	b.n	8003d18 <nmea_GPRMC2info+0x78>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003d12:	4692      	mov	sl, r2
 8003d14:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	e9c3 ab10 	strd	sl, fp, [r3, #64]	; 0x40
    info->lon = ((pack->ew == 'E')?pack->lon:-(pack->lon));	
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d24:	2b45      	cmp	r3, #69	; 0x45
 8003d26:	d103      	bne.n	8003d30 <nmea_GPRMC2info+0x90>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 8003d2e:	e005      	b.n	8003d3c <nmea_GPRMC2info+0x9c>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003d36:	4690      	mov	r8, r2
 8003d38:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	e9c3 8912 	strd	r8, r9, [r3, #72]	; 0x48
    info->speed = pack->speed * NMEA_TUD_KNOTS;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003d48:	a30d      	add	r3, pc, #52	; (adr r3, 8003d80 <nmea_GPRMC2info+0xe0>)
 8003d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4e:	f7fc fc63 	bl	8000618 <__aeabi_dmul>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	6839      	ldr	r1, [r7, #0]
 8003d58:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    info->direction = pack->direction;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8003d62:	6839      	ldr	r1, [r7, #0]
 8003d64:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
    info->smask |= GPRMC;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f043 0208 	orr.w	r2, r3, #8
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	601a      	str	r2, [r3, #0]
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d7e:	bf00      	nop
 8003d80:	c083126f 	.word	0xc083126f
 8003d84:	3ffda1ca 	.word	0x3ffda1ca

08003d88 <nmea_GPVTG2info>:
 * \brief Fill nmeaINFO structure by VTG packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GPVTG2info(nmeaGPVTG *pack, nmeaINFO *info)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    info->direction = pack->dir;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d98:	6839      	ldr	r1, [r7, #0]
 8003d9a:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
    info->declination = pack->dec;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003da4:	6839      	ldr	r1, [r7, #0]
 8003da6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
    info->speed = pack->spk;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003db0:	6839      	ldr	r1, [r7, #0]
 8003db2:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    info->smask |= GPVTG;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	601a      	str	r2, [r3, #0]
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <nmea_GNGGA2info>:
 * \brief Fill nmeaINFO structure by GGA packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GNGGA2info(nmeaGNGGA *pack, nmeaINFO *info)
{
 8003dce:	b4f0      	push	{r4, r5, r6, r7}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    info->utc.hour = pack->utc.hour;
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	68c8      	ldr	r0, [r1, #12]
 8003ddc:	6839      	ldr	r1, [r7, #0]
 8003dde:	6108      	str	r0, [r1, #16]
    info->utc.min = pack->utc.min;
 8003de0:	6879      	ldr	r1, [r7, #4]
 8003de2:	6908      	ldr	r0, [r1, #16]
 8003de4:	6839      	ldr	r1, [r7, #0]
 8003de6:	6148      	str	r0, [r1, #20]
    info->utc.sec = pack->utc.sec;
 8003de8:	6879      	ldr	r1, [r7, #4]
 8003dea:	6948      	ldr	r0, [r1, #20]
 8003dec:	6839      	ldr	r1, [r7, #0]
 8003dee:	6188      	str	r0, [r1, #24]
    info->utc.hsec = pack->utc.hsec;
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	6988      	ldr	r0, [r1, #24]
 8003df4:	6839      	ldr	r1, [r7, #0]
 8003df6:	61c8      	str	r0, [r1, #28]
    info->sig = pack->FS;
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	6bc8      	ldr	r0, [r1, #60]	; 0x3c
 8003dfc:	6839      	ldr	r1, [r7, #0]
 8003dfe:	6208      	str	r0, [r1, #32]
    info->HDOP = pack->HDOP;
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	e9d1 0112 	ldrd	r0, r1, [r1, #72]	; 0x48
 8003e06:	683e      	ldr	r6, [r7, #0]
 8003e08:	e9c6 010c 	strd	r0, r1, [r6, #48]	; 0x30
    info->elv = pack->Msl;
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	e9d1 0114 	ldrd	r0, r1, [r1, #80]	; 0x50
 8003e12:	683e      	ldr	r6, [r7, #0]
 8003e14:	e9c6 0114 	strd	r0, r1, [r6, #80]	; 0x50
    info->lat = ((pack->uLat == 'N')?pack->Lat:-(pack->Lat));
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
 8003e1e:	294e      	cmp	r1, #78	; 0x4e
 8003e20:	d103      	bne.n	8003e2a <nmea_GNGGA2info+0x5c>
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	e9d1 4508 	ldrd	r4, r5, [r1, #32]
 8003e28:	e005      	b.n	8003e36 <nmea_GNGGA2info+0x68>
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 8003e30:	4604      	mov	r4, r0
 8003e32:	f081 4500 	eor.w	r5, r1, #2147483648	; 0x80000000
 8003e36:	6839      	ldr	r1, [r7, #0]
 8003e38:	e9c1 4510 	strd	r4, r5, [r1, #64]	; 0x40
    info->lon = ((pack->uLon == 'E')?pack->Lon:-(pack->Lon));
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	f891 1038 	ldrb.w	r1, [r1, #56]	; 0x38
 8003e42:	2945      	cmp	r1, #69	; 0x45
 8003e44:	d103      	bne.n	8003e4e <nmea_GNGGA2info+0x80>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003e4c:	e005      	b.n	8003e5a <nmea_GNGGA2info+0x8c>
 8003e4e:	6879      	ldr	r1, [r7, #4]
 8003e50:	e9d1 010c 	ldrd	r0, r1, [r1, #48]	; 0x30
 8003e54:	4602      	mov	r2, r0
 8003e56:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 8003e5a:	6839      	ldr	r1, [r7, #0]
 8003e5c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    info->satinfo.inuse = pack->numSv;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	67da      	str	r2, [r3, #124]	; 0x7c
    info->smask |= GNGGA;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	601a      	str	r2, [r3, #0]
}
 8003e74:	bf00      	nop
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bcf0      	pop	{r4, r5, r6, r7}
 8003e7c:	4770      	bx	lr
	...

08003e80 <nmea_GNRMC2info>:
 * \brief Fill nmeaINFO structure by RMC packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GNRMC2info(nmeaGNRMC *pack, nmeaINFO *info)
{
 8003e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e84:	b082      	sub	sp, #8
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    if('A' == pack->status)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	7f1b      	ldrb	r3, [r3, #28]
 8003e90:	2b41      	cmp	r3, #65	; 0x41
 8003e92:	d10e      	bne.n	8003eb2 <nmea_GNRMC2info+0x32>
    {
        if(NMEA_SIG_BAD == info->sig)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d102      	bne.n	8003ea2 <nmea_GNRMC2info+0x22>
            info->sig = NMEA_SIG_MID;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	621a      	str	r2, [r3, #32]
        if(NMEA_FIX_BAD == info->fix)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d10d      	bne.n	8003ec6 <nmea_GNRMC2info+0x46>
            info->fix = NMEA_FIX_2D;
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2202      	movs	r2, #2
 8003eae:	625a      	str	r2, [r3, #36]	; 0x24
 8003eb0:	e009      	b.n	8003ec6 <nmea_GNRMC2info+0x46>
    }
    else if('V' == pack->status)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	7f1b      	ldrb	r3, [r3, #28]
 8003eb6:	2b56      	cmp	r3, #86	; 0x56
 8003eb8:	d105      	bne.n	8003ec6 <nmea_GNRMC2info+0x46>
    {
        info->sig = NMEA_SIG_BAD;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	621a      	str	r2, [r3, #32]
        info->fix = NMEA_FIX_BAD;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    info->utc = pack->utc;
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	1d1c      	adds	r4, r3, #4
 8003ecc:	4615      	mov	r5, r2
 8003ece:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ed0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ed2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003ed6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    info->lat = ((pack->uLat == 'N')?pack->Lat:-(pack->Lat));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ee0:	2b4e      	cmp	r3, #78	; 0x4e
 8003ee2:	d103      	bne.n	8003eec <nmea_GNRMC2info+0x6c>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
 8003eea:	e005      	b.n	8003ef8 <nmea_GNRMC2info+0x78>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003ef2:	4692      	mov	sl, r2
 8003ef4:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	e9c3 ab10 	strd	sl, fp, [r3, #64]	; 0x40
    info->lon = ((pack->uLon == 'E')?pack->Lon:-(pack->Lon));		
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f04:	2b45      	cmp	r3, #69	; 0x45
 8003f06:	d103      	bne.n	8003f10 <nmea_GNRMC2info+0x90>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 8003f0e:	e005      	b.n	8003f1c <nmea_GNRMC2info+0x9c>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003f16:	4690      	mov	r8, r2
 8003f18:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	e9c3 8912 	strd	r8, r9, [r3, #72]	; 0x48
    info->sog = pack->Spd ;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8003f28:	6839      	ldr	r1, [r7, #0]
 8003f2a:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    info->speed = pack->Spd * NMEA_TUD_KNOTS;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003f34:	a310      	add	r3, pc, #64	; (adr r3, 8003f78 <nmea_GNRMC2info+0xf8>)
 8003f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3a:	f7fc fb6d 	bl	8000618 <__aeabi_dmul>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	6839      	ldr	r1, [r7, #0]
 8003f44:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    info->direction = pack->Cog;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8003f4e:	6839      	ldr	r1, [r7, #0]
 8003f50:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
    info->mode = pack->mode;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
    info->smask |= GNRMC;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	601a      	str	r2, [r3, #0]
}
 8003f6c:	bf00      	nop
 8003f6e:	3708      	adds	r7, #8
 8003f70:	46bd      	mov	sp, r7
 8003f72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f76:	bf00      	nop
 8003f78:	c083126f 	.word	0xc083126f
 8003f7c:	3ffda1ca 	.word	0x3ffda1ca

08003f80 <nmea_GNVTG2info>:
 * \brief Fill nmeaINFO structure by VTG packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GNVTG2info(nmeaGNVTG *pack, nmeaINFO *info)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    info->direction = pack->Cogt;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f90:	6839      	ldr	r1, [r7, #0]
 8003f92:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
    info->declination = pack->CogM;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003f9c:	6839      	ldr	r1, [r7, #0]
 8003f9e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
    info->sog = pack->Sog;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003fa8:	6839      	ldr	r1, [r7, #0]
 8003faa:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    info->speed = pack->kph;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003fb4:	6839      	ldr	r1, [r7, #0]
 8003fb6:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    info->mode = pack->mode;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
    info->smask |= GNVTG;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	601a      	str	r2, [r3, #0]
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <nmea_GNZDA2info>:
 * \brief Fill nmeaINFO structure by RMC packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GNZDA2info(nmeaGNZDA *pack, nmeaINFO *info)
{
 8003fde:	b4b0      	push	{r4, r5, r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    info->utc = pack->utc;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	1d1c      	adds	r4, r3, #4
 8003fee:	4615      	mov	r5, r2
 8003ff0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ff2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ff4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003ff8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    info->smask |= GNZDA;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	601a      	str	r2, [r3, #0]
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bcb0      	pop	{r4, r5, r7}
 8004010:	4770      	bx	lr

08004012 <nmea_GNGLL2info>:
 * \brief Fill nmeaINFO structure by GLL packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GNGLL2info(nmeaGNGLL *pack, nmeaINFO *info)
{
 8004012:	b4b0      	push	{r4, r5, r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
 800401a:	6039      	str	r1, [r7, #0]
    NMEA_ASSERT(pack && info);

    if('A' == pack->Value)
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	f891 1038 	ldrb.w	r1, [r1, #56]	; 0x38
 8004022:	2941      	cmp	r1, #65	; 0x41
 8004024:	d10e      	bne.n	8004044 <nmea_GNGLL2info+0x32>
    {
        if(NMEA_SIG_BAD == info->sig)
 8004026:	6839      	ldr	r1, [r7, #0]
 8004028:	6a09      	ldr	r1, [r1, #32]
 800402a:	2900      	cmp	r1, #0
 800402c:	d102      	bne.n	8004034 <nmea_GNGLL2info+0x22>
            info->sig = NMEA_SIG_MID;
 800402e:	6839      	ldr	r1, [r7, #0]
 8004030:	2002      	movs	r0, #2
 8004032:	6208      	str	r0, [r1, #32]
        if(NMEA_FIX_BAD == info->fix)
 8004034:	6839      	ldr	r1, [r7, #0]
 8004036:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8004038:	2901      	cmp	r1, #1
 800403a:	d10e      	bne.n	800405a <nmea_GNGLL2info+0x48>
            info->fix = NMEA_FIX_2D;
 800403c:	6839      	ldr	r1, [r7, #0]
 800403e:	2002      	movs	r0, #2
 8004040:	6248      	str	r0, [r1, #36]	; 0x24
 8004042:	e00a      	b.n	800405a <nmea_GNGLL2info+0x48>
    }
    else if('V' == pack->Value)
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	f891 1038 	ldrb.w	r1, [r1, #56]	; 0x38
 800404a:	2956      	cmp	r1, #86	; 0x56
 800404c:	d105      	bne.n	800405a <nmea_GNGLL2info+0x48>
    {
        info->sig = NMEA_SIG_BAD;
 800404e:	6839      	ldr	r1, [r7, #0]
 8004050:	2000      	movs	r0, #0
 8004052:	6208      	str	r0, [r1, #32]
        info->fix = NMEA_FIX_BAD;
 8004054:	6839      	ldr	r1, [r7, #0]
 8004056:	2001      	movs	r0, #1
 8004058:	6248      	str	r0, [r1, #36]	; 0x24
    }

    info->lat = ((pack->uLat == 'N')?pack->Lat:-(pack->Lat));
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	7a09      	ldrb	r1, [r1, #8]
 800405e:	294e      	cmp	r1, #78	; 0x4e
 8004060:	d103      	bne.n	800406a <nmea_GNGLL2info+0x58>
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	e9d1 4500 	ldrd	r4, r5, [r1]
 8004068:	e005      	b.n	8004076 <nmea_GNGLL2info+0x64>
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004070:	4604      	mov	r4, r0
 8004072:	f081 4500 	eor.w	r5, r1, #2147483648	; 0x80000000
 8004076:	6839      	ldr	r1, [r7, #0]
 8004078:	e9c1 4510 	strd	r4, r5, [r1, #64]	; 0x40
    info->lon = ((pack->uLon == 'E')?pack->Lon:-(pack->Lon));		
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	7e09      	ldrb	r1, [r1, #24]
 8004080:	2945      	cmp	r1, #69	; 0x45
 8004082:	d103      	bne.n	800408c <nmea_GNGLL2info+0x7a>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800408a:	e005      	b.n	8004098 <nmea_GNGLL2info+0x86>
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8004092:	4602      	mov	r2, r0
 8004094:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 8004098:	6839      	ldr	r1, [r7, #0]
 800409a:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		info->utc.hour = pack->utc.hour;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	611a      	str	r2, [r3, #16]
		info->utc.min = pack->utc.min;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	615a      	str	r2, [r3, #20]
		info->utc.sec = pack->utc.sec;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	619a      	str	r2, [r3, #24]
		info->utc.hsec = pack->utc.hsec;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	61da      	str	r2, [r3, #28]

    info->mode = pack->mode;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
    info->smask |= GNGLL;
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	601a      	str	r2, [r3, #0]
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bcb0      	pop	{r4, r5, r7}
 80040de:	4770      	bx	lr

080040e0 <nmea_BDGSV2info>:
 * \brief Fill nmeaINFO structure by GSV packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_BDGSV2info(nmeaBDGSV *pack, nmeaINFO *info)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b087      	sub	sp, #28
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
    int isat, isi, nsat;

    NMEA_ASSERT(pack && info);

    if(pack->MsgNo > pack->NumMsg ||
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	f300 8088 	bgt.w	8004208 <nmea_BDGSV2info+0x128>
        pack->MsgNo * NMEA_SATINPACK > NMEA_MAXSAT)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	009b      	lsls	r3, r3, #2
    if(pack->MsgNo > pack->NumMsg ||
 80040fe:	2b25      	cmp	r3, #37	; 0x25
 8004100:	f300 8082 	bgt.w	8004208 <nmea_BDGSV2info+0x128>
        return;

    if(pack->MsgNo < 1)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	dc02      	bgt.n	8004112 <nmea_BDGSV2info+0x32>
        pack->MsgNo = 1;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	605a      	str	r2, [r3, #4]

    info->BDsatinfo.inview = pack->numSv;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	f8c3 236c 	str.w	r2, [r3, #876]	; 0x36c

    nsat = (pack->MsgNo - 1) * NMEA_SATINPACK;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	3b01      	subs	r3, #1
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	613b      	str	r3, [r7, #16]
    nsat = (nsat + NMEA_SATINPACK > pack->numSv)?pack->numSv - nsat:NMEA_SATINPACK;
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1cda      	adds	r2, r3, #3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	429a      	cmp	r2, r3
 8004130:	db04      	blt.n	800413c <nmea_BDGSV2info+0x5c>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	e000      	b.n	800413e <nmea_BDGSV2info+0x5e>
 800413c:	2304      	movs	r3, #4
 800413e:	613b      	str	r3, [r7, #16]

    for(isat = 0; isat < nsat; ++isat)
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	e055      	b.n	80041f2 <nmea_BDGSV2info+0x112>
    {
        isi = (pack->MsgNo - 1) * NMEA_SATINPACK + isat;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	3b01      	subs	r3, #1
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	4413      	add	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]
        info->BDsatinfo.sat[isi].id = pack->sat_data[isat].id;
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	4613      	mov	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	330c      	adds	r3, #12
 8004164:	6819      	ldr	r1, [r3, #0]
 8004166:	6838      	ldr	r0, [r7, #0]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	4613      	mov	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	4413      	add	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	4403      	add	r3, r0
 8004174:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8004178:	6019      	str	r1, [r3, #0]
        info->BDsatinfo.sat[isi].elv = pack->sat_data[isat].elv;
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	4613      	mov	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	4413      	add	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	440b      	add	r3, r1
 8004188:	3314      	adds	r3, #20
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	6838      	ldr	r0, [r7, #0]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	4613      	mov	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4403      	add	r3, r0
 800419a:	f503 735e 	add.w	r3, r3, #888	; 0x378
 800419e:	6019      	str	r1, [r3, #0]
        info->BDsatinfo.sat[isi].azimuth = pack->sat_data[isat].azimuth;
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	697a      	ldr	r2, [r7, #20]
 80041a4:	4613      	mov	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	440b      	add	r3, r1
 80041ae:	3318      	adds	r3, #24
 80041b0:	6819      	ldr	r1, [r3, #0]
 80041b2:	6838      	ldr	r0, [r7, #0]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	4613      	mov	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4403      	add	r3, r0
 80041c0:	f503 735f 	add.w	r3, r3, #892	; 0x37c
 80041c4:	6019      	str	r1, [r3, #0]
        info->BDsatinfo.sat[isi].sig = pack->sat_data[isat].sig;
 80041c6:	6879      	ldr	r1, [r7, #4]
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	4613      	mov	r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	4413      	add	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	440b      	add	r3, r1
 80041d4:	331c      	adds	r3, #28
 80041d6:	6819      	ldr	r1, [r3, #0]
 80041d8:	6838      	ldr	r0, [r7, #0]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4403      	add	r3, r0
 80041e6:	f503 7360 	add.w	r3, r3, #896	; 0x380
 80041ea:	6019      	str	r1, [r3, #0]
    for(isat = 0; isat < nsat; ++isat)
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	3301      	adds	r3, #1
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	dba5      	blt.n	8004146 <nmea_BDGSV2info+0x66>
    }

    info->smask |= BDGSV;
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e000      	b.n	800420a <nmea_BDGSV2info+0x12a>
        return;
 8004208:	bf00      	nop
}
 800420a:	371c      	adds	r7, #28
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <nmea_BDGSA2info>:
 * \brief Fill nmeaINFO structure by GSA packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_BDGSA2info(nmeaBDGSA *pack, nmeaINFO *info)
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
    int i, j, nuse = 0;
 800421e:	2300      	movs	r3, #0
 8004220:	60fb      	str	r3, [r7, #12]

    NMEA_ASSERT(pack && info);

    info->fix = pack->Smode;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	625a      	str	r2, [r3, #36]	; 0x24
    info->PDOP = pack->PDOP;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8004232:	6839      	ldr	r1, [r7, #0]
 8004234:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    info->HDOP = pack->HDOP;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	; 0xa8
 800423e:	6839      	ldr	r1, [r7, #0]
 8004240:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    info->VDOP = pack->VDOP;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	e9d3 232c 	ldrd	r2, r3, [r3, #176]	; 0xb0
 800424a:	6839      	ldr	r1, [r7, #0]
 800424c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    for(i = 0; i < NMEA_MAXSAT; ++i)
 8004250:	2300      	movs	r3, #0
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	e034      	b.n	80042c0 <nmea_BDGSA2info+0xac>
    {
        for(j = 0; j < info->BDsatinfo.inview; ++j)
 8004256:	2300      	movs	r3, #0
 8004258:	613b      	str	r3, [r7, #16]
 800425a:	e028      	b.n	80042ae <nmea_BDGSA2info+0x9a>
        {
            if(pack->SVID[i] && pack->SVID[i] == info->BDsatinfo.sat[j].id)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	3202      	adds	r2, #2
 8004262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01e      	beq.n	80042a8 <nmea_BDGSA2info+0x94>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	3202      	adds	r2, #2
 8004270:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004274:	6838      	ldr	r0, [r7, #0]
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4613      	mov	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4403      	add	r3, r0
 8004282:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4299      	cmp	r1, r3
 800428a:	d10d      	bne.n	80042a8 <nmea_BDGSA2info+0x94>
            {
                info->BDsatinfo.sat[j].in_use = 1;
 800428c:	6839      	ldr	r1, [r7, #0]
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	440b      	add	r3, r1
 800429a:	f503 735d 	add.w	r3, r3, #884	; 0x374
 800429e:	2201      	movs	r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
                nuse++;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	3301      	adds	r3, #1
 80042a6:	60fb      	str	r3, [r7, #12]
        for(j = 0; j < info->BDsatinfo.inview; ++j)
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	3301      	adds	r3, #1
 80042ac:	613b      	str	r3, [r7, #16]
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	dbd0      	blt.n	800425c <nmea_BDGSA2info+0x48>
    for(i = 0; i < NMEA_MAXSAT; ++i)
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	3301      	adds	r3, #1
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2b24      	cmp	r3, #36	; 0x24
 80042c4:	ddc7      	ble.n	8004256 <nmea_BDGSA2info+0x42>
            }
        }
    }

    info->BDsatinfo.inuse = nuse;
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
    info->smask |= BDGSA;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	601a      	str	r2, [r3, #0]
}
 80042da:	bf00      	nop
 80042dc:	371c      	adds	r7, #28
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
	...

080042e8 <nmea_GPTXT2info>:
 * \brief Fill nmeaINFO structure by GSA packet data.
 * @param pack a pointer of packet structure.
 * @param info a pointer of summary information structure.
 */
void nmea_GPTXT2info(nmeaGPTXT *pack, nmeaINFO *info)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
//	nmea_zero_GPTXT(pack);
	
	info->txt_level = pack->zz;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654
	info->txt = txt_buff;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	4a17      	ldr	r2, [pc, #92]	; (800435c <nmea_GPTXT2info+0x74>)
 8004300:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
	
	if(info->txt_level == 0)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
 800430a:	2b00      	cmp	r3, #0
 800430c:	d104      	bne.n	8004318 <nmea_GPTXT2info+0x30>
		nmea_info("GPTXT error: %s",&txt_buff[0]);
 800430e:	4913      	ldr	r1, [pc, #76]	; (800435c <nmea_GPTXT2info+0x74>)
 8004310:	4813      	ldr	r0, [pc, #76]	; (8004360 <nmea_GPTXT2info+0x78>)
 8004312:	f7fe f96e 	bl	80025f2 <nmea_info>
		nmea_info("GPTXT warning: %s",&txt_buff[0]);
	else if(info->txt_level == 2 )
		nmea_info("GPTXT notice: %s",&txt_buff[0]);
	else if(info->txt_level == 7)
		nmea_info("GPTXT user info: %s",&txt_buff[0]);
}
 8004316:	e01c      	b.n	8004352 <nmea_GPTXT2info+0x6a>
	else if(info->txt_level == 1 )
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
 800431e:	2b01      	cmp	r3, #1
 8004320:	d104      	bne.n	800432c <nmea_GPTXT2info+0x44>
		nmea_info("GPTXT warning: %s",&txt_buff[0]);
 8004322:	490e      	ldr	r1, [pc, #56]	; (800435c <nmea_GPTXT2info+0x74>)
 8004324:	480f      	ldr	r0, [pc, #60]	; (8004364 <nmea_GPTXT2info+0x7c>)
 8004326:	f7fe f964 	bl	80025f2 <nmea_info>
}
 800432a:	e012      	b.n	8004352 <nmea_GPTXT2info+0x6a>
	else if(info->txt_level == 2 )
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
 8004332:	2b02      	cmp	r3, #2
 8004334:	d104      	bne.n	8004340 <nmea_GPTXT2info+0x58>
		nmea_info("GPTXT notice: %s",&txt_buff[0]);
 8004336:	4909      	ldr	r1, [pc, #36]	; (800435c <nmea_GPTXT2info+0x74>)
 8004338:	480b      	ldr	r0, [pc, #44]	; (8004368 <nmea_GPTXT2info+0x80>)
 800433a:	f7fe f95a 	bl	80025f2 <nmea_info>
}
 800433e:	e008      	b.n	8004352 <nmea_GPTXT2info+0x6a>
	else if(info->txt_level == 7)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
 8004346:	2b07      	cmp	r3, #7
 8004348:	d103      	bne.n	8004352 <nmea_GPTXT2info+0x6a>
		nmea_info("GPTXT user info: %s",&txt_buff[0]);
 800434a:	4904      	ldr	r1, [pc, #16]	; (800435c <nmea_GPTXT2info+0x74>)
 800434c:	4807      	ldr	r0, [pc, #28]	; (800436c <nmea_GPTXT2info+0x84>)
 800434e:	f7fe f950 	bl	80025f2 <nmea_info>
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	20000254 	.word	0x20000254
 8004360:	080125bc 	.word	0x080125bc
 8004364:	080125cc 	.word	0x080125cc
 8004368:	080125e0 	.word	0x080125e0
 800436c:	080125f4 	.word	0x080125f4

08004370 <nmea_parser_init>:
/**
 * \brief Initialization of parser object
 * @return true (1) - success or false (0) - fail
 */
int nmea_parser_init(nmeaPARSER *parser)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
    int resv = 0;
 8004378:	2300      	movs	r3, #0
 800437a:	60fb      	str	r3, [r7, #12]
    int buff_size = nmea_property()->parse_buff_size;
 800437c:	f7fe f8e6 	bl	800254c <nmea_property>
 8004380:	4603      	mov	r3, r0
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	60bb      	str	r3, [r7, #8]

    NMEA_ASSERT(parser);

    if(buff_size < NMEA_MIN_PARSEBUFF)
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2bff      	cmp	r3, #255	; 0xff
 800438a:	dc02      	bgt.n	8004392 <nmea_parser_init+0x22>
        buff_size = NMEA_MIN_PARSEBUFF;
 800438c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004390:	60bb      	str	r3, [r7, #8]

    memset(parser, 0, sizeof(nmeaPARSER));
 8004392:	2214      	movs	r2, #20
 8004394:	2100      	movs	r1, #0
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f009 faf8 	bl	800d98c <memset>

    if(0 == (parser->buffer = malloc(buff_size)))
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	4618      	mov	r0, r3
 80043a0:	f009 faac 	bl	800d8fc <malloc>
 80043a4:	4603      	mov	r3, r0
 80043a6:	461a      	mov	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	609a      	str	r2, [r3, #8]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d103      	bne.n	80043bc <nmea_parser_init+0x4c>
        nmea_error("Insufficient memory!");
 80043b4:	4806      	ldr	r0, [pc, #24]	; (80043d0 <nmea_parser_init+0x60>)
 80043b6:	f7fe f8eb 	bl	8002590 <nmea_error>
 80043ba:	e004      	b.n	80043c6 <nmea_parser_init+0x56>
    else
    {
        parser->buff_size = buff_size;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68ba      	ldr	r2, [r7, #8]
 80043c0:	60da      	str	r2, [r3, #12]
        resv = 1;
 80043c2:	2301      	movs	r3, #1
 80043c4:	60fb      	str	r3, [r7, #12]
    }    

    return resv;
 80043c6:	68fb      	ldr	r3, [r7, #12]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	08012670 	.word	0x08012670

080043d4 <nmea_parser_destroy>:

/**
 * \brief Destroy parser object
 */
void nmea_parser_destroy(nmeaPARSER *parser)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
    NMEA_ASSERT(parser && parser->buffer);
    free(parser->buffer);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f009 fa93 	bl	800d90c <free>
    nmea_parser_queue_clear(parser);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 fd62 	bl	8004eb0 <nmea_parser_queue_clear>
    memset(parser, 0, sizeof(nmeaPARSER));
 80043ec:	2214      	movs	r2, #20
 80043ee:	2100      	movs	r1, #0
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f009 facb 	bl	800d98c <memset>
}
 80043f6:	bf00      	nop
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <nmea_parse>:
int nmea_parse(    
    nmeaPARSER *parser,
    const char *buff, int buff_sz,
    nmeaINFO *info
    )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b088      	sub	sp, #32
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
 800440c:	603b      	str	r3, [r7, #0]
    int ptype, nread = 0;
 800440e:	2300      	movs	r3, #0
 8004410:	61fb      	str	r3, [r7, #28]
    void *pack = 0;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]

    NMEA_ASSERT(parser && parser->buffer);

    nmea_parser_push(parser, buff, buff_sz);
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	68f8      	ldr	r0, [r7, #12]
 800441c:	f000 fcc0 	bl	8004da0 <nmea_parser_push>

    while(GPNON != (ptype = nmea_parser_pop(parser, &pack)))
 8004420:	e0e2      	b.n	80045e8 <nmea_parse+0x1e8>
    {
        nread++;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	3301      	adds	r3, #1
 8004426:	61fb      	str	r3, [r7, #28]

        switch(ptype)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800442e:	f000 80a7 	beq.w	8004580 <nmea_parse+0x180>
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004438:	f300 80d2 	bgt.w	80045e0 <nmea_parse+0x1e0>
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004442:	f000 80a3 	beq.w	800458c <nmea_parse+0x18c>
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800444c:	f300 80c8 	bgt.w	80045e0 <nmea_parse+0x1e0>
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004456:	f000 809f 	beq.w	8004598 <nmea_parse+0x198>
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004460:	f300 80be 	bgt.w	80045e0 <nmea_parse+0x1e0>
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800446a:	f000 80a1 	beq.w	80045b0 <nmea_parse+0x1b0>
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004474:	f300 80b4 	bgt.w	80045e0 <nmea_parse+0x1e0>
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800447e:	f000 8091 	beq.w	80045a4 <nmea_parse+0x1a4>
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004488:	f300 80aa 	bgt.w	80045e0 <nmea_parse+0x1e0>
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	2b80      	cmp	r3, #128	; 0x80
 8004490:	f000 809a 	beq.w	80045c8 <nmea_parse+0x1c8>
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	2b80      	cmp	r3, #128	; 0x80
 8004498:	f300 80a2 	bgt.w	80045e0 <nmea_parse+0x1e0>
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b20      	cmp	r3, #32
 80044a0:	dc4c      	bgt.n	800453c <nmea_parse+0x13c>
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f340 809b 	ble.w	80045e0 <nmea_parse+0x1e0>
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	3b01      	subs	r3, #1
 80044ae:	2b1f      	cmp	r3, #31
 80044b0:	f200 8096 	bhi.w	80045e0 <nmea_parse+0x1e0>
 80044b4:	a201      	add	r2, pc, #4	; (adr r2, 80044bc <nmea_parse+0xbc>)
 80044b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ba:	bf00      	nop
 80044bc:	08004545 	.word	0x08004545
 80044c0:	08004551 	.word	0x08004551
 80044c4:	080045e1 	.word	0x080045e1
 80044c8:	0800455d 	.word	0x0800455d
 80044cc:	080045e1 	.word	0x080045e1
 80044d0:	080045e1 	.word	0x080045e1
 80044d4:	080045e1 	.word	0x080045e1
 80044d8:	08004569 	.word	0x08004569
 80044dc:	080045e1 	.word	0x080045e1
 80044e0:	080045e1 	.word	0x080045e1
 80044e4:	080045e1 	.word	0x080045e1
 80044e8:	080045e1 	.word	0x080045e1
 80044ec:	080045e1 	.word	0x080045e1
 80044f0:	080045e1 	.word	0x080045e1
 80044f4:	080045e1 	.word	0x080045e1
 80044f8:	08004575 	.word	0x08004575
 80044fc:	080045e1 	.word	0x080045e1
 8004500:	080045e1 	.word	0x080045e1
 8004504:	080045e1 	.word	0x080045e1
 8004508:	080045e1 	.word	0x080045e1
 800450c:	080045e1 	.word	0x080045e1
 8004510:	080045e1 	.word	0x080045e1
 8004514:	080045e1 	.word	0x080045e1
 8004518:	080045e1 	.word	0x080045e1
 800451c:	080045e1 	.word	0x080045e1
 8004520:	080045e1 	.word	0x080045e1
 8004524:	080045e1 	.word	0x080045e1
 8004528:	080045e1 	.word	0x080045e1
 800452c:	080045e1 	.word	0x080045e1
 8004530:	080045e1 	.word	0x080045e1
 8004534:	080045e1 	.word	0x080045e1
 8004538:	080045d5 	.word	0x080045d5
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	2b40      	cmp	r3, #64	; 0x40
 8004540:	d03c      	beq.n	80045bc <nmea_parse+0x1bc>
 8004542:	e04d      	b.n	80045e0 <nmea_parse+0x1e0>
        {
        case GPGGA:
            nmea_GPGGA2info((nmeaGPGGA *)pack, info);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	6839      	ldr	r1, [r7, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f7ff f9d9 	bl	8003900 <nmea_GPGGA2info>
            break;
 800454e:	e047      	b.n	80045e0 <nmea_parse+0x1e0>
        case GPGSA:
            nmea_GPGSA2info((nmeaGPGSA *)pack, info);
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	6839      	ldr	r1, [r7, #0]
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff fa27 	bl	80039a8 <nmea_GPGSA2info>
            break;
 800455a:	e041      	b.n	80045e0 <nmea_parse+0x1e0>
        case GPGSV:
            nmea_GPGSV2info((nmeaGPGSV *)pack, info);
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	6839      	ldr	r1, [r7, #0]
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff fb05 	bl	8003b70 <nmea_GPGSV2info>
            break;
 8004566:	e03b      	b.n	80045e0 <nmea_parse+0x1e0>
        case GPRMC:
            nmea_GPRMC2info((nmeaGPRMC *)pack, info);
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	6839      	ldr	r1, [r7, #0]
 800456c:	4618      	mov	r0, r3
 800456e:	f7ff fb97 	bl	8003ca0 <nmea_GPRMC2info>
            break;
 8004572:	e035      	b.n	80045e0 <nmea_parse+0x1e0>
        case GPVTG:
            nmea_GPVTG2info((nmeaGPVTG *)pack, info);
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	6839      	ldr	r1, [r7, #0]
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff fc05 	bl	8003d88 <nmea_GPVTG2info>
            break;
 800457e:	e02f      	b.n	80045e0 <nmea_parse+0x1e0>
				
				
        case GNGGA:
            nmea_GNGGA2info((nmeaGNGGA *)pack, info);
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	6839      	ldr	r1, [r7, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f7ff fc22 	bl	8003dce <nmea_GNGGA2info>
            break;
 800458a:	e029      	b.n	80045e0 <nmea_parse+0x1e0>
        case GNRMC:
            nmea_GNRMC2info((nmeaGNRMC *)pack, info);
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	6839      	ldr	r1, [r7, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f7ff fc75 	bl	8003e80 <nmea_GNRMC2info>
            break;            
 8004596:	e023      	b.n	80045e0 <nmea_parse+0x1e0>
        case GNVTG:
            nmea_GNVTG2info((nmeaGNVTG *)pack, info);
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	6839      	ldr	r1, [r7, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f7ff fcef 	bl	8003f80 <nmea_GNVTG2info>
            break;
 80045a2:	e01d      	b.n	80045e0 <nmea_parse+0x1e0>
        case GNZDA:
            nmea_GNZDA2info((nmeaGNZDA *)pack, info);
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	6839      	ldr	r1, [r7, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff fd18 	bl	8003fde <nmea_GNZDA2info>
            break;
 80045ae:	e017      	b.n	80045e0 <nmea_parse+0x1e0>
        case GNGLL:
            nmea_GNGLL2info((nmeaGNGLL *)pack, info);
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	6839      	ldr	r1, [r7, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff fd2c 	bl	8004012 <nmea_GNGLL2info>
            break;
 80045ba:	e011      	b.n	80045e0 <nmea_parse+0x1e0>
				
				
        case BDGSV:
            nmea_BDGSV2info((nmeaBDGSV *)pack, info);
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	6839      	ldr	r1, [r7, #0]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff fd8d 	bl	80040e0 <nmea_BDGSV2info>
            break; 
 80045c6:	e00b      	b.n	80045e0 <nmea_parse+0x1e0>
        case BDGSA:
            nmea_BDGSA2info((nmeaBDGSA *)pack, info);
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	6839      	ldr	r1, [r7, #0]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7ff fe21 	bl	8004214 <nmea_BDGSA2info>
            break;  
 80045d2:	e005      	b.n	80045e0 <nmea_parse+0x1e0>

				case GPTXT:
            nmea_GPTXT2info((nmeaGPTXT *)pack, info);
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	6839      	ldr	r1, [r7, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f7ff fe85 	bl	80042e8 <nmea_GPTXT2info>
						break;				
 80045de:	bf00      	nop
        };

        free(pack);
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f009 f992 	bl	800d90c <free>
    while(GPNON != (ptype = nmea_parser_pop(parser, &pack)))
 80045e8:	f107 0314 	add.w	r3, r7, #20
 80045ec:	4619      	mov	r1, r3
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 fbfe 	bl	8004df0 <nmea_parser_pop>
 80045f4:	61b8      	str	r0, [r7, #24]
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f47f af12 	bne.w	8004422 <nmea_parse+0x22>
    }

    return nread;
 80045fe:	69fb      	ldr	r3, [r7, #28]
}
 8004600:	4618      	mov	r0, r3
 8004602:	3720      	adds	r7, #32
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <nmea_parser_real_push>:
/*
 * low level
 */

int nmea_parser_real_push(nmeaPARSER *parser, const char *buff, int buff_sz)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08a      	sub	sp, #40	; 0x28
 800460c:	af00      	add	r7, sp, #0
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
    int nparsed = 0, crc, sen_sz, ptype;
 8004614:	2300      	movs	r3, #0
 8004616:	627b      	str	r3, [r7, #36]	; 0x24
    nmeaParserNODE *node = 0;
 8004618:	2300      	movs	r3, #0
 800461a:	623b      	str	r3, [r7, #32]
        parser->buff_size - parser->buff_use
        );
        */

    /* add */
    if(parser->buff_use + buff_sz >= parser->buff_size)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	691a      	ldr	r2, [r3, #16]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	441a      	add	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	429a      	cmp	r2, r3
 800462a:	db02      	blt.n	8004632 <nmea_parser_real_push+0x2a>
        nmea_parser_buff_clear(parser);
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 fc31 	bl	8004e94 <nmea_parser_buff_clear>

    memcpy(parser->buffer + parser->buff_use, buff, buff_sz);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	6912      	ldr	r2, [r2, #16]
 800463a:	4413      	add	r3, r2
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	4618      	mov	r0, r3
 8004642:	f009 f97b 	bl	800d93c <memcpy>
    parser->buff_use += buff_sz;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	441a      	add	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	611a      	str	r2, [r3, #16]

    /* parse */
    for(;;node = 0)
    {
        sen_sz = nmea_find_tail(
            (const char *)parser->buffer + nparsed,
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689a      	ldr	r2, [r3, #8]
        sen_sz = nmea_find_tail(
 8004656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004658:	18d0      	adds	r0, r2, r3
            (int)parser->buff_use - nparsed, &crc);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	691a      	ldr	r2, [r3, #16]
        sen_sz = nmea_find_tail(
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	f107 0214 	add.w	r2, r7, #20
 8004666:	4619      	mov	r1, r3
 8004668:	f7fe f966 	bl	8002938 <nmea_find_tail>
 800466c:	61f8      	str	r0, [r7, #28]

        if(!sen_sz)
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d115      	bne.n	80046a0 <nmea_parser_real_push+0x98>
        {
            if(nparsed)
 8004674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 8362 	beq.w	8004d40 <nmea_parser_real_push+0x738>
                memcpy(
                parser->buffer,
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6898      	ldr	r0, [r3, #8]
                parser->buffer + nparsed,
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	689a      	ldr	r2, [r3, #8]
                memcpy(
 8004684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                parser->buffer + nparsed,
 8004686:	18d1      	adds	r1, r2, r3
                parser->buff_use -= nparsed);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	691a      	ldr	r2, [r3, #16]
 800468c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468e:	1ad2      	subs	r2, r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	611a      	str	r2, [r3, #16]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	691b      	ldr	r3, [r3, #16]
                memcpy(
 8004698:	461a      	mov	r2, r3
 800469a:	f009 f94f 	bl	800d93c <memcpy>
            break;
 800469e:	e34f      	b.n	8004d40 <nmea_parser_real_push+0x738>
        }
        else if(crc >= 0)
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f2c0 8345 	blt.w	8004d32 <nmea_parser_real_push+0x72a>
        {
            ptype = nmea_pack_type(
                (const char *)parser->buffer + nparsed + 1,
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	3301      	adds	r3, #1
            ptype = nmea_pack_type(
 80046b0:	18d0      	adds	r0, r2, r3
                parser->buff_use - nparsed - 1);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	691a      	ldr	r2, [r3, #16]
 80046b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b8:	1ad3      	subs	r3, r2, r3
            ptype = nmea_pack_type(
 80046ba:	3b01      	subs	r3, #1
 80046bc:	4619      	mov	r1, r3
 80046be:	f7fe f889 	bl	80027d4 <nmea_pack_type>
 80046c2:	61b8      	str	r0, [r7, #24]

            if(0 == (node = malloc(sizeof(nmeaParserNODE))))
 80046c4:	200c      	movs	r0, #12
 80046c6:	f009 f919 	bl	800d8fc <malloc>
 80046ca:	4603      	mov	r3, r0
 80046cc:	623b      	str	r3, [r7, #32]
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 8338 	beq.w	8004d46 <nmea_parser_real_push+0x73e>
                goto mem_fail;

            node->pack = 0;
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	2200      	movs	r2, #0
 80046da:	605a      	str	r2, [r3, #4]

            switch(ptype)
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e2:	f000 8175 	beq.w	80049d0 <nmea_parser_real_push+0x3c8>
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046ec:	f300 82ea 	bgt.w	8004cc4 <nmea_parser_real_push+0x6bc>
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046f6:	f000 819b 	beq.w	8004a30 <nmea_parser_real_push+0x428>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004700:	f300 82e0 	bgt.w	8004cc4 <nmea_parser_real_push+0x6bc>
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800470a:	f000 81c1 	beq.w	8004a90 <nmea_parser_real_push+0x488>
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004714:	f300 82d6 	bgt.w	8004cc4 <nmea_parser_real_push+0x6bc>
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800471e:	f000 8217 	beq.w	8004b50 <nmea_parser_real_push+0x548>
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004728:	f300 82cc 	bgt.w	8004cc4 <nmea_parser_real_push+0x6bc>
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004732:	f000 81dd 	beq.w	8004af0 <nmea_parser_real_push+0x4e8>
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800473c:	f300 82c2 	bgt.w	8004cc4 <nmea_parser_real_push+0x6bc>
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	2b80      	cmp	r3, #128	; 0x80
 8004744:	f000 8263 	beq.w	8004c0e <nmea_parser_real_push+0x606>
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	2b80      	cmp	r3, #128	; 0x80
 800474c:	f300 82ba 	bgt.w	8004cc4 <nmea_parser_real_push+0x6bc>
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	2b20      	cmp	r3, #32
 8004754:	dc4c      	bgt.n	80047f0 <nmea_parser_real_push+0x1e8>
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	2b00      	cmp	r3, #0
 800475a:	f340 82b3 	ble.w	8004cc4 <nmea_parser_real_push+0x6bc>
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	3b01      	subs	r3, #1
 8004762:	2b1f      	cmp	r3, #31
 8004764:	f200 82ae 	bhi.w	8004cc4 <nmea_parser_real_push+0x6bc>
 8004768:	a201      	add	r2, pc, #4	; (adr r2, 8004770 <nmea_parser_real_push+0x168>)
 800476a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476e:	bf00      	nop
 8004770:	080047fb 	.word	0x080047fb
 8004774:	08004859 	.word	0x08004859
 8004778:	08004cc5 	.word	0x08004cc5
 800477c:	080048b7 	.word	0x080048b7
 8004780:	08004cc5 	.word	0x08004cc5
 8004784:	08004cc5 	.word	0x08004cc5
 8004788:	08004cc5 	.word	0x08004cc5
 800478c:	08004915 	.word	0x08004915
 8004790:	08004cc5 	.word	0x08004cc5
 8004794:	08004cc5 	.word	0x08004cc5
 8004798:	08004cc5 	.word	0x08004cc5
 800479c:	08004cc5 	.word	0x08004cc5
 80047a0:	08004cc5 	.word	0x08004cc5
 80047a4:	08004cc5 	.word	0x08004cc5
 80047a8:	08004cc5 	.word	0x08004cc5
 80047ac:	08004973 	.word	0x08004973
 80047b0:	08004cc5 	.word	0x08004cc5
 80047b4:	08004cc5 	.word	0x08004cc5
 80047b8:	08004cc5 	.word	0x08004cc5
 80047bc:	08004cc5 	.word	0x08004cc5
 80047c0:	08004cc5 	.word	0x08004cc5
 80047c4:	08004cc5 	.word	0x08004cc5
 80047c8:	08004cc5 	.word	0x08004cc5
 80047cc:	08004cc5 	.word	0x08004cc5
 80047d0:	08004cc5 	.word	0x08004cc5
 80047d4:	08004cc5 	.word	0x08004cc5
 80047d8:	08004cc5 	.word	0x08004cc5
 80047dc:	08004cc5 	.word	0x08004cc5
 80047e0:	08004cc5 	.word	0x08004cc5
 80047e4:	08004cc5 	.word	0x08004cc5
 80047e8:	08004cc5 	.word	0x08004cc5
 80047ec:	08004c6b 	.word	0x08004c6b
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	2b40      	cmp	r3, #64	; 0x40
 80047f4:	f000 81dc 	beq.w	8004bb0 <nmea_parser_real_push+0x5a8>
 80047f8:	e264      	b.n	8004cc4 <nmea_parser_real_push+0x6bc>
            {
            case GPGGA:
                if(0 == (node->pack = malloc(sizeof(nmeaGPGGA))))
 80047fa:	2080      	movs	r0, #128	; 0x80
 80047fc:	f009 f87e 	bl	800d8fc <malloc>
 8004800:	4603      	mov	r3, r0
 8004802:	461a      	mov	r2, r3
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	605a      	str	r2, [r3, #4]
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 829c 	beq.w	8004d4a <nmea_parser_real_push+0x742>
                    goto mem_fail;
                node->packType = GPGGA;
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	2201      	movs	r2, #1
 8004816:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GPGGA(
                    (const char *)parser->buffer + nparsed,
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GPGGA(
 800481c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481e:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGPGGA *)node->pack))
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GPGGA(
 8004824:	461a      	mov	r2, r3
 8004826:	69f9      	ldr	r1, [r7, #28]
 8004828:	f7fe f8fe 	bl	8002a28 <nmea_parse_GPGGA>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	f040 824e 	bne.w	8004cd0 <nmea_parser_real_push+0x6c8>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004834:	6a3b      	ldr	r3, [r7, #32]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <nmea_parser_real_push+0x244>
                    {
                      free(node->pack);
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	4618      	mov	r0, r3
 8004842:	f009 f863 	bl	800d90c <free>
                      node->pack = 0;
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	2200      	movs	r2, #0
 800484a:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    free(node);
 800484c:	6a38      	ldr	r0, [r7, #32]
 800484e:	f009 f85d 	bl	800d90c <free>
                    node = 0;
 8004852:	2300      	movs	r3, #0
 8004854:	623b      	str	r3, [r7, #32]
                }
                break;
 8004856:	e23b      	b.n	8004cd0 <nmea_parser_real_push+0x6c8>
            case GPGSA:
                if(0 == (node->pack = malloc(sizeof(nmeaGPGSA))))
 8004858:	20b8      	movs	r0, #184	; 0xb8
 800485a:	f009 f84f 	bl	800d8fc <malloc>
 800485e:	4603      	mov	r3, r0
 8004860:	461a      	mov	r2, r3
 8004862:	6a3b      	ldr	r3, [r7, #32]
 8004864:	605a      	str	r2, [r3, #4]
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	f000 826f 	beq.w	8004d4e <nmea_parser_real_push+0x746>
                    goto mem_fail;
                node->packType = GPGSA;
 8004870:	6a3b      	ldr	r3, [r7, #32]
 8004872:	2202      	movs	r2, #2
 8004874:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GPGSA(
                    (const char *)parser->buffer + nparsed,
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GPGSA(
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGPGSA *)node->pack))
 800487e:	6a3b      	ldr	r3, [r7, #32]
 8004880:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GPGSA(
 8004882:	461a      	mov	r2, r3
 8004884:	69f9      	ldr	r1, [r7, #28]
 8004886:	f7fe f9af 	bl	8002be8 <nmea_parse_GPGSA>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	f040 8221 	bne.w	8004cd4 <nmea_parser_real_push+0x6cc>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d007      	beq.n	80048aa <nmea_parser_real_push+0x2a2>
                    {
                      free(node->pack);
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	4618      	mov	r0, r3
 80048a0:	f009 f834 	bl	800d90c <free>
                      node->pack = 0;
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	2200      	movs	r2, #0
 80048a8:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    free(node);
 80048aa:	6a38      	ldr	r0, [r7, #32]
 80048ac:	f009 f82e 	bl	800d90c <free>
                    node = 0;
 80048b0:	2300      	movs	r3, #0
 80048b2:	623b      	str	r3, [r7, #32]
                }
                break;
 80048b4:	e20e      	b.n	8004cd4 <nmea_parser_real_push+0x6cc>
            case GPGSV:
                if(0 == (node->pack = malloc(sizeof(nmeaGPGSV))))
 80048b6:	205c      	movs	r0, #92	; 0x5c
 80048b8:	f009 f820 	bl	800d8fc <malloc>
 80048bc:	4603      	mov	r3, r0
 80048be:	461a      	mov	r2, r3
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	605a      	str	r2, [r3, #4]
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	f000 8242 	beq.w	8004d52 <nmea_parser_real_push+0x74a>
                    goto mem_fail;
                node->packType = GPGSV;
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	2204      	movs	r2, #4
 80048d2:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GPGSV(
                    (const char *)parser->buffer + nparsed,
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GPGSV(
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGPGSV *)node->pack))
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GPGSV(
 80048e0:	461a      	mov	r2, r3
 80048e2:	69f9      	ldr	r1, [r7, #28]
 80048e4:	f7fe f9fe 	bl	8002ce4 <nmea_parse_GPGSV>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	f040 81f4 	bne.w	8004cd8 <nmea_parser_real_push+0x6d0>
                {

                    /* modify by fire ,pack */
                    if (node->pack)
 80048f0:	6a3b      	ldr	r3, [r7, #32]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d007      	beq.n	8004908 <nmea_parser_real_push+0x300>
                    {
                      free(node->pack);
 80048f8:	6a3b      	ldr	r3, [r7, #32]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f009 f805 	bl	800d90c <free>
                      node->pack = 0;
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	2200      	movs	r2, #0
 8004906:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004908:	6a38      	ldr	r0, [r7, #32]
 800490a:	f008 ffff 	bl	800d90c <free>
                    node = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	623b      	str	r3, [r7, #32]

                }
                break;
 8004912:	e1e1      	b.n	8004cd8 <nmea_parser_real_push+0x6d0>
            case GPRMC:
                if(0 == (node->pack = malloc(sizeof(nmeaGPRMC))))
 8004914:	2060      	movs	r0, #96	; 0x60
 8004916:	f008 fff1 	bl	800d8fc <malloc>
 800491a:	4603      	mov	r3, r0
 800491c:	461a      	mov	r2, r3
 800491e:	6a3b      	ldr	r3, [r7, #32]
 8004920:	605a      	str	r2, [r3, #4]
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	f000 8215 	beq.w	8004d56 <nmea_parser_real_push+0x74e>
                  goto mem_fail;
                  
                node->packType = GPRMC;
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	2208      	movs	r2, #8
 8004930:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GPRMC(
                    (const char *)parser->buffer + nparsed,
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GPRMC(
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGPRMC *)node->pack))
 800493a:	6a3b      	ldr	r3, [r7, #32]
 800493c:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GPRMC(
 800493e:	461a      	mov	r2, r3
 8004940:	69f9      	ldr	r1, [r7, #28]
 8004942:	f7fe fa75 	bl	8002e30 <nmea_parse_GPRMC>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	f040 81c7 	bne.w	8004cdc <nmea_parser_real_push+0x6d4>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 800494e:	6a3b      	ldr	r3, [r7, #32]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d007      	beq.n	8004966 <nmea_parser_real_push+0x35e>
                    {
                      free(node->pack);
 8004956:	6a3b      	ldr	r3, [r7, #32]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4618      	mov	r0, r3
 800495c:	f008 ffd6 	bl	800d90c <free>
                      node->pack = 0;
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	2200      	movs	r2, #0
 8004964:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004966:	6a38      	ldr	r0, [r7, #32]
 8004968:	f008 ffd0 	bl	800d90c <free>
                    node = 0;
 800496c:	2300      	movs	r3, #0
 800496e:	623b      	str	r3, [r7, #32]
                }
                break;
 8004970:	e1b4      	b.n	8004cdc <nmea_parser_real_push+0x6d4>
            case GPVTG:
                if(0 == (node->pack = malloc(sizeof(nmeaGPVTG))))
 8004972:	2040      	movs	r0, #64	; 0x40
 8004974:	f008 ffc2 	bl	800d8fc <malloc>
 8004978:	4603      	mov	r3, r0
 800497a:	461a      	mov	r2, r3
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	605a      	str	r2, [r3, #4]
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 81e8 	beq.w	8004d5a <nmea_parser_real_push+0x752>
                    goto mem_fail;
                node->packType = GPVTG;
 800498a:	6a3b      	ldr	r3, [r7, #32]
 800498c:	2210      	movs	r2, #16
 800498e:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GPVTG(
                    (const char *)parser->buffer + nparsed,
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GPVTG(
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGPVTG *)node->pack))
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GPVTG(
 800499c:	461a      	mov	r2, r3
 800499e:	69f9      	ldr	r1, [r7, #28]
 80049a0:	f7fe fb36 	bl	8003010 <nmea_parse_GPVTG>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f040 819a 	bne.w	8004ce0 <nmea_parser_real_push+0x6d8>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d007      	beq.n	80049c4 <nmea_parser_real_push+0x3bc>
                    {
                      free(node->pack);
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f008 ffa7 	bl	800d90c <free>
                      node->pack = 0;
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	2200      	movs	r2, #0
 80049c2:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    free(node);
 80049c4:	6a38      	ldr	r0, [r7, #32]
 80049c6:	f008 ffa1 	bl	800d90c <free>
                    node = 0;
 80049ca:	2300      	movs	r3, #0
 80049cc:	623b      	str	r3, [r7, #32]
                }
                break;
 80049ce:	e187      	b.n	8004ce0 <nmea_parser_real_push+0x6d8>
            case GNGGA:
                if(0 == (node->pack = malloc(sizeof(nmeaGNGGA))))
 80049d0:	2080      	movs	r0, #128	; 0x80
 80049d2:	f008 ff93 	bl	800d8fc <malloc>
 80049d6:	4603      	mov	r3, r0
 80049d8:	461a      	mov	r2, r3
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	605a      	str	r2, [r3, #4]
 80049de:	6a3b      	ldr	r3, [r7, #32]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 81bb 	beq.w	8004d5e <nmea_parser_real_push+0x756>
                    goto mem_fail;
                node->packType = GNGGA;
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80049ee:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GNGGA(
                    (const char *)parser->buffer + nparsed,
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GNGGA(
 80049f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f6:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGNGGA *)node->pack))
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GNGGA(
 80049fc:	461a      	mov	r2, r3
 80049fe:	69f9      	ldr	r1, [r7, #28]
 8004a00:	f7fe fb5c 	bl	80030bc <nmea_parse_GNGGA>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f040 816c 	bne.w	8004ce4 <nmea_parser_real_push+0x6dc>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d007      	beq.n	8004a24 <nmea_parser_real_push+0x41c>
                    {
                      free(node->pack);
 8004a14:	6a3b      	ldr	r3, [r7, #32]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f008 ff77 	bl	800d90c <free>
                      node->pack = 0;
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	2200      	movs	r2, #0
 8004a22:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    free(node);
 8004a24:	6a38      	ldr	r0, [r7, #32]
 8004a26:	f008 ff71 	bl	800d90c <free>
                    node = 0;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	623b      	str	r3, [r7, #32]
                }
                break;
 8004a2e:	e159      	b.n	8004ce4 <nmea_parser_real_push+0x6dc>
            case GNRMC:
                if(0 == (node->pack = malloc(sizeof(nmeaGNRMC))))
 8004a30:	2060      	movs	r0, #96	; 0x60
 8004a32:	f008 ff63 	bl	800d8fc <malloc>
 8004a36:	4603      	mov	r3, r0
 8004a38:	461a      	mov	r2, r3
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	6a3b      	ldr	r3, [r7, #32]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	f000 818d 	beq.w	8004d62 <nmea_parser_real_push+0x75a>
                  goto mem_fail;
                  
                node->packType = GNRMC;
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a4e:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GNRMC(
                    (const char *)parser->buffer + nparsed,
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GNRMC(
 8004a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a56:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGNRMC *)node->pack))
 8004a58:	6a3b      	ldr	r3, [r7, #32]
 8004a5a:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GNRMC(
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	69f9      	ldr	r1, [r7, #28]
 8004a60:	f7fe fc0c 	bl	800327c <nmea_parse_GNRMC>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	f040 813e 	bne.w	8004ce8 <nmea_parser_real_push+0x6e0>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d007      	beq.n	8004a84 <nmea_parser_real_push+0x47c>
                    {
                      free(node->pack);
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f008 ff47 	bl	800d90c <free>
                      node->pack = 0;
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	2200      	movs	r2, #0
 8004a82:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004a84:	6a38      	ldr	r0, [r7, #32]
 8004a86:	f008 ff41 	bl	800d90c <free>
                    node = 0;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	623b      	str	r3, [r7, #32]
                }
                break;
 8004a8e:	e12b      	b.n	8004ce8 <nmea_parser_real_push+0x6e0>

            case GNVTG:
                if(0 == (node->pack = malloc(sizeof(nmeaGNVTG))))
 8004a90:	2040      	movs	r0, #64	; 0x40
 8004a92:	f008 ff33 	bl	800d8fc <malloc>
 8004a96:	4603      	mov	r3, r0
 8004a98:	461a      	mov	r2, r3
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 815f 	beq.w	8004d66 <nmea_parser_real_push+0x75e>
                    goto mem_fail;
                node->packType = GNVTG;
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004aae:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GNVTG(
                    (const char *)parser->buffer + nparsed,
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GNVTG(
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab6:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGNVTG *)node->pack))
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GNVTG(
 8004abc:	461a      	mov	r2, r3
 8004abe:	69f9      	ldr	r1, [r7, #28]
 8004ac0:	f7fe fccc 	bl	800345c <nmea_parse_GNVTG>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f040 8110 	bne.w	8004cec <nmea_parser_real_push+0x6e4>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d007      	beq.n	8004ae4 <nmea_parser_real_push+0x4dc>
                    {
                      free(node->pack);
 8004ad4:	6a3b      	ldr	r3, [r7, #32]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f008 ff17 	bl	800d90c <free>
                      node->pack = 0;
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    free(node);
 8004ae4:	6a38      	ldr	r0, [r7, #32]
 8004ae6:	f008 ff11 	bl	800d90c <free>
                    node = 0;
 8004aea:	2300      	movs	r3, #0
 8004aec:	623b      	str	r3, [r7, #32]
                }
                break;
 8004aee:	e0fd      	b.n	8004cec <nmea_parser_real_push+0x6e4>
            case GNZDA:
                if(0 == (node->pack = malloc(sizeof(nmeaGNZDA))))
 8004af0:	201c      	movs	r0, #28
 8004af2:	f008 ff03 	bl	800d8fc <malloc>
 8004af6:	4603      	mov	r3, r0
 8004af8:	461a      	mov	r2, r3
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	605a      	str	r2, [r3, #4]
 8004afe:	6a3b      	ldr	r3, [r7, #32]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 8131 	beq.w	8004d6a <nmea_parser_real_push+0x762>
                    goto mem_fail;
                node->packType = GNZDA;
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b0e:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GNZDA(
                    (const char *)parser->buffer + nparsed,
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GNZDA(
 8004b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b16:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGNZDA *)node->pack))
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GNZDA(
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	69f9      	ldr	r1, [r7, #28]
 8004b20:	f7fe fcf8 	bl	8003514 <nmea_parse_GNZDA>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f040 80e2 	bne.w	8004cf0 <nmea_parser_real_push+0x6e8>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004b2c:	6a3b      	ldr	r3, [r7, #32]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d007      	beq.n	8004b44 <nmea_parser_real_push+0x53c>
                    {
                      free(node->pack);
 8004b34:	6a3b      	ldr	r3, [r7, #32]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f008 fee7 	bl	800d90c <free>
                      node->pack = 0;
 8004b3e:	6a3b      	ldr	r3, [r7, #32]
 8004b40:	2200      	movs	r2, #0
 8004b42:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    free(node);
 8004b44:	6a38      	ldr	r0, [r7, #32]
 8004b46:	f008 fee1 	bl	800d90c <free>
                    node = 0;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	623b      	str	r3, [r7, #32]
                }
                break;
 8004b4e:	e0cf      	b.n	8004cf0 <nmea_parser_real_push+0x6e8>
            case GNGLL:
                if(0 == (node->pack = malloc(sizeof(nmeaGNGLL))))
 8004b50:	2040      	movs	r0, #64	; 0x40
 8004b52:	f008 fed3 	bl	800d8fc <malloc>
 8004b56:	4603      	mov	r3, r0
 8004b58:	461a      	mov	r2, r3
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
 8004b5c:	605a      	str	r2, [r3, #4]
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f000 8103 	beq.w	8004d6e <nmea_parser_real_push+0x766>
                  goto mem_fail;
                  
                node->packType = GNGLL;
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b6e:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GNGLL(
                    (const char *)parser->buffer + nparsed,
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GNGLL(
 8004b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b76:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGNGLL *)node->pack))
 8004b78:	6a3b      	ldr	r3, [r7, #32]
 8004b7a:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GNGLL(
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	69f9      	ldr	r1, [r7, #28]
 8004b80:	f7fe fd50 	bl	8003624 <nmea_parse_GNGLL>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f040 80b4 	bne.w	8004cf4 <nmea_parser_real_push+0x6ec>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d007      	beq.n	8004ba4 <nmea_parser_real_push+0x59c>
                    {
                      free(node->pack);
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f008 feb7 	bl	800d90c <free>
                      node->pack = 0;
 8004b9e:	6a3b      	ldr	r3, [r7, #32]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004ba4:	6a38      	ldr	r0, [r7, #32]
 8004ba6:	f008 feb1 	bl	800d90c <free>
                    node = 0;
 8004baa:	2300      	movs	r3, #0
 8004bac:	623b      	str	r3, [r7, #32]
                }
                break; 
 8004bae:	e0a1      	b.n	8004cf4 <nmea_parser_real_push+0x6ec>
            case BDGSV:
                if(0 == (node->pack = malloc(sizeof(nmeaBDGSV))))
 8004bb0:	205c      	movs	r0, #92	; 0x5c
 8004bb2:	f008 fea3 	bl	800d8fc <malloc>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	461a      	mov	r2, r3
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 80d5 	beq.w	8004d72 <nmea_parser_real_push+0x76a>
                  goto mem_fail;
                  
                node->packType = BDGSV;
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	2240      	movs	r2, #64	; 0x40
 8004bcc:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_BDGSV(
                    (const char *)parser->buffer + nparsed,
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_BDGSV(
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd4:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaBDGSV *)node->pack))
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_BDGSV(
 8004bda:	461a      	mov	r2, r3
 8004bdc:	69f9      	ldr	r1, [r7, #28]
 8004bde:	f7fe fdb7 	bl	8003750 <nmea_parse_BDGSV>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f040 8087 	bne.w	8004cf8 <nmea_parser_real_push+0x6f0>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d007      	beq.n	8004c02 <nmea_parser_real_push+0x5fa>
                    {
                      free(node->pack);
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f008 fe88 	bl	800d90c <free>
                      node->pack = 0;
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004c02:	6a38      	ldr	r0, [r7, #32]
 8004c04:	f008 fe82 	bl	800d90c <free>
                    node = 0;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	623b      	str	r3, [r7, #32]
                }
                break; 
 8004c0c:	e074      	b.n	8004cf8 <nmea_parser_real_push+0x6f0>
            case BDGSA:
                if(0 == (node->pack = malloc(sizeof(nmeaBDGSA))))
 8004c0e:	20b8      	movs	r0, #184	; 0xb8
 8004c10:	f008 fe74 	bl	800d8fc <malloc>
 8004c14:	4603      	mov	r3, r0
 8004c16:	461a      	mov	r2, r3
 8004c18:	6a3b      	ldr	r3, [r7, #32]
 8004c1a:	605a      	str	r2, [r3, #4]
 8004c1c:	6a3b      	ldr	r3, [r7, #32]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80a8 	beq.w	8004d76 <nmea_parser_real_push+0x76e>
                  goto mem_fail;
                  
                node->packType = BDGSA;
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	2280      	movs	r2, #128	; 0x80
 8004c2a:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_BDGSA(
                    (const char *)parser->buffer + nparsed,
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_BDGSA(
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaBDGSA *)node->pack))
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_BDGSA(
 8004c38:	461a      	mov	r2, r3
 8004c3a:	69f9      	ldr	r1, [r7, #28]
 8004c3c:	f7fe ff1a 	bl	8003a74 <nmea_parse_BDGSA>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d15a      	bne.n	8004cfc <nmea_parser_real_push+0x6f4>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d007      	beq.n	8004c5e <nmea_parser_real_push+0x656>
                    {
                      free(node->pack);
 8004c4e:	6a3b      	ldr	r3, [r7, #32]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f008 fe5a 	bl	800d90c <free>
                      node->pack = 0;
 8004c58:	6a3b      	ldr	r3, [r7, #32]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004c5e:	6a38      	ldr	r0, [r7, #32]
 8004c60:	f008 fe54 	bl	800d90c <free>
                    node = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	623b      	str	r3, [r7, #32]
                }
                break; 
 8004c68:	e048      	b.n	8004cfc <nmea_parser_real_push+0x6f4>

            case GPTXT:
                if(0 == (node->pack = malloc(sizeof(nmeaGPTXT))))
 8004c6a:	200c      	movs	r0, #12
 8004c6c:	f008 fe46 	bl	800d8fc <malloc>
 8004c70:	4603      	mov	r3, r0
 8004c72:	461a      	mov	r2, r3
 8004c74:	6a3b      	ldr	r3, [r7, #32]
 8004c76:	605a      	str	r2, [r3, #4]
 8004c78:	6a3b      	ldr	r3, [r7, #32]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d07c      	beq.n	8004d7a <nmea_parser_real_push+0x772>
                  goto mem_fail;
                  
                node->packType = GPTXT;
 8004c80:	6a3b      	ldr	r3, [r7, #32]
 8004c82:	2220      	movs	r2, #32
 8004c84:	601a      	str	r2, [r3, #0]
                if(!nmea_parse_GPTXT(
                    (const char *)parser->buffer + nparsed,
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	689a      	ldr	r2, [r3, #8]
                if(!nmea_parse_GPTXT(
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8c:	18d0      	adds	r0, r2, r3
                    sen_sz, (nmeaGPTXT *)node->pack))
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	685b      	ldr	r3, [r3, #4]
                if(!nmea_parse_GPTXT(
 8004c92:	461a      	mov	r2, r3
 8004c94:	69f9      	ldr	r1, [r7, #28]
 8004c96:	f7fe fe01 	bl	800389c <nmea_parse_GPTXT>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d12f      	bne.n	8004d00 <nmea_parser_real_push+0x6f8>
                {
                  
                    /* modify by fire ,pack */
                    if (node->pack)
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d007      	beq.n	8004cb8 <nmea_parser_real_push+0x6b0>
                    {
                      free(node->pack);
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	4618      	mov	r0, r3
 8004cae:	f008 fe2d 	bl	800d90c <free>
                      node->pack = 0;
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	605a      	str	r2, [r3, #4]
                    }
                    /* modify by fire ,pack */
                    
                    free(node);
 8004cb8:	6a38      	ldr	r0, [r7, #32]
 8004cba:	f008 fe27 	bl	800d90c <free>
                    node = 0;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	623b      	str	r3, [r7, #32]
                }
                break;                 
 8004cc2:	e01d      	b.n	8004d00 <nmea_parser_real_push+0x6f8>
            default:
                free(node);
 8004cc4:	6a38      	ldr	r0, [r7, #32]
 8004cc6:	f008 fe21 	bl	800d90c <free>
                node = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	623b      	str	r3, [r7, #32]
                break;
 8004cce:	e018      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004cd0:	bf00      	nop
 8004cd2:	e016      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004cd4:	bf00      	nop
 8004cd6:	e014      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004cd8:	bf00      	nop
 8004cda:	e012      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004cdc:	bf00      	nop
 8004cde:	e010      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004ce0:	bf00      	nop
 8004ce2:	e00e      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004ce4:	bf00      	nop
 8004ce6:	e00c      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004ce8:	bf00      	nop
 8004cea:	e00a      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004cec:	bf00      	nop
 8004cee:	e008      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;
 8004cf0:	bf00      	nop
 8004cf2:	e006      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break; 
 8004cf4:	bf00      	nop
 8004cf6:	e004      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break; 
 8004cf8:	bf00      	nop
 8004cfa:	e002      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break; 
 8004cfc:	bf00      	nop
 8004cfe:	e000      	b.n	8004d02 <nmea_parser_real_push+0x6fa>
                break;                 
 8004d00:	bf00      	nop
            };

            if(node)
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d014      	beq.n	8004d32 <nmea_parser_real_push+0x72a>
            {
                if(parser->end_node)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d003      	beq.n	8004d18 <nmea_parser_real_push+0x710>
                    ((nmeaParserNODE *)parser->end_node)->next_node = node;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	6a3a      	ldr	r2, [r7, #32]
 8004d16:	609a      	str	r2, [r3, #8]
                parser->end_node = node;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6a3a      	ldr	r2, [r7, #32]
 8004d1c:	605a      	str	r2, [r3, #4]
                if(!parser->top_node)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d102      	bne.n	8004d2c <nmea_parser_real_push+0x724>
                    parser->top_node = node;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a3a      	ldr	r2, [r7, #32]
 8004d2a:	601a      	str	r2, [r3, #0]
                node->next_node = 0;
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	609a      	str	r2, [r3, #8]
            }
        }

        nparsed += sen_sz;
 8004d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4413      	add	r3, r2
 8004d38:	627b      	str	r3, [r7, #36]	; 0x24
    for(;;node = 0)
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	623b      	str	r3, [r7, #32]
        sen_sz = nmea_find_tail(
 8004d3e:	e488      	b.n	8004652 <nmea_parser_real_push+0x4a>
            break;
 8004d40:	bf00      	nop
    }

    return nparsed;
 8004d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d44:	e025      	b.n	8004d92 <nmea_parser_real_push+0x78a>
                goto mem_fail;
 8004d46:	bf00      	nop
 8004d48:	e018      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d4a:	bf00      	nop
 8004d4c:	e016      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d4e:	bf00      	nop
 8004d50:	e014      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d52:	bf00      	nop
 8004d54:	e012      	b.n	8004d7c <nmea_parser_real_push+0x774>
                  goto mem_fail;
 8004d56:	bf00      	nop
 8004d58:	e010      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d5a:	bf00      	nop
 8004d5c:	e00e      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d5e:	bf00      	nop
 8004d60:	e00c      	b.n	8004d7c <nmea_parser_real_push+0x774>
                  goto mem_fail;
 8004d62:	bf00      	nop
 8004d64:	e00a      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d66:	bf00      	nop
 8004d68:	e008      	b.n	8004d7c <nmea_parser_real_push+0x774>
                    goto mem_fail;
 8004d6a:	bf00      	nop
 8004d6c:	e006      	b.n	8004d7c <nmea_parser_real_push+0x774>
                  goto mem_fail;
 8004d6e:	bf00      	nop
 8004d70:	e004      	b.n	8004d7c <nmea_parser_real_push+0x774>
                  goto mem_fail;
 8004d72:	bf00      	nop
 8004d74:	e002      	b.n	8004d7c <nmea_parser_real_push+0x774>
                  goto mem_fail;
 8004d76:	bf00      	nop
 8004d78:	e000      	b.n	8004d7c <nmea_parser_real_push+0x774>
                  goto mem_fail;
 8004d7a:	bf00      	nop

mem_fail:
    if(node)
 8004d7c:	6a3b      	ldr	r3, [r7, #32]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d002      	beq.n	8004d88 <nmea_parser_real_push+0x780>
        free(node);
 8004d82:	6a38      	ldr	r0, [r7, #32]
 8004d84:	f008 fdc2 	bl	800d90c <free>
    nmea_error("Insufficient memory!");
 8004d88:	4804      	ldr	r0, [pc, #16]	; (8004d9c <nmea_parser_real_push+0x794>)
 8004d8a:	f7fd fc01 	bl	8002590 <nmea_error>

    return -1;
 8004d8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3728      	adds	r7, #40	; 0x28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	08012670 	.word	0x08012670

08004da0 <nmea_parser_push>:
/**
 * \brief Analysis of buffer and keep results into parser
 * @return Number of bytes wos parsed from buffer
 */
int nmea_parser_push(nmeaPARSER *parser, const char *buff, int buff_sz)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
    int nparse, nparsed = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	613b      	str	r3, [r7, #16]

    do
    {
        if(buff_sz > parser->buff_size)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	dd03      	ble.n	8004dc2 <nmea_parser_push+0x22>
            nparse = parser->buff_size;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	617b      	str	r3, [r7, #20]
 8004dc0:	e001      	b.n	8004dc6 <nmea_parser_push+0x26>
        else
            nparse = buff_sz;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	617b      	str	r3, [r7, #20]

        nparsed += nmea_parser_real_push(
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	68b9      	ldr	r1, [r7, #8]
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f7ff fc1c 	bl	8004608 <nmea_parser_real_push>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	613b      	str	r3, [r7, #16]
            parser, buff, nparse);

        buff_sz -= nparse;
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	607b      	str	r3, [r7, #4]

    } while(buff_sz);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1e4      	bne.n	8004db0 <nmea_parser_push+0x10>

    return nparsed;
 8004de6:	693b      	ldr	r3, [r7, #16]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3718      	adds	r7, #24
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <nmea_parser_pop>:
 * \brief Withdraw top packet from parser
 * @return Received packet type
 * @see nmeaPACKTYPE
 */
int nmea_parser_pop(nmeaPARSER *parser, void **pack_ptr)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
    int retval = GPNON;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
    nmeaParserNODE *node = (nmeaParserNODE *)parser->top_node;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	60bb      	str	r3, [r7, #8]

    NMEA_ASSERT(parser && parser->buffer);

    if(node)
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d014      	beq.n	8004e34 <nmea_parser_pop+0x44>
    {
        *pack_ptr = node->pack;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	601a      	str	r2, [r3, #0]
        retval = node->packType;
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	60fb      	str	r3, [r7, #12]
        parser->top_node = node->next_node;
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	601a      	str	r2, [r3, #0]
        if(!parser->top_node)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d102      	bne.n	8004e2e <nmea_parser_pop+0x3e>
            parser->end_node = 0;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	605a      	str	r2, [r3, #4]
        free(node);
 8004e2e:	68b8      	ldr	r0, [r7, #8]
 8004e30:	f008 fd6c 	bl	800d90c <free>
    }

    return retval;
 8004e34:	68fb      	ldr	r3, [r7, #12]
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <nmea_parser_drop>:
 * \brief Delete top packet from parser
 * @return Deleted packet type
 * @see nmeaPACKTYPE
 */
int nmea_parser_drop(nmeaPARSER *parser)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b084      	sub	sp, #16
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
    int retval = GPNON;
 8004e46:	2300      	movs	r3, #0
 8004e48:	60fb      	str	r3, [r7, #12]
    nmeaParserNODE *node = (nmeaParserNODE *)parser->top_node;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	60bb      	str	r3, [r7, #8]

    NMEA_ASSERT(parser && parser->buffer);

    if(node)
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d019      	beq.n	8004e8a <nmea_parser_drop+0x4c>
    {
        if(node->pack)
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d004      	beq.n	8004e68 <nmea_parser_drop+0x2a>
            free(node->pack);
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f008 fd52 	bl	800d90c <free>
        retval = node->packType;
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60fb      	str	r3, [r7, #12]
        parser->top_node = node->next_node;
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	601a      	str	r2, [r3, #0]
        if(!parser->top_node)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d102      	bne.n	8004e84 <nmea_parser_drop+0x46>
            parser->end_node = 0;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	605a      	str	r2, [r3, #4]
        free(node);
 8004e84:	68b8      	ldr	r0, [r7, #8]
 8004e86:	f008 fd41 	bl	800d90c <free>
    }

    return retval;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3710      	adds	r7, #16
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <nmea_parser_buff_clear>:
/**
 * \brief Clear cache of parser
 * @return true (1) - success
 */
int nmea_parser_buff_clear(nmeaPARSER *parser)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
    NMEA_ASSERT(parser && parser->buffer);
    parser->buff_use = 0;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	611a      	str	r2, [r3, #16]
    return 1;
 8004ea2:	2301      	movs	r3, #1
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <nmea_parser_queue_clear>:
/**
 * \brief Clear packets queue into parser
 * @return true (1) - success
 */
int nmea_parser_queue_clear(nmeaPARSER *parser)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
    NMEA_ASSERT(parser);
    while(parser->top_node)
 8004eb8:	e002      	b.n	8004ec0 <nmea_parser_queue_clear+0x10>
        nmea_parser_drop(parser);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7ff ffbf 	bl	8004e3e <nmea_parser_drop>
    while(parser->top_node)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1f8      	bne.n	8004eba <nmea_parser_queue_clear+0xa>
    return 1;
 8004ec8:	2301      	movs	r3, #1
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <nmea_time_now>:

#else /* NMEA_WIN */

//modify by fire ,RTC
void nmea_time_now(nmeaTIME *stm)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b083      	sub	sp, #12
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
//    stm->day = tt->tm_mday;
//    stm->hour = tt->tm_hour;
//    stm->min = tt->tm_min;
//    stm->sec = tt->tm_sec;
//    stm->hsec = 0;
    stm->year = 2014-1900;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2272      	movs	r2, #114	; 0x72
 8004ede:	601a      	str	r2, [r3, #0]
    stm->mon =  0;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	605a      	str	r2, [r3, #4]
    stm->day = 1;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	609a      	str	r2, [r3, #8]
    stm->hour = 0;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	60da      	str	r2, [r3, #12]
    stm->min = 0;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	611a      	str	r2, [r3, #16]
    stm->sec = 0;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	615a      	str	r2, [r3, #20]
    stm->hsec = 0;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	619a      	str	r2, [r3, #24]
}
 8004f04:	bf00      	nop
 8004f06:	370c      	adds	r7, #12
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <nmea_atoi>:

/**
 * \brief Convert string to number
 */
int nmea_atoi(const char *str, int str_sz, int radix)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b0c6      	sub	sp, #280	; 0x118
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004f1e:	6018      	str	r0, [r3, #0]
 8004f20:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f24:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004f28:	6019      	str	r1, [r3, #0]
 8004f2a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f2e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004f32:	601a      	str	r2, [r3, #0]
    char *tmp_ptr;
    char buff[NMEA_CONVSTR_BUF];
    int res = 0;
 8004f34:	2300      	movs	r3, #0
 8004f36:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

    if(str_sz < NMEA_CONVSTR_BUF)
 8004f3a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f3e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2bff      	cmp	r3, #255	; 0xff
 8004f46:	dc26      	bgt.n	8004f96 <nmea_atoi+0x86>
    {
        memcpy(&buff[0], str, str_sz);
 8004f48:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f4c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f56:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004f5a:	f107 0010 	add.w	r0, r7, #16
 8004f5e:	6819      	ldr	r1, [r3, #0]
 8004f60:	f008 fcec 	bl	800d93c <memcpy>
        buff[str_sz] = '\0';
 8004f64:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f68:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8004f6c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f70:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4413      	add	r3, r2
 8004f78:	2200      	movs	r2, #0
 8004f7a:	701a      	strb	r2, [r3, #0]
        res = strtol(&buff[0], &tmp_ptr, radix);
 8004f7c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004f80:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004f84:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8004f88:	f107 0010 	add.w	r0, r7, #16
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	f00a f9cf 	bl	800f330 <strtol>
 8004f92:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
    }

    return res;
 8004f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <nmea_atof>:

/**
 * \brief Convert string to fraction number
 */
double nmea_atof(const char *str, int str_sz)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b0c6      	sub	sp, #280	; 0x118
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004fae:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004fb2:	6018      	str	r0, [r3, #0]
 8004fb4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004fb8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004fbc:	6019      	str	r1, [r3, #0]
    char *tmp_ptr;
    char buff[NMEA_CONVSTR_BUF];
    double res = 0;
 8004fbe:	f04f 0200 	mov.w	r2, #0
 8004fc2:	f04f 0300 	mov.w	r3, #0
 8004fc6:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

    if(str_sz < NMEA_CONVSTR_BUF)
 8004fca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004fce:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2bff      	cmp	r3, #255	; 0xff
 8004fd6:	dc23      	bgt.n	8005020 <nmea_atof+0x7c>
    {
        memcpy(&buff[0], str, str_sz);
 8004fd8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004fdc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004fe6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004fea:	f107 000c 	add.w	r0, r7, #12
 8004fee:	6819      	ldr	r1, [r3, #0]
 8004ff0:	f008 fca4 	bl	800d93c <memcpy>
        buff[str_sz] = '\0';
 8004ff4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8004ff8:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 8004ffc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8005000:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4413      	add	r3, r2
 8005008:	2200      	movs	r2, #0
 800500a:	701a      	strb	r2, [r3, #0]
        res = strtod(&buff[0], &tmp_ptr);
 800500c:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8005010:	f107 030c 	add.w	r3, r7, #12
 8005014:	4611      	mov	r1, r2
 8005016:	4618      	mov	r0, r3
 8005018:	f00a f8fc 	bl	800f214 <strtod>
 800501c:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
    }

    return res;
 8005020:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8005024:	ec43 2b17 	vmov	d7, r2, r3
}
 8005028:	eeb0 0a47 	vmov.f32	s0, s14
 800502c:	eef0 0a67 	vmov.f32	s1, s15
 8005030:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <nmea_scanf>:

/**
 * \brief Analyse string (specificate for NMEA sentences)
 */
int nmea_scanf(const char *buff, int buff_sz, const char *format, ...)
{
 8005038:	b40c      	push	{r2, r3}
 800503a:	b580      	push	{r7, lr}
 800503c:	b08c      	sub	sp, #48	; 0x30
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
    const char *beg_tok;
    const char *end_buf = buff + buff_sz;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	4413      	add	r3, r2
 800504a:	61bb      	str	r3, [r7, #24]

    va_list arg_ptr;
    int tok_type = NMEA_TOKS_COMPARE;
 800504c:	2301      	movs	r3, #1
 800504e:	62fb      	str	r3, [r7, #44]	; 0x2c
    int width = 0;
 8005050:	2300      	movs	r3, #0
 8005052:	62bb      	str	r3, [r7, #40]	; 0x28
    const char *beg_fmt = 0;
 8005054:	2300      	movs	r3, #0
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
    int snum = 0, unum = 0;
 8005058:	2300      	movs	r3, #0
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	2300      	movs	r3, #0
 800505e:	60bb      	str	r3, [r7, #8]

    int tok_count = 0;
 8005060:	2300      	movs	r3, #0
 8005062:	623b      	str	r3, [r7, #32]
    void *parg_target;

    va_start(arg_ptr, format);
 8005064:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005068:	613b      	str	r3, [r7, #16]
    
    for(; *format && buff < end_buf; ++format)
 800506a:	e1d2      	b.n	8005412 <nmea_scanf+0x3da>
    {
        switch(tok_type)
 800506c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800506e:	3b01      	subs	r3, #1
 8005070:	2b03      	cmp	r3, #3
 8005072:	f200 81cb 	bhi.w	800540c <nmea_scanf+0x3d4>
 8005076:	a201      	add	r2, pc, #4	; (adr r2, 800507c <nmea_scanf+0x44>)
 8005078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507c:	0800508d 	.word	0x0800508d
 8005080:	080050af 	.word	0x080050af
 8005084:	080050bb 	.word	0x080050bb
 8005088:	080050ef 	.word	0x080050ef
        {
        case NMEA_TOKS_COMPARE:
            if('%' == *format)
 800508c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	2b25      	cmp	r3, #37	; 0x25
 8005092:	d102      	bne.n	800509a <nmea_scanf+0x62>
                tok_type = NMEA_TOKS_PERCENT;
 8005094:	2302      	movs	r3, #2
 8005096:	62fb      	str	r3, [r7, #44]	; 0x2c
            else if(*buff++ != *format)
                goto fail;
            break;
 8005098:	e1af      	b.n	80053fa <nmea_scanf+0x3c2>
            else if(*buff++ != *format)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	607a      	str	r2, [r7, #4]
 80050a0:	781a      	ldrb	r2, [r3, #0]
 80050a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	f000 81a7 	beq.w	80053fa <nmea_scanf+0x3c2>
                goto fail;
 80050ac:	e1c2      	b.n	8005434 <nmea_scanf+0x3fc>
        case NMEA_TOKS_PERCENT:
            width = 0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	62bb      	str	r3, [r7, #40]	; 0x28
            beg_fmt = format;
 80050b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b4:	627b      	str	r3, [r7, #36]	; 0x24
            tok_type = NMEA_TOKS_WIDTH;
 80050b6:	2303      	movs	r3, #3
 80050b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        case NMEA_TOKS_WIDTH:
            if(isdigit(*format))
 80050ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	3301      	adds	r3, #1
 80050c0:	4ab6      	ldr	r2, [pc, #728]	; (800539c <nmea_scanf+0x364>)
 80050c2:	4413      	add	r3, r2
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f040 8197 	bne.w	80053fe <nmea_scanf+0x3c6>
                break;
            {
                tok_type = NMEA_TOKS_TYPE;
 80050d0:	2304      	movs	r3, #4
 80050d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                if(format > beg_fmt)
 80050d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	429a      	cmp	r2, r3
 80050da:	d908      	bls.n	80050ee <nmea_scanf+0xb6>
                    width = nmea_atoi(beg_fmt, (int)(format - beg_fmt), 10);
 80050dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	220a      	movs	r2, #10
 80050e4:	4619      	mov	r1, r3
 80050e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050e8:	f7ff ff12 	bl	8004f10 <nmea_atoi>
 80050ec:	62b8      	str	r0, [r7, #40]	; 0x28
            }
        case NMEA_TOKS_TYPE:
            beg_tok = buff;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	617b      	str	r3, [r7, #20]

            if(!width && ('c' == *format || 'C' == *format) && *buff != format[1])
 80050f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d110      	bne.n	800511a <nmea_scanf+0xe2>
 80050f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	2b63      	cmp	r3, #99	; 0x63
 80050fe:	d003      	beq.n	8005108 <nmea_scanf+0xd0>
 8005100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b43      	cmp	r3, #67	; 0x43
 8005106:	d108      	bne.n	800511a <nmea_scanf+0xe2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	781a      	ldrb	r2, [r3, #0]
 800510c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510e:	3301      	adds	r3, #1
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d001      	beq.n	800511a <nmea_scanf+0xe2>
                width = 1;
 8005116:	2301      	movs	r3, #1
 8005118:	62bb      	str	r3, [r7, #40]	; 0x28

            if(width)
 800511a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00b      	beq.n	8005138 <nmea_scanf+0x100>
            {
                if(buff + width <= end_buf)
 8005120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	4413      	add	r3, r2
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	429a      	cmp	r2, r3
 800512a:	f0c0 817c 	bcc.w	8005426 <nmea_scanf+0x3ee>
                    buff += width;
 800512e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	4413      	add	r3, r2
 8005134:	607b      	str	r3, [r7, #4]
 8005136:	e015      	b.n	8005164 <nmea_scanf+0x12c>
                else
                    goto fail;
            }
            else
            {
                if(!format[1] || (0 == (buff = (char *)memchr(buff, format[1], end_buf - buff))))
 8005138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513a:	3301      	adds	r3, #1
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00e      	beq.n	8005160 <nmea_scanf+0x128>
 8005142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005144:	3301      	adds	r3, #1
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	4619      	mov	r1, r3
 800514a:	69ba      	ldr	r2, [r7, #24]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	461a      	mov	r2, r3
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7fb f84c 	bl	80001f0 <memchr>
 8005158:	6078      	str	r0, [r7, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <nmea_scanf+0x12c>
                    buff = end_buf;
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	607b      	str	r3, [r7, #4]
            }

            if(buff > end_buf)
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	429a      	cmp	r2, r3
 800516a:	f200 815e 	bhi.w	800542a <nmea_scanf+0x3f2>
                goto fail;

            tok_type = NMEA_TOKS_COMPARE;
 800516e:	2301      	movs	r3, #1
 8005170:	62fb      	str	r3, [r7, #44]	; 0x2c
            tok_count++;
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	3301      	adds	r3, #1
 8005176:	623b      	str	r3, [r7, #32]

            parg_target = 0; width = (int)(buff - beg_tok);
 8005178:	2300      	movs	r3, #0
 800517a:	61fb      	str	r3, [r7, #28]
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	62bb      	str	r3, [r7, #40]	; 0x28

            switch(*format)
 8005184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	3b43      	subs	r3, #67	; 0x43
 800518a:	2b30      	cmp	r3, #48	; 0x30
 800518c:	f200 80a9 	bhi.w	80052e2 <nmea_scanf+0x2aa>
 8005190:	a201      	add	r2, pc, #4	; (adr r2, 8005198 <nmea_scanf+0x160>)
 8005192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005196:	bf00      	nop
 8005198:	0800525d 	.word	0x0800525d
 800519c:	080052e3 	.word	0x080052e3
 80051a0:	080052ab 	.word	0x080052ab
 80051a4:	080052e3 	.word	0x080052e3
 80051a8:	080052ab 	.word	0x080052ab
 80051ac:	080052e3 	.word	0x080052e3
 80051b0:	080052e3 	.word	0x080052e3
 80051b4:	080052e3 	.word	0x080052e3
 80051b8:	080052e3 	.word	0x080052e3
 80051bc:	080052e3 	.word	0x080052e3
 80051c0:	080052e3 	.word	0x080052e3
 80051c4:	080052e3 	.word	0x080052e3
 80051c8:	080052e3 	.word	0x080052e3
 80051cc:	080052e3 	.word	0x080052e3
 80051d0:	080052e3 	.word	0x080052e3
 80051d4:	080052e3 	.word	0x080052e3
 80051d8:	0800527d 	.word	0x0800527d
 80051dc:	080052e3 	.word	0x080052e3
 80051e0:	080052e3 	.word	0x080052e3
 80051e4:	080052e3 	.word	0x080052e3
 80051e8:	080052e3 	.word	0x080052e3
 80051ec:	080052e3 	.word	0x080052e3
 80051f0:	080052e3 	.word	0x080052e3
 80051f4:	080052e3 	.word	0x080052e3
 80051f8:	080052e3 	.word	0x080052e3
 80051fc:	080052e3 	.word	0x080052e3
 8005200:	080052e3 	.word	0x080052e3
 8005204:	080052e3 	.word	0x080052e3
 8005208:	080052e3 	.word	0x080052e3
 800520c:	080052e3 	.word	0x080052e3
 8005210:	080052e3 	.word	0x080052e3
 8005214:	080052e3 	.word	0x080052e3
 8005218:	0800525d 	.word	0x0800525d
 800521c:	080052e3 	.word	0x080052e3
 8005220:	080052ab 	.word	0x080052ab
 8005224:	080052ab 	.word	0x080052ab
 8005228:	080052ab 	.word	0x080052ab
 800522c:	080052e3 	.word	0x080052e3
 8005230:	080052e3 	.word	0x080052e3
 8005234:	080052e3 	.word	0x080052e3
 8005238:	080052e3 	.word	0x080052e3
 800523c:	080052e3 	.word	0x080052e3
 8005240:	080052e3 	.word	0x080052e3
 8005244:	080052e3 	.word	0x080052e3
 8005248:	080052e3 	.word	0x080052e3
 800524c:	080052e3 	.word	0x080052e3
 8005250:	080052e3 	.word	0x080052e3
 8005254:	080052e3 	.word	0x080052e3
 8005258:	0800527d 	.word	0x0800527d
            {
            case 'c':
            case 'C':
                parg_target = (void *)va_arg(arg_ptr, char *);
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	1d1a      	adds	r2, r3, #4
 8005260:	613a      	str	r2, [r7, #16]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	61fb      	str	r3, [r7, #28]
                if(width && 0 != (parg_target))
 8005266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005268:	2b00      	cmp	r3, #0
 800526a:	d035      	beq.n	80052d8 <nmea_scanf+0x2a0>
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d032      	beq.n	80052d8 <nmea_scanf+0x2a0>
                    *((char *)parg_target) = *beg_tok;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	781a      	ldrb	r2, [r3, #0]
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	701a      	strb	r2, [r3, #0]
                break;
 800527a:	e02d      	b.n	80052d8 <nmea_scanf+0x2a0>
            case 's':
            case 'S':
                parg_target = (void *)va_arg(arg_ptr, char *);
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	1d1a      	adds	r2, r3, #4
 8005280:	613a      	str	r2, [r7, #16]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	61fb      	str	r3, [r7, #28]
                if(width && 0 != (parg_target))
 8005286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005288:	2b00      	cmp	r3, #0
 800528a:	d027      	beq.n	80052dc <nmea_scanf+0x2a4>
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d024      	beq.n	80052dc <nmea_scanf+0x2a4>
                {
                    memcpy(parg_target, beg_tok, width);
 8005292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005294:	461a      	mov	r2, r3
 8005296:	6979      	ldr	r1, [r7, #20]
 8005298:	69f8      	ldr	r0, [r7, #28]
 800529a:	f008 fb4f 	bl	800d93c <memcpy>
                    ((char *)parg_target)[width] = '\0';
 800529e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a0:	69fa      	ldr	r2, [r7, #28]
 80052a2:	4413      	add	r3, r2
 80052a4:	2200      	movs	r2, #0
 80052a6:	701a      	strb	r2, [r3, #0]
                }
                break;
 80052a8:	e018      	b.n	80052dc <nmea_scanf+0x2a4>
            case 'f':
            case 'g':
            case 'G':
            case 'e':
            case 'E':
                parg_target = (void *)va_arg(arg_ptr, double *);
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	1d1a      	adds	r2, r3, #4
 80052ae:	613a      	str	r2, [r7, #16]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	61fb      	str	r3, [r7, #28]
                if(width && 0 != (parg_target))
 80052b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d012      	beq.n	80052e0 <nmea_scanf+0x2a8>
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00f      	beq.n	80052e0 <nmea_scanf+0x2a8>
                    *((double *)parg_target) = nmea_atof(beg_tok, width);
 80052c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052c2:	6978      	ldr	r0, [r7, #20]
 80052c4:	f7ff fe6e 	bl	8004fa4 <nmea_atof>
 80052c8:	eeb0 7a40 	vmov.f32	s14, s0
 80052cc:	eef0 7a60 	vmov.f32	s15, s1
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	ed83 7b00 	vstr	d7, [r3]
                break;
 80052d6:	e003      	b.n	80052e0 <nmea_scanf+0x2a8>
                break;
 80052d8:	bf00      	nop
 80052da:	e002      	b.n	80052e2 <nmea_scanf+0x2aa>
                break;
 80052dc:	bf00      	nop
 80052de:	e000      	b.n	80052e2 <nmea_scanf+0x2aa>
                break;
 80052e0:	bf00      	nop
            };

            if(parg_target)
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f040 808c 	bne.w	8005402 <nmea_scanf+0x3ca>
                break;
            if(0 == (parg_target = (void *)va_arg(arg_ptr, int *)))
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1d1a      	adds	r2, r3, #4
 80052ee:	613a      	str	r2, [r7, #16]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	61fb      	str	r3, [r7, #28]
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f000 8085 	beq.w	8005406 <nmea_scanf+0x3ce>
                break;
            if(!width)
 80052fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f000 8083 	beq.w	800540a <nmea_scanf+0x3d2>
                break;

            switch(*format)
 8005304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	3b58      	subs	r3, #88	; 0x58
 800530a:	2b20      	cmp	r3, #32
 800530c:	f200 808f 	bhi.w	800542e <nmea_scanf+0x3f6>
 8005310:	a201      	add	r2, pc, #4	; (adr r2, 8005318 <nmea_scanf+0x2e0>)
 8005312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005316:	bf00      	nop
 8005318:	080053cd 	.word	0x080053cd
 800531c:	0800542f 	.word	0x0800542f
 8005320:	0800542f 	.word	0x0800542f
 8005324:	0800542f 	.word	0x0800542f
 8005328:	0800542f 	.word	0x0800542f
 800532c:	0800542f 	.word	0x0800542f
 8005330:	0800542f 	.word	0x0800542f
 8005334:	0800542f 	.word	0x0800542f
 8005338:	0800542f 	.word	0x0800542f
 800533c:	0800542f 	.word	0x0800542f
 8005340:	0800542f 	.word	0x0800542f
 8005344:	0800542f 	.word	0x0800542f
 8005348:	080053a1 	.word	0x080053a1
 800534c:	0800542f 	.word	0x0800542f
 8005350:	0800542f 	.word	0x0800542f
 8005354:	0800542f 	.word	0x0800542f
 8005358:	0800542f 	.word	0x0800542f
 800535c:	080053a1 	.word	0x080053a1
 8005360:	0800542f 	.word	0x0800542f
 8005364:	0800542f 	.word	0x0800542f
 8005368:	0800542f 	.word	0x0800542f
 800536c:	0800542f 	.word	0x0800542f
 8005370:	0800542f 	.word	0x0800542f
 8005374:	080053e3 	.word	0x080053e3
 8005378:	0800542f 	.word	0x0800542f
 800537c:	0800542f 	.word	0x0800542f
 8005380:	0800542f 	.word	0x0800542f
 8005384:	0800542f 	.word	0x0800542f
 8005388:	0800542f 	.word	0x0800542f
 800538c:	080053b7 	.word	0x080053b7
 8005390:	0800542f 	.word	0x0800542f
 8005394:	0800542f 	.word	0x0800542f
 8005398:	080053cd 	.word	0x080053cd
 800539c:	08012c64 	.word	0x08012c64
            {
            case 'd':
            case 'i':
                snum = nmea_atoi(beg_tok, width, 10);
 80053a0:	220a      	movs	r2, #10
 80053a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053a4:	6978      	ldr	r0, [r7, #20]
 80053a6:	f7ff fdb3 	bl	8004f10 <nmea_atoi>
 80053aa:	4603      	mov	r3, r0
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	68fa      	ldr	r2, [r7, #12]
                memcpy(parg_target, &snum, sizeof(int));
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	601a      	str	r2, [r3, #0]
                break;
 80053b4:	e020      	b.n	80053f8 <nmea_scanf+0x3c0>
            case 'u':
                unum = nmea_atoi(beg_tok, width, 10);
 80053b6:	220a      	movs	r2, #10
 80053b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053ba:	6978      	ldr	r0, [r7, #20]
 80053bc:	f7ff fda8 	bl	8004f10 <nmea_atoi>
 80053c0:	4603      	mov	r3, r0
 80053c2:	60bb      	str	r3, [r7, #8]
 80053c4:	68ba      	ldr	r2, [r7, #8]
                memcpy(parg_target, &unum, sizeof(unsigned int));
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	601a      	str	r2, [r3, #0]
                break;
 80053ca:	e015      	b.n	80053f8 <nmea_scanf+0x3c0>
            case 'x':
            case 'X':
                unum = nmea_atoi(beg_tok, width, 16);
 80053cc:	2210      	movs	r2, #16
 80053ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053d0:	6978      	ldr	r0, [r7, #20]
 80053d2:	f7ff fd9d 	bl	8004f10 <nmea_atoi>
 80053d6:	4603      	mov	r3, r0
 80053d8:	60bb      	str	r3, [r7, #8]
 80053da:	68ba      	ldr	r2, [r7, #8]
                memcpy(parg_target, &unum, sizeof(unsigned int));
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	601a      	str	r2, [r3, #0]
                break;
 80053e0:	e00a      	b.n	80053f8 <nmea_scanf+0x3c0>
            case 'o':
                unum = nmea_atoi(beg_tok, width, 8);
 80053e2:	2208      	movs	r2, #8
 80053e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053e6:	6978      	ldr	r0, [r7, #20]
 80053e8:	f7ff fd92 	bl	8004f10 <nmea_atoi>
 80053ec:	4603      	mov	r3, r0
 80053ee:	60bb      	str	r3, [r7, #8]
 80053f0:	68ba      	ldr	r2, [r7, #8]
                memcpy(parg_target, &unum, sizeof(unsigned int));
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	601a      	str	r2, [r3, #0]
                break;
 80053f6:	bf00      	nop
            default:
                goto fail;
            };

            break;
 80053f8:	e008      	b.n	800540c <nmea_scanf+0x3d4>
            break;
 80053fa:	bf00      	nop
 80053fc:	e006      	b.n	800540c <nmea_scanf+0x3d4>
                break;
 80053fe:	bf00      	nop
 8005400:	e004      	b.n	800540c <nmea_scanf+0x3d4>
                break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <nmea_scanf+0x3d4>
                break;
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <nmea_scanf+0x3d4>
                break;
 800540a:	bf00      	nop
    for(; *format && buff < end_buf; ++format)
 800540c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540e:	3301      	adds	r3, #1
 8005410:	63bb      	str	r3, [r7, #56]	; 0x38
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00b      	beq.n	8005432 <nmea_scanf+0x3fa>
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	429a      	cmp	r2, r3
 8005420:	f4ff ae24 	bcc.w	800506c <nmea_scanf+0x34>
        };
    }

fail:
 8005424:	e005      	b.n	8005432 <nmea_scanf+0x3fa>
                    goto fail;
 8005426:	bf00      	nop
 8005428:	e004      	b.n	8005434 <nmea_scanf+0x3fc>
                goto fail;
 800542a:	bf00      	nop
 800542c:	e002      	b.n	8005434 <nmea_scanf+0x3fc>
                goto fail;
 800542e:	bf00      	nop
 8005430:	e000      	b.n	8005434 <nmea_scanf+0x3fc>
fail:
 8005432:	bf00      	nop

    va_end(arg_ptr);

    return tok_count;
 8005434:	6a3b      	ldr	r3, [r7, #32]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3730      	adds	r7, #48	; 0x30
 800543a:	46bd      	mov	sp, r7
 800543c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005440:	b002      	add	sp, #8
 8005442:	4770      	bx	lr

08005444 <_ZN10DebugUsartD1Ev>:
{
friend void Debbug_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle);
public:
	DebugUsart() {}
    DebugUsart(UART_HandleTypeDef *husart) : Usart(husart) {}
    ~DebugUsart() {}
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	4a05      	ldr	r2, [pc, #20]	; (8005464 <_ZN10DebugUsartD1Ev+0x20>)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4618      	mov	r0, r3
 8005456:	f7fc fd07 	bl	8001e68 <_ZN5UsartD1Ev>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4618      	mov	r0, r3
 800545e:	3708      	adds	r7, #8
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	08012b44 	.word	0x08012b44

08005468 <_ZN10DebugUsartD0Ev>:
 8005468:	b580      	push	{r7, lr}
 800546a:	b082      	sub	sp, #8
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7ff ffe7 	bl	8005444 <_ZN10DebugUsartD1Ev>
 8005476:	2108      	movs	r1, #8
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f007 ff2d 	bl	800d2d8 <_ZdlPvj>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4618      	mov	r0, r3
 8005482:	3708      	adds	r7, #8
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <_ZN10DebugUsart6deinitEv>:
	void init();
	void deinit(){}
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <_ZN10DebugUsart4initEv>:
#include <debug_usart.hpp>

void DebugUsart::init()
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
    received to trigger the HAL_UART_RxCpltCallback(). The latter will recursively
    call the former to read another char.  */
//    rxBuffer.head = 0;
//    rxBuffer.tail = 0;
//    HAL_UART_Receive_IT(husart_, (uint8_t *)&rxBuffer.data[rxBuffer.tail], 1);
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <_ZN5Usart4initEv>:
    /**
     * @brief init the usart peripheral
     */
    virtual void init(){}
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <_ZN5Usart4initEP20__UART_HandleTypeDef>:
#include <usart.hpp>

void Usart::init(UART_HandleTypeDef *husart)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
	husart_=husart;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	605a      	str	r2, [r3, #4]
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <_ZN5Usart6deinitEv>:

void Usart::deinit() {
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
    // deinit the usart peripheral
    HAL_UART_DeInit(husart_);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f004 fcfc 	bl	8009eea <HAL_UART_DeInit>
}
 80054f2:	bf00      	nop
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <_ZN5Usart4sendEPKht>:
int8_t Usart::send(const uint8_t * data) {
    // send a string
    return send(data,1);
}

int8_t Usart::send(const uint8_t * data, uint16_t length) {
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	60f8      	str	r0, [r7, #12]
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	4613      	mov	r3, r2
 8005506:	80fb      	strh	r3, [r7, #6]
  /* Unlike the recv(), the send() is using a blocking call
     to ensure that the data were correctly sent. */
  if (HAL_UART_Transmit(husart_, (uint8_t*)data, length, 0xff) != HAL_OK)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6858      	ldr	r0, [r3, #4]
 800550c:	88fa      	ldrh	r2, [r7, #6]
 800550e:	23ff      	movs	r3, #255	; 0xff
 8005510:	68b9      	ldr	r1, [r7, #8]
 8005512:	f004 fd19 	bl	8009f48 <HAL_UART_Transmit>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	bf14      	ite	ne
 800551c:	2301      	movne	r3, #1
 800551e:	2300      	moveq	r3, #0
 8005520:	b2db      	uxtb	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d002      	beq.n	800552c <_ZN5Usart4sendEPKht+0x32>
  {
     return -1;
 8005526:	f04f 33ff 	mov.w	r3, #4294967295
 800552a:	e000      	b.n	800552e <_ZN5Usart4sendEPKht+0x34>
  }
  
  return 0;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <_ZN5Usart4sendERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEt>:
int8_t Usart::send(const std::string& data) {
    // send a string
    return send((uint8_t *)data.c_str(), data.length());
}

int8_t Usart::send(const std::string& data, uint16_t length) {
 8005536:	b580      	push	{r7, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	4613      	mov	r3, r2
 8005542:	80fb      	strh	r3, [r7, #6]
    // send a string
    return send((uint8_t*)data.c_str(), length);
 8005544:	68b8      	ldr	r0, [r7, #8]
 8005546:	f007 ff9b 	bl	800d480 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800554a:	4601      	mov	r1, r0
 800554c:	88fb      	ldrh	r3, [r7, #6]
 800554e:	461a      	mov	r2, r3
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f7ff ffd2 	bl	80054fa <_ZN5Usart4sendEPKht>
 8005556:	4603      	mov	r3, r0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3710      	adds	r7, #16
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <_ZN5Usart6printfEPKcz>:

void Usart::printf(const char* fmt, ...) {
 8005560:	b40e      	push	{r1, r2, r3}
 8005562:	b580      	push	{r7, lr}
 8005564:	b0cb      	sub	sp, #300	; 0x12c
 8005566:	af00      	add	r7, sp, #0
 8005568:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800556c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005570:	6018      	str	r0, [r3, #0]
    // format a string and send it
    va_list args;
    va_start(args, fmt);
 8005572:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8005576:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    char buffer[256];
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800557a:	f107 0008 	add.w	r0, r7, #8
 800557e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005582:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8005586:	f44f 7180 	mov.w	r1, #256	; 0x100
 800558a:	f009 ff07 	bl	800f39c <vsniprintf>
    send(buffer, strlen(buffer));
 800558e:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8005592:	4618      	mov	r0, r3
 8005594:	f007 fea4 	bl	800d2e0 <_ZNSaIcEC1Ev>
 8005598:	f507 7292 	add.w	r2, r7, #292	; 0x124
 800559c:	f107 0108 	add.w	r1, r7, #8
 80055a0:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80055a4:	4618      	mov	r0, r3
 80055a6:	f007 ff91 	bl	800d4cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80055aa:	f107 0308 	add.w	r3, r7, #8
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7fa fe6e 	bl	8000290 <strlen>
 80055b4:	4603      	mov	r3, r0
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80055bc:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80055c0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80055c4:	6818      	ldr	r0, [r3, #0]
 80055c6:	f7ff ffb6 	bl	8005536 <_ZN5Usart4sendERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEt>
 80055ca:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80055ce:	4618      	mov	r0, r3
 80055d0:	f007 ff0f 	bl	800d3f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80055d4:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80055d8:	4618      	mov	r0, r3
 80055da:	f007 fe82 	bl	800d2e2 <_ZNSaIcED1Ev>
    va_end(args);
}
 80055de:	bf00      	nop
 80055e0:	f507 7796 	add.w	r7, r7, #300	; 0x12c
 80055e4:	46bd      	mov	sp, r7
 80055e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055ea:	b003      	add	sp, #12
 80055ec:	4770      	bx	lr

080055ee <_ZN5Usart4recvEPhm>:
    // print a string
    printf("%s", str);
}

int32_t Usart::recv(uint8_t* Buffer, uint32_t Length)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b084      	sub	sp, #16
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	60f8      	str	r0, [r7, #12]
 80055f6:	60b9      	str	r1, [r7, #8]
 80055f8:	607a      	str	r2, [r7, #4]
    if(HAL_UART_Receive_IT(husart_, (uint8_t *)Buffer, Length)!= HAL_OK)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	b292      	uxth	r2, r2
 8005602:	68b9      	ldr	r1, [r7, #8]
 8005604:	4618      	mov	r0, r3
 8005606:	f004 fd31 	bl	800a06c <HAL_UART_Receive_IT>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	bf14      	ite	ne
 8005610:	2301      	movne	r3, #1
 8005612:	2300      	moveq	r3, #0
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <_ZN5Usart4recvEPhm+0x32>
    {
        return -1;
 800561a:	f04f 33ff 	mov.w	r3, #4294967295
 800561e:	e000      	b.n	8005622 <_ZN5Usart4recvEPhm+0x34>
    }
    return 0;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <_ZN5Usart4recvERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEm>:

int32_t Usart::recv(std::string& Buffer, uint32_t Length)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b086      	sub	sp, #24
 800562e:	af00      	add	r7, sp, #0
 8005630:	60f8      	str	r0, [r7, #12]
 8005632:	60b9      	str	r1, [r7, #8]
 8005634:	607a      	str	r2, [r7, #4]
    char *pBuffer = new char[Length];
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4618      	mov	r0, r3
 800563a:	f007 fe4f 	bl	800d2dc <_Znaj>
 800563e:	4603      	mov	r3, r0
 8005640:	617b      	str	r3, [r7, #20]
    int32_t result = recv((uint8_t *)pBuffer, Length);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	3318      	adds	r3, #24
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	6979      	ldr	r1, [r7, #20]
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	4798      	blx	r3
 8005652:	6138      	str	r0, [r7, #16]
    Buffer.clear();
 8005654:	68b8      	ldr	r0, [r7, #8]
 8005656:	f007 fed2 	bl	800d3fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
    Buffer+=pBuffer;
 800565a:	6979      	ldr	r1, [r7, #20]
 800565c:	68b8      	ldr	r0, [r7, #8]
 800565e:	f007 ff0b 	bl	800d478 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    return result;
 8005662:	693b      	ldr	r3, [r7, #16]
}
 8005664:	4618      	mov	r0, r3
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <_ZN9WifiUsart19ESP8266_RST_DISABLEEv>:
    // 
    void ESP8266_CH_ENABLE() {HAL_GPIO_WritePin(ESP8266_CH_PD_GPIO_Port, ESP8266_CH_PD_Pin, GPIO_PIN_SET);}
    void ESP8266_CH_DISABLE() {HAL_GPIO_WritePin(ESP8266_CH_PD_GPIO_Port, ESP8266_CH_PD_Pin, GPIO_PIN_RESET);}
    // ESP8266
    void ESP8266_RST_ENABLE() {HAL_GPIO_WritePin(ESP8266_RST_GPIO_Port, ESP8266_RST_Pin, GPIO_PIN_RESET);}
    void ESP8266_RST_DISABLE() {HAL_GPIO_WritePin(ESP8266_RST_GPIO_Port, ESP8266_RST_Pin, GPIO_PIN_SET);}
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	f44f 7100 	mov.w	r1, #512	; 0x200
 800567a:	4803      	ldr	r0, [pc, #12]	; (8005688 <_ZN9WifiUsart19ESP8266_RST_DISABLEEv+0x1c>)
 800567c:	f002 fc1e 	bl	8007ebc <HAL_GPIO_WritePin>
 8005680:	bf00      	nop
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	40020800 	.word	0x40020800

0800568c <_ZN9WifiUsart12ESP8266_InitEv>:
  *	         it is an error.
  * @param   None
  * @retval  ESP8266_Status::ESP8266_OK on sucess, ESP8266_Status::ESP8266_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_Init(void)
{
 800568c:	b590      	push	{r4, r7, lr}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  WifiUsart::ESP8266_Status Ret;
  
  /* Configuration the IO low layer */
  if (ESP8266_IO_Init() < 0)
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fb55 	bl	8005d44 <_ZN9WifiUsart15ESP8266_IO_InitEv>
 800569a:	4603      	mov	r3, r0
 800569c:	b2db      	uxtb	r3, r3
 800569e:	09db      	lsrs	r3, r3, #7
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d001      	beq.n	80056aa <_ZN9WifiUsart12ESP8266_InitEv+0x1e>
  {
    return ESP8266_Status::ESP8266_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e075      	b.n	8005796 <_ZN9WifiUsart12ESP8266_InitEv+0x10a>
//    return Ret;
//  }

  /* AT Test */
  // Construct the command 
  memset (AtCmd, '\0', MAX_AT_CMD_SIZE);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	3324      	adds	r3, #36	; 0x24
 80056ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056b2:	2100      	movs	r1, #0
 80056b4:	4618      	mov	r0, r3
 80056b6:	f008 f969 	bl	800d98c <memset>
  sprintf((char *)AtCmd, "AT%c%c", '\r', '\n');
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80056c0:	230a      	movs	r3, #10
 80056c2:	220d      	movs	r2, #13
 80056c4:	4936      	ldr	r1, [pc, #216]	; (80057a0 <_ZN9WifiUsart12ESP8266_InitEv+0x114>)
 80056c6:	f008 ff35 	bl	800e534 <siprintf>
  // Send the command
  do
  {
    DEBUG_PRINTF("AT Test\r\n");
 80056ca:	4936      	ldr	r1, [pc, #216]	; (80057a4 <_ZN9WifiUsart12ESP8266_InitEv+0x118>)
 80056cc:	4836      	ldr	r0, [pc, #216]	; (80057a8 <_ZN9WifiUsart12ESP8266_InitEv+0x11c>)
 80056ce:	f7ff ff47 	bl	8005560 <_ZN5Usart6printfEPKcz>
    Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3324      	adds	r3, #36	; 0x24
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fa fdd7 	bl	8000290 <strlen>
 80056e2:	4602      	mov	r2, r0
 80056e4:	4b31      	ldr	r3, [pc, #196]	; (80057ac <_ZN9WifiUsart12ESP8266_InitEv+0x120>)
 80056e6:	4621      	mov	r1, r4
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f9e9 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 80056ee:	60f8      	str	r0, [r7, #12]
  } while (Ret !=  ESP8266_Status::ESP8266_OK);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d000      	beq.n	80056f8 <_ZN9WifiUsart12ESP8266_InitEv+0x6c>
  do
 80056f6:	e7e8      	b.n	80056ca <_ZN9WifiUsart12ESP8266_InitEv+0x3e>
  
  /* Setup the module in Station Mode*/
  
  // Construct the command
  memset (AtCmd, '\0', MAX_AT_CMD_SIZE);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	3324      	adds	r3, #36	; 0x24
 80056fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005700:	2100      	movs	r1, #0
 8005702:	4618      	mov	r0, r3
 8005704:	f008 f942 	bl	800d98c <memset>
  sprintf((char *)AtCmd, "AT+CWMODE=1%c%c", '\r', '\n');
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800570e:	230a      	movs	r3, #10
 8005710:	220d      	movs	r2, #13
 8005712:	4927      	ldr	r1, [pc, #156]	; (80057b0 <_ZN9WifiUsart12ESP8266_InitEv+0x124>)
 8005714:	f008 ff0e 	bl	800e534 <siprintf>
 
  // Send the command
  do
  {
    DEBUG_PRINTF("Setup the module in Station Mode\r\n");
 8005718:	4926      	ldr	r1, [pc, #152]	; (80057b4 <_ZN9WifiUsart12ESP8266_InitEv+0x128>)
 800571a:	4823      	ldr	r0, [pc, #140]	; (80057a8 <_ZN9WifiUsart12ESP8266_InitEv+0x11c>)
 800571c:	f7ff ff20 	bl	8005560 <_ZN5Usart6printfEPKcz>
    Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	3324      	adds	r3, #36	; 0x24
 800572a:	4618      	mov	r0, r3
 800572c:	f7fa fdb0 	bl	8000290 <strlen>
 8005730:	4602      	mov	r2, r0
 8005732:	4b1e      	ldr	r3, [pc, #120]	; (80057ac <_ZN9WifiUsart12ESP8266_InitEv+0x120>)
 8005734:	4621      	mov	r1, r4
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f9c2 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 800573c:	60f8      	str	r0, [r7, #12]
  } while (Ret !=  ESP8266_Status::ESP8266_OK);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d000      	beq.n	8005746 <_ZN9WifiUsart12ESP8266_InitEv+0xba>
  do
 8005744:	e7e8      	b.n	8005718 <_ZN9WifiUsart12ESP8266_InitEv+0x8c>
  
  /* Disable multiple connection by default. */
 
  // Construct the command
  memset (AtCmd, '\0', MAX_AT_CMD_SIZE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	3324      	adds	r3, #36	; 0x24
 800574a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800574e:	2100      	movs	r1, #0
 8005750:	4618      	mov	r0, r3
 8005752:	f008 f91b 	bl	800d98c <memset>
  sprintf((char *)AtCmd, "AT+CIPMUX=0%c%c", '\r', '\n');
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800575c:	230a      	movs	r3, #10
 800575e:	220d      	movs	r2, #13
 8005760:	4915      	ldr	r1, [pc, #84]	; (80057b8 <_ZN9WifiUsart12ESP8266_InitEv+0x12c>)
 8005762:	f008 fee7 	bl	800e534 <siprintf>
 
  // Send the command
  do
  {
    DEBUG_PRINTF("Disable multiple connection by default.\r\n");
 8005766:	4915      	ldr	r1, [pc, #84]	; (80057bc <_ZN9WifiUsart12ESP8266_InitEv+0x130>)
 8005768:	480f      	ldr	r0, [pc, #60]	; (80057a8 <_ZN9WifiUsart12ESP8266_InitEv+0x11c>)
 800576a:	f7ff fef9 	bl	8005560 <_ZN5Usart6printfEPKcz>
    Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	3324      	adds	r3, #36	; 0x24
 8005778:	4618      	mov	r0, r3
 800577a:	f7fa fd89 	bl	8000290 <strlen>
 800577e:	4602      	mov	r2, r0
 8005780:	4b0a      	ldr	r3, [pc, #40]	; (80057ac <_ZN9WifiUsart12ESP8266_InitEv+0x120>)
 8005782:	4621      	mov	r1, r4
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f99b 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 800578a:	60f8      	str	r0, [r7, #12]
  } while (Ret !=  ESP8266_Status::ESP8266_OK);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d000      	beq.n	8005794 <_ZN9WifiUsart12ESP8266_InitEv+0x108>
  do
 8005792:	e7e8      	b.n	8005766 <_ZN9WifiUsart12ESP8266_InitEv+0xda>

  return Ret;
 8005794:	68fb      	ldr	r3, [r7, #12]
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	bd90      	pop	{r4, r7, pc}
 800579e:	bf00      	nop
 80057a0:	08012688 	.word	0x08012688
 80057a4:	08012690 	.word	0x08012690
 80057a8:	200080d0 	.word	0x200080d0
 80057ac:	0801269c 	.word	0x0801269c
 80057b0:	080126a4 	.word	0x080126a4
 80057b4:	080126b4 	.word	0x080126b4
 80057b8:	080126d8 	.word	0x080126d8
 80057bc:	080126e8 	.word	0x080126e8

080057c0 <_ZN9WifiUsart14ESP8266_DeInitEv>:
             unless the module is reinitialized.
  * @param   None
  * @retval  ESP8266_Status::ESP8266_OK on sucess, ESP8266_Status::ESP8266_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_DeInit(void)
{
 80057c0:	b590      	push	{r4, r7, lr}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  WifiUsart::ESP8266_Status Ret;

  /* Construct the command */
  sprintf((char *)AtCmd, "AT+RST%c%c", '\r', '\n');
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80057ce:	230a      	movs	r3, #10
 80057d0:	220d      	movs	r2, #13
 80057d2:	490d      	ldr	r1, [pc, #52]	; (8005808 <_ZN9WifiUsart14ESP8266_DeInitEv+0x48>)
 80057d4:	f008 feae 	bl	800e534 <siprintf>
  
  /* Send the command */
  Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	3324      	adds	r3, #36	; 0x24
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fa fd54 	bl	8000290 <strlen>
 80057e8:	4602      	mov	r2, r0
 80057ea:	4b08      	ldr	r3, [pc, #32]	; (800580c <_ZN9WifiUsart14ESP8266_DeInitEv+0x4c>)
 80057ec:	4621      	mov	r1, r4
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f966 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 80057f4:	60f8      	str	r0, [r7, #12]
  
  /* Free resources used by the module */
  ESP8266_IO_DeInit();
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 facf 	bl	8005d9a <_ZN9WifiUsart17ESP8266_IO_DeInitEv>
  
  return Ret;
 80057fc:	68fb      	ldr	r3, [r7, #12]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	bd90      	pop	{r4, r7, pc}
 8005806:	bf00      	nop
 8005808:	08012714 	.word	0x08012714
 800580c:	0801269c 	.word	0x0801269c

08005810 <_ZN9WifiUsart23ESP8266_JoinAccessPointEPhS0_>:
  * @param  Ssid: the access point id.
  * @param  Password the Access point password.
  * @retval Returns ESP8266_AT_COMMAND_OK on success and ESP8266_AT_COMMAND_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_JoinAccessPoint(uint8_t* Ssid, uint8_t* Password)
{
 8005810:	b590      	push	{r4, r7, lr}
 8005812:	b089      	sub	sp, #36	; 0x24
 8005814:	af02      	add	r7, sp, #8
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  WifiUsart::ESP8266_Status Ret;

  /* List all the available Access points first
   then check whether the specified 'ssid' exists among them or not.*/
  memset(AtCmd, '\0', MAX_AT_CMD_SIZE);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	3324      	adds	r3, #36	; 0x24
 8005820:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005824:	2100      	movs	r1, #0
 8005826:	4618      	mov	r0, r3
 8005828:	f008 f8b0 	bl	800d98c <memset>
  sprintf((char *)AtCmd, "AT+CWJAP=\"%s\",\"%s\"%c%c", Ssid, Password, '\r', '\n');
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8005832:	230a      	movs	r3, #10
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	230d      	movs	r3, #13
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68ba      	ldr	r2, [r7, #8]
 800583e:	490b      	ldr	r1, [pc, #44]	; (800586c <_ZN9WifiUsart23ESP8266_JoinAccessPointEPhS0_+0x5c>)
 8005840:	f008 fe78 	bl	800e534 <siprintf>

  /* Send the command */
  Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	3324      	adds	r3, #36	; 0x24
 800584e:	4618      	mov	r0, r3
 8005850:	f7fa fd1e 	bl	8000290 <strlen>
 8005854:	4602      	mov	r2, r0
 8005856:	4b06      	ldr	r3, [pc, #24]	; (8005870 <_ZN9WifiUsart23ESP8266_JoinAccessPointEPhS0_+0x60>)
 8005858:	4621      	mov	r1, r4
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f930 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 8005860:	6178      	str	r0, [r7, #20]
  
  return Ret;
 8005862:	697b      	ldr	r3, [r7, #20]
}
 8005864:	4618      	mov	r0, r3
 8005866:	371c      	adds	r7, #28
 8005868:	46bd      	mov	sp, r7
 800586a:	bd90      	pop	{r4, r7, pc}
 800586c:	08012720 	.word	0x08012720
 8005870:	0801269c 	.word	0x0801269c

08005874 <_ZN9WifiUsart23ESP8266_QuitAccessPointEv>:
  * @brief  Quit an Access point if any.
  * @param  None
  * @retval returns ESP8266_AT_COMMAND_OK on success and ESP8266_AT_COMMAND_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_QuitAccessPoint(void)
{
 8005874:	b590      	push	{r4, r7, lr}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  WifiUsart::ESP8266_Status Ret;
  
  /* Construct the CWQAP command */
  memset(AtCmd, '\0', MAX_AT_CMD_SIZE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3324      	adds	r3, #36	; 0x24
 8005880:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005884:	2100      	movs	r1, #0
 8005886:	4618      	mov	r0, r3
 8005888:	f008 f880 	bl	800d98c <memset>
  sprintf((char *)AtCmd, "AT+CWQAP%c%c", '\r', '\n');
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8005892:	230a      	movs	r3, #10
 8005894:	220d      	movs	r2, #13
 8005896:	490b      	ldr	r1, [pc, #44]	; (80058c4 <_ZN9WifiUsart23ESP8266_QuitAccessPointEv+0x50>)
 8005898:	f008 fe4c 	bl	800e534 <siprintf>

  /* Send the command */
  Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	3324      	adds	r3, #36	; 0x24
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fa fcf2 	bl	8000290 <strlen>
 80058ac:	4602      	mov	r2, r0
 80058ae:	4b06      	ldr	r3, [pc, #24]	; (80058c8 <_ZN9WifiUsart23ESP8266_QuitAccessPointEv+0x54>)
 80058b0:	4621      	mov	r1, r4
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 f904 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 80058b8:	60f8      	str	r0, [r7, #12]
  
  return Ret;
 80058ba:	68fb      	ldr	r3, [r7, #12]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd90      	pop	{r4, r7, pc}
 80058c4:	08012738 	.word	0x08012738
 80058c8:	0801269c 	.word	0x0801269c

080058cc <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh>:
                 only the Station Mode is supported.
  * @param  IpAddress buffer to contain the IP address.
  * @retval Returns ESP8266_Status::ESP8266_OK on success and ESP8266_Status::ESP8266_ERROR otherwise
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_GetIPAddress(ESP8266_Mode Mode, uint8_t* IpAddress)
{
 80058cc:	b590      	push	{r4, r7, lr}
 80058ce:	b089      	sub	sp, #36	; 0x24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  WifiUsart::ESP8266_Status Ret = ESP8266_Status::ESP8266_OK;
 80058d8:	2300      	movs	r3, #0
 80058da:	61fb      	str	r3, [r7, #28]
  char *Token, *temp;
  
  /* Initialize the IP address and command fields */
  strcpy((char *)IpAddress, "0.0.0.0");
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4922      	ldr	r1, [pc, #136]	; (8005968 <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh+0x9c>)
 80058e0:	461a      	mov	r2, r3
 80058e2:	460b      	mov	r3, r1
 80058e4:	cb03      	ldmia	r3!, {r0, r1}
 80058e6:	6010      	str	r0, [r2, #0]
 80058e8:	6051      	str	r1, [r2, #4]
  memset(AtCmd, '\0', MAX_AT_CMD_SIZE);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	3324      	adds	r3, #36	; 0x24
 80058ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058f2:	2100      	movs	r1, #0
 80058f4:	4618      	mov	r0, r3
 80058f6:	f008 f849 	bl	800d98c <memset>
  
  /* Construct the CIFSR command */
  sprintf((char *)AtCmd, "AT+CIFSR%c%c", '\r', '\n');
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8005900:	230a      	movs	r3, #10
 8005902:	220d      	movs	r2, #13
 8005904:	4919      	ldr	r1, [pc, #100]	; (800596c <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh+0xa0>)
 8005906:	f008 fe15 	bl	800e534 <siprintf>

  /* Send the CIFSR command */
  Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	3324      	adds	r3, #36	; 0x24
 8005914:	4618      	mov	r0, r3
 8005916:	f7fa fcbb 	bl	8000290 <strlen>
 800591a:	4602      	mov	r2, r0
 800591c:	4b14      	ldr	r3, [pc, #80]	; (8005970 <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh+0xa4>)
 800591e:	4621      	mov	r1, r4
 8005920:	68f8      	ldr	r0, [r7, #12]
 8005922:	f000 f8cd 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 8005926:	61f8      	str	r0, [r7, #28]
  
  /* If ESP8266_Status::ESP8266_OK is returned it means the IP Adress inside the RxBuffer 
     has already been read */
  if ( Ret == ESP8266_Status::ESP8266_OK)
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d116      	bne.n	800595c <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh+0x90>
  {
    /* The IpAddress for the Station Mode is returned in the format
     ' STAIP,"ip_address" '
      look for the token "STAIP," , then read the ip address located 
      between two double quotes */
    Token = strstr((char *)RxBuffer, "STAIP,");
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005934:	490f      	ldr	r1, [pc, #60]	; (8005974 <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh+0xa8>)
 8005936:	4618      	mov	r0, r3
 8005938:	f008 fe31 	bl	800e59e <strstr>
 800593c:	61b8      	str	r0, [r7, #24]
    Token+=7;
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	3307      	adds	r3, #7
 8005942:	61bb      	str	r3, [r7, #24]
    
    temp = strstr(Token, "\"");
 8005944:	2122      	movs	r1, #34	; 0x22
 8005946:	69b8      	ldr	r0, [r7, #24]
 8005948:	f008 fe14 	bl	800e574 <strchr>
 800594c:	6178      	str	r0, [r7, #20]
    *temp = '\0';
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2200      	movs	r2, #0
 8005952:	701a      	strb	r2, [r3, #0]
 
    /* Get the IP address value */
    strcpy((char *)IpAddress, Token);
 8005954:	69b9      	ldr	r1, [r7, #24]
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f008 fe19 	bl	800e58e <strcpy>
  }
  
  return Ret;
 800595c:	69fb      	ldr	r3, [r7, #28]
}
 800595e:	4618      	mov	r0, r3
 8005960:	3724      	adds	r7, #36	; 0x24
 8005962:	46bd      	mov	sp, r7
 8005964:	bd90      	pop	{r4, r7, pc}
 8005966:	bf00      	nop
 8005968:	08012748 	.word	0x08012748
 800596c:	08012750 	.word	0x08012750
 8005970:	0801269c 	.word	0x0801269c
 8005974:	08012760 	.word	0x08012760

08005978 <_ZN9WifiUsart27ESP8266_EstablishConnectionEPKNS_22ESP8266_ConnectionInfoE>:
  * @brief  Establish a network connection.
  * @param  Connection_info a pointer to a ESP8266_ConnectionInfo struct containing the connection info.
  * @retval Returns ESP8266_AT_COMMAND_OK on success and ESP8266_AT_COMMAND_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_EstablishConnection(const ESP8266_ConnectionInfo* connection_info)
{
 8005978:	b590      	push	{r4, r7, lr}
 800597a:	b087      	sub	sp, #28
 800597c:	af02      	add	r7, sp, #8
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  WifiUsart::ESP8266_Status Ret;
  
  /* Check the connection mode */
  if (connection_info->isServer)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	7f1b      	ldrb	r3, [r3, #28]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <_ZN9WifiUsart27ESP8266_EstablishConnectionEPKNS_22ESP8266_ConnectionInfoE+0x16>
  {
	/* Server mode not supported for this version yet */
    return ESP8266_Status::ESP8266_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e025      	b.n	80059da <_ZN9WifiUsart27ESP8266_EstablishConnectionEPKNS_22ESP8266_ConnectionInfoE+0x62>
  }
  
  /* Construct the CIPSTART command */
  memset(AtCmd, '\0', MAX_AT_CMD_SIZE);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	3324      	adds	r3, #36	; 0x24
 8005992:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005996:	2100      	movs	r1, #0
 8005998:	4618      	mov	r0, r3
 800599a:	f007 fff7 	bl	800d98c <memset>
  sprintf((char *)AtCmd, "AT+CIPSTART=\"TCP\",\"%s\",%lu%c%c", (char *)connection_info->ipAddress, connection_info->port,'\r', '\n');
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	691a      	ldr	r2, [r3, #16]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	210a      	movs	r1, #10
 80059ae:	9101      	str	r1, [sp, #4]
 80059b0:	210d      	movs	r1, #13
 80059b2:	9100      	str	r1, [sp, #0]
 80059b4:	490b      	ldr	r1, [pc, #44]	; (80059e4 <_ZN9WifiUsart27ESP8266_EstablishConnectionEPKNS_22ESP8266_ConnectionInfoE+0x6c>)
 80059b6:	f008 fdbd 	bl	800e534 <siprintf>
  
  /* Send the CIPSTART command */

  Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_OK_STRING); 
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	3324      	adds	r3, #36	; 0x24
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fa fc63 	bl	8000290 <strlen>
 80059ca:	4602      	mov	r2, r0
 80059cc:	4b06      	ldr	r3, [pc, #24]	; (80059e8 <_ZN9WifiUsart27ESP8266_EstablishConnectionEPKNS_22ESP8266_ConnectionInfoE+0x70>)
 80059ce:	4621      	mov	r1, r4
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f875 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 80059d6:	60f8      	str	r0, [r7, #12]

  
  return Ret;
 80059d8:	68fb      	ldr	r3, [r7, #12]
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd90      	pop	{r4, r7, pc}
 80059e2:	bf00      	nop
 80059e4:	08012768 	.word	0x08012768
 80059e8:	0801269c 	.word	0x0801269c

080059ec <_ZN9WifiUsart16ESP8266_SendDataEPhm>:
  * @param  Buffer: the buffer to send
  * @param  Length: the Buffer's data size.
  * @retval Returns ESP8266_Status::ESP8266_OK on success and ESP8266_Status::ESP8266_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_SendData(uint8_t* Buffer, uint32_t Length)
{
 80059ec:	b590      	push	{r4, r7, lr}
 80059ee:	b089      	sub	sp, #36	; 0x24
 80059f0:	af02      	add	r7, sp, #8
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
  WifiUsart::ESP8266_Status Ret = ESP8266_Status::ESP8266_OK;
 80059f8:	2300      	movs	r3, #0
 80059fa:	617b      	str	r3, [r7, #20]
  
  if (Buffer != NULL)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d03e      	beq.n	8005a80 <_ZN9WifiUsart16ESP8266_SendDataEPhm+0x94>
  {
    uint32_t tickStart;
	
	/* Construct the CIPSEND command */
    memset(AtCmd, '\0', MAX_AT_CMD_SIZE);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	3324      	adds	r3, #36	; 0x24
 8005a06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f007 ffbd 	bl	800d98c <memset>
    sprintf((char *)AtCmd, "AT+CIPSEND=%lu%c%c", Length, '\r', '\n');
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8005a18:	230a      	movs	r3, #10
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	230d      	movs	r3, #13
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	491a      	ldr	r1, [pc, #104]	; (8005a8c <_ZN9WifiUsart16ESP8266_SendDataEPhm+0xa0>)
 8005a22:	f008 fd87 	bl	800e534 <siprintf>
    
    /* The CIPSEND command doesn't have a return command
       until the data is actually sent. Thus we check here whether
       we got the '>' prompt or not. */
    Ret = runAtCmd(AtCmd, strlen((char *)AtCmd), (uint8_t*)AT_SEND_PROMPT_STRING);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	3324      	adds	r3, #36	; 0x24
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7fa fc2d 	bl	8000290 <strlen>
 8005a36:	4602      	mov	r2, r0
 8005a38:	4b15      	ldr	r3, [pc, #84]	; (8005a90 <_ZN9WifiUsart16ESP8266_SendDataEPhm+0xa4>)
 8005a3a:	4621      	mov	r1, r4
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 f83f 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 8005a42:	6178      	str	r0, [r7, #20]
  
    /* Return Error */
    if (Ret != ESP8266_Status::ESP8266_OK)
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <_ZN9WifiUsart16ESP8266_SendDataEPhm+0x62>
    {
        return ESP8266_Status::ESP8266_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e019      	b.n	8005a82 <_ZN9WifiUsart16ESP8266_SendDataEPhm+0x96>
    }
  
   /* Wait before sending data. */
    tickStart = HAL_GetTick();
 8005a4e:	f001 f9d9 	bl	8006e04 <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - tickStart < 500)
 8005a54:	f001 f9d6 	bl	8006e04 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	f240 12f3 	movw	r2, #499	; 0x1f3
 8005a62:	4293      	cmp	r3, r2
 8005a64:	bf94      	ite	ls
 8005a66:	2301      	movls	r3, #1
 8005a68:	2300      	movhi	r3, #0
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d000      	beq.n	8005a72 <_ZN9WifiUsart16ESP8266_SendDataEPhm+0x86>
 8005a70:	e7f0      	b.n	8005a54 <_ZN9WifiUsart16ESP8266_SendDataEPhm+0x68>
    {
    }

	/* Send the data */
	Ret = runAtCmd(Buffer, Length, (uint8_t*)AT_SEND_OK_STRING);
 8005a72:	4b08      	ldr	r3, [pc, #32]	; (8005a94 <_ZN9WifiUsart16ESP8266_SendDataEPhm+0xa8>)
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	68b9      	ldr	r1, [r7, #8]
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 f821 	bl	8005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>
 8005a7e:	6178      	str	r0, [r7, #20]
  }
  
  return Ret;
 8005a80:	697b      	ldr	r3, [r7, #20]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	371c      	adds	r7, #28
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd90      	pop	{r4, r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	08012798 	.word	0x08012798
 8005a90:	080127ac 	.word	0x080127ac
 8005a94:	080127b4 	.word	0x080127b4

08005a98 <_ZN9WifiUsart19ESP8266_ReceiveDataEPhmPm>:
  * @param  Length the maximum data size to receive.
  * @param RetLength the actual data received.
  * @retval returns ESP8266_Status::ESP8266_OK on success and ESP8266_Status::ESP8266_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::ESP8266_ReceiveData(uint8_t* pData, uint32_t Length, uint32_t* RetLength)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
 8005aa4:	603b      	str	r3, [r7, #0]
  WifiUsart::ESP8266_Status Ret;
  
  /* Receive the data from the host */
  Ret = getData(pData, Length, RetLength);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	68b9      	ldr	r1, [r7, #8]
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 f865 	bl	8005b7c <_ZN9WifiUsart7getDataEPhmPm>
 8005ab2:	6178      	str	r0, [r7, #20]
  
  return Ret;
 8005ab4:	697b      	ldr	r3, [r7, #20]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3718      	adds	r7, #24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
	...

08005ac0 <_ZN9WifiUsart8runAtCmdEPhmPKh>:
  * @param  Length the maximum data size to receive.
  * @param  Token the expected output if command runs successfully
  * @retval Returns ESP8266_Status::ESP8266_OK on success and ESP8266_Status::ESP8266_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::runAtCmd(uint8_t* cmd, uint32_t Length, const uint8_t* Token)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
  uint32_t idx = 0;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	617b      	str	r3, [r7, #20]
  uint8_t RxChar;
  #ifdef DEBUG_ESP8266
  DEBUG_PRINTF("%s\r\n", cmd);
  #endif
  /* Reset the Rx buffer to make sure no previous data exist */
  memset(RxBuffer, '\0', MAX_BUFFER_SIZE);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005ad8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005adc:	2100      	movs	r1, #0
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f007 ff54 	bl	800d98c <memset>
  
  /* Send the command */
  if (ESP8266_IO_Send(cmd, Length) < 0)
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	68b9      	ldr	r1, [r7, #8]
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 f964 	bl	8005db6 <_ZN9WifiUsart15ESP8266_IO_SendEPhm>
 8005aee:	4603      	mov	r3, r0
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	09db      	lsrs	r3, r3, #7
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <_ZN9WifiUsart8runAtCmdEPhmPKh+0x3e>
  {
    return ESP8266_Status::ESP8266_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e038      	b.n	8005b70 <_ZN9WifiUsart8runAtCmdEPhmPKh+0xb0>

  /* Wait for reception */
  while (1)
  {	
	/* Wait to recieve data */
    if (ESP8266_IO_Receive(&RxChar, 1) != 0)
 8005afe:	f107 0313 	add.w	r3, r7, #19
 8005b02:	2201      	movs	r2, #1
 8005b04:	4619      	mov	r1, r3
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 f975 	bl	8005df6 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	bf14      	ite	ne
 8005b12:	2301      	movne	r3, #1
 8005b14:	2300      	moveq	r3, #0
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d025      	beq.n	8005b68 <_ZN9WifiUsart8runAtCmdEPhmPKh+0xa8>
    {
      RxBuffer[idx++] = RxChar; 
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	617a      	str	r2, [r7, #20]
 8005b22:	7cf9      	ldrb	r1, [r7, #19]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4413      	add	r3, r2
 8005b28:	460a      	mov	r2, r1
 8005b2a:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    {
      break;
    }
    
	/* Check that max buffer size has not been reached */
    if (idx == MAX_BUFFER_SIZE)
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d019      	beq.n	8005b6c <_ZN9WifiUsart8runAtCmdEPhmPKh+0xac>
    {
      break;
    }

	/* Extract the Token */
    if (strstr((char *)RxBuffer, (char *)Token) != NULL)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005b3e:	6839      	ldr	r1, [r7, #0]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f008 fd2c 	bl	800e59e <strstr>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <_ZN9WifiUsart8runAtCmdEPhmPKh+0x90>
    {
      return ESP8266_Status::ESP8266_OK;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	e00f      	b.n	8005b70 <_ZN9WifiUsart8runAtCmdEPhmPKh+0xb0>
    }
    
	/* Check if the message contains error code */
    if (strstr((char *)RxBuffer, AT_ERROR_STRING) != NULL)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005b56:	4908      	ldr	r1, [pc, #32]	; (8005b78 <_ZN9WifiUsart8runAtCmdEPhmPKh+0xb8>)
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f008 fd20 	bl	800e59e <strstr>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d0cc      	beq.n	8005afe <_ZN9WifiUsart8runAtCmdEPhmPKh+0x3e>
    {
      return ESP8266_Status::ESP8266_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e003      	b.n	8005b70 <_ZN9WifiUsart8runAtCmdEPhmPKh+0xb0>
      break;
 8005b68:	bf00      	nop
 8005b6a:	e000      	b.n	8005b6e <_ZN9WifiUsart8runAtCmdEPhmPKh+0xae>
      break;
 8005b6c:	bf00      	nop
    }
  }
  //printf("%s\n",RxBuffer);
  return ESP8266_Status::ESP8266_ERROR;
 8005b6e:	2301      	movs	r3, #1
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3718      	adds	r7, #24
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	080127c0 	.word	0x080127c0

08005b7c <_ZN9WifiUsart7getDataEPhmPm>:
  * @param  Length the maximum data size to receive.
  * @param  RetLength Length of received data
  * @retval Returns ESP8266_Status::ESP8266_OK on success and ESP8266_Status::ESP8266_ERROR otherwise.
  */
WifiUsart::ESP8266_Status WifiUsart::getData(uint8_t* Buffer, uint32_t Length, uint32_t* RetLength)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	603b      	str	r3, [r7, #0]
  uint8_t RxChar;
  uint32_t idx = 0;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	61fb      	str	r3, [r7, #28]
  uint8_t LengthString[4];
  uint32_t LengthValue;
  uint8_t i = 0;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	75fb      	strb	r3, [r7, #23]
  ESP8266_Boolean newChunk  = ESP8266_FALSE;
 8005b92:	2300      	movs	r3, #0
 8005b94:	75bb      	strb	r3, [r7, #22]
  
  /* Reset the reception data length */
  *RetLength = 0;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]

  /* Reset the reception buffer */  
  memset(RxBuffer, '\0', MAX_BUFFER_SIZE);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005ba2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f007 feef 	bl	800d98c <memset>
       - Extract the 'chunk_size' then read the next 'chunk_size' bytes as actual data
       - Mark end of the chunk.
       - Repeat steps above until no more data is available. */
  while (1)
  {
    if (ESP8266_IO_Receive(&RxChar, 1) != 0)
 8005bae:	f107 0315 	add.w	r3, r7, #21
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f000 f91d 	bl	8005df6 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	bf14      	ite	ne
 8005bc2:	2301      	movne	r3, #1
 8005bc4:	2300      	moveq	r3, #0
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d033      	beq.n	8005c34 <_ZN9WifiUsart7getDataEPhmPm+0xb8>
    {
      /* The data chunk starts with +IPD,<chunk length>: */
      if ( newChunk == ESP8266_TRUE)
 8005bcc:	7dbb      	ldrb	r3, [r7, #22]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d121      	bne.n	8005c16 <_ZN9WifiUsart7getDataEPhmPm+0x9a>
      {
        /* Read the next lendthValue bytes as part from the actual data. */
        if (LengthValue--) 
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	1e5a      	subs	r2, r3, #1
 8005bd6:	61ba      	str	r2, [r7, #24]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	bf14      	ite	ne
 8005bdc:	2301      	movne	r3, #1
 8005bde:	2300      	moveq	r3, #0
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00a      	beq.n	8005bfc <_ZN9WifiUsart7getDataEPhmPm+0x80>
        {
          *Buffer++ = RxChar;
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	1c5a      	adds	r2, r3, #1
 8005bea:	60ba      	str	r2, [r7, #8]
 8005bec:	7d7a      	ldrb	r2, [r7, #21]
 8005bee:	701a      	strb	r2, [r3, #0]
          (*RetLength)++;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	601a      	str	r2, [r3, #0]
 8005bfa:	e00c      	b.n	8005c16 <_ZN9WifiUsart7getDataEPhmPm+0x9a>
        }
        else
        {
           /* Clear the buffer as the new chunk has ended. */
           newChunk = ESP8266_FALSE;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	75bb      	strb	r3, [r7, #22]
           memset(RxBuffer, '\0', MAX_BUFFER_SIZE);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005c06:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f007 febd 	bl	800d98c <memset>
           idx = 0;
 8005c12:	2300      	movs	r3, #0
 8005c14:	61fb      	str	r3, [r7, #28]
        }
      }
      RxBuffer[idx++] = RxChar;
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	61fa      	str	r2, [r7, #28]
 8005c1c:	7d79      	ldrb	r1, [r7, #21]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	4413      	add	r3, r2
 8005c22:	460a      	mov	r2, r1
 8005c24:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
      {
        break;
      }
    }

    if (idx == MAX_BUFFER_SIZE)
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d110      	bne.n	8005c54 <_ZN9WifiUsart7getDataEPhmPm+0xd8>
 8005c32:	e007      	b.n	8005c44 <_ZN9WifiUsart7getDataEPhmPm+0xc8>
      if ((newChunk == ESP8266_TRUE) && (LengthValue != 0))
 8005c34:	7dbb      	ldrb	r3, [r7, #22]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d158      	bne.n	8005cec <_ZN9WifiUsart7getDataEPhmPm+0x170>
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d055      	beq.n	8005cec <_ZN9WifiUsart7getDataEPhmPm+0x170>
        return ESP8266_Status::ESP8266_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e054      	b.n	8005cee <_ZN9WifiUsart7getDataEPhmPm+0x172>
    {
      /* In case of Buffer overflow, return error */
      if ((newChunk == ESP8266_TRUE) && (LengthValue != 0))
 8005c44:	7dbb      	ldrb	r3, [r7, #22]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d150      	bne.n	8005cec <_ZN9WifiUsart7getDataEPhmPm+0x170>
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d04d      	beq.n	8005cec <_ZN9WifiUsart7getDataEPhmPm+0x170>
      {
        return ESP8266_Status::ESP8266_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e04c      	b.n	8005cee <_ZN9WifiUsart7getDataEPhmPm+0x172>
        break;
      }
    }
	
    /* When a new chunk is met, extact its size */
    if ((strstr((char *)RxBuffer, AT_IPD_STRING) != NULL) && (newChunk == ESP8266_FALSE)) 
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005c5a:	4927      	ldr	r1, [pc, #156]	; (8005cf8 <_ZN9WifiUsart7getDataEPhmPm+0x17c>)
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f008 fc9e 	bl	800e59e <strstr>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d027      	beq.n	8005cb8 <_ZN9WifiUsart7getDataEPhmPm+0x13c>
 8005c68:	7dbb      	ldrb	r3, [r7, #22]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d124      	bne.n	8005cb8 <_ZN9WifiUsart7getDataEPhmPm+0x13c>
    {
      i = 0;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	75fb      	strb	r3, [r7, #23]
      memset(LengthString, '\0', 4);
 8005c72:	f107 0310 	add.w	r3, r7, #16
 8005c76:	2204      	movs	r2, #4
 8005c78:	2100      	movs	r1, #0
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f007 fe86 	bl	800d98c <memset>
      do
      {
        ESP8266_IO_Receive(&RxChar, 1);
 8005c80:	f107 0315 	add.w	r3, r7, #21
 8005c84:	2201      	movs	r2, #1
 8005c86:	4619      	mov	r1, r3
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f000 f8b4 	bl	8005df6 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm>
        LengthString[i++] = RxChar;
 8005c8e:	7dfb      	ldrb	r3, [r7, #23]
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	75fa      	strb	r2, [r7, #23]
 8005c94:	7d7a      	ldrb	r2, [r7, #21]
 8005c96:	3320      	adds	r3, #32
 8005c98:	443b      	add	r3, r7
 8005c9a:	f803 2c10 	strb.w	r2, [r3, #-16]
      }
      while(RxChar != ':');
 8005c9e:	7d7b      	ldrb	r3, [r7, #21]
 8005ca0:	2b3a      	cmp	r3, #58	; 0x3a
 8005ca2:	d000      	beq.n	8005ca6 <_ZN9WifiUsart7getDataEPhmPm+0x12a>
      do
 8005ca4:	e7ec      	b.n	8005c80 <_ZN9WifiUsart7getDataEPhmPm+0x104>

	  /* Get the buffer length */
      LengthValue = atoi((char *)LengthString);
 8005ca6:	f107 0310 	add.w	r3, r7, #16
 8005caa:	4618      	mov	r0, r3
 8005cac:	f007 fdf7 	bl	800d89e <atoi>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	61bb      	str	r3, [r7, #24]
      newChunk = ESP8266_TRUE;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	75bb      	strb	r3, [r7, #22]
    }

	/* Check if message contains error code */
    if (strstr((char *)RxBuffer, AT_ERROR_STRING) != NULL)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005cbe:	490f      	ldr	r1, [pc, #60]	; (8005cfc <_ZN9WifiUsart7getDataEPhmPm+0x180>)
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f008 fc6c 	bl	800e59e <strstr>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d001      	beq.n	8005cd0 <_ZN9WifiUsart7getDataEPhmPm+0x154>
    {
      return ESP8266_Status::ESP8266_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e00e      	b.n	8005cee <_ZN9WifiUsart7getDataEPhmPm+0x172>
    }

	/* Check for the chunk end */
    if (strstr((char *)RxBuffer, AT_IPD_OK_STRING) != NULL)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005cd6:	490a      	ldr	r1, [pc, #40]	; (8005d00 <_ZN9WifiUsart7getDataEPhmPm+0x184>)
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f008 fc60 	bl	800e59e <strstr>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f43f af64 	beq.w	8005bae <_ZN9WifiUsart7getDataEPhmPm+0x32>
    {
      newChunk = ESP8266_FALSE;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	75bb      	strb	r3, [r7, #22]
    if (ESP8266_IO_Receive(&RxChar, 1) != 0)
 8005cea:	e760      	b.n	8005bae <_ZN9WifiUsart7getDataEPhmPm+0x32>
    }
  }
  
  return ESP8266_Status::ESP8266_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	080127c8 	.word	0x080127c8
 8005cfc:	080127c0 	.word	0x080127c0
 8005d00:	080127d0 	.word	0x080127d0

08005d04 <_ZN9WifiUsart17ESP8266_CH_ENABLEEv>:
    void ESP8266_CH_ENABLE() {HAL_GPIO_WritePin(ESP8266_CH_PD_GPIO_Port, ESP8266_CH_PD_Pin, GPIO_PIN_SET);}
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d12:	4803      	ldr	r0, [pc, #12]	; (8005d20 <_ZN9WifiUsart17ESP8266_CH_ENABLEEv+0x1c>)
 8005d14:	f002 f8d2 	bl	8007ebc <HAL_GPIO_WritePin>
 8005d18:	bf00      	nop
 8005d1a:	3708      	adds	r7, #8
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	40020800 	.word	0x40020800

08005d24 <_ZN9WifiUsart18ESP8266_CH_DISABLEEv>:
    void ESP8266_CH_DISABLE() {HAL_GPIO_WritePin(ESP8266_CH_PD_GPIO_Port, ESP8266_CH_PD_Pin, GPIO_PIN_RESET);}
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005d32:	4803      	ldr	r0, [pc, #12]	; (8005d40 <_ZN9WifiUsart18ESP8266_CH_DISABLEEv+0x1c>)
 8005d34:	f002 f8c2 	bl	8007ebc <HAL_GPIO_WritePin>
 8005d38:	bf00      	nop
 8005d3a:	3708      	adds	r7, #8
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	40020800 	.word	0x40020800

08005d44 <_ZN9WifiUsart15ESP8266_IO_InitEv>:
  *         then starts asynchronous listening on the RX port.
  * @param None
  * @retval 0 on success, -1 otherwise.
  */
int8_t WifiUsart::ESP8266_IO_Init(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  ESP8266_RST_DISABLE();
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f7ff fc8d 	bl	800566c <_ZN9WifiUsart19ESP8266_RST_DISABLEEv>
  ESP8266_CH_DISABLE();
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7ff ffe6 	bl	8005d24 <_ZN9WifiUsart18ESP8266_CH_DISABLEEv>
  HAL_Delay(100);
 8005d58:	2064      	movs	r0, #100	; 0x64
 8005d5a:	f001 f85f 	bl	8006e1c <HAL_Delay>
  ESP8266_CH_ENABLE();
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7ff ffd0 	bl	8005d04 <_ZN9WifiUsart17ESP8266_CH_ENABLEEv>

  /* Once the WiFi UART is intialized, start an asynchrounous recursive 
  listening. the HAL_UART_Receive_IT() call below will wait until one char is
  received to trigger the HAL_UART_RxCpltCallback(). The latter will recursively
  call the former to read another char.  */
  WiFiRxBuffer.head = 0;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f8a3 2f02 	strh.w	r2, [r3, #3842]	; 0xf02
  WiFiRxBuffer.tail = 0;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f8a3 2f00 	strh.w	r2, [r3, #3840]	; 0xf00

  HAL_UART_Receive_IT(WiFiUartHandle, (uint8_t *)&WiFiRxBuffer.data[WiFiRxBuffer.tail], 1);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	6818      	ldr	r0, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8b3 3f00 	ldrh.w	r3, [r3, #3840]	; 0xf00
 8005d80:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	4413      	add	r3, r2
 8005d88:	2201      	movs	r2, #1
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	f004 f96e 	bl	800a06c <HAL_UART_Receive_IT>
  return 0;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <_ZN9WifiUsart17ESP8266_IO_DeInitEv>:
  *         the esp8266 commands can't be executed anymore.
  * @param  None.
  * @retval None.
  */
void WifiUsart::ESP8266_IO_DeInit(void)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b082      	sub	sp, #8
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  /* Reset USART configuration to default */
  HAL_UART_DeInit(WiFiUartHandle);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4618      	mov	r0, r3
 8005daa:	f004 f89e 	bl	8009eea <HAL_UART_DeInit>
}
 8005dae:	bf00      	nop
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <_ZN9WifiUsart15ESP8266_IO_SendEPhm>:
  * @param pData: data to send.
  * @param Length: the data length.
  * @retval 0 on success, -1 otherwise.
  */
int8_t WifiUsart::ESP8266_IO_Send(uint8_t* pData, uint32_t Length)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b084      	sub	sp, #16
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	60f8      	str	r0, [r7, #12]
 8005dbe:	60b9      	str	r1, [r7, #8]
 8005dc0:	607a      	str	r2, [r7, #4]
  /* Unlike the ESP8266_IO_Receive(), the ESP8266_IO_Send() is using a blocking call
     to ensure that the AT commands were correctly sent. */
  if (HAL_UART_Transmit(WiFiUartHandle, (uint8_t*)pData, Length, DEFAULT_TIME_OUT) != HAL_OK)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	6818      	ldr	r0, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005dd0:	68b9      	ldr	r1, [r7, #8]
 8005dd2:	f004 f8b9 	bl	8009f48 <HAL_UART_Transmit>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	bf14      	ite	ne
 8005ddc:	2301      	movne	r3, #1
 8005dde:	2300      	moveq	r3, #0
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d002      	beq.n	8005dec <_ZN9WifiUsart15ESP8266_IO_SendEPhm+0x36>
  {
     return -1;
 8005de6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dea:	e000      	b.n	8005dee <_ZN9WifiUsart15ESP8266_IO_SendEPhm+0x38>
  }
  
  return 0;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm>:
  * @param  Buffer: a buffer inside which the data will be read.
  * @param  Length: the Maximum size of the data to receive.
  * @retval int32_t: the actual data size that has been received.
  */
int32_t WifiUsart::ESP8266_IO_Receive(uint8_t* Buffer, uint32_t Length)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b086      	sub	sp, #24
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	60f8      	str	r0, [r7, #12]
 8005dfe:	60b9      	str	r1, [r7, #8]
 8005e00:	607a      	str	r2, [r7, #4]
  uint32_t ReadData = 0;
 8005e02:	2300      	movs	r3, #0
 8005e04:	617b      	str	r3, [r7, #20]
  
  /* Loop until data received */
  while (Length--)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	1e5a      	subs	r2, r3, #1
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	bf14      	ite	ne
 8005e10:	2301      	movne	r3, #1
 8005e12:	2300      	moveq	r3, #0
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d03a      	beq.n	8005e90 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x9a>
  {
    uint32_t tickStart = HAL_GetTick();
 8005e1a:	f000 fff3 	bl	8006e04 <HAL_GetTick>
 8005e1e:	6138      	str	r0, [r7, #16]
    do
    {
      if(WiFiRxBuffer.head != WiFiRxBuffer.tail)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f8b3 2f02 	ldrh.w	r2, [r3, #3842]	; 0xf02
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f8b3 3f00 	ldrh.w	r3, [r3, #3840]	; 0xf00
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d01e      	beq.n	8005e6e <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x78>
      {
        /* serial data available, so return data to user */
        *Buffer++ = WiFiRxBuffer.data[WiFiRxBuffer.head++];
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f8b3 3f02 	ldrh.w	r3, [r3, #3842]	; 0xf02
 8005e36:	1c5a      	adds	r2, r3, #1
 8005e38:	b291      	uxth	r1, r2
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	f8a2 1f02 	strh.w	r1, [r2, #3842]	; 0xf02
 8005e40:	4619      	mov	r1, r3
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	1c5a      	adds	r2, r3, #1
 8005e46:	60ba      	str	r2, [r7, #8]
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	440a      	add	r2, r1
 8005e4c:	f892 2700 	ldrb.w	r2, [r2, #1792]	; 0x700
 8005e50:	701a      	strb	r2, [r3, #0]
        ReadData++;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	3301      	adds	r3, #1
 8005e56:	617b      	str	r3, [r7, #20]
		
        /* check for ring buffer wrap */
        if (WiFiRxBuffer.head >= RING_BUFFER_SIZE)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f8b3 3f02 	ldrh.w	r3, [r3, #3842]	; 0xf02
 8005e5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e62:	d313      	bcc.n	8005e8c <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x96>
        {
          /* Ring buffer wrap, so reset head pointer to start of buffer */
          WiFiRxBuffer.head = 0;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f8a3 2f02 	strh.w	r2, [r3, #3842]	; 0xf02
        }
        break;
 8005e6c:	e00e      	b.n	8005e8c <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x96>
      }
    }while((HAL_GetTick() - tickStart ) < DEFAULT_TIME_OUT);
 8005e6e:	f000 ffc9 	bl	8006e04 <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	bf94      	ite	ls
 8005e80:	2301      	movls	r3, #1
 8005e82:	2300      	movhi	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0bd      	beq.n	8005e06 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x10>
    do
 8005e8a:	e7c9      	b.n	8005e20 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x2a>
        break;
 8005e8c:	bf00      	nop
  while (Length--)
 8005e8e:	e7ba      	b.n	8005e06 <_ZN9WifiUsart18ESP8266_IO_ReceiveEPhm+0x10>
  }
  
  return ReadData;
 8005e90:	697b      	ldr	r3, [r7, #20]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3718      	adds	r7, #24
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
	...

08005e9c <Wifi_UART_RxCpltCallback>:
  */

//USARTC(in usart.c)

void Wifi_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  if(UartHandle == wifiUsart.WiFiUartHandle)
 8005ea4:	4b16      	ldr	r3, [pc, #88]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d123      	bne.n	8005ef8 <Wifi_UART_RxCpltCallback+0x5c>
  {
    /* If ring buffer end is reached reset tail pointer to start of buffer */
    if(++wifiUsart.WiFiRxBuffer.tail >= wifiUsart.RING_BUFFER_SIZE)
 8005eb0:	4b13      	ldr	r3, [pc, #76]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005eb2:	f8b3 3f00 	ldrh.w	r3, [r3, #3840]	; 0xf00
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	4b11      	ldr	r3, [pc, #68]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005ebc:	f8a3 2f00 	strh.w	r2, [r3, #3840]	; 0xf00
 8005ec0:	4b0f      	ldr	r3, [pc, #60]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005ec2:	f8b3 3f00 	ldrh.w	r3, [r3, #3840]	; 0xf00
 8005ec6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	bf8c      	ite	hi
 8005ece:	2301      	movhi	r3, #1
 8005ed0:	2300      	movls	r3, #0
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d003      	beq.n	8005ee0 <Wifi_UART_RxCpltCallback+0x44>
    {
    	wifiUsart.WiFiRxBuffer.tail = 0;
 8005ed8:	4b09      	ldr	r3, [pc, #36]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	f8a3 2f00 	strh.w	r2, [r3, #3840]	; 0xf00
    }
    // printf("%c",WiFiRxBuffer.data[WiFiRxBuffer.tail]);
    HAL_UART_Receive_IT(UartHandle, (uint8_t *)&wifiUsart.WiFiRxBuffer.data[wifiUsart.WiFiRxBuffer.tail], 1);
 8005ee0:	4b07      	ldr	r3, [pc, #28]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005ee2:	f8b3 3f00 	ldrh.w	r3, [r3, #3840]	; 0xf00
 8005ee6:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8005eea:	4a05      	ldr	r2, [pc, #20]	; (8005f00 <Wifi_UART_RxCpltCallback+0x64>)
 8005eec:	4413      	add	r3, r2
 8005eee:	2201      	movs	r2, #1
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f004 f8ba 	bl	800a06c <HAL_UART_Receive_IT>
  }
}
 8005ef8:	bf00      	nop
 8005efa:	3708      	adds	r7, #8
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	200080d8 	.word	0x200080d8

08005f04 <_ZN9WifiUsartD1Ev>:
    WifiUsart(UART_HandleTypeDef *husart) : Usart(husart),WiFiUartHandle(husart_) {}
    // handleesp8266wifihost
    WifiUsart(UART_HandleTypeDef *husart, const char* ssid, const char* password, const char* host, uint32_t port)
    : Usart(husart),WiFiUartHandle(husart_)
    {init(ssid,  password,  host,  port);}
    ~WifiUsart() {deinit();}
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	4a07      	ldr	r2, [pc, #28]	; (8005f2c <_ZN9WifiUsartD1Ev+0x28>)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f85a 	bl	8005fcc <_ZN9WifiUsart6deinitEv>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fb ffa4 	bl	8001e68 <_ZN5UsartD1Ev>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4618      	mov	r0, r3
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	08012b94 	.word	0x08012b94

08005f30 <_ZN9WifiUsartD0Ev>:
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f7ff ffe3 	bl	8005f04 <_ZN9WifiUsartD1Ev>
 8005f3e:	f640 7104 	movw	r1, #3844	; 0xf04
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f007 f9c8 	bl	800d2d8 <_ZdlPvj>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3708      	adds	r7, #8
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <_ZN9WifiUsart4initEv>:
#include "wifi_usart.hpp"

void WifiUsart::init()
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
    // init wifi usart
    DEBUG_PRINTF("wifi usart init\r\n");
 8005f5c:	490b      	ldr	r1, [pc, #44]	; (8005f8c <_ZN9WifiUsart4initEv+0x38>)
 8005f5e:	480c      	ldr	r0, [pc, #48]	; (8005f90 <_ZN9WifiUsart4initEv+0x3c>)
 8005f60:	f7ff fafe 	bl	8005560 <_ZN5Usart6printfEPKcz>
    do
    {
        HAL_Delay(100);
 8005f64:	2064      	movs	r0, #100	; 0x64
 8005f66:	f000 ff59 	bl	8006e1c <HAL_Delay>
    } while (ESP8266_Init() != ESP8266_Status::ESP8266_OK);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f7ff fb8e 	bl	800568c <_ZN9WifiUsart12ESP8266_InitEv>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	bf14      	ite	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	2300      	moveq	r3, #0
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d000      	beq.n	8005f82 <_ZN9WifiUsart4initEv+0x2e>
    do
 8005f80:	e7f0      	b.n	8005f64 <_ZN9WifiUsart4initEv+0x10>
}
 8005f82:	bf00      	nop
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	080127d8 	.word	0x080127d8
 8005f90:	200080d0 	.word	0x200080d0

08005f94 <_ZN9WifiUsart4initEPKcS1_S1_m>:


void WifiUsart::init(const char* ssid, const char* password, const char* host, uint32_t port)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
 8005fa0:	603b      	str	r3, [r7, #0]
    // init wifi usart
	init(); // esp8266
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3308      	adds	r3, #8
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	4798      	blx	r3
	join_wifi(ssid, password); // 
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	68b9      	ldr	r1, [r7, #8]
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f83e 	bl	8006034 <_ZN9WifiUsart9join_wifiEPKcS1_>
	connect_host(host, port); // 
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 f895 	bl	80060ec <_ZN9WifiUsart12connect_hostEPKcm>
}
 8005fc2:	bf00      	nop
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <_ZN9WifiUsart6deinitEv>:
	init(); // 
	init(ssid,  password,  host,  port); // esp8266
}

void WifiUsart::deinit()
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
    // deinit wifi usart
    DEBUG_PRINTF("wifi usart deinit\r\n");
 8005fd4:	4905      	ldr	r1, [pc, #20]	; (8005fec <_ZN9WifiUsart6deinitEv+0x20>)
 8005fd6:	4806      	ldr	r0, [pc, #24]	; (8005ff0 <_ZN9WifiUsart6deinitEv+0x24>)
 8005fd8:	f7ff fac2 	bl	8005560 <_ZN5Usart6printfEPKcz>
    ESP8266_DeInit();
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7ff fbef 	bl	80057c0 <_ZN9WifiUsart14ESP8266_DeInitEv>
}
 8005fe2:	bf00      	nop
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	080127ec 	.word	0x080127ec
 8005ff0:	200080d0 	.word	0x200080d0

08005ff4 <_ZN9WifiUsart4recvEPhm>:

int32_t WifiUsart::recv(uint8_t* Buffer, uint32_t Length)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b086      	sub	sp, #24
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	60b9      	str	r1, [r7, #8]
 8005ffe:	607a      	str	r2, [r7, #4]
    uint32_t retLength = 0;
 8006000:	2300      	movs	r3, #0
 8006002:	617b      	str	r3, [r7, #20]
    if(ESP8266_ReceiveData(Buffer, Length, &retLength) != ESP8266_Status::ESP8266_OK)
 8006004:	f107 0314 	add.w	r3, r7, #20
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	68b9      	ldr	r1, [r7, #8]
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f7ff fd43 	bl	8005a98 <_ZN9WifiUsart19ESP8266_ReceiveDataEPhmPm>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	bf14      	ite	ne
 8006018:	2301      	movne	r3, #1
 800601a:	2300      	moveq	r3, #0
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <_ZN9WifiUsart4recvEPhm+0x34>
    {
        return -1;
 8006022:	f04f 33ff 	mov.w	r3, #4294967295
 8006026:	e000      	b.n	800602a <_ZN9WifiUsart4recvEPhm+0x36>
    }
    else
    {
        return retLength;
 8006028:	697b      	ldr	r3, [r7, #20]
    }
}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <_ZN9WifiUsart9join_wifiEPKcS1_>:

void WifiUsart::join_wifi(const char* ssid, const char* password)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
    Trial = 0;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	61da      	str	r2, [r3, #28]
    /* Join Access Point defined by user */
    DEBUG_PRINTF("Joining Access Point:%s ...\n", ssid);
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	4923      	ldr	r1, [pc, #140]	; (80060d8 <_ZN9WifiUsart9join_wifiEPKcS1_+0xa4>)
 800604a:	4824      	ldr	r0, [pc, #144]	; (80060dc <_ZN9WifiUsart9join_wifiEPKcS1_+0xa8>)
 800604c:	f7ff fa88 	bl	8005560 <_ZN5Usart6printfEPKcz>
    while(ESP8266_JoinAccessPoint((uint8_t *)ssid, (uint8_t *)password) != ESP8266_Status::ESP8266_OK)
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	68b9      	ldr	r1, [r7, #8]
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f7ff fbdb 	bl	8005810 <_ZN9WifiUsart23ESP8266_JoinAccessPointEPhS0_>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	bf14      	ite	ne
 8006060:	2301      	movne	r3, #1
 8006062:	2300      	moveq	r3, #0
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00c      	beq.n	8006084 <_ZN9WifiUsart9join_wifiEPKcS1_+0x50>
    {
        DEBUG_PRINTF("Retrying ( %d )to Join Access Point:%s ...\n", Trial, ssid);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	69da      	ldr	r2, [r3, #28]
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	491b      	ldr	r1, [pc, #108]	; (80060e0 <_ZN9WifiUsart9join_wifiEPKcS1_+0xac>)
 8006072:	481a      	ldr	r0, [pc, #104]	; (80060dc <_ZN9WifiUsart9join_wifiEPKcS1_+0xa8>)
 8006074:	f7ff fa74 	bl	8005560 <_ZN5Usart6printfEPKcz>
        if (Trial == MAX_NUM_TRIAL)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2b0a      	cmp	r3, #10
 800607e:	d000      	beq.n	8006082 <_ZN9WifiUsart9join_wifiEPKcS1_+0x4e>
    while(ESP8266_JoinAccessPoint((uint8_t *)ssid, (uint8_t *)password) != ESP8266_Status::ESP8266_OK)
 8006080:	e7e6      	b.n	8006050 <_ZN9WifiUsart9join_wifiEPKcS1_+0x1c>
            break;
 8006082:	bf00      	nop
    }

    /* Check if maximum number of trials has been reached */
    if (Trial == MAX_NUM_TRIAL)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	69db      	ldr	r3, [r3, #28]
 8006088:	2b0a      	cmp	r3, #10
 800608a:	d107      	bne.n	800609c <_ZN9WifiUsart9join_wifiEPKcS1_+0x68>
    {
        DEBUG_PRINTF("Joining Access Point %s Failed!\n\n", ssid);
 800608c:	68ba      	ldr	r2, [r7, #8]
 800608e:	4915      	ldr	r1, [pc, #84]	; (80060e4 <_ZN9WifiUsart9join_wifiEPKcS1_+0xb0>)
 8006090:	4812      	ldr	r0, [pc, #72]	; (80060dc <_ZN9WifiUsart9join_wifiEPKcS1_+0xa8>)
 8006092:	f7ff fa65 	bl	8005560 <_ZN5Usart6printfEPKcz>
        Error_Handler();
 8006096:	f000 fac6 	bl	8006626 <Error_Handler>
        /* Access point joined: start getting IP address */
        ESP8266_GetIPAddress(ESP8266_Mode::ESP8266_STATION_MODE, IpAddress);
        DEBUG_PRINTF("OK!\nGot IP Address: %s\n\n", (char *)IpAddress);
        HAL_Delay(1000);
    }
}
 800609a:	e018      	b.n	80060ce <_ZN9WifiUsart9join_wifiEPKcS1_+0x9a>
        memset(IpAddress, '\0', 15);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	330c      	adds	r3, #12
 80060a0:	220f      	movs	r2, #15
 80060a2:	2100      	movs	r1, #0
 80060a4:	4618      	mov	r0, r3
 80060a6:	f007 fc71 	bl	800d98c <memset>
        ESP8266_GetIPAddress(ESP8266_Mode::ESP8266_STATION_MODE, IpAddress);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	330c      	adds	r3, #12
 80060ae:	461a      	mov	r2, r3
 80060b0:	2100      	movs	r1, #0
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f7ff fc0a 	bl	80058cc <_ZN9WifiUsart20ESP8266_GetIPAddressENS_12ESP8266_ModeEPh>
        DEBUG_PRINTF("OK!\nGot IP Address: %s\n\n", (char *)IpAddress);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	330c      	adds	r3, #12
 80060bc:	461a      	mov	r2, r3
 80060be:	490a      	ldr	r1, [pc, #40]	; (80060e8 <_ZN9WifiUsart9join_wifiEPKcS1_+0xb4>)
 80060c0:	4806      	ldr	r0, [pc, #24]	; (80060dc <_ZN9WifiUsart9join_wifiEPKcS1_+0xa8>)
 80060c2:	f7ff fa4d 	bl	8005560 <_ZN5Usart6printfEPKcz>
        HAL_Delay(1000);
 80060c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80060ca:	f000 fea7 	bl	8006e1c <HAL_Delay>
}
 80060ce:	bf00      	nop
 80060d0:	3710      	adds	r7, #16
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	08012800 	.word	0x08012800
 80060dc:	200080d0 	.word	0x200080d0
 80060e0:	08012820 	.word	0x08012820
 80060e4:	0801284c 	.word	0x0801284c
 80060e8:	08012870 	.word	0x08012870

080060ec <_ZN9WifiUsart12connect_hostEPKcm>:

void WifiUsart::connect_host(const char* host, uint32_t port)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08e      	sub	sp, #56	; 0x38
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
    ESP8266_ConnectionInfo ConnectionInfo;
    //ESP8266_StatusTypeDef Result = ESP8266_Status::ESP8266_OK;
    
    /* Connect to TCP server defined by user */
    DEBUG_PRINTF("Connecting to TCP server:%s:%d ...\n", host, port);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	4930      	ldr	r1, [pc, #192]	; (80061c0 <_ZN9WifiUsart12connect_hostEPKcm+0xd4>)
 80060fe:	4831      	ldr	r0, [pc, #196]	; (80061c4 <_ZN9WifiUsart12connect_hostEPKcm+0xd8>)
 8006100:	f7ff fa2e 	bl	8005560 <_ZN5Usart6printfEPKcz>
    /* Initialize Connection info structure */
    Trial = 0;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	61da      	str	r2, [r3, #28]
    memset(&ConnectionInfo, '\0', sizeof (ESP8266_ConnectionInfo));
 800610a:	f107 0310 	add.w	r3, r7, #16
 800610e:	2220      	movs	r2, #32
 8006110:	2100      	movs	r1, #0
 8006112:	4618      	mov	r0, r3
 8006114:	f007 fc3a 	bl	800d98c <memset>

    ConnectionInfo.connectionType = ESP8266_ConnectionMode::ESP8266_TCP_CONNECTION;
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]
    ConnectionInfo.ipAddress = (uint8_t *)host;
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	623b      	str	r3, [r7, #32]
    ConnectionInfo.isServer = ESP8266_FALSE;
 8006120:	2300      	movs	r3, #0
 8006122:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    ConnectionInfo.port = port;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	627b      	str	r3, [r7, #36]	; 0x24

    /* Wait for communication establishment */
    while (ESP8266_EstablishConnection(&ConnectionInfo) != ESP8266_Status::ESP8266_OK)
 800612a:	f107 0310 	add.w	r3, r7, #16
 800612e:	4619      	mov	r1, r3
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f7ff fc21 	bl	8005978 <_ZN9WifiUsart27ESP8266_EstablishConnectionEPKNS_22ESP8266_ConnectionInfoE>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	bf14      	ite	ne
 800613c:	2301      	movne	r3, #1
 800613e:	2300      	moveq	r3, #0
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d037      	beq.n	80061b6 <_ZN9WifiUsart12connect_hostEPKcm+0xca>
    {
        DEBUG_PRINTF("Retrying( %d ) to connect to %s:%d \n", (int)++Trial, host, port);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	61da      	str	r2, [r3, #28]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	69db      	ldr	r3, [r3, #28]
 8006154:	461a      	mov	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	9300      	str	r3, [sp, #0]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	491a      	ldr	r1, [pc, #104]	; (80061c8 <_ZN9WifiUsart12connect_hostEPKcm+0xdc>)
 800615e:	4819      	ldr	r0, [pc, #100]	; (80061c4 <_ZN9WifiUsart12connect_hostEPKcm+0xd8>)
 8006160:	f7ff f9fe 	bl	8005560 <_ZN5Usart6printfEPKcz>
        HAL_Delay(1000);
 8006164:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006168:	f000 fe58 	bl	8006e1c <HAL_Delay>

        if (Trial == MAX_NUM_TRIAL)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	2b0a      	cmp	r3, #10
 8006172:	d01f      	beq.n	80061b4 <_ZN9WifiUsart12connect_hostEPKcm+0xc8>
        {
            break;
        }

        /* Check if trials number exceeded maximum limit */
        if (Trial == MAX_NUM_TRIAL)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	2b0a      	cmp	r3, #10
 800617a:	d112      	bne.n	80061a2 <_ZN9WifiUsart12connect_hostEPKcm+0xb6>
        {
            DEBUG_PRINTF("Connecting to %s:%d  Failed!\n", host, port);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	4912      	ldr	r1, [pc, #72]	; (80061cc <_ZN9WifiUsart12connect_hostEPKcm+0xe0>)
 8006182:	4810      	ldr	r0, [pc, #64]	; (80061c4 <_ZN9WifiUsart12connect_hostEPKcm+0xd8>)
 8006184:	f7ff f9ec 	bl	8005560 <_ZN5Usart6printfEPKcz>
            DEBUG_PRINTF("Quitting Access Point...\n\n");
 8006188:	4911      	ldr	r1, [pc, #68]	; (80061d0 <_ZN9WifiUsart12connect_hostEPKcm+0xe4>)
 800618a:	480e      	ldr	r0, [pc, #56]	; (80061c4 <_ZN9WifiUsart12connect_hostEPKcm+0xd8>)
 800618c:	f7ff f9e8 	bl	8005560 <_ZN5Usart6printfEPKcz>

            /* Leave the access point */
            ESP8266_QuitAccessPoint();
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f7ff fb6f 	bl	8005874 <_ZN9WifiUsart23ESP8266_QuitAccessPointEv>

            /* Deinitialize the WiFi module */
            ESP8266_DeInit();
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f7ff fb12 	bl	80057c0 <_ZN9WifiUsart14ESP8266_DeInitEv>

            /* Call the error Handler */
            Error_Handler();
 800619c:	f000 fa43 	bl	8006626 <Error_Handler>
 80061a0:	e7c3      	b.n	800612a <_ZN9WifiUsart12connect_hostEPKcm+0x3e>
        }
        else
        {
            DEBUG_PRINTF("Try again...\n");
 80061a2:	490c      	ldr	r1, [pc, #48]	; (80061d4 <_ZN9WifiUsart12connect_hostEPKcm+0xe8>)
 80061a4:	4807      	ldr	r0, [pc, #28]	; (80061c4 <_ZN9WifiUsart12connect_hostEPKcm+0xd8>)
 80061a6:	f7ff f9db 	bl	8005560 <_ZN5Usart6printfEPKcz>
            HAL_Delay(1000);
 80061aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061ae:	f000 fe35 	bl	8006e1c <HAL_Delay>
    while (ESP8266_EstablishConnection(&ConnectionInfo) != ESP8266_Status::ESP8266_OK)
 80061b2:	e7ba      	b.n	800612a <_ZN9WifiUsart12connect_hostEPKcm+0x3e>
            break;
 80061b4:	bf00      	nop
        }
    }
}
 80061b6:	bf00      	nop
 80061b8:	3730      	adds	r7, #48	; 0x30
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	0801288c 	.word	0x0801288c
 80061c4:	200080d0 	.word	0x200080d0
 80061c8:	080128b0 	.word	0x080128b0
 80061cc:	080128d8 	.word	0x080128d8
 80061d0:	080128f8 	.word	0x080128f8
 80061d4:	08012914 	.word	0x08012914

080061d8 <_ZN9WifiUsart6printfEPKcz>:

void WifiUsart::printf(const char *format, ...)
{
 80061d8:	b40e      	push	{r1, r2, r3}
 80061da:	b580      	push	{r7, lr}
 80061dc:	b09d      	sub	sp, #116	; 0x74
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  char str[100];
  // va_list is a variable argument list
  va_list args;
  // va_start initializes the va_list variable
  va_start(args, format);
 80061e2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80061e6:	60bb      	str	r3, [r7, #8]
  // vsprintf is a function that takes a va_list and a format string
  vsprintf(str, format, args);
 80061e8:	f107 030c 	add.w	r3, r7, #12
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80061f0:	4618      	mov	r0, r3
 80061f2:	f009 f8f7 	bl	800f3e4 <vsiprintf>
  ESP8266_SendData((uint8_t *)str, strlen(str));
 80061f6:	f107 030c 	add.w	r3, r7, #12
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fa f848 	bl	8000290 <strlen>
 8006200:	4602      	mov	r2, r0
 8006202:	f107 030c 	add.w	r3, r7, #12
 8006206:	4619      	mov	r1, r3
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7ff fbef 	bl	80059ec <_ZN9WifiUsart16ESP8266_SendDataEPhm>
  // va_end frees the memory allocated for the va_list variable
  va_end(args);
}
 800620e:	bf00      	nop
 8006210:	3774      	adds	r7, #116	; 0x74
 8006212:	46bd      	mov	sp, r7
 8006214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006218:	b003      	add	sp, #12
 800621a:	4770      	bx	lr

0800621c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006222:	2300      	movs	r3, #0
 8006224:	607b      	str	r3, [r7, #4]
 8006226:	4b0c      	ldr	r3, [pc, #48]	; (8006258 <MX_DMA_Init+0x3c>)
 8006228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622a:	4a0b      	ldr	r2, [pc, #44]	; (8006258 <MX_DMA_Init+0x3c>)
 800622c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006230:	6313      	str	r3, [r2, #48]	; 0x30
 8006232:	4b09      	ldr	r3, [pc, #36]	; (8006258 <MX_DMA_Init+0x3c>)
 8006234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006236:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800623a:	607b      	str	r3, [r7, #4]
 800623c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800623e:	2200      	movs	r2, #0
 8006240:	2105      	movs	r1, #5
 8006242:	200c      	movs	r0, #12
 8006244:	f000 feea 	bl	800701c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8006248:	200c      	movs	r0, #12
 800624a:	f000 ff03 	bl	8007054 <HAL_NVIC_EnableIRQ>

}
 800624e:	bf00      	nop
 8006250:	3708      	adds	r7, #8
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	40023800 	.word	0x40023800

0800625c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4a07      	ldr	r2, [pc, #28]	; (8006288 <vApplicationGetIdleTaskMemory+0x2c>)
 800626c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	4a06      	ldr	r2, [pc, #24]	; (800628c <vApplicationGetIdleTaskMemory+0x30>)
 8006272:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2280      	movs	r2, #128	; 0x80
 8006278:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800627a:	bf00      	nop
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	20000358 	.word	0x20000358
 800628c:	200003ac 	.word	0x200003ac

08006290 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8006290:	b5b0      	push	{r4, r5, r7, lr}
 8006292:	b088      	sub	sp, #32
 8006294:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of main_task */
  osThreadDef(main_task, thread_main, osPriorityNormal, 0, 2048);
 8006296:	4b0a      	ldr	r3, [pc, #40]	; (80062c0 <MX_FREERTOS_Init+0x30>)
 8006298:	1d3c      	adds	r4, r7, #4
 800629a:	461d      	mov	r5, r3
 800629c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800629e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80062a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80062a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  main_taskHandle = osThreadCreate(osThread(main_task), NULL);
 80062a8:	1d3b      	adds	r3, r7, #4
 80062aa:	2100      	movs	r1, #0
 80062ac:	4618      	mov	r0, r3
 80062ae:	f005 f894 	bl	800b3da <osThreadCreate>
 80062b2:	4603      	mov	r3, r0
 80062b4:	4a03      	ldr	r2, [pc, #12]	; (80062c4 <MX_FREERTOS_Init+0x34>)
 80062b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80062b8:	bf00      	nop
 80062ba:	3720      	adds	r7, #32
 80062bc:	46bd      	mov	sp, r7
 80062be:	bdb0      	pop	{r4, r5, r7, pc}
 80062c0:	08012930 	.word	0x08012930
 80062c4:	20000354 	.word	0x20000354

080062c8 <thread_main>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_thread_main */
void thread_main(void const * argument)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN thread_main */
  Main();
 80062d0:	f006 ff44 	bl	800d15c <Main>
  /* USER CODE END thread_main */
}
 80062d4:	bf00      	nop
 80062d6:	3708      	adds	r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08a      	sub	sp, #40	; 0x28
 80062e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062e2:	f107 0314 	add.w	r3, r7, #20
 80062e6:	2200      	movs	r2, #0
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	605a      	str	r2, [r3, #4]
 80062ec:	609a      	str	r2, [r3, #8]
 80062ee:	60da      	str	r2, [r3, #12]
 80062f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80062f2:	2300      	movs	r3, #0
 80062f4:	613b      	str	r3, [r7, #16]
 80062f6:	4b39      	ldr	r3, [pc, #228]	; (80063dc <MX_GPIO_Init+0x100>)
 80062f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fa:	4a38      	ldr	r2, [pc, #224]	; (80063dc <MX_GPIO_Init+0x100>)
 80062fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006300:	6313      	str	r3, [r2, #48]	; 0x30
 8006302:	4b36      	ldr	r3, [pc, #216]	; (80063dc <MX_GPIO_Init+0x100>)
 8006304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800630e:	2300      	movs	r3, #0
 8006310:	60fb      	str	r3, [r7, #12]
 8006312:	4b32      	ldr	r3, [pc, #200]	; (80063dc <MX_GPIO_Init+0x100>)
 8006314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006316:	4a31      	ldr	r2, [pc, #196]	; (80063dc <MX_GPIO_Init+0x100>)
 8006318:	f043 0301 	orr.w	r3, r3, #1
 800631c:	6313      	str	r3, [r2, #48]	; 0x30
 800631e:	4b2f      	ldr	r3, [pc, #188]	; (80063dc <MX_GPIO_Init+0x100>)
 8006320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	60fb      	str	r3, [r7, #12]
 8006328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800632a:	2300      	movs	r3, #0
 800632c:	60bb      	str	r3, [r7, #8]
 800632e:	4b2b      	ldr	r3, [pc, #172]	; (80063dc <MX_GPIO_Init+0x100>)
 8006330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006332:	4a2a      	ldr	r2, [pc, #168]	; (80063dc <MX_GPIO_Init+0x100>)
 8006334:	f043 0302 	orr.w	r3, r3, #2
 8006338:	6313      	str	r3, [r2, #48]	; 0x30
 800633a:	4b28      	ldr	r3, [pc, #160]	; (80063dc <MX_GPIO_Init+0x100>)
 800633c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	60bb      	str	r3, [r7, #8]
 8006344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006346:	2300      	movs	r3, #0
 8006348:	607b      	str	r3, [r7, #4]
 800634a:	4b24      	ldr	r3, [pc, #144]	; (80063dc <MX_GPIO_Init+0x100>)
 800634c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634e:	4a23      	ldr	r2, [pc, #140]	; (80063dc <MX_GPIO_Init+0x100>)
 8006350:	f043 0304 	orr.w	r3, r3, #4
 8006354:	6313      	str	r3, [r2, #48]	; 0x30
 8006356:	4b21      	ldr	r3, [pc, #132]	; (80063dc <MX_GPIO_Init+0x100>)
 8006358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635a:	f003 0304 	and.w	r3, r3, #4
 800635e:	607b      	str	r3, [r7, #4]
 8006360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8006362:	2300      	movs	r3, #0
 8006364:	603b      	str	r3, [r7, #0]
 8006366:	4b1d      	ldr	r3, [pc, #116]	; (80063dc <MX_GPIO_Init+0x100>)
 8006368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800636a:	4a1c      	ldr	r2, [pc, #112]	; (80063dc <MX_GPIO_Init+0x100>)
 800636c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006370:	6313      	str	r3, [r2, #48]	; 0x30
 8006372:	4b1a      	ldr	r3, [pc, #104]	; (80063dc <MX_GPIO_Init+0x100>)
 8006374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637a:	603b      	str	r3, [r7, #0]
 800637c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESP8266_CH_PD_Pin|ESP8266_RST_Pin, GPIO_PIN_RESET);
 800637e:	2200      	movs	r2, #0
 8006380:	f44f 7140 	mov.w	r1, #768	; 0x300
 8006384:	4816      	ldr	r0, [pc, #88]	; (80063e0 <MX_GPIO_Init+0x104>)
 8006386:	f001 fd99 	bl	8007ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ESP8266_CH_PD_Pin|ESP8266_RST_Pin;
 800638a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800638e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006390:	2301      	movs	r3, #1
 8006392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006394:	2301      	movs	r3, #1
 8006396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006398:	2302      	movs	r3, #2
 800639a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800639c:	f107 0314 	add.w	r3, r7, #20
 80063a0:	4619      	mov	r1, r3
 80063a2:	480f      	ldr	r0, [pc, #60]	; (80063e0 <MX_GPIO_Init+0x104>)
 80063a4:	f001 fad2 	bl	800794c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU6050_INT_Pin;
 80063a8:	2302      	movs	r3, #2
 80063aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80063ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80063b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063b2:	2300      	movs	r3, #0
 80063b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU6050_INT_GPIO_Port, &GPIO_InitStruct);
 80063b6:	f107 0314 	add.w	r3, r7, #20
 80063ba:	4619      	mov	r1, r3
 80063bc:	4809      	ldr	r0, [pc, #36]	; (80063e4 <MX_GPIO_Init+0x108>)
 80063be:	f001 fac5 	bl	800794c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80063c2:	2200      	movs	r2, #0
 80063c4:	2105      	movs	r1, #5
 80063c6:	2007      	movs	r0, #7
 80063c8:	f000 fe28 	bl	800701c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80063cc:	2007      	movs	r0, #7
 80063ce:	f000 fe41 	bl	8007054 <HAL_NVIC_EnableIRQ>

}
 80063d2:	bf00      	nop
 80063d4:	3728      	adds	r7, #40	; 0x28
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	40023800 	.word	0x40023800
 80063e0:	40020800 	.word	0x40020800
 80063e4:	40022000 	.word	0x40022000

080063e8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80063ec:	4b1b      	ldr	r3, [pc, #108]	; (800645c <MX_I2C1_Init+0x74>)
 80063ee:	4a1c      	ldr	r2, [pc, #112]	; (8006460 <MX_I2C1_Init+0x78>)
 80063f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80063f2:	4b1a      	ldr	r3, [pc, #104]	; (800645c <MX_I2C1_Init+0x74>)
 80063f4:	4a1b      	ldr	r2, [pc, #108]	; (8006464 <MX_I2C1_Init+0x7c>)
 80063f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80063f8:	4b18      	ldr	r3, [pc, #96]	; (800645c <MX_I2C1_Init+0x74>)
 80063fa:	2200      	movs	r2, #0
 80063fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80063fe:	4b17      	ldr	r3, [pc, #92]	; (800645c <MX_I2C1_Init+0x74>)
 8006400:	2200      	movs	r2, #0
 8006402:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006404:	4b15      	ldr	r3, [pc, #84]	; (800645c <MX_I2C1_Init+0x74>)
 8006406:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800640a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800640c:	4b13      	ldr	r3, [pc, #76]	; (800645c <MX_I2C1_Init+0x74>)
 800640e:	2200      	movs	r2, #0
 8006410:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006412:	4b12      	ldr	r3, [pc, #72]	; (800645c <MX_I2C1_Init+0x74>)
 8006414:	2200      	movs	r2, #0
 8006416:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006418:	4b10      	ldr	r3, [pc, #64]	; (800645c <MX_I2C1_Init+0x74>)
 800641a:	2200      	movs	r2, #0
 800641c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800641e:	4b0f      	ldr	r3, [pc, #60]	; (800645c <MX_I2C1_Init+0x74>)
 8006420:	2200      	movs	r2, #0
 8006422:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006424:	480d      	ldr	r0, [pc, #52]	; (800645c <MX_I2C1_Init+0x74>)
 8006426:	f001 fd7b 	bl	8007f20 <HAL_I2C_Init>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d001      	beq.n	8006434 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006430:	f000 f8f9 	bl	8006626 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006434:	2100      	movs	r1, #0
 8006436:	4809      	ldr	r0, [pc, #36]	; (800645c <MX_I2C1_Init+0x74>)
 8006438:	f002 fd07 	bl	8008e4a <HAL_I2CEx_ConfigAnalogFilter>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8006442:	f000 f8f0 	bl	8006626 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006446:	2100      	movs	r1, #0
 8006448:	4804      	ldr	r0, [pc, #16]	; (800645c <MX_I2C1_Init+0x74>)
 800644a:	f002 fd3a 	bl	8008ec2 <HAL_I2CEx_ConfigDigitalFilter>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d001      	beq.n	8006458 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8006454:	f000 f8e7 	bl	8006626 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006458:	bf00      	nop
 800645a:	bd80      	pop	{r7, pc}
 800645c:	200005ac 	.word	0x200005ac
 8006460:	40005400 	.word	0x40005400
 8006464:	000186a0 	.word	0x000186a0

08006468 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b08a      	sub	sp, #40	; 0x28
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006470:	f107 0314 	add.w	r3, r7, #20
 8006474:	2200      	movs	r2, #0
 8006476:	601a      	str	r2, [r3, #0]
 8006478:	605a      	str	r2, [r3, #4]
 800647a:	609a      	str	r2, [r3, #8]
 800647c:	60da      	str	r2, [r3, #12]
 800647e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a19      	ldr	r2, [pc, #100]	; (80064ec <HAL_I2C_MspInit+0x84>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d12b      	bne.n	80064e2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800648a:	2300      	movs	r3, #0
 800648c:	613b      	str	r3, [r7, #16]
 800648e:	4b18      	ldr	r3, [pc, #96]	; (80064f0 <HAL_I2C_MspInit+0x88>)
 8006490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006492:	4a17      	ldr	r2, [pc, #92]	; (80064f0 <HAL_I2C_MspInit+0x88>)
 8006494:	f043 0302 	orr.w	r3, r3, #2
 8006498:	6313      	str	r3, [r2, #48]	; 0x30
 800649a:	4b15      	ldr	r3, [pc, #84]	; (80064f0 <HAL_I2C_MspInit+0x88>)
 800649c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	613b      	str	r3, [r7, #16]
 80064a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MPU6050_I2C_SCL_Pin|MPU6050_I2C_SDA_Pin;
 80064a6:	23c0      	movs	r3, #192	; 0xc0
 80064a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80064aa:	2312      	movs	r3, #18
 80064ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80064ae:	2301      	movs	r3, #1
 80064b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80064b2:	2303      	movs	r3, #3
 80064b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80064b6:	2304      	movs	r3, #4
 80064b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80064ba:	f107 0314 	add.w	r3, r7, #20
 80064be:	4619      	mov	r1, r3
 80064c0:	480c      	ldr	r0, [pc, #48]	; (80064f4 <HAL_I2C_MspInit+0x8c>)
 80064c2:	f001 fa43 	bl	800794c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
 80064ca:	4b09      	ldr	r3, [pc, #36]	; (80064f0 <HAL_I2C_MspInit+0x88>)
 80064cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ce:	4a08      	ldr	r2, [pc, #32]	; (80064f0 <HAL_I2C_MspInit+0x88>)
 80064d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80064d4:	6413      	str	r3, [r2, #64]	; 0x40
 80064d6:	4b06      	ldr	r3, [pc, #24]	; (80064f0 <HAL_I2C_MspInit+0x88>)
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064de:	60fb      	str	r3, [r7, #12]
 80064e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80064e2:	bf00      	nop
 80064e4:	3728      	adds	r7, #40	; 0x28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	40005400 	.word	0x40005400
 80064f0:	40023800 	.word	0x40023800
 80064f4:	40020400 	.word	0x40020400

080064f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80064fc:	f000 fc4c 	bl	8006d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006500:	f000 f812 	bl	8006528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006504:	f7ff feea 	bl	80062dc <MX_GPIO_Init>
  MX_DMA_Init();
 8006508:	f7ff fe88 	bl	800621c <MX_DMA_Init>
  MX_USART1_UART_Init();
 800650c:	f000 fa34 	bl	8006978 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8006510:	f000 fa64 	bl	80069dc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8006514:	f000 fa8c 	bl	8006a30 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8006518:	f7ff ff66 	bl	80063e8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800651c:	f7ff feb8 	bl	8006290 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8006520:	f004 ff54 	bl	800b3cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006524:	e7fe      	b.n	8006524 <main+0x2c>
	...

08006528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b094      	sub	sp, #80	; 0x50
 800652c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800652e:	f107 0320 	add.w	r3, r7, #32
 8006532:	2230      	movs	r2, #48	; 0x30
 8006534:	2100      	movs	r1, #0
 8006536:	4618      	mov	r0, r3
 8006538:	f007 fa28 	bl	800d98c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800653c:	f107 030c 	add.w	r3, r7, #12
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	605a      	str	r2, [r3, #4]
 8006546:	609a      	str	r2, [r3, #8]
 8006548:	60da      	str	r2, [r3, #12]
 800654a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800654c:	2300      	movs	r3, #0
 800654e:	60bb      	str	r3, [r7, #8]
 8006550:	4b2b      	ldr	r3, [pc, #172]	; (8006600 <SystemClock_Config+0xd8>)
 8006552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006554:	4a2a      	ldr	r2, [pc, #168]	; (8006600 <SystemClock_Config+0xd8>)
 8006556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800655a:	6413      	str	r3, [r2, #64]	; 0x40
 800655c:	4b28      	ldr	r3, [pc, #160]	; (8006600 <SystemClock_Config+0xd8>)
 800655e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006564:	60bb      	str	r3, [r7, #8]
 8006566:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006568:	2300      	movs	r3, #0
 800656a:	607b      	str	r3, [r7, #4]
 800656c:	4b25      	ldr	r3, [pc, #148]	; (8006604 <SystemClock_Config+0xdc>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a24      	ldr	r2, [pc, #144]	; (8006604 <SystemClock_Config+0xdc>)
 8006572:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006576:	6013      	str	r3, [r2, #0]
 8006578:	4b22      	ldr	r3, [pc, #136]	; (8006604 <SystemClock_Config+0xdc>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006580:	607b      	str	r3, [r7, #4]
 8006582:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006584:	2301      	movs	r3, #1
 8006586:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006588:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800658c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800658e:	2302      	movs	r3, #2
 8006590:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006592:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006596:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8006598:	230f      	movs	r3, #15
 800659a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800659c:	23d8      	movs	r3, #216	; 0xd8
 800659e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80065a0:	2302      	movs	r3, #2
 80065a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80065a4:	2304      	movs	r3, #4
 80065a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80065a8:	f107 0320 	add.w	r3, r7, #32
 80065ac:	4618      	mov	r0, r3
 80065ae:	f002 fd17 	bl	8008fe0 <HAL_RCC_OscConfig>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d001      	beq.n	80065bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80065b8:	f000 f835 	bl	8006626 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80065bc:	f002 fcc0 	bl	8008f40 <HAL_PWREx_EnableOverDrive>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80065c6:	f000 f82e 	bl	8006626 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80065ca:	230f      	movs	r3, #15
 80065cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065ce:	2302      	movs	r3, #2
 80065d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80065d2:	2300      	movs	r3, #0
 80065d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80065d6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80065da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80065dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80065e2:	f107 030c 	add.w	r3, r7, #12
 80065e6:	2105      	movs	r1, #5
 80065e8:	4618      	mov	r0, r3
 80065ea:	f002 ff71 	bl	80094d0 <HAL_RCC_ClockConfig>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d001      	beq.n	80065f8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80065f4:	f000 f817 	bl	8006626 <Error_Handler>
  }
}
 80065f8:	bf00      	nop
 80065fa:	3750      	adds	r7, #80	; 0x50
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	40023800 	.word	0x40023800
 8006604:	40007000 	.word	0x40007000

08006608 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006618:	d101      	bne.n	800661e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800661a:	f000 fbdf 	bl	8006ddc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800661e:	bf00      	nop
 8006620:	3708      	adds	r7, #8
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006626:	b480      	push	{r7}
 8006628:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800662a:	b672      	cpsid	i
}
 800662c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800662e:	e7fe      	b.n	800662e <Error_Handler+0x8>

08006630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006636:	2300      	movs	r3, #0
 8006638:	607b      	str	r3, [r7, #4]
 800663a:	4b12      	ldr	r3, [pc, #72]	; (8006684 <HAL_MspInit+0x54>)
 800663c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800663e:	4a11      	ldr	r2, [pc, #68]	; (8006684 <HAL_MspInit+0x54>)
 8006640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006644:	6453      	str	r3, [r2, #68]	; 0x44
 8006646:	4b0f      	ldr	r3, [pc, #60]	; (8006684 <HAL_MspInit+0x54>)
 8006648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800664a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800664e:	607b      	str	r3, [r7, #4]
 8006650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006652:	2300      	movs	r3, #0
 8006654:	603b      	str	r3, [r7, #0]
 8006656:	4b0b      	ldr	r3, [pc, #44]	; (8006684 <HAL_MspInit+0x54>)
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	4a0a      	ldr	r2, [pc, #40]	; (8006684 <HAL_MspInit+0x54>)
 800665c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006660:	6413      	str	r3, [r2, #64]	; 0x40
 8006662:	4b08      	ldr	r3, [pc, #32]	; (8006684 <HAL_MspInit+0x54>)
 8006664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800666a:	603b      	str	r3, [r7, #0]
 800666c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800666e:	2200      	movs	r2, #0
 8006670:	210f      	movs	r1, #15
 8006672:	f06f 0001 	mvn.w	r0, #1
 8006676:	f000 fcd1 	bl	800701c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800667a:	bf00      	nop
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	40023800 	.word	0x40023800

08006688 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08c      	sub	sp, #48	; 0x30
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006690:	2300      	movs	r3, #0
 8006692:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8006694:	2300      	movs	r3, #0
 8006696:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8006698:	2200      	movs	r2, #0
 800669a:	6879      	ldr	r1, [r7, #4]
 800669c:	201c      	movs	r0, #28
 800669e:	f000 fcbd 	bl	800701c <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80066a2:	201c      	movs	r0, #28
 80066a4:	f000 fcd6 	bl	8007054 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80066a8:	2300      	movs	r3, #0
 80066aa:	60fb      	str	r3, [r7, #12]
 80066ac:	4b20      	ldr	r3, [pc, #128]	; (8006730 <HAL_InitTick+0xa8>)
 80066ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b0:	4a1f      	ldr	r2, [pc, #124]	; (8006730 <HAL_InitTick+0xa8>)
 80066b2:	f043 0301 	orr.w	r3, r3, #1
 80066b6:	6413      	str	r3, [r2, #64]	; 0x40
 80066b8:	4b1d      	ldr	r3, [pc, #116]	; (8006730 <HAL_InitTick+0xa8>)
 80066ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066bc:	f003 0301 	and.w	r3, r3, #1
 80066c0:	60fb      	str	r3, [r7, #12]
 80066c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80066c4:	f107 0210 	add.w	r2, r7, #16
 80066c8:	f107 0314 	add.w	r3, r7, #20
 80066cc:	4611      	mov	r1, r2
 80066ce:	4618      	mov	r0, r3
 80066d0:	f003 f8de 	bl	8009890 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80066d4:	f003 f8b4 	bl	8009840 <HAL_RCC_GetPCLK1Freq>
 80066d8:	4603      	mov	r3, r0
 80066da:	005b      	lsls	r3, r3, #1
 80066dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80066de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e0:	4a14      	ldr	r2, [pc, #80]	; (8006734 <HAL_InitTick+0xac>)
 80066e2:	fba2 2303 	umull	r2, r3, r2, r3
 80066e6:	0c9b      	lsrs	r3, r3, #18
 80066e8:	3b01      	subs	r3, #1
 80066ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80066ec:	4b12      	ldr	r3, [pc, #72]	; (8006738 <HAL_InitTick+0xb0>)
 80066ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80066f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80066f4:	4b10      	ldr	r3, [pc, #64]	; (8006738 <HAL_InitTick+0xb0>)
 80066f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80066fa:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80066fc:	4a0e      	ldr	r2, [pc, #56]	; (8006738 <HAL_InitTick+0xb0>)
 80066fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006700:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8006702:	4b0d      	ldr	r3, [pc, #52]	; (8006738 <HAL_InitTick+0xb0>)
 8006704:	2200      	movs	r2, #0
 8006706:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006708:	4b0b      	ldr	r3, [pc, #44]	; (8006738 <HAL_InitTick+0xb0>)
 800670a:	2200      	movs	r2, #0
 800670c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800670e:	480a      	ldr	r0, [pc, #40]	; (8006738 <HAL_InitTick+0xb0>)
 8006710:	f003 f8f0 	bl	80098f4 <HAL_TIM_Base_Init>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d104      	bne.n	8006724 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 800671a:	4807      	ldr	r0, [pc, #28]	; (8006738 <HAL_InitTick+0xb0>)
 800671c:	f003 f944 	bl	80099a8 <HAL_TIM_Base_Start_IT>
 8006720:	4603      	mov	r3, r0
 8006722:	e000      	b.n	8006726 <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
}
 8006726:	4618      	mov	r0, r3
 8006728:	3730      	adds	r7, #48	; 0x30
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	40023800 	.word	0x40023800
 8006734:	431bde83 	.word	0x431bde83
 8006738:	20000600 	.word	0x20000600

0800673c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006740:	e7fe      	b.n	8006740 <NMI_Handler+0x4>

08006742 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006742:	b480      	push	{r7}
 8006744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006746:	e7fe      	b.n	8006746 <HardFault_Handler+0x4>

08006748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006748:	b480      	push	{r7}
 800674a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800674c:	e7fe      	b.n	800674c <MemManage_Handler+0x4>

0800674e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800674e:	b480      	push	{r7}
 8006750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006752:	e7fe      	b.n	8006752 <BusFault_Handler+0x4>

08006754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006754:	b480      	push	{r7}
 8006756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006758:	e7fe      	b.n	8006758 <UsageFault_Handler+0x4>

0800675a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800675a:	b480      	push	{r7}
 800675c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800675e:	bf00      	nop
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU6050_INT_Pin);
 800676c:	2002      	movs	r0, #2
 800676e:	f001 fbbf 	bl	8007ef0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8006772:	bf00      	nop
 8006774:	bd80      	pop	{r7, pc}
	...

08006778 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800677c:	4802      	ldr	r0, [pc, #8]	; (8006788 <DMA1_Stream1_IRQHandler+0x10>)
 800677e:	f000 fe7b 	bl	8007478 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8006782:	bf00      	nop
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	20000718 	.word	0x20000718

0800678c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006790:	4802      	ldr	r0, [pc, #8]	; (800679c <TIM2_IRQHandler+0x10>)
 8006792:	f003 f979 	bl	8009a88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006796:	bf00      	nop
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	20000600 	.word	0x20000600

080067a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80067a4:	4802      	ldr	r0, [pc, #8]	; (80067b0 <USART1_IRQHandler+0x10>)
 80067a6:	f003 fcc1 	bl	800a12c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80067aa:	bf00      	nop
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	2000064c 	.word	0x2000064c

080067b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80067b8:	4802      	ldr	r0, [pc, #8]	; (80067c4 <USART2_IRQHandler+0x10>)
 80067ba:	f003 fcb7 	bl	800a12c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80067be:	bf00      	nop
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000690 	.word	0x20000690

080067c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80067c8:	b480      	push	{r7}
 80067ca:	af00      	add	r7, sp, #0
	return 1;
 80067cc:	2301      	movs	r3, #1
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <_kill>:

int _kill(int pid, int sig)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80067e2:	f007 f861 	bl	800d8a8 <__errno>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2216      	movs	r2, #22
 80067ea:	601a      	str	r2, [r3, #0]
	return -1;
 80067ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <_exit>:

void _exit (int status)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006800:	f04f 31ff 	mov.w	r1, #4294967295
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f7ff ffe7 	bl	80067d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800680a:	e7fe      	b.n	800680a <_exit+0x12>

0800680c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006818:	2300      	movs	r3, #0
 800681a:	617b      	str	r3, [r7, #20]
 800681c:	e00a      	b.n	8006834 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800681e:	f3af 8000 	nop.w
 8006822:	4601      	mov	r1, r0
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	1c5a      	adds	r2, r3, #1
 8006828:	60ba      	str	r2, [r7, #8]
 800682a:	b2ca      	uxtb	r2, r1
 800682c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	3301      	adds	r3, #1
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	429a      	cmp	r2, r3
 800683a:	dbf0      	blt.n	800681e <_read+0x12>
	}

return len;
 800683c:	687b      	ldr	r3, [r7, #4]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3718      	adds	r7, #24
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b086      	sub	sp, #24
 800684a:	af00      	add	r7, sp, #0
 800684c:	60f8      	str	r0, [r7, #12]
 800684e:	60b9      	str	r1, [r7, #8]
 8006850:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006852:	2300      	movs	r3, #0
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	e009      	b.n	800686c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	1c5a      	adds	r2, r3, #1
 800685c:	60ba      	str	r2, [r7, #8]
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	4618      	mov	r0, r3
 8006862:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	3301      	adds	r3, #1
 800686a:	617b      	str	r3, [r7, #20]
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	429a      	cmp	r2, r3
 8006872:	dbf1      	blt.n	8006858 <_write+0x12>
	}
	return len;
 8006874:	687b      	ldr	r3, [r7, #4]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <_close>:

int _close(int file)
{
 800687e:	b480      	push	{r7}
 8006880:	b083      	sub	sp, #12
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
	return -1;
 8006886:	f04f 33ff 	mov.w	r3, #4294967295
}
 800688a:	4618      	mov	r0, r3
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
 800689e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80068a6:	605a      	str	r2, [r3, #4]
	return 0;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	370c      	adds	r7, #12
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <_isatty>:

int _isatty(int file)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
	return 1;
 80068be:	2301      	movs	r3, #1
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	370c      	adds	r7, #12
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	607a      	str	r2, [r7, #4]
	return 0;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3714      	adds	r7, #20
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
	...

080068e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b086      	sub	sp, #24
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80068f0:	4a14      	ldr	r2, [pc, #80]	; (8006944 <_sbrk+0x5c>)
 80068f2:	4b15      	ldr	r3, [pc, #84]	; (8006948 <_sbrk+0x60>)
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80068fc:	4b13      	ldr	r3, [pc, #76]	; (800694c <_sbrk+0x64>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d102      	bne.n	800690a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006904:	4b11      	ldr	r3, [pc, #68]	; (800694c <_sbrk+0x64>)
 8006906:	4a12      	ldr	r2, [pc, #72]	; (8006950 <_sbrk+0x68>)
 8006908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800690a:	4b10      	ldr	r3, [pc, #64]	; (800694c <_sbrk+0x64>)
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4413      	add	r3, r2
 8006912:	693a      	ldr	r2, [r7, #16]
 8006914:	429a      	cmp	r2, r3
 8006916:	d207      	bcs.n	8006928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006918:	f006 ffc6 	bl	800d8a8 <__errno>
 800691c:	4603      	mov	r3, r0
 800691e:	220c      	movs	r2, #12
 8006920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006922:	f04f 33ff 	mov.w	r3, #4294967295
 8006926:	e009      	b.n	800693c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006928:	4b08      	ldr	r3, [pc, #32]	; (800694c <_sbrk+0x64>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800692e:	4b07      	ldr	r3, [pc, #28]	; (800694c <_sbrk+0x64>)
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4413      	add	r3, r2
 8006936:	4a05      	ldr	r2, [pc, #20]	; (800694c <_sbrk+0x64>)
 8006938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800693a:	68fb      	ldr	r3, [r7, #12]
}
 800693c:	4618      	mov	r0, r3
 800693e:	3718      	adds	r7, #24
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	20030000 	.word	0x20030000
 8006948:	00002000 	.word	0x00002000
 800694c:	20000648 	.word	0x20000648
 8006950:	20009988 	.word	0x20009988

08006954 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006954:	b480      	push	{r7}
 8006956:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006958:	4b06      	ldr	r3, [pc, #24]	; (8006974 <SystemInit+0x20>)
 800695a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800695e:	4a05      	ldr	r2, [pc, #20]	; (8006974 <SystemInit+0x20>)
 8006960:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006964:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006968:	bf00      	nop
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	e000ed00 	.word	0xe000ed00

08006978 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800697c:	4b15      	ldr	r3, [pc, #84]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 800697e:	4a16      	ldr	r2, [pc, #88]	; (80069d8 <MX_USART1_UART_Init+0x60>)
 8006980:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006982:	4b14      	ldr	r3, [pc, #80]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 8006984:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006988:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800698a:	4b12      	ldr	r3, [pc, #72]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 800698c:	2200      	movs	r2, #0
 800698e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006990:	4b10      	ldr	r3, [pc, #64]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 8006992:	2200      	movs	r2, #0
 8006994:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006996:	4b0f      	ldr	r3, [pc, #60]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 8006998:	2200      	movs	r2, #0
 800699a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800699c:	4b0d      	ldr	r3, [pc, #52]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 800699e:	220c      	movs	r2, #12
 80069a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80069a2:	4b0c      	ldr	r3, [pc, #48]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80069a8:	4b0a      	ldr	r3, [pc, #40]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 80069aa:	2200      	movs	r2, #0
 80069ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80069ae:	4809      	ldr	r0, [pc, #36]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 80069b0:	f003 fa4e 	bl	8009e50 <HAL_UART_Init>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80069ba:	f7ff fe34 	bl	8006626 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE); //IDLE
 80069be:	4b05      	ldr	r3, [pc, #20]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68da      	ldr	r2, [r3, #12]
 80069c4:	4b03      	ldr	r3, [pc, #12]	; (80069d4 <MX_USART1_UART_Init+0x5c>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f042 0210 	orr.w	r2, r2, #16
 80069cc:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 80069ce:	bf00      	nop
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	2000064c 	.word	0x2000064c
 80069d8:	40011000 	.word	0x40011000

080069dc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80069e0:	4b11      	ldr	r3, [pc, #68]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 80069e2:	4a12      	ldr	r2, [pc, #72]	; (8006a2c <MX_USART2_UART_Init+0x50>)
 80069e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80069e6:	4b10      	ldr	r3, [pc, #64]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 80069e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80069ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80069ee:	4b0e      	ldr	r3, [pc, #56]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 80069f0:	2200      	movs	r2, #0
 80069f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80069f4:	4b0c      	ldr	r3, [pc, #48]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 80069f6:	2200      	movs	r2, #0
 80069f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80069fa:	4b0b      	ldr	r3, [pc, #44]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 80069fc:	2200      	movs	r2, #0
 80069fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006a00:	4b09      	ldr	r3, [pc, #36]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 8006a02:	220c      	movs	r2, #12
 8006a04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006a06:	4b08      	ldr	r3, [pc, #32]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006a0c:	4b06      	ldr	r3, [pc, #24]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 8006a0e:	2200      	movs	r2, #0
 8006a10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006a12:	4805      	ldr	r0, [pc, #20]	; (8006a28 <MX_USART2_UART_Init+0x4c>)
 8006a14:	f003 fa1c 	bl	8009e50 <HAL_UART_Init>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006a1e:	f7ff fe02 	bl	8006626 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006a22:	bf00      	nop
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20000690 	.word	0x20000690
 8006a2c:	40004400 	.word	0x40004400

08006a30 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006a34:	4b11      	ldr	r3, [pc, #68]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a36:	4a12      	ldr	r2, [pc, #72]	; (8006a80 <MX_USART3_UART_Init+0x50>)
 8006a38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8006a3a:	4b10      	ldr	r3, [pc, #64]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006a40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006a42:	4b0e      	ldr	r3, [pc, #56]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a44:	2200      	movs	r2, #0
 8006a46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006a48:	4b0c      	ldr	r3, [pc, #48]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006a4e:	4b0b      	ldr	r3, [pc, #44]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006a54:	4b09      	ldr	r3, [pc, #36]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a56:	220c      	movs	r2, #12
 8006a58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006a5a:	4b08      	ldr	r3, [pc, #32]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006a60:	4b06      	ldr	r3, [pc, #24]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a62:	2200      	movs	r2, #0
 8006a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8006a66:	4805      	ldr	r0, [pc, #20]	; (8006a7c <MX_USART3_UART_Init+0x4c>)
 8006a68:	f003 f9f2 	bl	8009e50 <HAL_UART_Init>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d001      	beq.n	8006a76 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8006a72:	f7ff fdd8 	bl	8006626 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8006a76:	bf00      	nop
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	200006d4 	.word	0x200006d4
 8006a80:	40004800 	.word	0x40004800

08006a84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b08e      	sub	sp, #56	; 0x38
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a90:	2200      	movs	r2, #0
 8006a92:	601a      	str	r2, [r3, #0]
 8006a94:	605a      	str	r2, [r3, #4]
 8006a96:	609a      	str	r2, [r3, #8]
 8006a98:	60da      	str	r2, [r3, #12]
 8006a9a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a6b      	ldr	r2, [pc, #428]	; (8006c50 <HAL_UART_MspInit+0x1cc>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d135      	bne.n	8006b12 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	623b      	str	r3, [r7, #32]
 8006aaa:	4b6a      	ldr	r3, [pc, #424]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aae:	4a69      	ldr	r2, [pc, #420]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006ab0:	f043 0310 	orr.w	r3, r3, #16
 8006ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8006ab6:	4b67      	ldr	r3, [pc, #412]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aba:	f003 0310 	and.w	r3, r3, #16
 8006abe:	623b      	str	r3, [r7, #32]
 8006ac0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	61fb      	str	r3, [r7, #28]
 8006ac6:	4b63      	ldr	r3, [pc, #396]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aca:	4a62      	ldr	r2, [pc, #392]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006acc:	f043 0301 	orr.w	r3, r3, #1
 8006ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ad2:	4b60      	ldr	r3, [pc, #384]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	61fb      	str	r3, [r7, #28]
 8006adc:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DEBUG_USART_TX_Pin|DEBUG_USART_RX_Pin;
 8006ade:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006ae2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ae4:	2302      	movs	r3, #2
 8006ae6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006aec:	2303      	movs	r3, #3
 8006aee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006af0:	2307      	movs	r3, #7
 8006af2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006af8:	4619      	mov	r1, r3
 8006afa:	4857      	ldr	r0, [pc, #348]	; (8006c58 <HAL_UART_MspInit+0x1d4>)
 8006afc:	f000 ff26 	bl	800794c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8006b00:	2200      	movs	r2, #0
 8006b02:	2105      	movs	r1, #5
 8006b04:	2025      	movs	r0, #37	; 0x25
 8006b06:	f000 fa89 	bl	800701c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006b0a:	2025      	movs	r0, #37	; 0x25
 8006b0c:	f000 faa2 	bl	8007054 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006b10:	e09a      	b.n	8006c48 <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==USART2)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a51      	ldr	r2, [pc, #324]	; (8006c5c <HAL_UART_MspInit+0x1d8>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d134      	bne.n	8006b86 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	61bb      	str	r3, [r7, #24]
 8006b20:	4b4c      	ldr	r3, [pc, #304]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b24:	4a4b      	ldr	r2, [pc, #300]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8006b2c:	4b49      	ldr	r3, [pc, #292]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b34:	61bb      	str	r3, [r7, #24]
 8006b36:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b38:	2300      	movs	r3, #0
 8006b3a:	617b      	str	r3, [r7, #20]
 8006b3c:	4b45      	ldr	r3, [pc, #276]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b40:	4a44      	ldr	r2, [pc, #272]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b42:	f043 0301 	orr.w	r3, r3, #1
 8006b46:	6313      	str	r3, [r2, #48]	; 0x30
 8006b48:	4b42      	ldr	r3, [pc, #264]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	617b      	str	r3, [r7, #20]
 8006b52:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ESP8266_USART_TX_Pin|ESP8266_USART_RX_Pin;
 8006b54:	230c      	movs	r3, #12
 8006b56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b58:	2302      	movs	r3, #2
 8006b5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b60:	2303      	movs	r3, #3
 8006b62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006b64:	2307      	movs	r3, #7
 8006b66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	483a      	ldr	r0, [pc, #232]	; (8006c58 <HAL_UART_MspInit+0x1d4>)
 8006b70:	f000 feec 	bl	800794c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8006b74:	2200      	movs	r2, #0
 8006b76:	2105      	movs	r1, #5
 8006b78:	2026      	movs	r0, #38	; 0x26
 8006b7a:	f000 fa4f 	bl	800701c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006b7e:	2026      	movs	r0, #38	; 0x26
 8006b80:	f000 fa68 	bl	8007054 <HAL_NVIC_EnableIRQ>
}
 8006b84:	e060      	b.n	8006c48 <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==USART3)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a35      	ldr	r2, [pc, #212]	; (8006c60 <HAL_UART_MspInit+0x1dc>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d15b      	bne.n	8006c48 <HAL_UART_MspInit+0x1c4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006b90:	2300      	movs	r3, #0
 8006b92:	613b      	str	r3, [r7, #16]
 8006b94:	4b2f      	ldr	r3, [pc, #188]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b98:	4a2e      	ldr	r2, [pc, #184]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006b9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b9e:	6413      	str	r3, [r2, #64]	; 0x40
 8006ba0:	4b2c      	ldr	r3, [pc, #176]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ba8:	613b      	str	r3, [r7, #16]
 8006baa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bac:	2300      	movs	r3, #0
 8006bae:	60fb      	str	r3, [r7, #12]
 8006bb0:	4b28      	ldr	r3, [pc, #160]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb4:	4a27      	ldr	r2, [pc, #156]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006bb6:	f043 0302 	orr.w	r3, r3, #2
 8006bba:	6313      	str	r3, [r2, #48]	; 0x30
 8006bbc:	4b25      	ldr	r3, [pc, #148]	; (8006c54 <HAL_UART_MspInit+0x1d0>)
 8006bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	60fb      	str	r3, [r7, #12]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPS_USART_TX_Pin|GPS_USART_RX_Pin;
 8006bc8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bce:	2302      	movs	r3, #2
 8006bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006bda:	2307      	movs	r3, #7
 8006bdc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006be2:	4619      	mov	r1, r3
 8006be4:	481f      	ldr	r0, [pc, #124]	; (8006c64 <HAL_UART_MspInit+0x1e0>)
 8006be6:	f000 feb1 	bl	800794c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8006bea:	4b1f      	ldr	r3, [pc, #124]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006bec:	4a1f      	ldr	r2, [pc, #124]	; (8006c6c <HAL_UART_MspInit+0x1e8>)
 8006bee:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8006bf0:	4b1d      	ldr	r3, [pc, #116]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006bf2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006bf6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006bf8:	4b1b      	ldr	r3, [pc, #108]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006bfe:	4b1a      	ldr	r3, [pc, #104]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006c04:	4b18      	ldr	r3, [pc, #96]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c0a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006c0c:	4b16      	ldr	r3, [pc, #88]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c0e:	2200      	movs	r2, #0
 8006c10:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006c12:	4b15      	ldr	r3, [pc, #84]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8006c18:	4b13      	ldr	r3, [pc, #76]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c1e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006c20:	4b11      	ldr	r3, [pc, #68]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006c26:	4b10      	ldr	r3, [pc, #64]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8006c2c:	480e      	ldr	r0, [pc, #56]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c2e:	f000 fa2d 	bl	800708c <HAL_DMA_Init>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <HAL_UART_MspInit+0x1b8>
      Error_Handler();
 8006c38:	f7ff fcf5 	bl	8006626 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a0a      	ldr	r2, [pc, #40]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c40:	639a      	str	r2, [r3, #56]	; 0x38
 8006c42:	4a09      	ldr	r2, [pc, #36]	; (8006c68 <HAL_UART_MspInit+0x1e4>)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6393      	str	r3, [r2, #56]	; 0x38
}
 8006c48:	bf00      	nop
 8006c4a:	3738      	adds	r7, #56	; 0x38
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	40011000 	.word	0x40011000
 8006c54:	40023800 	.word	0x40023800
 8006c58:	40020000 	.word	0x40020000
 8006c5c:	40004400 	.word	0x40004400
 8006c60:	40004800 	.word	0x40004800
 8006c64:	40020400 	.word	0x40020400
 8006c68:	20000718 	.word	0x20000718
 8006c6c:	40026028 	.word	0x40026028

08006c70 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a1e      	ldr	r2, [pc, #120]	; (8006cf8 <HAL_UART_MspDeInit+0x88>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d10e      	bne.n	8006ca0 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8006c82:	4b1e      	ldr	r3, [pc, #120]	; (8006cfc <HAL_UART_MspDeInit+0x8c>)
 8006c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c86:	4a1d      	ldr	r2, [pc, #116]	; (8006cfc <HAL_UART_MspDeInit+0x8c>)
 8006c88:	f023 0310 	bic.w	r3, r3, #16
 8006c8c:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DEBUG_USART_TX_Pin|DEBUG_USART_RX_Pin);
 8006c8e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006c92:	481b      	ldr	r0, [pc, #108]	; (8006d00 <HAL_UART_MspDeInit+0x90>)
 8006c94:	f001 f806 	bl	8007ca4 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8006c98:	2025      	movs	r0, #37	; 0x25
 8006c9a:	f000 f9e9 	bl	8007070 <HAL_NVIC_DisableIRQ>
    HAL_DMA_DeInit(uartHandle->hdmarx);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8006c9e:	e027      	b.n	8006cf0 <HAL_UART_MspDeInit+0x80>
  else if(uartHandle->Instance==USART2)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a17      	ldr	r2, [pc, #92]	; (8006d04 <HAL_UART_MspDeInit+0x94>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d10d      	bne.n	8006cc6 <HAL_UART_MspDeInit+0x56>
    __HAL_RCC_USART2_CLK_DISABLE();
 8006caa:	4b14      	ldr	r3, [pc, #80]	; (8006cfc <HAL_UART_MspDeInit+0x8c>)
 8006cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cae:	4a13      	ldr	r2, [pc, #76]	; (8006cfc <HAL_UART_MspDeInit+0x8c>)
 8006cb0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006cb4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, ESP8266_USART_TX_Pin|ESP8266_USART_RX_Pin);
 8006cb6:	210c      	movs	r1, #12
 8006cb8:	4811      	ldr	r0, [pc, #68]	; (8006d00 <HAL_UART_MspDeInit+0x90>)
 8006cba:	f000 fff3 	bl	8007ca4 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8006cbe:	2026      	movs	r0, #38	; 0x26
 8006cc0:	f000 f9d6 	bl	8007070 <HAL_NVIC_DisableIRQ>
}
 8006cc4:	e014      	b.n	8006cf0 <HAL_UART_MspDeInit+0x80>
  else if(uartHandle->Instance==USART3)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a0f      	ldr	r2, [pc, #60]	; (8006d08 <HAL_UART_MspDeInit+0x98>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d10f      	bne.n	8006cf0 <HAL_UART_MspDeInit+0x80>
    __HAL_RCC_USART3_CLK_DISABLE();
 8006cd0:	4b0a      	ldr	r3, [pc, #40]	; (8006cfc <HAL_UART_MspDeInit+0x8c>)
 8006cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd4:	4a09      	ldr	r2, [pc, #36]	; (8006cfc <HAL_UART_MspDeInit+0x8c>)
 8006cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cda:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPS_USART_TX_Pin|GPS_USART_RX_Pin);
 8006cdc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006ce0:	480a      	ldr	r0, [pc, #40]	; (8006d0c <HAL_UART_MspDeInit+0x9c>)
 8006ce2:	f000 ffdf 	bl	8007ca4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 fa7c 	bl	80071e8 <HAL_DMA_DeInit>
}
 8006cf0:	bf00      	nop
 8006cf2:	3708      	adds	r7, #8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	40011000 	.word	0x40011000
 8006cfc:	40023800 	.word	0x40023800
 8006d00:	40020000 	.word	0x40020000
 8006d04:	40004400 	.word	0x40004400
 8006d08:	40004800 	.word	0x40004800
 8006d0c:	40020400 	.word	0x40020400

08006d10 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Callback when new data is received on the UART.
  * @param  UartHandle: Uart handle receiving the data.
  * @retval None.
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  Wifi_UART_RxCpltCallback(UartHandle);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f7ff f8bf 	bl	8005e9c <Wifi_UART_RxCpltCallback>
  BDS_UART_RxCpltCallback(UartHandle);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7fb fbe0 	bl	80024e4 <BDS_UART_RxCpltCallback>
  // Debbug_UART_RxCpltCallback(UartHandle);
}
 8006d24:	bf00      	nop
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Callback when new data is received on the UART.
  * @param  UartHandle: Uart handle receiving the data.
  * @retval None.
  */
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  BDS_UART_RxHalfCpltCallback(UartHandle);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f7fb fbef 	bl	8002518 <BDS_UART_RxHalfCpltCallback>
}
 8006d3a:	bf00      	nop
 8006d3c:	3708      	adds	r7, #8
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
	...

08006d44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8006d44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006d7c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006d48:	480d      	ldr	r0, [pc, #52]	; (8006d80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006d4a:	490e      	ldr	r1, [pc, #56]	; (8006d84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006d4c:	4a0e      	ldr	r2, [pc, #56]	; (8006d88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006d50:	e002      	b.n	8006d58 <LoopCopyDataInit>

08006d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006d56:	3304      	adds	r3, #4

08006d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006d5c:	d3f9      	bcc.n	8006d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006d5e:	4a0b      	ldr	r2, [pc, #44]	; (8006d8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006d60:	4c0b      	ldr	r4, [pc, #44]	; (8006d90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006d64:	e001      	b.n	8006d6a <LoopFillZerobss>

08006d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006d68:	3204      	adds	r2, #4

08006d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006d6c:	d3fb      	bcc.n	8006d66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006d6e:	f7ff fdf1 	bl	8006954 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006d72:	f006 fd9f 	bl	800d8b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006d76:	f7ff fbbf 	bl	80064f8 <main>
  bx  lr    
 8006d7a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8006d7c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8006d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006d84:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8006d88:	08013120 	.word	0x08013120
  ldr r2, =_sbss
 8006d8c:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8006d90:	20009984 	.word	0x20009984

08006d94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006d94:	e7fe      	b.n	8006d94 <ADC_IRQHandler>
	...

08006d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006d9c:	4b0e      	ldr	r3, [pc, #56]	; (8006dd8 <HAL_Init+0x40>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a0d      	ldr	r2, [pc, #52]	; (8006dd8 <HAL_Init+0x40>)
 8006da2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006da6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006da8:	4b0b      	ldr	r3, [pc, #44]	; (8006dd8 <HAL_Init+0x40>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a0a      	ldr	r2, [pc, #40]	; (8006dd8 <HAL_Init+0x40>)
 8006dae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006db2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006db4:	4b08      	ldr	r3, [pc, #32]	; (8006dd8 <HAL_Init+0x40>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a07      	ldr	r2, [pc, #28]	; (8006dd8 <HAL_Init+0x40>)
 8006dba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006dc0:	2003      	movs	r0, #3
 8006dc2:	f000 f920 	bl	8007006 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006dc6:	2000      	movs	r0, #0
 8006dc8:	f7ff fc5e 	bl	8006688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006dcc:	f7ff fc30 	bl	8006630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40023c00 	.word	0x40023c00

08006ddc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006de0:	4b06      	ldr	r3, [pc, #24]	; (8006dfc <HAL_IncTick+0x20>)
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	461a      	mov	r2, r3
 8006de6:	4b06      	ldr	r3, [pc, #24]	; (8006e00 <HAL_IncTick+0x24>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4413      	add	r3, r2
 8006dec:	4a04      	ldr	r2, [pc, #16]	; (8006e00 <HAL_IncTick+0x24>)
 8006dee:	6013      	str	r3, [r2, #0]
}
 8006df0:	bf00      	nop
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	20000050 	.word	0x20000050
 8006e00:	20000778 	.word	0x20000778

08006e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006e04:	b480      	push	{r7}
 8006e06:	af00      	add	r7, sp, #0
  return uwTick;
 8006e08:	4b03      	ldr	r3, [pc, #12]	; (8006e18 <HAL_GetTick+0x14>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	20000778 	.word	0x20000778

08006e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006e24:	f7ff ffee 	bl	8006e04 <HAL_GetTick>
 8006e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e34:	d005      	beq.n	8006e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006e36:	4b0a      	ldr	r3, [pc, #40]	; (8006e60 <HAL_Delay+0x44>)
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	4413      	add	r3, r2
 8006e40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006e42:	bf00      	nop
 8006e44:	f7ff ffde 	bl	8006e04 <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d8f7      	bhi.n	8006e44 <HAL_Delay+0x28>
  {
  }
}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000050 	.word	0x20000050

08006e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f003 0307 	and.w	r3, r3, #7
 8006e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e74:	4b0c      	ldr	r3, [pc, #48]	; (8006ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006e80:	4013      	ands	r3, r2
 8006e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e96:	4a04      	ldr	r2, [pc, #16]	; (8006ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	60d3      	str	r3, [r2, #12]
}
 8006e9c:	bf00      	nop
 8006e9e:	3714      	adds	r7, #20
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr
 8006ea8:	e000ed00 	.word	0xe000ed00

08006eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006eac:	b480      	push	{r7}
 8006eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006eb0:	4b04      	ldr	r3, [pc, #16]	; (8006ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	0a1b      	lsrs	r3, r3, #8
 8006eb6:	f003 0307 	and.w	r3, r3, #7
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	e000ed00 	.word	0xe000ed00

08006ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	4603      	mov	r3, r0
 8006ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	db0b      	blt.n	8006ef2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006eda:	79fb      	ldrb	r3, [r7, #7]
 8006edc:	f003 021f 	and.w	r2, r3, #31
 8006ee0:	4907      	ldr	r1, [pc, #28]	; (8006f00 <__NVIC_EnableIRQ+0x38>)
 8006ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ee6:	095b      	lsrs	r3, r3, #5
 8006ee8:	2001      	movs	r0, #1
 8006eea:	fa00 f202 	lsl.w	r2, r0, r2
 8006eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006ef2:	bf00      	nop
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	e000e100 	.word	0xe000e100

08006f04 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	db12      	blt.n	8006f3c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f16:	79fb      	ldrb	r3, [r7, #7]
 8006f18:	f003 021f 	and.w	r2, r3, #31
 8006f1c:	490a      	ldr	r1, [pc, #40]	; (8006f48 <__NVIC_DisableIRQ+0x44>)
 8006f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f22:	095b      	lsrs	r3, r3, #5
 8006f24:	2001      	movs	r0, #1
 8006f26:	fa00 f202 	lsl.w	r2, r0, r2
 8006f2a:	3320      	adds	r3, #32
 8006f2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006f30:	f3bf 8f4f 	dsb	sy
}
 8006f34:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006f36:	f3bf 8f6f 	isb	sy
}
 8006f3a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr
 8006f48:	e000e100 	.word	0xe000e100

08006f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	4603      	mov	r3, r0
 8006f54:	6039      	str	r1, [r7, #0]
 8006f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	db0a      	blt.n	8006f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	b2da      	uxtb	r2, r3
 8006f64:	490c      	ldr	r1, [pc, #48]	; (8006f98 <__NVIC_SetPriority+0x4c>)
 8006f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f6a:	0112      	lsls	r2, r2, #4
 8006f6c:	b2d2      	uxtb	r2, r2
 8006f6e:	440b      	add	r3, r1
 8006f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f74:	e00a      	b.n	8006f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	4908      	ldr	r1, [pc, #32]	; (8006f9c <__NVIC_SetPriority+0x50>)
 8006f7c:	79fb      	ldrb	r3, [r7, #7]
 8006f7e:	f003 030f 	and.w	r3, r3, #15
 8006f82:	3b04      	subs	r3, #4
 8006f84:	0112      	lsls	r2, r2, #4
 8006f86:	b2d2      	uxtb	r2, r2
 8006f88:	440b      	add	r3, r1
 8006f8a:	761a      	strb	r2, [r3, #24]
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	e000e100 	.word	0xe000e100
 8006f9c:	e000ed00 	.word	0xe000ed00

08006fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b089      	sub	sp, #36	; 0x24
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f003 0307 	and.w	r3, r3, #7
 8006fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	f1c3 0307 	rsb	r3, r3, #7
 8006fba:	2b04      	cmp	r3, #4
 8006fbc:	bf28      	it	cs
 8006fbe:	2304      	movcs	r3, #4
 8006fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	3304      	adds	r3, #4
 8006fc6:	2b06      	cmp	r3, #6
 8006fc8:	d902      	bls.n	8006fd0 <NVIC_EncodePriority+0x30>
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	3b03      	subs	r3, #3
 8006fce:	e000      	b.n	8006fd2 <NVIC_EncodePriority+0x32>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	fa02 f303 	lsl.w	r3, r2, r3
 8006fde:	43da      	mvns	r2, r3
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	401a      	ands	r2, r3
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff2:	43d9      	mvns	r1, r3
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ff8:	4313      	orrs	r3, r2
         );
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3724      	adds	r7, #36	; 0x24
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr

08007006 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007006:	b580      	push	{r7, lr}
 8007008:	b082      	sub	sp, #8
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7ff ff28 	bl	8006e64 <__NVIC_SetPriorityGrouping>
}
 8007014:	bf00      	nop
 8007016:	3708      	adds	r7, #8
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800701c:	b580      	push	{r7, lr}
 800701e:	b086      	sub	sp, #24
 8007020:	af00      	add	r7, sp, #0
 8007022:	4603      	mov	r3, r0
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800702a:	2300      	movs	r3, #0
 800702c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800702e:	f7ff ff3d 	bl	8006eac <__NVIC_GetPriorityGrouping>
 8007032:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	68b9      	ldr	r1, [r7, #8]
 8007038:	6978      	ldr	r0, [r7, #20]
 800703a:	f7ff ffb1 	bl	8006fa0 <NVIC_EncodePriority>
 800703e:	4602      	mov	r2, r0
 8007040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007044:	4611      	mov	r1, r2
 8007046:	4618      	mov	r0, r3
 8007048:	f7ff ff80 	bl	8006f4c <__NVIC_SetPriority>
}
 800704c:	bf00      	nop
 800704e:	3718      	adds	r7, #24
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	4603      	mov	r3, r0
 800705c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800705e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007062:	4618      	mov	r0, r3
 8007064:	f7ff ff30 	bl	8006ec8 <__NVIC_EnableIRQ>
}
 8007068:	bf00      	nop
 800706a:	3708      	adds	r7, #8
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	4603      	mov	r3, r0
 8007078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800707a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800707e:	4618      	mov	r0, r3
 8007080:	f7ff ff40 	bl	8006f04 <__NVIC_DisableIRQ>
}
 8007084:	bf00      	nop
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b086      	sub	sp, #24
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007094:	2300      	movs	r3, #0
 8007096:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007098:	f7ff feb4 	bl	8006e04 <HAL_GetTick>
 800709c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d101      	bne.n	80070a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e099      	b.n	80071dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2202      	movs	r2, #2
 80070ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681a      	ldr	r2, [r3, #0]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 0201 	bic.w	r2, r2, #1
 80070c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070c8:	e00f      	b.n	80070ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80070ca:	f7ff fe9b 	bl	8006e04 <HAL_GetTick>
 80070ce:	4602      	mov	r2, r0
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	1ad3      	subs	r3, r2, r3
 80070d4:	2b05      	cmp	r3, #5
 80070d6:	d908      	bls.n	80070ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2220      	movs	r2, #32
 80070dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2203      	movs	r2, #3
 80070e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e078      	b.n	80071dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0301 	and.w	r3, r3, #1
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e8      	bne.n	80070ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007100:	697a      	ldr	r2, [r7, #20]
 8007102:	4b38      	ldr	r3, [pc, #224]	; (80071e4 <HAL_DMA_Init+0x158>)
 8007104:	4013      	ands	r3, r2
 8007106:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007116:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007122:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	699b      	ldr	r3, [r3, #24]
 8007128:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800712e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007136:	697a      	ldr	r2, [r7, #20]
 8007138:	4313      	orrs	r3, r2
 800713a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	2b04      	cmp	r3, #4
 8007142:	d107      	bne.n	8007154 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714c:	4313      	orrs	r3, r2
 800714e:	697a      	ldr	r2, [r7, #20]
 8007150:	4313      	orrs	r3, r2
 8007152:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f023 0307 	bic.w	r3, r3, #7
 800716a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4313      	orrs	r3, r2
 8007174:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717a:	2b04      	cmp	r3, #4
 800717c:	d117      	bne.n	80071ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	4313      	orrs	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00e      	beq.n	80071ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 fb5f 	bl	8007854 <DMA_CheckFifoParam>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d008      	beq.n	80071ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2240      	movs	r2, #64	; 0x40
 80071a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80071aa:	2301      	movs	r3, #1
 80071ac:	e016      	b.n	80071dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	697a      	ldr	r2, [r7, #20]
 80071b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 fb16 	bl	80077e8 <DMA_CalcBaseAndBitshift>
 80071bc:	4603      	mov	r3, r0
 80071be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071c4:	223f      	movs	r2, #63	; 0x3f
 80071c6:	409a      	lsls	r2, r3
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3718      	adds	r7, #24
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	f010803f 	.word	0xf010803f

080071e8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d101      	bne.n	80071fa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	e050      	b.n	800729c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b02      	cmp	r3, #2
 8007204:	d101      	bne.n	800720a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8007206:	2302      	movs	r3, #2
 8007208:	e048      	b.n	800729c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0201 	bic.w	r2, r2, #1
 8007218:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2200      	movs	r2, #0
 8007220:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2200      	movs	r2, #0
 8007228:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	2200      	movs	r2, #0
 8007230:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2200      	movs	r2, #0
 8007238:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2200      	movs	r2, #0
 8007240:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2221      	movs	r2, #33	; 0x21
 8007248:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f000 facc 	bl	80077e8 <DMA_CalcBaseAndBitshift>
 8007250:	4603      	mov	r3, r0
 8007252:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800727c:	223f      	movs	r2, #63	; 0x3f
 800727e:	409a      	lsls	r2, r3
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b086      	sub	sp, #24
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	60b9      	str	r1, [r7, #8]
 80072ae:	607a      	str	r2, [r7, #4]
 80072b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d101      	bne.n	80072ca <HAL_DMA_Start_IT+0x26>
 80072c6:	2302      	movs	r3, #2
 80072c8:	e040      	b.n	800734c <HAL_DMA_Start_IT+0xa8>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d12f      	bne.n	800733e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2202      	movs	r2, #2
 80072e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	68b9      	ldr	r1, [r7, #8]
 80072f2:	68f8      	ldr	r0, [r7, #12]
 80072f4:	f000 fa4a 	bl	800778c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072fc:	223f      	movs	r2, #63	; 0x3f
 80072fe:	409a      	lsls	r2, r3
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f042 0216 	orr.w	r2, r2, #22
 8007312:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007318:	2b00      	cmp	r3, #0
 800731a:	d007      	beq.n	800732c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f042 0208 	orr.w	r2, r2, #8
 800732a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f042 0201 	orr.w	r2, r2, #1
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	e005      	b.n	800734a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007346:	2302      	movs	r3, #2
 8007348:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800734a:	7dfb      	ldrb	r3, [r7, #23]
}
 800734c:	4618      	mov	r0, r3
 800734e:	3718      	adds	r7, #24
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007360:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007362:	f7ff fd4f 	bl	8006e04 <HAL_GetTick>
 8007366:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b02      	cmp	r3, #2
 8007372:	d008      	beq.n	8007386 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2280      	movs	r2, #128	; 0x80
 8007378:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e052      	b.n	800742c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0216 	bic.w	r2, r2, #22
 8007394:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	695a      	ldr	r2, [r3, #20]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073a4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d103      	bne.n	80073b6 <HAL_DMA_Abort+0x62>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d007      	beq.n	80073c6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f022 0208 	bic.w	r2, r2, #8
 80073c4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f022 0201 	bic.w	r2, r2, #1
 80073d4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073d6:	e013      	b.n	8007400 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80073d8:	f7ff fd14 	bl	8006e04 <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	2b05      	cmp	r3, #5
 80073e4:	d90c      	bls.n	8007400 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2220      	movs	r2, #32
 80073ea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2203      	movs	r2, #3
 80073f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80073fc:	2303      	movs	r3, #3
 80073fe:	e015      	b.n	800742c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0301 	and.w	r3, r3, #1
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1e4      	bne.n	80073d8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007412:	223f      	movs	r2, #63	; 0x3f
 8007414:	409a      	lsls	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b02      	cmp	r3, #2
 8007446:	d004      	beq.n	8007452 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2280      	movs	r2, #128	; 0x80
 800744c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e00c      	b.n	800746c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2205      	movs	r2, #5
 8007456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 0201 	bic.w	r2, r2, #1
 8007468:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b086      	sub	sp, #24
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007480:	2300      	movs	r3, #0
 8007482:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007484:	4b8e      	ldr	r3, [pc, #568]	; (80076c0 <HAL_DMA_IRQHandler+0x248>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a8e      	ldr	r2, [pc, #568]	; (80076c4 <HAL_DMA_IRQHandler+0x24c>)
 800748a:	fba2 2303 	umull	r2, r3, r2, r3
 800748e:	0a9b      	lsrs	r3, r3, #10
 8007490:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007496:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074a2:	2208      	movs	r2, #8
 80074a4:	409a      	lsls	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4013      	ands	r3, r2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d01a      	beq.n	80074e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0304 	and.w	r3, r3, #4
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d013      	beq.n	80074e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f022 0204 	bic.w	r2, r2, #4
 80074ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d0:	2208      	movs	r2, #8
 80074d2:	409a      	lsls	r2, r3
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074dc:	f043 0201 	orr.w	r2, r3, #1
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074e8:	2201      	movs	r2, #1
 80074ea:	409a      	lsls	r2, r3
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	4013      	ands	r3, r2
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d012      	beq.n	800751a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	695b      	ldr	r3, [r3, #20]
 80074fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00b      	beq.n	800751a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007506:	2201      	movs	r2, #1
 8007508:	409a      	lsls	r2, r3
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007512:	f043 0202 	orr.w	r2, r3, #2
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800751e:	2204      	movs	r2, #4
 8007520:	409a      	lsls	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	4013      	ands	r3, r2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d012      	beq.n	8007550 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 0302 	and.w	r3, r3, #2
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00b      	beq.n	8007550 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800753c:	2204      	movs	r2, #4
 800753e:	409a      	lsls	r2, r3
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007548:	f043 0204 	orr.w	r2, r3, #4
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007554:	2210      	movs	r2, #16
 8007556:	409a      	lsls	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	4013      	ands	r3, r2
 800755c:	2b00      	cmp	r3, #0
 800755e:	d043      	beq.n	80075e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0308 	and.w	r3, r3, #8
 800756a:	2b00      	cmp	r3, #0
 800756c:	d03c      	beq.n	80075e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007572:	2210      	movs	r2, #16
 8007574:	409a      	lsls	r2, r3
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d018      	beq.n	80075ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d108      	bne.n	80075a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759a:	2b00      	cmp	r3, #0
 800759c:	d024      	beq.n	80075e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	4798      	blx	r3
 80075a6:	e01f      	b.n	80075e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d01b      	beq.n	80075e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	4798      	blx	r3
 80075b8:	e016      	b.n	80075e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d107      	bne.n	80075d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 0208 	bic.w	r2, r2, #8
 80075d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075ec:	2220      	movs	r2, #32
 80075ee:	409a      	lsls	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4013      	ands	r3, r2
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f000 808f 	beq.w	8007718 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 0310 	and.w	r3, r3, #16
 8007604:	2b00      	cmp	r3, #0
 8007606:	f000 8087 	beq.w	8007718 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800760e:	2220      	movs	r2, #32
 8007610:	409a      	lsls	r2, r3
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b05      	cmp	r3, #5
 8007620:	d136      	bne.n	8007690 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f022 0216 	bic.w	r2, r2, #22
 8007630:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	695a      	ldr	r2, [r3, #20]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007640:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007646:	2b00      	cmp	r3, #0
 8007648:	d103      	bne.n	8007652 <HAL_DMA_IRQHandler+0x1da>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800764e:	2b00      	cmp	r3, #0
 8007650:	d007      	beq.n	8007662 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0208 	bic.w	r2, r2, #8
 8007660:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007666:	223f      	movs	r2, #63	; 0x3f
 8007668:	409a      	lsls	r2, r3
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2201      	movs	r2, #1
 8007672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007682:	2b00      	cmp	r3, #0
 8007684:	d07e      	beq.n	8007784 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	4798      	blx	r3
        }
        return;
 800768e:	e079      	b.n	8007784 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d01d      	beq.n	80076da <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10d      	bne.n	80076c8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d031      	beq.n	8007718 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	4798      	blx	r3
 80076bc:	e02c      	b.n	8007718 <HAL_DMA_IRQHandler+0x2a0>
 80076be:	bf00      	nop
 80076c0:	20000048 	.word	0x20000048
 80076c4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d023      	beq.n	8007718 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	4798      	blx	r3
 80076d8:	e01e      	b.n	8007718 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d10f      	bne.n	8007708 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f022 0210 	bic.w	r2, r2, #16
 80076f6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800770c:	2b00      	cmp	r3, #0
 800770e:	d003      	beq.n	8007718 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800771c:	2b00      	cmp	r3, #0
 800771e:	d032      	beq.n	8007786 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b00      	cmp	r3, #0
 800772a:	d022      	beq.n	8007772 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2205      	movs	r2, #5
 8007730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 0201 	bic.w	r2, r2, #1
 8007742:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	3301      	adds	r3, #1
 8007748:	60bb      	str	r3, [r7, #8]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	429a      	cmp	r2, r3
 800774e:	d307      	bcc.n	8007760 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 0301 	and.w	r3, r3, #1
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1f2      	bne.n	8007744 <HAL_DMA_IRQHandler+0x2cc>
 800775e:	e000      	b.n	8007762 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007760:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007776:	2b00      	cmp	r3, #0
 8007778:	d005      	beq.n	8007786 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	4798      	blx	r3
 8007782:	e000      	b.n	8007786 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007784:	bf00      	nop
    }
  }
}
 8007786:	3718      	adds	r7, #24
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
 8007798:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	683a      	ldr	r2, [r7, #0]
 80077b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	2b40      	cmp	r3, #64	; 0x40
 80077b8:	d108      	bne.n	80077cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	687a      	ldr	r2, [r7, #4]
 80077c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68ba      	ldr	r2, [r7, #8]
 80077c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80077ca:	e007      	b.n	80077dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68ba      	ldr	r2, [r7, #8]
 80077d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	60da      	str	r2, [r3, #12]
}
 80077dc:	bf00      	nop
 80077de:	3714      	adds	r7, #20
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	3b10      	subs	r3, #16
 80077f8:	4a14      	ldr	r2, [pc, #80]	; (800784c <DMA_CalcBaseAndBitshift+0x64>)
 80077fa:	fba2 2303 	umull	r2, r3, r2, r3
 80077fe:	091b      	lsrs	r3, r3, #4
 8007800:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007802:	4a13      	ldr	r2, [pc, #76]	; (8007850 <DMA_CalcBaseAndBitshift+0x68>)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	4413      	add	r3, r2
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	461a      	mov	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2b03      	cmp	r3, #3
 8007814:	d909      	bls.n	800782a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800781e:	f023 0303 	bic.w	r3, r3, #3
 8007822:	1d1a      	adds	r2, r3, #4
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	659a      	str	r2, [r3, #88]	; 0x58
 8007828:	e007      	b.n	800783a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007832:	f023 0303 	bic.w	r3, r3, #3
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800783e:	4618      	mov	r0, r3
 8007840:	3714      	adds	r7, #20
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	aaaaaaab 	.word	0xaaaaaaab
 8007850:	08012bcc 	.word	0x08012bcc

08007854 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007864:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d11f      	bne.n	80078ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	2b03      	cmp	r3, #3
 8007872:	d856      	bhi.n	8007922 <DMA_CheckFifoParam+0xce>
 8007874:	a201      	add	r2, pc, #4	; (adr r2, 800787c <DMA_CheckFifoParam+0x28>)
 8007876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787a:	bf00      	nop
 800787c:	0800788d 	.word	0x0800788d
 8007880:	0800789f 	.word	0x0800789f
 8007884:	0800788d 	.word	0x0800788d
 8007888:	08007923 	.word	0x08007923
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007890:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007894:	2b00      	cmp	r3, #0
 8007896:	d046      	beq.n	8007926 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800789c:	e043      	b.n	8007926 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80078a6:	d140      	bne.n	800792a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078ac:	e03d      	b.n	800792a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078b6:	d121      	bne.n	80078fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	2b03      	cmp	r3, #3
 80078bc:	d837      	bhi.n	800792e <DMA_CheckFifoParam+0xda>
 80078be:	a201      	add	r2, pc, #4	; (adr r2, 80078c4 <DMA_CheckFifoParam+0x70>)
 80078c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c4:	080078d5 	.word	0x080078d5
 80078c8:	080078db 	.word	0x080078db
 80078cc:	080078d5 	.word	0x080078d5
 80078d0:	080078ed 	.word	0x080078ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	73fb      	strb	r3, [r7, #15]
      break;
 80078d8:	e030      	b.n	800793c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d025      	beq.n	8007932 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078ea:	e022      	b.n	8007932 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80078f4:	d11f      	bne.n	8007936 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80078fa:	e01c      	b.n	8007936 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d903      	bls.n	800790a <DMA_CheckFifoParam+0xb6>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b03      	cmp	r3, #3
 8007906:	d003      	beq.n	8007910 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007908:	e018      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	73fb      	strb	r3, [r7, #15]
      break;
 800790e:	e015      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00e      	beq.n	800793a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	73fb      	strb	r3, [r7, #15]
      break;
 8007920:	e00b      	b.n	800793a <DMA_CheckFifoParam+0xe6>
      break;
 8007922:	bf00      	nop
 8007924:	e00a      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      break;
 8007926:	bf00      	nop
 8007928:	e008      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      break;
 800792a:	bf00      	nop
 800792c:	e006      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      break;
 800792e:	bf00      	nop
 8007930:	e004      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      break;
 8007932:	bf00      	nop
 8007934:	e002      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      break;   
 8007936:	bf00      	nop
 8007938:	e000      	b.n	800793c <DMA_CheckFifoParam+0xe8>
      break;
 800793a:	bf00      	nop
    }
  } 
  
  return status; 
 800793c:	7bfb      	ldrb	r3, [r7, #15]
}
 800793e:	4618      	mov	r0, r3
 8007940:	3714      	adds	r7, #20
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop

0800794c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800794c:	b480      	push	{r7}
 800794e:	b089      	sub	sp, #36	; 0x24
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007956:	2300      	movs	r3, #0
 8007958:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800795a:	2300      	movs	r3, #0
 800795c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800795e:	2300      	movs	r3, #0
 8007960:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007962:	2300      	movs	r3, #0
 8007964:	61fb      	str	r3, [r7, #28]
 8007966:	e177      	b.n	8007c58 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007968:	2201      	movs	r2, #1
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	fa02 f303 	lsl.w	r3, r2, r3
 8007970:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	4013      	ands	r3, r2
 800797a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	429a      	cmp	r2, r3
 8007982:	f040 8166 	bne.w	8007c52 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	f003 0303 	and.w	r3, r3, #3
 800798e:	2b01      	cmp	r3, #1
 8007990:	d005      	beq.n	800799e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800799a:	2b02      	cmp	r3, #2
 800799c:	d130      	bne.n	8007a00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	005b      	lsls	r3, r3, #1
 80079a8:	2203      	movs	r2, #3
 80079aa:	fa02 f303 	lsl.w	r3, r2, r3
 80079ae:	43db      	mvns	r3, r3
 80079b0:	69ba      	ldr	r2, [r7, #24]
 80079b2:	4013      	ands	r3, r2
 80079b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	68da      	ldr	r2, [r3, #12]
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	005b      	lsls	r3, r3, #1
 80079be:	fa02 f303 	lsl.w	r3, r2, r3
 80079c2:	69ba      	ldr	r2, [r7, #24]
 80079c4:	4313      	orrs	r3, r2
 80079c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	69ba      	ldr	r2, [r7, #24]
 80079cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80079d4:	2201      	movs	r2, #1
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	fa02 f303 	lsl.w	r3, r2, r3
 80079dc:	43db      	mvns	r3, r3
 80079de:	69ba      	ldr	r2, [r7, #24]
 80079e0:	4013      	ands	r3, r2
 80079e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	091b      	lsrs	r3, r3, #4
 80079ea:	f003 0201 	and.w	r2, r3, #1
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	fa02 f303 	lsl.w	r3, r2, r3
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	69ba      	ldr	r2, [r7, #24]
 80079fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	f003 0303 	and.w	r3, r3, #3
 8007a08:	2b03      	cmp	r3, #3
 8007a0a:	d017      	beq.n	8007a3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007a12:	69fb      	ldr	r3, [r7, #28]
 8007a14:	005b      	lsls	r3, r3, #1
 8007a16:	2203      	movs	r2, #3
 8007a18:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1c:	43db      	mvns	r3, r3
 8007a1e:	69ba      	ldr	r2, [r7, #24]
 8007a20:	4013      	ands	r3, r2
 8007a22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	689a      	ldr	r2, [r3, #8]
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	005b      	lsls	r3, r3, #1
 8007a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a30:	69ba      	ldr	r2, [r7, #24]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	69ba      	ldr	r2, [r7, #24]
 8007a3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	f003 0303 	and.w	r3, r3, #3
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d123      	bne.n	8007a90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	08da      	lsrs	r2, r3, #3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	3208      	adds	r2, #8
 8007a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	220f      	movs	r2, #15
 8007a60:	fa02 f303 	lsl.w	r3, r2, r3
 8007a64:	43db      	mvns	r3, r3
 8007a66:	69ba      	ldr	r2, [r7, #24]
 8007a68:	4013      	ands	r3, r2
 8007a6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	691a      	ldr	r2, [r3, #16]
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	f003 0307 	and.w	r3, r3, #7
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	fa02 f303 	lsl.w	r3, r2, r3
 8007a7c:	69ba      	ldr	r2, [r7, #24]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	08da      	lsrs	r2, r3, #3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	3208      	adds	r2, #8
 8007a8a:	69b9      	ldr	r1, [r7, #24]
 8007a8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	005b      	lsls	r3, r3, #1
 8007a9a:	2203      	movs	r2, #3
 8007a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa0:	43db      	mvns	r3, r3
 8007aa2:	69ba      	ldr	r2, [r7, #24]
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	f003 0203 	and.w	r2, r3, #3
 8007ab0:	69fb      	ldr	r3, [r7, #28]
 8007ab2:	005b      	lsls	r3, r3, #1
 8007ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab8:	69ba      	ldr	r2, [r7, #24]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	69ba      	ldr	r2, [r7, #24]
 8007ac2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 80c0 	beq.w	8007c52 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60fb      	str	r3, [r7, #12]
 8007ad6:	4b66      	ldr	r3, [pc, #408]	; (8007c70 <HAL_GPIO_Init+0x324>)
 8007ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ada:	4a65      	ldr	r2, [pc, #404]	; (8007c70 <HAL_GPIO_Init+0x324>)
 8007adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8007ae2:	4b63      	ldr	r3, [pc, #396]	; (8007c70 <HAL_GPIO_Init+0x324>)
 8007ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007aea:	60fb      	str	r3, [r7, #12]
 8007aec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007aee:	4a61      	ldr	r2, [pc, #388]	; (8007c74 <HAL_GPIO_Init+0x328>)
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	089b      	lsrs	r3, r3, #2
 8007af4:	3302      	adds	r3, #2
 8007af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	f003 0303 	and.w	r3, r3, #3
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	220f      	movs	r2, #15
 8007b06:	fa02 f303 	lsl.w	r3, r2, r3
 8007b0a:	43db      	mvns	r3, r3
 8007b0c:	69ba      	ldr	r2, [r7, #24]
 8007b0e:	4013      	ands	r3, r2
 8007b10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a58      	ldr	r2, [pc, #352]	; (8007c78 <HAL_GPIO_Init+0x32c>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d037      	beq.n	8007b8a <HAL_GPIO_Init+0x23e>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a57      	ldr	r2, [pc, #348]	; (8007c7c <HAL_GPIO_Init+0x330>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d031      	beq.n	8007b86 <HAL_GPIO_Init+0x23a>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a56      	ldr	r2, [pc, #344]	; (8007c80 <HAL_GPIO_Init+0x334>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d02b      	beq.n	8007b82 <HAL_GPIO_Init+0x236>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a55      	ldr	r2, [pc, #340]	; (8007c84 <HAL_GPIO_Init+0x338>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d025      	beq.n	8007b7e <HAL_GPIO_Init+0x232>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a54      	ldr	r2, [pc, #336]	; (8007c88 <HAL_GPIO_Init+0x33c>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d01f      	beq.n	8007b7a <HAL_GPIO_Init+0x22e>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a53      	ldr	r2, [pc, #332]	; (8007c8c <HAL_GPIO_Init+0x340>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d019      	beq.n	8007b76 <HAL_GPIO_Init+0x22a>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a52      	ldr	r2, [pc, #328]	; (8007c90 <HAL_GPIO_Init+0x344>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d013      	beq.n	8007b72 <HAL_GPIO_Init+0x226>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a51      	ldr	r2, [pc, #324]	; (8007c94 <HAL_GPIO_Init+0x348>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d00d      	beq.n	8007b6e <HAL_GPIO_Init+0x222>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a50      	ldr	r2, [pc, #320]	; (8007c98 <HAL_GPIO_Init+0x34c>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d007      	beq.n	8007b6a <HAL_GPIO_Init+0x21e>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a4f      	ldr	r2, [pc, #316]	; (8007c9c <HAL_GPIO_Init+0x350>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d101      	bne.n	8007b66 <HAL_GPIO_Init+0x21a>
 8007b62:	2309      	movs	r3, #9
 8007b64:	e012      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b66:	230a      	movs	r3, #10
 8007b68:	e010      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b6a:	2308      	movs	r3, #8
 8007b6c:	e00e      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b6e:	2307      	movs	r3, #7
 8007b70:	e00c      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b72:	2306      	movs	r3, #6
 8007b74:	e00a      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b76:	2305      	movs	r3, #5
 8007b78:	e008      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b7a:	2304      	movs	r3, #4
 8007b7c:	e006      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b7e:	2303      	movs	r3, #3
 8007b80:	e004      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b82:	2302      	movs	r3, #2
 8007b84:	e002      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b86:	2301      	movs	r3, #1
 8007b88:	e000      	b.n	8007b8c <HAL_GPIO_Init+0x240>
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	69fa      	ldr	r2, [r7, #28]
 8007b8e:	f002 0203 	and.w	r2, r2, #3
 8007b92:	0092      	lsls	r2, r2, #2
 8007b94:	4093      	lsls	r3, r2
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b9c:	4935      	ldr	r1, [pc, #212]	; (8007c74 <HAL_GPIO_Init+0x328>)
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	089b      	lsrs	r3, r3, #2
 8007ba2:	3302      	adds	r3, #2
 8007ba4:	69ba      	ldr	r2, [r7, #24]
 8007ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007baa:	4b3d      	ldr	r3, [pc, #244]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	43db      	mvns	r3, r3
 8007bb4:	69ba      	ldr	r2, [r7, #24]
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d003      	beq.n	8007bce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007bc6:	69ba      	ldr	r2, [r7, #24]
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007bce:	4a34      	ldr	r2, [pc, #208]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007bd4:	4b32      	ldr	r3, [pc, #200]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	43db      	mvns	r3, r3
 8007bde:	69ba      	ldr	r2, [r7, #24]
 8007be0:	4013      	ands	r3, r2
 8007be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d003      	beq.n	8007bf8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007bf0:	69ba      	ldr	r2, [r7, #24]
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007bf8:	4a29      	ldr	r2, [pc, #164]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007bfa:	69bb      	ldr	r3, [r7, #24]
 8007bfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007bfe:	4b28      	ldr	r3, [pc, #160]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	43db      	mvns	r3, r3
 8007c08:	69ba      	ldr	r2, [r7, #24]
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d003      	beq.n	8007c22 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007c1a:	69ba      	ldr	r2, [r7, #24]
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007c22:	4a1f      	ldr	r2, [pc, #124]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007c28:	4b1d      	ldr	r3, [pc, #116]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	43db      	mvns	r3, r3
 8007c32:	69ba      	ldr	r2, [r7, #24]
 8007c34:	4013      	ands	r3, r2
 8007c36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d003      	beq.n	8007c4c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007c44:	69ba      	ldr	r2, [r7, #24]
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007c4c:	4a14      	ldr	r2, [pc, #80]	; (8007ca0 <HAL_GPIO_Init+0x354>)
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	3301      	adds	r3, #1
 8007c56:	61fb      	str	r3, [r7, #28]
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	2b0f      	cmp	r3, #15
 8007c5c:	f67f ae84 	bls.w	8007968 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007c60:	bf00      	nop
 8007c62:	bf00      	nop
 8007c64:	3724      	adds	r7, #36	; 0x24
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	40023800 	.word	0x40023800
 8007c74:	40013800 	.word	0x40013800
 8007c78:	40020000 	.word	0x40020000
 8007c7c:	40020400 	.word	0x40020400
 8007c80:	40020800 	.word	0x40020800
 8007c84:	40020c00 	.word	0x40020c00
 8007c88:	40021000 	.word	0x40021000
 8007c8c:	40021400 	.word	0x40021400
 8007c90:	40021800 	.word	0x40021800
 8007c94:	40021c00 	.word	0x40021c00
 8007c98:	40022000 	.word	0x40022000
 8007c9c:	40022400 	.word	0x40022400
 8007ca0:	40013c00 	.word	0x40013c00

08007ca4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007cba:	2300      	movs	r3, #0
 8007cbc:	617b      	str	r3, [r7, #20]
 8007cbe:	e0d9      	b.n	8007e74 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	4013      	ands	r3, r2
 8007cd0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	f040 80c9 	bne.w	8007e6e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007cdc:	4a6b      	ldr	r2, [pc, #428]	; (8007e8c <HAL_GPIO_DeInit+0x1e8>)
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	089b      	lsrs	r3, r3, #2
 8007ce2:	3302      	adds	r3, #2
 8007ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ce8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	f003 0303 	and.w	r3, r3, #3
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	220f      	movs	r2, #15
 8007cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	4013      	ands	r3, r2
 8007cfc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a63      	ldr	r2, [pc, #396]	; (8007e90 <HAL_GPIO_DeInit+0x1ec>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d037      	beq.n	8007d76 <HAL_GPIO_DeInit+0xd2>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	4a62      	ldr	r2, [pc, #392]	; (8007e94 <HAL_GPIO_DeInit+0x1f0>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d031      	beq.n	8007d72 <HAL_GPIO_DeInit+0xce>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a61      	ldr	r2, [pc, #388]	; (8007e98 <HAL_GPIO_DeInit+0x1f4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d02b      	beq.n	8007d6e <HAL_GPIO_DeInit+0xca>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a60      	ldr	r2, [pc, #384]	; (8007e9c <HAL_GPIO_DeInit+0x1f8>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d025      	beq.n	8007d6a <HAL_GPIO_DeInit+0xc6>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a5f      	ldr	r2, [pc, #380]	; (8007ea0 <HAL_GPIO_DeInit+0x1fc>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d01f      	beq.n	8007d66 <HAL_GPIO_DeInit+0xc2>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a5e      	ldr	r2, [pc, #376]	; (8007ea4 <HAL_GPIO_DeInit+0x200>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d019      	beq.n	8007d62 <HAL_GPIO_DeInit+0xbe>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a5d      	ldr	r2, [pc, #372]	; (8007ea8 <HAL_GPIO_DeInit+0x204>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d013      	beq.n	8007d5e <HAL_GPIO_DeInit+0xba>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a5c      	ldr	r2, [pc, #368]	; (8007eac <HAL_GPIO_DeInit+0x208>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d00d      	beq.n	8007d5a <HAL_GPIO_DeInit+0xb6>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4a5b      	ldr	r2, [pc, #364]	; (8007eb0 <HAL_GPIO_DeInit+0x20c>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d007      	beq.n	8007d56 <HAL_GPIO_DeInit+0xb2>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a5a      	ldr	r2, [pc, #360]	; (8007eb4 <HAL_GPIO_DeInit+0x210>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d101      	bne.n	8007d52 <HAL_GPIO_DeInit+0xae>
 8007d4e:	2309      	movs	r3, #9
 8007d50:	e012      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d52:	230a      	movs	r3, #10
 8007d54:	e010      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d56:	2308      	movs	r3, #8
 8007d58:	e00e      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d5a:	2307      	movs	r3, #7
 8007d5c:	e00c      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d5e:	2306      	movs	r3, #6
 8007d60:	e00a      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d62:	2305      	movs	r3, #5
 8007d64:	e008      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d66:	2304      	movs	r3, #4
 8007d68:	e006      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e004      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d6e:	2302      	movs	r3, #2
 8007d70:	e002      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d72:	2301      	movs	r3, #1
 8007d74:	e000      	b.n	8007d78 <HAL_GPIO_DeInit+0xd4>
 8007d76:	2300      	movs	r3, #0
 8007d78:	697a      	ldr	r2, [r7, #20]
 8007d7a:	f002 0203 	and.w	r2, r2, #3
 8007d7e:	0092      	lsls	r2, r2, #2
 8007d80:	4093      	lsls	r3, r2
 8007d82:	68ba      	ldr	r2, [r7, #8]
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d132      	bne.n	8007dee <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007d88:	4b4b      	ldr	r3, [pc, #300]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	43db      	mvns	r3, r3
 8007d90:	4949      	ldr	r1, [pc, #292]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007d92:	4013      	ands	r3, r2
 8007d94:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007d96:	4b48      	ldr	r3, [pc, #288]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	43db      	mvns	r3, r3
 8007d9e:	4946      	ldr	r1, [pc, #280]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007da4:	4b44      	ldr	r3, [pc, #272]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007da6:	68da      	ldr	r2, [r3, #12]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	43db      	mvns	r3, r3
 8007dac:	4942      	ldr	r1, [pc, #264]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007dae:	4013      	ands	r3, r2
 8007db0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007db2:	4b41      	ldr	r3, [pc, #260]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007db4:	689a      	ldr	r2, [r3, #8]
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	43db      	mvns	r3, r3
 8007dba:	493f      	ldr	r1, [pc, #252]	; (8007eb8 <HAL_GPIO_DeInit+0x214>)
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	f003 0303 	and.w	r3, r3, #3
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	220f      	movs	r2, #15
 8007dca:	fa02 f303 	lsl.w	r3, r2, r3
 8007dce:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007dd0:	4a2e      	ldr	r2, [pc, #184]	; (8007e8c <HAL_GPIO_DeInit+0x1e8>)
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	089b      	lsrs	r3, r3, #2
 8007dd6:	3302      	adds	r3, #2
 8007dd8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	43da      	mvns	r2, r3
 8007de0:	482a      	ldr	r0, [pc, #168]	; (8007e8c <HAL_GPIO_DeInit+0x1e8>)
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	089b      	lsrs	r3, r3, #2
 8007de6:	400a      	ands	r2, r1
 8007de8:	3302      	adds	r3, #2
 8007dea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	005b      	lsls	r3, r3, #1
 8007df6:	2103      	movs	r1, #3
 8007df8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dfc:	43db      	mvns	r3, r3
 8007dfe:	401a      	ands	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	08da      	lsrs	r2, r3, #3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	3208      	adds	r2, #8
 8007e0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	f003 0307 	and.w	r3, r3, #7
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	220f      	movs	r2, #15
 8007e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e1e:	43db      	mvns	r3, r3
 8007e20:	697a      	ldr	r2, [r7, #20]
 8007e22:	08d2      	lsrs	r2, r2, #3
 8007e24:	4019      	ands	r1, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	3208      	adds	r2, #8
 8007e2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	68da      	ldr	r2, [r3, #12]
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	005b      	lsls	r3, r3, #1
 8007e36:	2103      	movs	r1, #3
 8007e38:	fa01 f303 	lsl.w	r3, r1, r3
 8007e3c:	43db      	mvns	r3, r3
 8007e3e:	401a      	ands	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685a      	ldr	r2, [r3, #4]
 8007e48:	2101      	movs	r1, #1
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e50:	43db      	mvns	r3, r3
 8007e52:	401a      	ands	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	689a      	ldr	r2, [r3, #8]
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	005b      	lsls	r3, r3, #1
 8007e60:	2103      	movs	r1, #3
 8007e62:	fa01 f303 	lsl.w	r3, r1, r3
 8007e66:	43db      	mvns	r3, r3
 8007e68:	401a      	ands	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	3301      	adds	r3, #1
 8007e72:	617b      	str	r3, [r7, #20]
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	2b0f      	cmp	r3, #15
 8007e78:	f67f af22 	bls.w	8007cc0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007e7c:	bf00      	nop
 8007e7e:	bf00      	nop
 8007e80:	371c      	adds	r7, #28
 8007e82:	46bd      	mov	sp, r7
 8007e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop
 8007e8c:	40013800 	.word	0x40013800
 8007e90:	40020000 	.word	0x40020000
 8007e94:	40020400 	.word	0x40020400
 8007e98:	40020800 	.word	0x40020800
 8007e9c:	40020c00 	.word	0x40020c00
 8007ea0:	40021000 	.word	0x40021000
 8007ea4:	40021400 	.word	0x40021400
 8007ea8:	40021800 	.word	0x40021800
 8007eac:	40021c00 	.word	0x40021c00
 8007eb0:	40022000 	.word	0x40022000
 8007eb4:	40022400 	.word	0x40022400
 8007eb8:	40013c00 	.word	0x40013c00

08007ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	807b      	strh	r3, [r7, #2]
 8007ec8:	4613      	mov	r3, r2
 8007eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007ecc:	787b      	ldrb	r3, [r7, #1]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d003      	beq.n	8007eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007ed2:	887a      	ldrh	r2, [r7, #2]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007ed8:	e003      	b.n	8007ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007eda:	887b      	ldrh	r3, [r7, #2]
 8007edc:	041a      	lsls	r2, r3, #16
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	619a      	str	r2, [r3, #24]
}
 8007ee2:	bf00      	nop
 8007ee4:	370c      	adds	r7, #12
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
	...

08007ef0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007efa:	4b08      	ldr	r3, [pc, #32]	; (8007f1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007efc:	695a      	ldr	r2, [r3, #20]
 8007efe:	88fb      	ldrh	r3, [r7, #6]
 8007f00:	4013      	ands	r3, r2
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d006      	beq.n	8007f14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007f06:	4a05      	ldr	r2, [pc, #20]	; (8007f1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f08:	88fb      	ldrh	r3, [r7, #6]
 8007f0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007f0c:	88fb      	ldrh	r3, [r7, #6]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f004 ffd6 	bl	800cec0 <HAL_GPIO_EXTI_Callback>
  }
}
 8007f14:	bf00      	nop
 8007f16:	3708      	adds	r7, #8
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	40013c00 	.word	0x40013c00

08007f20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d101      	bne.n	8007f32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e12b      	b.n	800818a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d106      	bne.n	8007f4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f7fe fa8e 	bl	8006468 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2224      	movs	r2, #36	; 0x24
 8007f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 0201 	bic.w	r2, r2, #1
 8007f62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007f84:	f001 fc5c 	bl	8009840 <HAL_RCC_GetPCLK1Freq>
 8007f88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	4a81      	ldr	r2, [pc, #516]	; (8008194 <HAL_I2C_Init+0x274>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d807      	bhi.n	8007fa4 <HAL_I2C_Init+0x84>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	4a80      	ldr	r2, [pc, #512]	; (8008198 <HAL_I2C_Init+0x278>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	bf94      	ite	ls
 8007f9c:	2301      	movls	r3, #1
 8007f9e:	2300      	movhi	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	e006      	b.n	8007fb2 <HAL_I2C_Init+0x92>
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	4a7d      	ldr	r2, [pc, #500]	; (800819c <HAL_I2C_Init+0x27c>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	bf94      	ite	ls
 8007fac:	2301      	movls	r3, #1
 8007fae:	2300      	movhi	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d001      	beq.n	8007fba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e0e7      	b.n	800818a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	4a78      	ldr	r2, [pc, #480]	; (80081a0 <HAL_I2C_Init+0x280>)
 8007fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc2:	0c9b      	lsrs	r3, r3, #18
 8007fc4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	6a1b      	ldr	r3, [r3, #32]
 8007fe0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	4a6a      	ldr	r2, [pc, #424]	; (8008194 <HAL_I2C_Init+0x274>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d802      	bhi.n	8007ff4 <HAL_I2C_Init+0xd4>
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	e009      	b.n	8008008 <HAL_I2C_Init+0xe8>
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007ffa:	fb02 f303 	mul.w	r3, r2, r3
 8007ffe:	4a69      	ldr	r2, [pc, #420]	; (80081a4 <HAL_I2C_Init+0x284>)
 8008000:	fba2 2303 	umull	r2, r3, r2, r3
 8008004:	099b      	lsrs	r3, r3, #6
 8008006:	3301      	adds	r3, #1
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	6812      	ldr	r2, [r2, #0]
 800800c:	430b      	orrs	r3, r1
 800800e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	69db      	ldr	r3, [r3, #28]
 8008016:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800801a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	495c      	ldr	r1, [pc, #368]	; (8008194 <HAL_I2C_Init+0x274>)
 8008024:	428b      	cmp	r3, r1
 8008026:	d819      	bhi.n	800805c <HAL_I2C_Init+0x13c>
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	1e59      	subs	r1, r3, #1
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	005b      	lsls	r3, r3, #1
 8008032:	fbb1 f3f3 	udiv	r3, r1, r3
 8008036:	1c59      	adds	r1, r3, #1
 8008038:	f640 73fc 	movw	r3, #4092	; 0xffc
 800803c:	400b      	ands	r3, r1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00a      	beq.n	8008058 <HAL_I2C_Init+0x138>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	1e59      	subs	r1, r3, #1
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	005b      	lsls	r3, r3, #1
 800804c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008050:	3301      	adds	r3, #1
 8008052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008056:	e051      	b.n	80080fc <HAL_I2C_Init+0x1dc>
 8008058:	2304      	movs	r3, #4
 800805a:	e04f      	b.n	80080fc <HAL_I2C_Init+0x1dc>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d111      	bne.n	8008088 <HAL_I2C_Init+0x168>
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	1e58      	subs	r0, r3, #1
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6859      	ldr	r1, [r3, #4]
 800806c:	460b      	mov	r3, r1
 800806e:	005b      	lsls	r3, r3, #1
 8008070:	440b      	add	r3, r1
 8008072:	fbb0 f3f3 	udiv	r3, r0, r3
 8008076:	3301      	adds	r3, #1
 8008078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800807c:	2b00      	cmp	r3, #0
 800807e:	bf0c      	ite	eq
 8008080:	2301      	moveq	r3, #1
 8008082:	2300      	movne	r3, #0
 8008084:	b2db      	uxtb	r3, r3
 8008086:	e012      	b.n	80080ae <HAL_I2C_Init+0x18e>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	1e58      	subs	r0, r3, #1
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6859      	ldr	r1, [r3, #4]
 8008090:	460b      	mov	r3, r1
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	440b      	add	r3, r1
 8008096:	0099      	lsls	r1, r3, #2
 8008098:	440b      	add	r3, r1
 800809a:	fbb0 f3f3 	udiv	r3, r0, r3
 800809e:	3301      	adds	r3, #1
 80080a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	bf0c      	ite	eq
 80080a8:	2301      	moveq	r3, #1
 80080aa:	2300      	movne	r3, #0
 80080ac:	b2db      	uxtb	r3, r3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d001      	beq.n	80080b6 <HAL_I2C_Init+0x196>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e022      	b.n	80080fc <HAL_I2C_Init+0x1dc>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	689b      	ldr	r3, [r3, #8]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d10e      	bne.n	80080dc <HAL_I2C_Init+0x1bc>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	1e58      	subs	r0, r3, #1
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6859      	ldr	r1, [r3, #4]
 80080c6:	460b      	mov	r3, r1
 80080c8:	005b      	lsls	r3, r3, #1
 80080ca:	440b      	add	r3, r1
 80080cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80080d0:	3301      	adds	r3, #1
 80080d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080da:	e00f      	b.n	80080fc <HAL_I2C_Init+0x1dc>
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	1e58      	subs	r0, r3, #1
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6859      	ldr	r1, [r3, #4]
 80080e4:	460b      	mov	r3, r1
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	440b      	add	r3, r1
 80080ea:	0099      	lsls	r1, r3, #2
 80080ec:	440b      	add	r3, r1
 80080ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80080f2:	3301      	adds	r3, #1
 80080f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080fc:	6879      	ldr	r1, [r7, #4]
 80080fe:	6809      	ldr	r1, [r1, #0]
 8008100:	4313      	orrs	r3, r2
 8008102:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	69da      	ldr	r2, [r3, #28]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	431a      	orrs	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	430a      	orrs	r2, r1
 800811e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800812a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	6911      	ldr	r1, [r2, #16]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	68d2      	ldr	r2, [r2, #12]
 8008136:	4311      	orrs	r1, r2
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	6812      	ldr	r2, [r2, #0]
 800813c:	430b      	orrs	r3, r1
 800813e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	695a      	ldr	r2, [r3, #20]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	699b      	ldr	r3, [r3, #24]
 8008152:	431a      	orrs	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f042 0201 	orr.w	r2, r2, #1
 800816a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2220      	movs	r2, #32
 8008176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	000186a0 	.word	0x000186a0
 8008198:	001e847f 	.word	0x001e847f
 800819c:	003d08ff 	.word	0x003d08ff
 80081a0:	431bde83 	.word	0x431bde83
 80081a4:	10624dd3 	.word	0x10624dd3

080081a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b088      	sub	sp, #32
 80081ac:	af02      	add	r7, sp, #8
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	607a      	str	r2, [r7, #4]
 80081b2:	461a      	mov	r2, r3
 80081b4:	460b      	mov	r3, r1
 80081b6:	817b      	strh	r3, [r7, #10]
 80081b8:	4613      	mov	r3, r2
 80081ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80081bc:	f7fe fe22 	bl	8006e04 <HAL_GetTick>
 80081c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b20      	cmp	r3, #32
 80081cc:	f040 80e0 	bne.w	8008390 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	9300      	str	r3, [sp, #0]
 80081d4:	2319      	movs	r3, #25
 80081d6:	2201      	movs	r2, #1
 80081d8:	4970      	ldr	r1, [pc, #448]	; (800839c <HAL_I2C_Master_Transmit+0x1f4>)
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f000 fc58 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d001      	beq.n	80081ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80081e6:	2302      	movs	r3, #2
 80081e8:	e0d3      	b.n	8008392 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d101      	bne.n	80081f8 <HAL_I2C_Master_Transmit+0x50>
 80081f4:	2302      	movs	r3, #2
 80081f6:	e0cc      	b.n	8008392 <HAL_I2C_Master_Transmit+0x1ea>
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	2b01      	cmp	r3, #1
 800820c:	d007      	beq.n	800821e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f042 0201 	orr.w	r2, r2, #1
 800821c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800822c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2221      	movs	r2, #33	; 0x21
 8008232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2210      	movs	r2, #16
 800823a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2200      	movs	r2, #0
 8008242:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	893a      	ldrh	r2, [r7, #8]
 800824e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008254:	b29a      	uxth	r2, r3
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	4a50      	ldr	r2, [pc, #320]	; (80083a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800825e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008260:	8979      	ldrh	r1, [r7, #10]
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	6a3a      	ldr	r2, [r7, #32]
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f000 fac2 	bl	80087f0 <I2C_MasterRequestWrite>
 800826c:	4603      	mov	r3, r0
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e08d      	b.n	8008392 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008276:	2300      	movs	r3, #0
 8008278:	613b      	str	r3, [r7, #16]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	613b      	str	r3, [r7, #16]
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	699b      	ldr	r3, [r3, #24]
 8008288:	613b      	str	r3, [r7, #16]
 800828a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800828c:	e066      	b.n	800835c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800828e:	697a      	ldr	r2, [r7, #20]
 8008290:	6a39      	ldr	r1, [r7, #32]
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f000 fcd2 	bl	8008c3c <I2C_WaitOnTXEFlagUntilTimeout>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00d      	beq.n	80082ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a2:	2b04      	cmp	r3, #4
 80082a4:	d107      	bne.n	80082b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e06b      	b.n	8008392 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082be:	781a      	ldrb	r2, [r3, #0]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ca:	1c5a      	adds	r2, r3, #1
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082d4:	b29b      	uxth	r3, r3
 80082d6:	3b01      	subs	r3, #1
 80082d8:	b29a      	uxth	r2, r3
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082e2:	3b01      	subs	r3, #1
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	695b      	ldr	r3, [r3, #20]
 80082f0:	f003 0304 	and.w	r3, r3, #4
 80082f4:	2b04      	cmp	r3, #4
 80082f6:	d11b      	bne.n	8008330 <HAL_I2C_Master_Transmit+0x188>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d017      	beq.n	8008330 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008304:	781a      	ldrb	r2, [r3, #0]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008310:	1c5a      	adds	r2, r3, #1
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800831a:	b29b      	uxth	r3, r3
 800831c:	3b01      	subs	r3, #1
 800831e:	b29a      	uxth	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008328:	3b01      	subs	r3, #1
 800832a:	b29a      	uxth	r2, r3
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	6a39      	ldr	r1, [r7, #32]
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f000 fcc2 	bl	8008cbe <I2C_WaitOnBTFFlagUntilTimeout>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00d      	beq.n	800835c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008344:	2b04      	cmp	r3, #4
 8008346:	d107      	bne.n	8008358 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008356:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008358:	2301      	movs	r3, #1
 800835a:	e01a      	b.n	8008392 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008360:	2b00      	cmp	r3, #0
 8008362:	d194      	bne.n	800828e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008372:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2220      	movs	r2, #32
 8008378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	e000      	b.n	8008392 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008390:	2302      	movs	r3, #2
  }
}
 8008392:	4618      	mov	r0, r3
 8008394:	3718      	adds	r7, #24
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	00100002 	.word	0x00100002
 80083a0:	ffff0000 	.word	0xffff0000

080083a4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b08c      	sub	sp, #48	; 0x30
 80083a8:	af02      	add	r7, sp, #8
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	607a      	str	r2, [r7, #4]
 80083ae:	461a      	mov	r2, r3
 80083b0:	460b      	mov	r3, r1
 80083b2:	817b      	strh	r3, [r7, #10]
 80083b4:	4613      	mov	r3, r2
 80083b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80083b8:	f7fe fd24 	bl	8006e04 <HAL_GetTick>
 80083bc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	2b20      	cmp	r3, #32
 80083c8:	f040 820b 	bne.w	80087e2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80083cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ce:	9300      	str	r3, [sp, #0]
 80083d0:	2319      	movs	r3, #25
 80083d2:	2201      	movs	r2, #1
 80083d4:	497c      	ldr	r1, [pc, #496]	; (80085c8 <HAL_I2C_Master_Receive+0x224>)
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f000 fb5a 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80083e2:	2302      	movs	r3, #2
 80083e4:	e1fe      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d101      	bne.n	80083f4 <HAL_I2C_Master_Receive+0x50>
 80083f0:	2302      	movs	r3, #2
 80083f2:	e1f7      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f003 0301 	and.w	r3, r3, #1
 8008406:	2b01      	cmp	r3, #1
 8008408:	d007      	beq.n	800841a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f042 0201 	orr.w	r2, r2, #1
 8008418:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008428:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2222      	movs	r2, #34	; 0x22
 800842e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2210      	movs	r2, #16
 8008436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2200      	movs	r2, #0
 800843e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	893a      	ldrh	r2, [r7, #8]
 800844a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008450:	b29a      	uxth	r2, r3
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	4a5c      	ldr	r2, [pc, #368]	; (80085cc <HAL_I2C_Master_Receive+0x228>)
 800845a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800845c:	8979      	ldrh	r1, [r7, #10]
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008462:	68f8      	ldr	r0, [r7, #12]
 8008464:	f000 fa46 	bl	80088f4 <I2C_MasterRequestRead>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d001      	beq.n	8008472 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	e1b8      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008476:	2b00      	cmp	r3, #0
 8008478:	d113      	bne.n	80084a2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800847a:	2300      	movs	r3, #0
 800847c:	623b      	str	r3, [r7, #32]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	695b      	ldr	r3, [r3, #20]
 8008484:	623b      	str	r3, [r7, #32]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	699b      	ldr	r3, [r3, #24]
 800848c:	623b      	str	r3, [r7, #32]
 800848e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800849e:	601a      	str	r2, [r3, #0]
 80084a0:	e18c      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d11b      	bne.n	80084e2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084ba:	2300      	movs	r3, #0
 80084bc:	61fb      	str	r3, [r7, #28]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	695b      	ldr	r3, [r3, #20]
 80084c4:	61fb      	str	r3, [r7, #28]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	699b      	ldr	r3, [r3, #24]
 80084cc:	61fb      	str	r3, [r7, #28]
 80084ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084de:	601a      	str	r2, [r3, #0]
 80084e0:	e16c      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d11b      	bne.n	8008522 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008508:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800850a:	2300      	movs	r3, #0
 800850c:	61bb      	str	r3, [r7, #24]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	61bb      	str	r3, [r7, #24]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	61bb      	str	r3, [r7, #24]
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	e14c      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008530:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008532:	2300      	movs	r3, #0
 8008534:	617b      	str	r3, [r7, #20]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	695b      	ldr	r3, [r3, #20]
 800853c:	617b      	str	r3, [r7, #20]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	699b      	ldr	r3, [r3, #24]
 8008544:	617b      	str	r3, [r7, #20]
 8008546:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008548:	e138      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800854e:	2b03      	cmp	r3, #3
 8008550:	f200 80f1 	bhi.w	8008736 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008558:	2b01      	cmp	r3, #1
 800855a:	d123      	bne.n	80085a4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800855c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800855e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f000 fbed 	bl	8008d40 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e139      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	691a      	ldr	r2, [r3, #16]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800857a:	b2d2      	uxtb	r2, r2
 800857c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008582:	1c5a      	adds	r2, r3, #1
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800858c:	3b01      	subs	r3, #1
 800858e:	b29a      	uxth	r2, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008598:	b29b      	uxth	r3, r3
 800859a:	3b01      	subs	r3, #1
 800859c:	b29a      	uxth	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80085a2:	e10b      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d14e      	bne.n	800864a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80085ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085b2:	2200      	movs	r2, #0
 80085b4:	4906      	ldr	r1, [pc, #24]	; (80085d0 <HAL_I2C_Master_Receive+0x22c>)
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f000 fa6a 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d008      	beq.n	80085d4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e10e      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
 80085c6:	bf00      	nop
 80085c8:	00100002 	.word	0x00100002
 80085cc:	ffff0000 	.word	0xffff0000
 80085d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	691a      	ldr	r2, [r3, #16]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ee:	b2d2      	uxtb	r2, r2
 80085f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008600:	3b01      	subs	r3, #1
 8008602:	b29a      	uxth	r2, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800860c:	b29b      	uxth	r3, r3
 800860e:	3b01      	subs	r3, #1
 8008610:	b29a      	uxth	r2, r3
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	691a      	ldr	r2, [r3, #16]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008620:	b2d2      	uxtb	r2, r2
 8008622:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008628:	1c5a      	adds	r2, r3, #1
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008632:	3b01      	subs	r3, #1
 8008634:	b29a      	uxth	r2, r3
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800863e:	b29b      	uxth	r3, r3
 8008640:	3b01      	subs	r3, #1
 8008642:	b29a      	uxth	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008648:	e0b8      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800864a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008650:	2200      	movs	r2, #0
 8008652:	4966      	ldr	r1, [pc, #408]	; (80087ec <HAL_I2C_Master_Receive+0x448>)
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f000 fa1b 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 800865a:	4603      	mov	r3, r0
 800865c:	2b00      	cmp	r3, #0
 800865e:	d001      	beq.n	8008664 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	e0bf      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008672:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	691a      	ldr	r2, [r3, #16]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800867e:	b2d2      	uxtb	r2, r2
 8008680:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008686:	1c5a      	adds	r2, r3, #1
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008690:	3b01      	subs	r3, #1
 8008692:	b29a      	uxth	r2, r3
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800869c:	b29b      	uxth	r3, r3
 800869e:	3b01      	subs	r3, #1
 80086a0:	b29a      	uxth	r2, r3
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80086a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ac:	2200      	movs	r2, #0
 80086ae:	494f      	ldr	r1, [pc, #316]	; (80087ec <HAL_I2C_Master_Receive+0x448>)
 80086b0:	68f8      	ldr	r0, [r7, #12]
 80086b2:	f000 f9ed 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d001      	beq.n	80086c0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	e091      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	691a      	ldr	r2, [r3, #16]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086da:	b2d2      	uxtb	r2, r2
 80086dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e2:	1c5a      	adds	r2, r3, #1
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086ec:	3b01      	subs	r3, #1
 80086ee:	b29a      	uxth	r2, r3
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	3b01      	subs	r3, #1
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	691a      	ldr	r2, [r3, #16]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800870c:	b2d2      	uxtb	r2, r2
 800870e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008714:	1c5a      	adds	r2, r3, #1
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800871e:	3b01      	subs	r3, #1
 8008720:	b29a      	uxth	r2, r3
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800872a:	b29b      	uxth	r3, r3
 800872c:	3b01      	subs	r3, #1
 800872e:	b29a      	uxth	r2, r3
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008734:	e042      	b.n	80087bc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008738:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f000 fb00 	bl	8008d40 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d001      	beq.n	800874a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	e04c      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	691a      	ldr	r2, [r3, #16]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008754:	b2d2      	uxtb	r2, r2
 8008756:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008766:	3b01      	subs	r3, #1
 8008768:	b29a      	uxth	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008772:	b29b      	uxth	r3, r3
 8008774:	3b01      	subs	r3, #1
 8008776:	b29a      	uxth	r2, r3
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	f003 0304 	and.w	r3, r3, #4
 8008786:	2b04      	cmp	r3, #4
 8008788:	d118      	bne.n	80087bc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	691a      	ldr	r2, [r3, #16]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008794:	b2d2      	uxtb	r2, r2
 8008796:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879c:	1c5a      	adds	r2, r3, #1
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087a6:	3b01      	subs	r3, #1
 80087a8:	b29a      	uxth	r2, r3
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	3b01      	subs	r3, #1
 80087b6:	b29a      	uxth	r2, r3
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	f47f aec2 	bne.w	800854a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2220      	movs	r2, #32
 80087ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	e000      	b.n	80087e4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80087e2:	2302      	movs	r3, #2
  }
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3728      	adds	r7, #40	; 0x28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	00010004 	.word	0x00010004

080087f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b088      	sub	sp, #32
 80087f4:	af02      	add	r7, sp, #8
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	607a      	str	r2, [r7, #4]
 80087fa:	603b      	str	r3, [r7, #0]
 80087fc:	460b      	mov	r3, r1
 80087fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008804:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b08      	cmp	r3, #8
 800880a:	d006      	beq.n	800881a <I2C_MasterRequestWrite+0x2a>
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	2b01      	cmp	r3, #1
 8008810:	d003      	beq.n	800881a <I2C_MasterRequestWrite+0x2a>
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008818:	d108      	bne.n	800882c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008828:	601a      	str	r2, [r3, #0]
 800882a:	e00b      	b.n	8008844 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008830:	2b12      	cmp	r3, #18
 8008832:	d107      	bne.n	8008844 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008842:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	9300      	str	r3, [sp, #0]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f000 f91d 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d00d      	beq.n	8008878 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800886a:	d103      	bne.n	8008874 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008872:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008874:	2303      	movs	r3, #3
 8008876:	e035      	b.n	80088e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008880:	d108      	bne.n	8008894 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008882:	897b      	ldrh	r3, [r7, #10]
 8008884:	b2db      	uxtb	r3, r3
 8008886:	461a      	mov	r2, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008890:	611a      	str	r2, [r3, #16]
 8008892:	e01b      	b.n	80088cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008894:	897b      	ldrh	r3, [r7, #10]
 8008896:	11db      	asrs	r3, r3, #7
 8008898:	b2db      	uxtb	r3, r3
 800889a:	f003 0306 	and.w	r3, r3, #6
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	f063 030f 	orn	r3, r3, #15
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	490e      	ldr	r1, [pc, #56]	; (80088ec <I2C_MasterRequestWrite+0xfc>)
 80088b2:	68f8      	ldr	r0, [r7, #12]
 80088b4:	f000 f943 	bl	8008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d001      	beq.n	80088c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	e010      	b.n	80088e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80088c2:	897b      	ldrh	r3, [r7, #10]
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	4907      	ldr	r1, [pc, #28]	; (80088f0 <I2C_MasterRequestWrite+0x100>)
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f000 f933 	bl	8008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d001      	beq.n	80088e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	e000      	b.n	80088e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80088e2:	2300      	movs	r3, #0
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3718      	adds	r7, #24
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}
 80088ec:	00010008 	.word	0x00010008
 80088f0:	00010002 	.word	0x00010002

080088f4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b088      	sub	sp, #32
 80088f8:	af02      	add	r7, sp, #8
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	607a      	str	r2, [r7, #4]
 80088fe:	603b      	str	r3, [r7, #0]
 8008900:	460b      	mov	r3, r1
 8008902:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008908:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008918:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	2b08      	cmp	r3, #8
 800891e:	d006      	beq.n	800892e <I2C_MasterRequestRead+0x3a>
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	2b01      	cmp	r3, #1
 8008924:	d003      	beq.n	800892e <I2C_MasterRequestRead+0x3a>
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800892c:	d108      	bne.n	8008940 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800893c:	601a      	str	r2, [r3, #0]
 800893e:	e00b      	b.n	8008958 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008944:	2b11      	cmp	r3, #17
 8008946:	d107      	bne.n	8008958 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008956:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f000 f893 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 800896a:	4603      	mov	r3, r0
 800896c:	2b00      	cmp	r3, #0
 800896e:	d00d      	beq.n	800898c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800897a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800897e:	d103      	bne.n	8008988 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008986:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e079      	b.n	8008a80 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008994:	d108      	bne.n	80089a8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008996:	897b      	ldrh	r3, [r7, #10]
 8008998:	b2db      	uxtb	r3, r3
 800899a:	f043 0301 	orr.w	r3, r3, #1
 800899e:	b2da      	uxtb	r2, r3
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	611a      	str	r2, [r3, #16]
 80089a6:	e05f      	b.n	8008a68 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80089a8:	897b      	ldrh	r3, [r7, #10]
 80089aa:	11db      	asrs	r3, r3, #7
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	f003 0306 	and.w	r3, r3, #6
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	f063 030f 	orn	r3, r3, #15
 80089b8:	b2da      	uxtb	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	4930      	ldr	r1, [pc, #192]	; (8008a88 <I2C_MasterRequestRead+0x194>)
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f000 f8b9 	bl	8008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089cc:	4603      	mov	r3, r0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d001      	beq.n	80089d6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	e054      	b.n	8008a80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80089d6:	897b      	ldrh	r3, [r7, #10]
 80089d8:	b2da      	uxtb	r2, r3
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	4929      	ldr	r1, [pc, #164]	; (8008a8c <I2C_MasterRequestRead+0x198>)
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f000 f8a9 	bl	8008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089ec:	4603      	mov	r3, r0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d001      	beq.n	80089f6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	e044      	b.n	8008a80 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089f6:	2300      	movs	r3, #0
 80089f8:	613b      	str	r3, [r7, #16]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	695b      	ldr	r3, [r3, #20]
 8008a00:	613b      	str	r3, [r7, #16]
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	699b      	ldr	r3, [r3, #24]
 8008a08:	613b      	str	r3, [r7, #16]
 8008a0a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a1a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	9300      	str	r3, [sp, #0]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f000 f831 	bl	8008a90 <I2C_WaitOnFlagUntilTimeout>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00d      	beq.n	8008a50 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a42:	d103      	bne.n	8008a4c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a4a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008a4c:	2303      	movs	r3, #3
 8008a4e:	e017      	b.n	8008a80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008a50:	897b      	ldrh	r3, [r7, #10]
 8008a52:	11db      	asrs	r3, r3, #7
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	f003 0306 	and.w	r3, r3, #6
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	f063 030e 	orn	r3, r3, #14
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	4907      	ldr	r1, [pc, #28]	; (8008a8c <I2C_MasterRequestRead+0x198>)
 8008a6e:	68f8      	ldr	r0, [r7, #12]
 8008a70:	f000 f865 	bl	8008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d001      	beq.n	8008a7e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e000      	b.n	8008a80 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3718      	adds	r7, #24
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	00010008 	.word	0x00010008
 8008a8c:	00010002 	.word	0x00010002

08008a90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	603b      	str	r3, [r7, #0]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008aa0:	e025      	b.n	8008aee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa8:	d021      	beq.n	8008aee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008aaa:	f7fe f9ab 	bl	8006e04 <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	69bb      	ldr	r3, [r7, #24]
 8008ab2:	1ad3      	subs	r3, r2, r3
 8008ab4:	683a      	ldr	r2, [r7, #0]
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d302      	bcc.n	8008ac0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d116      	bne.n	8008aee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ada:	f043 0220 	orr.w	r2, r3, #32
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e023      	b.n	8008b36 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	0c1b      	lsrs	r3, r3, #16
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d10d      	bne.n	8008b14 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	43da      	mvns	r2, r3
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	4013      	ands	r3, r2
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bf0c      	ite	eq
 8008b0a:	2301      	moveq	r3, #1
 8008b0c:	2300      	movne	r3, #0
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	461a      	mov	r2, r3
 8008b12:	e00c      	b.n	8008b2e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	43da      	mvns	r2, r3
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	4013      	ands	r3, r2
 8008b20:	b29b      	uxth	r3, r3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	bf0c      	ite	eq
 8008b26:	2301      	moveq	r3, #1
 8008b28:	2300      	movne	r3, #0
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d0b6      	beq.n	8008aa2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	60f8      	str	r0, [r7, #12]
 8008b46:	60b9      	str	r1, [r7, #8]
 8008b48:	607a      	str	r2, [r7, #4]
 8008b4a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008b4c:	e051      	b.n	8008bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	695b      	ldr	r3, [r3, #20]
 8008b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b5c:	d123      	bne.n	8008ba6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b6c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008b76:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2220      	movs	r2, #32
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b92:	f043 0204 	orr.w	r2, r3, #4
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e046      	b.n	8008c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bac:	d021      	beq.n	8008bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bae:	f7fe f929 	bl	8006e04 <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d302      	bcc.n	8008bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d116      	bne.n	8008bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bde:	f043 0220 	orr.w	r2, r3, #32
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e020      	b.n	8008c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	0c1b      	lsrs	r3, r3, #16
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d10c      	bne.n	8008c16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	695b      	ldr	r3, [r3, #20]
 8008c02:	43da      	mvns	r2, r3
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	4013      	ands	r3, r2
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	bf14      	ite	ne
 8008c0e:	2301      	movne	r3, #1
 8008c10:	2300      	moveq	r3, #0
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	e00b      	b.n	8008c2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	699b      	ldr	r3, [r3, #24]
 8008c1c:	43da      	mvns	r2, r3
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	4013      	ands	r3, r2
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	bf14      	ite	ne
 8008c28:	2301      	movne	r3, #1
 8008c2a:	2300      	moveq	r3, #0
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d18d      	bne.n	8008b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008c48:	e02d      	b.n	8008ca6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f000 f8ce 	bl	8008dec <I2C_IsAcknowledgeFailed>
 8008c50:	4603      	mov	r3, r0
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d001      	beq.n	8008c5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	e02d      	b.n	8008cb6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c60:	d021      	beq.n	8008ca6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c62:	f7fe f8cf 	bl	8006e04 <HAL_GetTick>
 8008c66:	4602      	mov	r2, r0
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	68ba      	ldr	r2, [r7, #8]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d302      	bcc.n	8008c78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d116      	bne.n	8008ca6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2220      	movs	r2, #32
 8008c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c92:	f043 0220 	orr.w	r2, r3, #32
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e007      	b.n	8008cb6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cb0:	2b80      	cmp	r3, #128	; 0x80
 8008cb2:	d1ca      	bne.n	8008c4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008cbe:	b580      	push	{r7, lr}
 8008cc0:	b084      	sub	sp, #16
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	60f8      	str	r0, [r7, #12]
 8008cc6:	60b9      	str	r1, [r7, #8]
 8008cc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008cca:	e02d      	b.n	8008d28 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ccc:	68f8      	ldr	r0, [r7, #12]
 8008cce:	f000 f88d 	bl	8008dec <I2C_IsAcknowledgeFailed>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e02d      	b.n	8008d38 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce2:	d021      	beq.n	8008d28 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ce4:	f7fe f88e 	bl	8006e04 <HAL_GetTick>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	1ad3      	subs	r3, r2, r3
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d302      	bcc.n	8008cfa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d116      	bne.n	8008d28 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2220      	movs	r2, #32
 8008d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d14:	f043 0220 	orr.w	r2, r3, #32
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	e007      	b.n	8008d38 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	695b      	ldr	r3, [r3, #20]
 8008d2e:	f003 0304 	and.w	r3, r3, #4
 8008d32:	2b04      	cmp	r3, #4
 8008d34:	d1ca      	bne.n	8008ccc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008d36:	2300      	movs	r3, #0
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008d4c:	e042      	b.n	8008dd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	695b      	ldr	r3, [r3, #20]
 8008d54:	f003 0310 	and.w	r3, r3, #16
 8008d58:	2b10      	cmp	r3, #16
 8008d5a:	d119      	bne.n	8008d90 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f06f 0210 	mvn.w	r2, #16
 8008d64:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2220      	movs	r2, #32
 8008d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	e029      	b.n	8008de4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d90:	f7fe f838 	bl	8006e04 <HAL_GetTick>
 8008d94:	4602      	mov	r2, r0
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	1ad3      	subs	r3, r2, r3
 8008d9a:	68ba      	ldr	r2, [r7, #8]
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d302      	bcc.n	8008da6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d116      	bne.n	8008dd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2200      	movs	r2, #0
 8008daa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dc0:	f043 0220 	orr.w	r2, r3, #32
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	e007      	b.n	8008de4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	695b      	ldr	r3, [r3, #20]
 8008dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dde:	2b40      	cmp	r3, #64	; 0x40
 8008de0:	d1b5      	bne.n	8008d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3710      	adds	r7, #16
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	695b      	ldr	r3, [r3, #20]
 8008dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e02:	d11b      	bne.n	8008e3c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e0c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2200      	movs	r2, #0
 8008e12:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2220      	movs	r2, #32
 8008e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e28:	f043 0204 	orr.w	r2, r3, #4
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e000      	b.n	8008e3e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b083      	sub	sp, #12
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b20      	cmp	r3, #32
 8008e5e:	d129      	bne.n	8008eb4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2224      	movs	r2, #36	; 0x24
 8008e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f022 0201 	bic.w	r2, r2, #1
 8008e76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f022 0210 	bic.w	r2, r2, #16
 8008e86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	683a      	ldr	r2, [r7, #0]
 8008e94:	430a      	orrs	r2, r1
 8008e96:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f042 0201 	orr.w	r2, r2, #1
 8008ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2220      	movs	r2, #32
 8008eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	e000      	b.n	8008eb6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8008eb4:	2302      	movs	r3, #2
  }
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	370c      	adds	r7, #12
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr

08008ec2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008ec2:	b480      	push	{r7}
 8008ec4:	b085      	sub	sp, #20
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b20      	cmp	r3, #32
 8008eda:	d12a      	bne.n	8008f32 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2224      	movs	r2, #36	; 0x24
 8008ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 0201 	bic.w	r2, r2, #1
 8008ef2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efa:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8008efc:	89fb      	ldrh	r3, [r7, #14]
 8008efe:	f023 030f 	bic.w	r3, r3, #15
 8008f02:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	b29a      	uxth	r2, r3
 8008f08:	89fb      	ldrh	r3, [r7, #14]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	89fa      	ldrh	r2, [r7, #14]
 8008f14:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f042 0201 	orr.w	r2, r2, #1
 8008f24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2220      	movs	r2, #32
 8008f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	e000      	b.n	8008f34 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8008f32:	2302      	movs	r3, #2
  }
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3714      	adds	r7, #20
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008f46:	2300      	movs	r3, #0
 8008f48:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	603b      	str	r3, [r7, #0]
 8008f4e:	4b20      	ldr	r3, [pc, #128]	; (8008fd0 <HAL_PWREx_EnableOverDrive+0x90>)
 8008f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f52:	4a1f      	ldr	r2, [pc, #124]	; (8008fd0 <HAL_PWREx_EnableOverDrive+0x90>)
 8008f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f58:	6413      	str	r3, [r2, #64]	; 0x40
 8008f5a:	4b1d      	ldr	r3, [pc, #116]	; (8008fd0 <HAL_PWREx_EnableOverDrive+0x90>)
 8008f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f62:	603b      	str	r3, [r7, #0]
 8008f64:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008f66:	4b1b      	ldr	r3, [pc, #108]	; (8008fd4 <HAL_PWREx_EnableOverDrive+0x94>)
 8008f68:	2201      	movs	r2, #1
 8008f6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008f6c:	f7fd ff4a 	bl	8006e04 <HAL_GetTick>
 8008f70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008f72:	e009      	b.n	8008f88 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008f74:	f7fd ff46 	bl	8006e04 <HAL_GetTick>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	1ad3      	subs	r3, r2, r3
 8008f7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f82:	d901      	bls.n	8008f88 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e01f      	b.n	8008fc8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008f88:	4b13      	ldr	r3, [pc, #76]	; (8008fd8 <HAL_PWREx_EnableOverDrive+0x98>)
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f94:	d1ee      	bne.n	8008f74 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008f96:	4b11      	ldr	r3, [pc, #68]	; (8008fdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8008f98:	2201      	movs	r2, #1
 8008f9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008f9c:	f7fd ff32 	bl	8006e04 <HAL_GetTick>
 8008fa0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008fa2:	e009      	b.n	8008fb8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008fa4:	f7fd ff2e 	bl	8006e04 <HAL_GetTick>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008fb2:	d901      	bls.n	8008fb8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e007      	b.n	8008fc8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008fb8:	4b07      	ldr	r3, [pc, #28]	; (8008fd8 <HAL_PWREx_EnableOverDrive+0x98>)
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fc0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008fc4:	d1ee      	bne.n	8008fa4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3708      	adds	r7, #8
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	40023800 	.word	0x40023800
 8008fd4:	420e0040 	.word	0x420e0040
 8008fd8:	40007000 	.word	0x40007000
 8008fdc:	420e0044 	.word	0x420e0044

08008fe0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e267      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f003 0301 	and.w	r3, r3, #1
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d075      	beq.n	80090ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008ffe:	4b88      	ldr	r3, [pc, #544]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 030c 	and.w	r3, r3, #12
 8009006:	2b04      	cmp	r3, #4
 8009008:	d00c      	beq.n	8009024 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800900a:	4b85      	ldr	r3, [pc, #532]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009012:	2b08      	cmp	r3, #8
 8009014:	d112      	bne.n	800903c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009016:	4b82      	ldr	r3, [pc, #520]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800901e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009022:	d10b      	bne.n	800903c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009024:	4b7e      	ldr	r3, [pc, #504]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800902c:	2b00      	cmp	r3, #0
 800902e:	d05b      	beq.n	80090e8 <HAL_RCC_OscConfig+0x108>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d157      	bne.n	80090e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009038:	2301      	movs	r3, #1
 800903a:	e242      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009044:	d106      	bne.n	8009054 <HAL_RCC_OscConfig+0x74>
 8009046:	4b76      	ldr	r3, [pc, #472]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a75      	ldr	r2, [pc, #468]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800904c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009050:	6013      	str	r3, [r2, #0]
 8009052:	e01d      	b.n	8009090 <HAL_RCC_OscConfig+0xb0>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800905c:	d10c      	bne.n	8009078 <HAL_RCC_OscConfig+0x98>
 800905e:	4b70      	ldr	r3, [pc, #448]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a6f      	ldr	r2, [pc, #444]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009064:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	4b6d      	ldr	r3, [pc, #436]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a6c      	ldr	r2, [pc, #432]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009074:	6013      	str	r3, [r2, #0]
 8009076:	e00b      	b.n	8009090 <HAL_RCC_OscConfig+0xb0>
 8009078:	4b69      	ldr	r3, [pc, #420]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a68      	ldr	r2, [pc, #416]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800907e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009082:	6013      	str	r3, [r2, #0]
 8009084:	4b66      	ldr	r3, [pc, #408]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a65      	ldr	r2, [pc, #404]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800908a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800908e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d013      	beq.n	80090c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009098:	f7fd feb4 	bl	8006e04 <HAL_GetTick>
 800909c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800909e:	e008      	b.n	80090b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80090a0:	f7fd feb0 	bl	8006e04 <HAL_GetTick>
 80090a4:	4602      	mov	r2, r0
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	1ad3      	subs	r3, r2, r3
 80090aa:	2b64      	cmp	r3, #100	; 0x64
 80090ac:	d901      	bls.n	80090b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80090ae:	2303      	movs	r3, #3
 80090b0:	e207      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090b2:	4b5b      	ldr	r3, [pc, #364]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d0f0      	beq.n	80090a0 <HAL_RCC_OscConfig+0xc0>
 80090be:	e014      	b.n	80090ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80090c0:	f7fd fea0 	bl	8006e04 <HAL_GetTick>
 80090c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80090c6:	e008      	b.n	80090da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80090c8:	f7fd fe9c 	bl	8006e04 <HAL_GetTick>
 80090cc:	4602      	mov	r2, r0
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	1ad3      	subs	r3, r2, r3
 80090d2:	2b64      	cmp	r3, #100	; 0x64
 80090d4:	d901      	bls.n	80090da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e1f3      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80090da:	4b51      	ldr	r3, [pc, #324]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d1f0      	bne.n	80090c8 <HAL_RCC_OscConfig+0xe8>
 80090e6:	e000      	b.n	80090ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 0302 	and.w	r3, r3, #2
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d063      	beq.n	80091be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80090f6:	4b4a      	ldr	r3, [pc, #296]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 80090f8:	689b      	ldr	r3, [r3, #8]
 80090fa:	f003 030c 	and.w	r3, r3, #12
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00b      	beq.n	800911a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009102:	4b47      	ldr	r3, [pc, #284]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800910a:	2b08      	cmp	r3, #8
 800910c:	d11c      	bne.n	8009148 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800910e:	4b44      	ldr	r3, [pc, #272]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009116:	2b00      	cmp	r3, #0
 8009118:	d116      	bne.n	8009148 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800911a:	4b41      	ldr	r3, [pc, #260]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f003 0302 	and.w	r3, r3, #2
 8009122:	2b00      	cmp	r3, #0
 8009124:	d005      	beq.n	8009132 <HAL_RCC_OscConfig+0x152>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	2b01      	cmp	r3, #1
 800912c:	d001      	beq.n	8009132 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	e1c7      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009132:	4b3b      	ldr	r3, [pc, #236]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	691b      	ldr	r3, [r3, #16]
 800913e:	00db      	lsls	r3, r3, #3
 8009140:	4937      	ldr	r1, [pc, #220]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009142:	4313      	orrs	r3, r2
 8009144:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009146:	e03a      	b.n	80091be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d020      	beq.n	8009192 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009150:	4b34      	ldr	r3, [pc, #208]	; (8009224 <HAL_RCC_OscConfig+0x244>)
 8009152:	2201      	movs	r2, #1
 8009154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009156:	f7fd fe55 	bl	8006e04 <HAL_GetTick>
 800915a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800915c:	e008      	b.n	8009170 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800915e:	f7fd fe51 	bl	8006e04 <HAL_GetTick>
 8009162:	4602      	mov	r2, r0
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	2b02      	cmp	r3, #2
 800916a:	d901      	bls.n	8009170 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800916c:	2303      	movs	r3, #3
 800916e:	e1a8      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009170:	4b2b      	ldr	r3, [pc, #172]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 0302 	and.w	r3, r3, #2
 8009178:	2b00      	cmp	r3, #0
 800917a:	d0f0      	beq.n	800915e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800917c:	4b28      	ldr	r3, [pc, #160]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	691b      	ldr	r3, [r3, #16]
 8009188:	00db      	lsls	r3, r3, #3
 800918a:	4925      	ldr	r1, [pc, #148]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 800918c:	4313      	orrs	r3, r2
 800918e:	600b      	str	r3, [r1, #0]
 8009190:	e015      	b.n	80091be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009192:	4b24      	ldr	r3, [pc, #144]	; (8009224 <HAL_RCC_OscConfig+0x244>)
 8009194:	2200      	movs	r2, #0
 8009196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009198:	f7fd fe34 	bl	8006e04 <HAL_GetTick>
 800919c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800919e:	e008      	b.n	80091b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80091a0:	f7fd fe30 	bl	8006e04 <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d901      	bls.n	80091b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e187      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80091b2:	4b1b      	ldr	r3, [pc, #108]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f003 0302 	and.w	r3, r3, #2
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1f0      	bne.n	80091a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f003 0308 	and.w	r3, r3, #8
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d036      	beq.n	8009238 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d016      	beq.n	8009200 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80091d2:	4b15      	ldr	r3, [pc, #84]	; (8009228 <HAL_RCC_OscConfig+0x248>)
 80091d4:	2201      	movs	r2, #1
 80091d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80091d8:	f7fd fe14 	bl	8006e04 <HAL_GetTick>
 80091dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091de:	e008      	b.n	80091f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80091e0:	f7fd fe10 	bl	8006e04 <HAL_GetTick>
 80091e4:	4602      	mov	r2, r0
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	1ad3      	subs	r3, r2, r3
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	d901      	bls.n	80091f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80091ee:	2303      	movs	r3, #3
 80091f0:	e167      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091f2:	4b0b      	ldr	r3, [pc, #44]	; (8009220 <HAL_RCC_OscConfig+0x240>)
 80091f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091f6:	f003 0302 	and.w	r3, r3, #2
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d0f0      	beq.n	80091e0 <HAL_RCC_OscConfig+0x200>
 80091fe:	e01b      	b.n	8009238 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009200:	4b09      	ldr	r3, [pc, #36]	; (8009228 <HAL_RCC_OscConfig+0x248>)
 8009202:	2200      	movs	r2, #0
 8009204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009206:	f7fd fdfd 	bl	8006e04 <HAL_GetTick>
 800920a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800920c:	e00e      	b.n	800922c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800920e:	f7fd fdf9 	bl	8006e04 <HAL_GetTick>
 8009212:	4602      	mov	r2, r0
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	1ad3      	subs	r3, r2, r3
 8009218:	2b02      	cmp	r3, #2
 800921a:	d907      	bls.n	800922c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800921c:	2303      	movs	r3, #3
 800921e:	e150      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
 8009220:	40023800 	.word	0x40023800
 8009224:	42470000 	.word	0x42470000
 8009228:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800922c:	4b88      	ldr	r3, [pc, #544]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800922e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009230:	f003 0302 	and.w	r3, r3, #2
 8009234:	2b00      	cmp	r3, #0
 8009236:	d1ea      	bne.n	800920e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f003 0304 	and.w	r3, r3, #4
 8009240:	2b00      	cmp	r3, #0
 8009242:	f000 8097 	beq.w	8009374 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009246:	2300      	movs	r3, #0
 8009248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800924a:	4b81      	ldr	r3, [pc, #516]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800924c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d10f      	bne.n	8009276 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009256:	2300      	movs	r3, #0
 8009258:	60bb      	str	r3, [r7, #8]
 800925a:	4b7d      	ldr	r3, [pc, #500]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800925c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800925e:	4a7c      	ldr	r2, [pc, #496]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 8009260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009264:	6413      	str	r3, [r2, #64]	; 0x40
 8009266:	4b7a      	ldr	r3, [pc, #488]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 8009268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800926a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800926e:	60bb      	str	r3, [r7, #8]
 8009270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009272:	2301      	movs	r3, #1
 8009274:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009276:	4b77      	ldr	r3, [pc, #476]	; (8009454 <HAL_RCC_OscConfig+0x474>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800927e:	2b00      	cmp	r3, #0
 8009280:	d118      	bne.n	80092b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009282:	4b74      	ldr	r3, [pc, #464]	; (8009454 <HAL_RCC_OscConfig+0x474>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a73      	ldr	r2, [pc, #460]	; (8009454 <HAL_RCC_OscConfig+0x474>)
 8009288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800928c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800928e:	f7fd fdb9 	bl	8006e04 <HAL_GetTick>
 8009292:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009294:	e008      	b.n	80092a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009296:	f7fd fdb5 	bl	8006e04 <HAL_GetTick>
 800929a:	4602      	mov	r2, r0
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	1ad3      	subs	r3, r2, r3
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	d901      	bls.n	80092a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80092a4:	2303      	movs	r3, #3
 80092a6:	e10c      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092a8:	4b6a      	ldr	r3, [pc, #424]	; (8009454 <HAL_RCC_OscConfig+0x474>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d0f0      	beq.n	8009296 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d106      	bne.n	80092ca <HAL_RCC_OscConfig+0x2ea>
 80092bc:	4b64      	ldr	r3, [pc, #400]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092c0:	4a63      	ldr	r2, [pc, #396]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092c2:	f043 0301 	orr.w	r3, r3, #1
 80092c6:	6713      	str	r3, [r2, #112]	; 0x70
 80092c8:	e01c      	b.n	8009304 <HAL_RCC_OscConfig+0x324>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	2b05      	cmp	r3, #5
 80092d0:	d10c      	bne.n	80092ec <HAL_RCC_OscConfig+0x30c>
 80092d2:	4b5f      	ldr	r3, [pc, #380]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092d6:	4a5e      	ldr	r2, [pc, #376]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092d8:	f043 0304 	orr.w	r3, r3, #4
 80092dc:	6713      	str	r3, [r2, #112]	; 0x70
 80092de:	4b5c      	ldr	r3, [pc, #368]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092e2:	4a5b      	ldr	r2, [pc, #364]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092e4:	f043 0301 	orr.w	r3, r3, #1
 80092e8:	6713      	str	r3, [r2, #112]	; 0x70
 80092ea:	e00b      	b.n	8009304 <HAL_RCC_OscConfig+0x324>
 80092ec:	4b58      	ldr	r3, [pc, #352]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092f0:	4a57      	ldr	r2, [pc, #348]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092f2:	f023 0301 	bic.w	r3, r3, #1
 80092f6:	6713      	str	r3, [r2, #112]	; 0x70
 80092f8:	4b55      	ldr	r3, [pc, #340]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092fc:	4a54      	ldr	r2, [pc, #336]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80092fe:	f023 0304 	bic.w	r3, r3, #4
 8009302:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d015      	beq.n	8009338 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800930c:	f7fd fd7a 	bl	8006e04 <HAL_GetTick>
 8009310:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009312:	e00a      	b.n	800932a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009314:	f7fd fd76 	bl	8006e04 <HAL_GetTick>
 8009318:	4602      	mov	r2, r0
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	1ad3      	subs	r3, r2, r3
 800931e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009322:	4293      	cmp	r3, r2
 8009324:	d901      	bls.n	800932a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e0cb      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800932a:	4b49      	ldr	r3, [pc, #292]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800932c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800932e:	f003 0302 	and.w	r3, r3, #2
 8009332:	2b00      	cmp	r3, #0
 8009334:	d0ee      	beq.n	8009314 <HAL_RCC_OscConfig+0x334>
 8009336:	e014      	b.n	8009362 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009338:	f7fd fd64 	bl	8006e04 <HAL_GetTick>
 800933c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800933e:	e00a      	b.n	8009356 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009340:	f7fd fd60 	bl	8006e04 <HAL_GetTick>
 8009344:	4602      	mov	r2, r0
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	1ad3      	subs	r3, r2, r3
 800934a:	f241 3288 	movw	r2, #5000	; 0x1388
 800934e:	4293      	cmp	r3, r2
 8009350:	d901      	bls.n	8009356 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	e0b5      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009356:	4b3e      	ldr	r3, [pc, #248]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 8009358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800935a:	f003 0302 	and.w	r3, r3, #2
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1ee      	bne.n	8009340 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009362:	7dfb      	ldrb	r3, [r7, #23]
 8009364:	2b01      	cmp	r3, #1
 8009366:	d105      	bne.n	8009374 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009368:	4b39      	ldr	r3, [pc, #228]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800936a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800936c:	4a38      	ldr	r2, [pc, #224]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800936e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009372:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	699b      	ldr	r3, [r3, #24]
 8009378:	2b00      	cmp	r3, #0
 800937a:	f000 80a1 	beq.w	80094c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800937e:	4b34      	ldr	r3, [pc, #208]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 8009380:	689b      	ldr	r3, [r3, #8]
 8009382:	f003 030c 	and.w	r3, r3, #12
 8009386:	2b08      	cmp	r3, #8
 8009388:	d05c      	beq.n	8009444 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	699b      	ldr	r3, [r3, #24]
 800938e:	2b02      	cmp	r3, #2
 8009390:	d141      	bne.n	8009416 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009392:	4b31      	ldr	r3, [pc, #196]	; (8009458 <HAL_RCC_OscConfig+0x478>)
 8009394:	2200      	movs	r2, #0
 8009396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009398:	f7fd fd34 	bl	8006e04 <HAL_GetTick>
 800939c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800939e:	e008      	b.n	80093b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80093a0:	f7fd fd30 	bl	8006e04 <HAL_GetTick>
 80093a4:	4602      	mov	r2, r0
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	1ad3      	subs	r3, r2, r3
 80093aa:	2b02      	cmp	r3, #2
 80093ac:	d901      	bls.n	80093b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80093ae:	2303      	movs	r3, #3
 80093b0:	e087      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093b2:	4b27      	ldr	r3, [pc, #156]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1f0      	bne.n	80093a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	69da      	ldr	r2, [r3, #28]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a1b      	ldr	r3, [r3, #32]
 80093c6:	431a      	orrs	r2, r3
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093cc:	019b      	lsls	r3, r3, #6
 80093ce:	431a      	orrs	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093d4:	085b      	lsrs	r3, r3, #1
 80093d6:	3b01      	subs	r3, #1
 80093d8:	041b      	lsls	r3, r3, #16
 80093da:	431a      	orrs	r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093e0:	061b      	lsls	r3, r3, #24
 80093e2:	491b      	ldr	r1, [pc, #108]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 80093e4:	4313      	orrs	r3, r2
 80093e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80093e8:	4b1b      	ldr	r3, [pc, #108]	; (8009458 <HAL_RCC_OscConfig+0x478>)
 80093ea:	2201      	movs	r2, #1
 80093ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093ee:	f7fd fd09 	bl	8006e04 <HAL_GetTick>
 80093f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093f4:	e008      	b.n	8009408 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80093f6:	f7fd fd05 	bl	8006e04 <HAL_GetTick>
 80093fa:	4602      	mov	r2, r0
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	1ad3      	subs	r3, r2, r3
 8009400:	2b02      	cmp	r3, #2
 8009402:	d901      	bls.n	8009408 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e05c      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009408:	4b11      	ldr	r3, [pc, #68]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009410:	2b00      	cmp	r3, #0
 8009412:	d0f0      	beq.n	80093f6 <HAL_RCC_OscConfig+0x416>
 8009414:	e054      	b.n	80094c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009416:	4b10      	ldr	r3, [pc, #64]	; (8009458 <HAL_RCC_OscConfig+0x478>)
 8009418:	2200      	movs	r2, #0
 800941a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800941c:	f7fd fcf2 	bl	8006e04 <HAL_GetTick>
 8009420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009422:	e008      	b.n	8009436 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009424:	f7fd fcee 	bl	8006e04 <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	2b02      	cmp	r3, #2
 8009430:	d901      	bls.n	8009436 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e045      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009436:	4b06      	ldr	r3, [pc, #24]	; (8009450 <HAL_RCC_OscConfig+0x470>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1f0      	bne.n	8009424 <HAL_RCC_OscConfig+0x444>
 8009442:	e03d      	b.n	80094c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	699b      	ldr	r3, [r3, #24]
 8009448:	2b01      	cmp	r3, #1
 800944a:	d107      	bne.n	800945c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800944c:	2301      	movs	r3, #1
 800944e:	e038      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
 8009450:	40023800 	.word	0x40023800
 8009454:	40007000 	.word	0x40007000
 8009458:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800945c:	4b1b      	ldr	r3, [pc, #108]	; (80094cc <HAL_RCC_OscConfig+0x4ec>)
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	699b      	ldr	r3, [r3, #24]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d028      	beq.n	80094bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009474:	429a      	cmp	r2, r3
 8009476:	d121      	bne.n	80094bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009482:	429a      	cmp	r2, r3
 8009484:	d11a      	bne.n	80094bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800948c:	4013      	ands	r3, r2
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009492:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009494:	4293      	cmp	r3, r2
 8009496:	d111      	bne.n	80094bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094a2:	085b      	lsrs	r3, r3, #1
 80094a4:	3b01      	subs	r3, #1
 80094a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d107      	bne.n	80094bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d001      	beq.n	80094c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80094bc:	2301      	movs	r3, #1
 80094be:	e000      	b.n	80094c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3718      	adds	r7, #24
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	40023800 	.word	0x40023800

080094d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d101      	bne.n	80094e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80094e0:	2301      	movs	r3, #1
 80094e2:	e0cc      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80094e4:	4b68      	ldr	r3, [pc, #416]	; (8009688 <HAL_RCC_ClockConfig+0x1b8>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f003 030f 	and.w	r3, r3, #15
 80094ec:	683a      	ldr	r2, [r7, #0]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d90c      	bls.n	800950c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80094f2:	4b65      	ldr	r3, [pc, #404]	; (8009688 <HAL_RCC_ClockConfig+0x1b8>)
 80094f4:	683a      	ldr	r2, [r7, #0]
 80094f6:	b2d2      	uxtb	r2, r2
 80094f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80094fa:	4b63      	ldr	r3, [pc, #396]	; (8009688 <HAL_RCC_ClockConfig+0x1b8>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f003 030f 	and.w	r3, r3, #15
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	429a      	cmp	r2, r3
 8009506:	d001      	beq.n	800950c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	e0b8      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f003 0302 	and.w	r3, r3, #2
 8009514:	2b00      	cmp	r3, #0
 8009516:	d020      	beq.n	800955a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f003 0304 	and.w	r3, r3, #4
 8009520:	2b00      	cmp	r3, #0
 8009522:	d005      	beq.n	8009530 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009524:	4b59      	ldr	r3, [pc, #356]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	4a58      	ldr	r2, [pc, #352]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 800952a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800952e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f003 0308 	and.w	r3, r3, #8
 8009538:	2b00      	cmp	r3, #0
 800953a:	d005      	beq.n	8009548 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800953c:	4b53      	ldr	r3, [pc, #332]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	4a52      	ldr	r2, [pc, #328]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009542:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009546:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009548:	4b50      	ldr	r3, [pc, #320]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	494d      	ldr	r1, [pc, #308]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009556:	4313      	orrs	r3, r2
 8009558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f003 0301 	and.w	r3, r3, #1
 8009562:	2b00      	cmp	r3, #0
 8009564:	d044      	beq.n	80095f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	2b01      	cmp	r3, #1
 800956c:	d107      	bne.n	800957e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800956e:	4b47      	ldr	r3, [pc, #284]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009576:	2b00      	cmp	r3, #0
 8009578:	d119      	bne.n	80095ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	e07f      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	2b02      	cmp	r3, #2
 8009584:	d003      	beq.n	800958e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800958a:	2b03      	cmp	r3, #3
 800958c:	d107      	bne.n	800959e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800958e:	4b3f      	ldr	r3, [pc, #252]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009596:	2b00      	cmp	r3, #0
 8009598:	d109      	bne.n	80095ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	e06f      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800959e:	4b3b      	ldr	r3, [pc, #236]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f003 0302 	and.w	r3, r3, #2
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d101      	bne.n	80095ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80095aa:	2301      	movs	r3, #1
 80095ac:	e067      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80095ae:	4b37      	ldr	r3, [pc, #220]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 80095b0:	689b      	ldr	r3, [r3, #8]
 80095b2:	f023 0203 	bic.w	r2, r3, #3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	4934      	ldr	r1, [pc, #208]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 80095bc:	4313      	orrs	r3, r2
 80095be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80095c0:	f7fd fc20 	bl	8006e04 <HAL_GetTick>
 80095c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095c6:	e00a      	b.n	80095de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095c8:	f7fd fc1c 	bl	8006e04 <HAL_GetTick>
 80095cc:	4602      	mov	r2, r0
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d901      	bls.n	80095de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e04f      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095de:	4b2b      	ldr	r3, [pc, #172]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	f003 020c 	and.w	r2, r3, #12
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	685b      	ldr	r3, [r3, #4]
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d1eb      	bne.n	80095c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80095f0:	4b25      	ldr	r3, [pc, #148]	; (8009688 <HAL_RCC_ClockConfig+0x1b8>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f003 030f 	and.w	r3, r3, #15
 80095f8:	683a      	ldr	r2, [r7, #0]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d20c      	bcs.n	8009618 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095fe:	4b22      	ldr	r3, [pc, #136]	; (8009688 <HAL_RCC_ClockConfig+0x1b8>)
 8009600:	683a      	ldr	r2, [r7, #0]
 8009602:	b2d2      	uxtb	r2, r2
 8009604:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009606:	4b20      	ldr	r3, [pc, #128]	; (8009688 <HAL_RCC_ClockConfig+0x1b8>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f003 030f 	and.w	r3, r3, #15
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	429a      	cmp	r2, r3
 8009612:	d001      	beq.n	8009618 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009614:	2301      	movs	r3, #1
 8009616:	e032      	b.n	800967e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 0304 	and.w	r3, r3, #4
 8009620:	2b00      	cmp	r3, #0
 8009622:	d008      	beq.n	8009636 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009624:	4b19      	ldr	r3, [pc, #100]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	4916      	ldr	r1, [pc, #88]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009632:	4313      	orrs	r3, r2
 8009634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0308 	and.w	r3, r3, #8
 800963e:	2b00      	cmp	r3, #0
 8009640:	d009      	beq.n	8009656 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009642:	4b12      	ldr	r3, [pc, #72]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	00db      	lsls	r3, r3, #3
 8009650:	490e      	ldr	r1, [pc, #56]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 8009652:	4313      	orrs	r3, r2
 8009654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009656:	f000 f821 	bl	800969c <HAL_RCC_GetSysClockFreq>
 800965a:	4602      	mov	r2, r0
 800965c:	4b0b      	ldr	r3, [pc, #44]	; (800968c <HAL_RCC_ClockConfig+0x1bc>)
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	091b      	lsrs	r3, r3, #4
 8009662:	f003 030f 	and.w	r3, r3, #15
 8009666:	490a      	ldr	r1, [pc, #40]	; (8009690 <HAL_RCC_ClockConfig+0x1c0>)
 8009668:	5ccb      	ldrb	r3, [r1, r3]
 800966a:	fa22 f303 	lsr.w	r3, r2, r3
 800966e:	4a09      	ldr	r2, [pc, #36]	; (8009694 <HAL_RCC_ClockConfig+0x1c4>)
 8009670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009672:	4b09      	ldr	r3, [pc, #36]	; (8009698 <HAL_RCC_ClockConfig+0x1c8>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4618      	mov	r0, r3
 8009678:	f7fd f806 	bl	8006688 <HAL_InitTick>

  return HAL_OK;
 800967c:	2300      	movs	r3, #0
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	40023c00 	.word	0x40023c00
 800968c:	40023800 	.word	0x40023800
 8009690:	08012bb4 	.word	0x08012bb4
 8009694:	20000048 	.word	0x20000048
 8009698:	2000004c 	.word	0x2000004c

0800969c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800969c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096a0:	b090      	sub	sp, #64	; 0x40
 80096a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80096a4:	2300      	movs	r3, #0
 80096a6:	637b      	str	r3, [r7, #52]	; 0x34
 80096a8:	2300      	movs	r3, #0
 80096aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096ac:	2300      	movs	r3, #0
 80096ae:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80096b0:	2300      	movs	r3, #0
 80096b2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80096b4:	4b59      	ldr	r3, [pc, #356]	; (800981c <HAL_RCC_GetSysClockFreq+0x180>)
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	f003 030c 	and.w	r3, r3, #12
 80096bc:	2b08      	cmp	r3, #8
 80096be:	d00d      	beq.n	80096dc <HAL_RCC_GetSysClockFreq+0x40>
 80096c0:	2b08      	cmp	r3, #8
 80096c2:	f200 80a1 	bhi.w	8009808 <HAL_RCC_GetSysClockFreq+0x16c>
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d002      	beq.n	80096d0 <HAL_RCC_GetSysClockFreq+0x34>
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d003      	beq.n	80096d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80096ce:	e09b      	b.n	8009808 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80096d0:	4b53      	ldr	r3, [pc, #332]	; (8009820 <HAL_RCC_GetSysClockFreq+0x184>)
 80096d2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80096d4:	e09b      	b.n	800980e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80096d6:	4b53      	ldr	r3, [pc, #332]	; (8009824 <HAL_RCC_GetSysClockFreq+0x188>)
 80096d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80096da:	e098      	b.n	800980e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80096dc:	4b4f      	ldr	r3, [pc, #316]	; (800981c <HAL_RCC_GetSysClockFreq+0x180>)
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096e4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80096e6:	4b4d      	ldr	r3, [pc, #308]	; (800981c <HAL_RCC_GetSysClockFreq+0x180>)
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d028      	beq.n	8009744 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096f2:	4b4a      	ldr	r3, [pc, #296]	; (800981c <HAL_RCC_GetSysClockFreq+0x180>)
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	099b      	lsrs	r3, r3, #6
 80096f8:	2200      	movs	r2, #0
 80096fa:	623b      	str	r3, [r7, #32]
 80096fc:	627a      	str	r2, [r7, #36]	; 0x24
 80096fe:	6a3b      	ldr	r3, [r7, #32]
 8009700:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009704:	2100      	movs	r1, #0
 8009706:	4b47      	ldr	r3, [pc, #284]	; (8009824 <HAL_RCC_GetSysClockFreq+0x188>)
 8009708:	fb03 f201 	mul.w	r2, r3, r1
 800970c:	2300      	movs	r3, #0
 800970e:	fb00 f303 	mul.w	r3, r0, r3
 8009712:	4413      	add	r3, r2
 8009714:	4a43      	ldr	r2, [pc, #268]	; (8009824 <HAL_RCC_GetSysClockFreq+0x188>)
 8009716:	fba0 1202 	umull	r1, r2, r0, r2
 800971a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800971c:	460a      	mov	r2, r1
 800971e:	62ba      	str	r2, [r7, #40]	; 0x28
 8009720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009722:	4413      	add	r3, r2
 8009724:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009728:	2200      	movs	r2, #0
 800972a:	61bb      	str	r3, [r7, #24]
 800972c:	61fa      	str	r2, [r7, #28]
 800972e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009732:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009736:	f7f7 fab7 	bl	8000ca8 <__aeabi_uldivmod>
 800973a:	4602      	mov	r2, r0
 800973c:	460b      	mov	r3, r1
 800973e:	4613      	mov	r3, r2
 8009740:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009742:	e053      	b.n	80097ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009744:	4b35      	ldr	r3, [pc, #212]	; (800981c <HAL_RCC_GetSysClockFreq+0x180>)
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	099b      	lsrs	r3, r3, #6
 800974a:	2200      	movs	r2, #0
 800974c:	613b      	str	r3, [r7, #16]
 800974e:	617a      	str	r2, [r7, #20]
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009756:	f04f 0b00 	mov.w	fp, #0
 800975a:	4652      	mov	r2, sl
 800975c:	465b      	mov	r3, fp
 800975e:	f04f 0000 	mov.w	r0, #0
 8009762:	f04f 0100 	mov.w	r1, #0
 8009766:	0159      	lsls	r1, r3, #5
 8009768:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800976c:	0150      	lsls	r0, r2, #5
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	ebb2 080a 	subs.w	r8, r2, sl
 8009776:	eb63 090b 	sbc.w	r9, r3, fp
 800977a:	f04f 0200 	mov.w	r2, #0
 800977e:	f04f 0300 	mov.w	r3, #0
 8009782:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009786:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800978a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800978e:	ebb2 0408 	subs.w	r4, r2, r8
 8009792:	eb63 0509 	sbc.w	r5, r3, r9
 8009796:	f04f 0200 	mov.w	r2, #0
 800979a:	f04f 0300 	mov.w	r3, #0
 800979e:	00eb      	lsls	r3, r5, #3
 80097a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097a4:	00e2      	lsls	r2, r4, #3
 80097a6:	4614      	mov	r4, r2
 80097a8:	461d      	mov	r5, r3
 80097aa:	eb14 030a 	adds.w	r3, r4, sl
 80097ae:	603b      	str	r3, [r7, #0]
 80097b0:	eb45 030b 	adc.w	r3, r5, fp
 80097b4:	607b      	str	r3, [r7, #4]
 80097b6:	f04f 0200 	mov.w	r2, #0
 80097ba:	f04f 0300 	mov.w	r3, #0
 80097be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80097c2:	4629      	mov	r1, r5
 80097c4:	028b      	lsls	r3, r1, #10
 80097c6:	4621      	mov	r1, r4
 80097c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80097cc:	4621      	mov	r1, r4
 80097ce:	028a      	lsls	r2, r1, #10
 80097d0:	4610      	mov	r0, r2
 80097d2:	4619      	mov	r1, r3
 80097d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097d6:	2200      	movs	r2, #0
 80097d8:	60bb      	str	r3, [r7, #8]
 80097da:	60fa      	str	r2, [r7, #12]
 80097dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097e0:	f7f7 fa62 	bl	8000ca8 <__aeabi_uldivmod>
 80097e4:	4602      	mov	r2, r0
 80097e6:	460b      	mov	r3, r1
 80097e8:	4613      	mov	r3, r2
 80097ea:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80097ec:	4b0b      	ldr	r3, [pc, #44]	; (800981c <HAL_RCC_GetSysClockFreq+0x180>)
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	0c1b      	lsrs	r3, r3, #16
 80097f2:	f003 0303 	and.w	r3, r3, #3
 80097f6:	3301      	adds	r3, #1
 80097f8:	005b      	lsls	r3, r3, #1
 80097fa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80097fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80097fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009800:	fbb2 f3f3 	udiv	r3, r2, r3
 8009804:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009806:	e002      	b.n	800980e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009808:	4b05      	ldr	r3, [pc, #20]	; (8009820 <HAL_RCC_GetSysClockFreq+0x184>)
 800980a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800980c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800980e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8009810:	4618      	mov	r0, r3
 8009812:	3740      	adds	r7, #64	; 0x40
 8009814:	46bd      	mov	sp, r7
 8009816:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800981a:	bf00      	nop
 800981c:	40023800 	.word	0x40023800
 8009820:	00f42400 	.word	0x00f42400
 8009824:	017d7840 	.word	0x017d7840

08009828 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009828:	b480      	push	{r7}
 800982a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800982c:	4b03      	ldr	r3, [pc, #12]	; (800983c <HAL_RCC_GetHCLKFreq+0x14>)
 800982e:	681b      	ldr	r3, [r3, #0]
}
 8009830:	4618      	mov	r0, r3
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	20000048 	.word	0x20000048

08009840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009844:	f7ff fff0 	bl	8009828 <HAL_RCC_GetHCLKFreq>
 8009848:	4602      	mov	r2, r0
 800984a:	4b05      	ldr	r3, [pc, #20]	; (8009860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800984c:	689b      	ldr	r3, [r3, #8]
 800984e:	0a9b      	lsrs	r3, r3, #10
 8009850:	f003 0307 	and.w	r3, r3, #7
 8009854:	4903      	ldr	r1, [pc, #12]	; (8009864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009856:	5ccb      	ldrb	r3, [r1, r3]
 8009858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800985c:	4618      	mov	r0, r3
 800985e:	bd80      	pop	{r7, pc}
 8009860:	40023800 	.word	0x40023800
 8009864:	08012bc4 	.word	0x08012bc4

08009868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800986c:	f7ff ffdc 	bl	8009828 <HAL_RCC_GetHCLKFreq>
 8009870:	4602      	mov	r2, r0
 8009872:	4b05      	ldr	r3, [pc, #20]	; (8009888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	0b5b      	lsrs	r3, r3, #13
 8009878:	f003 0307 	and.w	r3, r3, #7
 800987c:	4903      	ldr	r1, [pc, #12]	; (800988c <HAL_RCC_GetPCLK2Freq+0x24>)
 800987e:	5ccb      	ldrb	r3, [r1, r3]
 8009880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009884:	4618      	mov	r0, r3
 8009886:	bd80      	pop	{r7, pc}
 8009888:	40023800 	.word	0x40023800
 800988c:	08012bc4 	.word	0x08012bc4

08009890 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	220f      	movs	r2, #15
 800989e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80098a0:	4b12      	ldr	r3, [pc, #72]	; (80098ec <HAL_RCC_GetClockConfig+0x5c>)
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	f003 0203 	and.w	r2, r3, #3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80098ac:	4b0f      	ldr	r3, [pc, #60]	; (80098ec <HAL_RCC_GetClockConfig+0x5c>)
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80098b8:	4b0c      	ldr	r3, [pc, #48]	; (80098ec <HAL_RCC_GetClockConfig+0x5c>)
 80098ba:	689b      	ldr	r3, [r3, #8]
 80098bc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80098c4:	4b09      	ldr	r3, [pc, #36]	; (80098ec <HAL_RCC_GetClockConfig+0x5c>)
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	08db      	lsrs	r3, r3, #3
 80098ca:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80098d2:	4b07      	ldr	r3, [pc, #28]	; (80098f0 <HAL_RCC_GetClockConfig+0x60>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 020f 	and.w	r2, r3, #15
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	601a      	str	r2, [r3, #0]
}
 80098de:	bf00      	nop
 80098e0:	370c      	adds	r7, #12
 80098e2:	46bd      	mov	sp, r7
 80098e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e8:	4770      	bx	lr
 80098ea:	bf00      	nop
 80098ec:	40023800 	.word	0x40023800
 80098f0:	40023c00 	.word	0x40023c00

080098f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d101      	bne.n	8009906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	e041      	b.n	800998a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800990c:	b2db      	uxtb	r3, r3
 800990e:	2b00      	cmp	r3, #0
 8009910:	d106      	bne.n	8009920 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 f839 	bl	8009992 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2202      	movs	r2, #2
 8009924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	3304      	adds	r3, #4
 8009930:	4619      	mov	r1, r3
 8009932:	4610      	mov	r0, r2
 8009934:	f000 f9d8 	bl	8009ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2201      	movs	r2, #1
 800994c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2201      	movs	r2, #1
 8009964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2201      	movs	r2, #1
 8009974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2201      	movs	r2, #1
 8009984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009992:	b480      	push	{r7}
 8009994:	b083      	sub	sp, #12
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800999a:	bf00      	nop
 800999c:	370c      	adds	r7, #12
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr
	...

080099a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b085      	sub	sp, #20
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d001      	beq.n	80099c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e04e      	b.n	8009a5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2202      	movs	r2, #2
 80099c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	68da      	ldr	r2, [r3, #12]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f042 0201 	orr.w	r2, r2, #1
 80099d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a23      	ldr	r2, [pc, #140]	; (8009a6c <HAL_TIM_Base_Start_IT+0xc4>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d022      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099ea:	d01d      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	4a1f      	ldr	r2, [pc, #124]	; (8009a70 <HAL_TIM_Base_Start_IT+0xc8>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d018      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4a1e      	ldr	r2, [pc, #120]	; (8009a74 <HAL_TIM_Base_Start_IT+0xcc>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d013      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a1c      	ldr	r2, [pc, #112]	; (8009a78 <HAL_TIM_Base_Start_IT+0xd0>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d00e      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a1b      	ldr	r2, [pc, #108]	; (8009a7c <HAL_TIM_Base_Start_IT+0xd4>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d009      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a19      	ldr	r2, [pc, #100]	; (8009a80 <HAL_TIM_Base_Start_IT+0xd8>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d004      	beq.n	8009a28 <HAL_TIM_Base_Start_IT+0x80>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a18      	ldr	r2, [pc, #96]	; (8009a84 <HAL_TIM_Base_Start_IT+0xdc>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d111      	bne.n	8009a4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	f003 0307 	and.w	r3, r3, #7
 8009a32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2b06      	cmp	r3, #6
 8009a38:	d010      	beq.n	8009a5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f042 0201 	orr.w	r2, r2, #1
 8009a48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a4a:	e007      	b.n	8009a5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f042 0201 	orr.w	r2, r2, #1
 8009a5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3714      	adds	r7, #20
 8009a62:	46bd      	mov	sp, r7
 8009a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a68:	4770      	bx	lr
 8009a6a:	bf00      	nop
 8009a6c:	40010000 	.word	0x40010000
 8009a70:	40000400 	.word	0x40000400
 8009a74:	40000800 	.word	0x40000800
 8009a78:	40000c00 	.word	0x40000c00
 8009a7c:	40010400 	.word	0x40010400
 8009a80:	40014000 	.word	0x40014000
 8009a84:	40001800 	.word	0x40001800

08009a88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b082      	sub	sp, #8
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	691b      	ldr	r3, [r3, #16]
 8009a96:	f003 0302 	and.w	r3, r3, #2
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d122      	bne.n	8009ae4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68db      	ldr	r3, [r3, #12]
 8009aa4:	f003 0302 	and.w	r3, r3, #2
 8009aa8:	2b02      	cmp	r3, #2
 8009aaa:	d11b      	bne.n	8009ae4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f06f 0202 	mvn.w	r2, #2
 8009ab4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2201      	movs	r2, #1
 8009aba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	699b      	ldr	r3, [r3, #24]
 8009ac2:	f003 0303 	and.w	r3, r3, #3
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d003      	beq.n	8009ad2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 f8ee 	bl	8009cac <HAL_TIM_IC_CaptureCallback>
 8009ad0:	e005      	b.n	8009ade <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 f8e0 	bl	8009c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f8f1 	bl	8009cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	f003 0304 	and.w	r3, r3, #4
 8009aee:	2b04      	cmp	r3, #4
 8009af0:	d122      	bne.n	8009b38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	f003 0304 	and.w	r3, r3, #4
 8009afc:	2b04      	cmp	r3, #4
 8009afe:	d11b      	bne.n	8009b38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f06f 0204 	mvn.w	r2, #4
 8009b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2202      	movs	r2, #2
 8009b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d003      	beq.n	8009b26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f000 f8c4 	bl	8009cac <HAL_TIM_IC_CaptureCallback>
 8009b24:	e005      	b.n	8009b32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 f8b6 	bl	8009c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f000 f8c7 	bl	8009cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2200      	movs	r2, #0
 8009b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	f003 0308 	and.w	r3, r3, #8
 8009b42:	2b08      	cmp	r3, #8
 8009b44:	d122      	bne.n	8009b8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	f003 0308 	and.w	r3, r3, #8
 8009b50:	2b08      	cmp	r3, #8
 8009b52:	d11b      	bne.n	8009b8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f06f 0208 	mvn.w	r2, #8
 8009b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2204      	movs	r2, #4
 8009b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	69db      	ldr	r3, [r3, #28]
 8009b6a:	f003 0303 	and.w	r3, r3, #3
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d003      	beq.n	8009b7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 f89a 	bl	8009cac <HAL_TIM_IC_CaptureCallback>
 8009b78:	e005      	b.n	8009b86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 f88c 	bl	8009c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f000 f89d 	bl	8009cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	691b      	ldr	r3, [r3, #16]
 8009b92:	f003 0310 	and.w	r3, r3, #16
 8009b96:	2b10      	cmp	r3, #16
 8009b98:	d122      	bne.n	8009be0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	f003 0310 	and.w	r3, r3, #16
 8009ba4:	2b10      	cmp	r3, #16
 8009ba6:	d11b      	bne.n	8009be0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f06f 0210 	mvn.w	r2, #16
 8009bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2208      	movs	r2, #8
 8009bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	69db      	ldr	r3, [r3, #28]
 8009bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d003      	beq.n	8009bce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 f870 	bl	8009cac <HAL_TIM_IC_CaptureCallback>
 8009bcc:	e005      	b.n	8009bda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f862 	bl	8009c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f000 f873 	bl	8009cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	f003 0301 	and.w	r3, r3, #1
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d10e      	bne.n	8009c0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	68db      	ldr	r3, [r3, #12]
 8009bf4:	f003 0301 	and.w	r3, r3, #1
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d107      	bne.n	8009c0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f06f 0201 	mvn.w	r2, #1
 8009c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7fc fcfe 	bl	8006608 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	691b      	ldr	r3, [r3, #16]
 8009c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c16:	2b80      	cmp	r3, #128	; 0x80
 8009c18:	d10e      	bne.n	8009c38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c24:	2b80      	cmp	r3, #128	; 0x80
 8009c26:	d107      	bne.n	8009c38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 f902 	bl	8009e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	691b      	ldr	r3, [r3, #16]
 8009c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c42:	2b40      	cmp	r3, #64	; 0x40
 8009c44:	d10e      	bne.n	8009c64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	68db      	ldr	r3, [r3, #12]
 8009c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c50:	2b40      	cmp	r3, #64	; 0x40
 8009c52:	d107      	bne.n	8009c64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 f838 	bl	8009cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	f003 0320 	and.w	r3, r3, #32
 8009c6e:	2b20      	cmp	r3, #32
 8009c70:	d10e      	bne.n	8009c90 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	f003 0320 	and.w	r3, r3, #32
 8009c7c:	2b20      	cmp	r3, #32
 8009c7e:	d107      	bne.n	8009c90 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f06f 0220 	mvn.w	r2, #32
 8009c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 f8cc 	bl	8009e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c90:	bf00      	nop
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009cb4:	bf00      	nop
 8009cb6:	370c      	adds	r7, #12
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009cc8:	bf00      	nop
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b083      	sub	sp, #12
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cdc:	bf00      	nop
 8009cde:	370c      	adds	r7, #12
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b085      	sub	sp, #20
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a40      	ldr	r2, [pc, #256]	; (8009dfc <TIM_Base_SetConfig+0x114>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d013      	beq.n	8009d28 <TIM_Base_SetConfig+0x40>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d06:	d00f      	beq.n	8009d28 <TIM_Base_SetConfig+0x40>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a3d      	ldr	r2, [pc, #244]	; (8009e00 <TIM_Base_SetConfig+0x118>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d00b      	beq.n	8009d28 <TIM_Base_SetConfig+0x40>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	4a3c      	ldr	r2, [pc, #240]	; (8009e04 <TIM_Base_SetConfig+0x11c>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d007      	beq.n	8009d28 <TIM_Base_SetConfig+0x40>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	4a3b      	ldr	r2, [pc, #236]	; (8009e08 <TIM_Base_SetConfig+0x120>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d003      	beq.n	8009d28 <TIM_Base_SetConfig+0x40>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	4a3a      	ldr	r2, [pc, #232]	; (8009e0c <TIM_Base_SetConfig+0x124>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d108      	bne.n	8009d3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	4a2f      	ldr	r2, [pc, #188]	; (8009dfc <TIM_Base_SetConfig+0x114>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d02b      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d48:	d027      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	4a2c      	ldr	r2, [pc, #176]	; (8009e00 <TIM_Base_SetConfig+0x118>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d023      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a2b      	ldr	r2, [pc, #172]	; (8009e04 <TIM_Base_SetConfig+0x11c>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d01f      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a2a      	ldr	r2, [pc, #168]	; (8009e08 <TIM_Base_SetConfig+0x120>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d01b      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a29      	ldr	r2, [pc, #164]	; (8009e0c <TIM_Base_SetConfig+0x124>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d017      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a28      	ldr	r2, [pc, #160]	; (8009e10 <TIM_Base_SetConfig+0x128>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d013      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	4a27      	ldr	r2, [pc, #156]	; (8009e14 <TIM_Base_SetConfig+0x12c>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d00f      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	4a26      	ldr	r2, [pc, #152]	; (8009e18 <TIM_Base_SetConfig+0x130>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d00b      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	4a25      	ldr	r2, [pc, #148]	; (8009e1c <TIM_Base_SetConfig+0x134>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d007      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a24      	ldr	r2, [pc, #144]	; (8009e20 <TIM_Base_SetConfig+0x138>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d003      	beq.n	8009d9a <TIM_Base_SetConfig+0xb2>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a23      	ldr	r2, [pc, #140]	; (8009e24 <TIM_Base_SetConfig+0x13c>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d108      	bne.n	8009dac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	68db      	ldr	r3, [r3, #12]
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	4313      	orrs	r3, r2
 8009daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	695b      	ldr	r3, [r3, #20]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	689a      	ldr	r2, [r3, #8]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a0a      	ldr	r2, [pc, #40]	; (8009dfc <TIM_Base_SetConfig+0x114>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d003      	beq.n	8009de0 <TIM_Base_SetConfig+0xf8>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a0c      	ldr	r2, [pc, #48]	; (8009e0c <TIM_Base_SetConfig+0x124>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d103      	bne.n	8009de8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	691a      	ldr	r2, [r3, #16]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2201      	movs	r2, #1
 8009dec:	615a      	str	r2, [r3, #20]
}
 8009dee:	bf00      	nop
 8009df0:	3714      	adds	r7, #20
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr
 8009dfa:	bf00      	nop
 8009dfc:	40010000 	.word	0x40010000
 8009e00:	40000400 	.word	0x40000400
 8009e04:	40000800 	.word	0x40000800
 8009e08:	40000c00 	.word	0x40000c00
 8009e0c:	40010400 	.word	0x40010400
 8009e10:	40014000 	.word	0x40014000
 8009e14:	40014400 	.word	0x40014400
 8009e18:	40014800 	.word	0x40014800
 8009e1c:	40001800 	.word	0x40001800
 8009e20:	40001c00 	.word	0x40001c00
 8009e24:	40002000 	.word	0x40002000

08009e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e30:	bf00      	nop
 8009e32:	370c      	adds	r7, #12
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e44:	bf00      	nop
 8009e46:	370c      	adds	r7, #12
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d101      	bne.n	8009e62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e03f      	b.n	8009ee2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d106      	bne.n	8009e7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f7fc fe04 	bl	8006a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2224      	movs	r2, #36	; 0x24
 8009e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	68da      	ldr	r2, [r3, #12]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 fffb 	bl	800ae90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	691a      	ldr	r2, [r3, #16]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ea8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	695a      	ldr	r2, [r3, #20]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009eb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	68da      	ldr	r2, [r3, #12]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ec8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2220      	movs	r2, #32
 8009ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2220      	movs	r2, #32
 8009edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009ee0:	2300      	movs	r3, #0
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3708      	adds	r7, #8
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}

08009eea <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8009eea:	b580      	push	{r7, lr}
 8009eec:	b082      	sub	sp, #8
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d101      	bne.n	8009efc <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e021      	b.n	8009f40 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2224      	movs	r2, #36	; 0x24
 8009f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	68da      	ldr	r2, [r3, #12]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f12:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f7fc feab 	bl	8006c70 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3708      	adds	r7, #8
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b08a      	sub	sp, #40	; 0x28
 8009f4c:	af02      	add	r7, sp, #8
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	4613      	mov	r3, r2
 8009f56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	2b20      	cmp	r3, #32
 8009f66:	d17c      	bne.n	800a062 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d002      	beq.n	8009f74 <HAL_UART_Transmit+0x2c>
 8009f6e:	88fb      	ldrh	r3, [r7, #6]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d101      	bne.n	8009f78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e075      	b.n	800a064 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d101      	bne.n	8009f86 <HAL_UART_Transmit+0x3e>
 8009f82:	2302      	movs	r3, #2
 8009f84:	e06e      	b.n	800a064 <HAL_UART_Transmit+0x11c>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2200      	movs	r2, #0
 8009f92:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2221      	movs	r2, #33	; 0x21
 8009f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f9c:	f7fc ff32 	bl	8006e04 <HAL_GetTick>
 8009fa0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	88fa      	ldrh	r2, [r7, #6]
 8009fa6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	88fa      	ldrh	r2, [r7, #6]
 8009fac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fb6:	d108      	bne.n	8009fca <HAL_UART_Transmit+0x82>
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	691b      	ldr	r3, [r3, #16]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d104      	bne.n	8009fca <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	61bb      	str	r3, [r7, #24]
 8009fc8:	e003      	b.n	8009fd2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009fda:	e02a      	b.n	800a032 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	9300      	str	r3, [sp, #0]
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	2180      	movs	r1, #128	; 0x80
 8009fe6:	68f8      	ldr	r0, [r7, #12]
 8009fe8:	f000 fc46 	bl	800a878 <UART_WaitOnFlagUntilTimeout>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d001      	beq.n	8009ff6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009ff2:	2303      	movs	r3, #3
 8009ff4:	e036      	b.n	800a064 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009ff6:	69fb      	ldr	r3, [r7, #28]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d10b      	bne.n	800a014 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009ffc:	69bb      	ldr	r3, [r7, #24]
 8009ffe:	881b      	ldrh	r3, [r3, #0]
 800a000:	461a      	mov	r2, r3
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a00a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	3302      	adds	r3, #2
 800a010:	61bb      	str	r3, [r7, #24]
 800a012:	e007      	b.n	800a024 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a014:	69fb      	ldr	r3, [r7, #28]
 800a016:	781a      	ldrb	r2, [r3, #0]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	3301      	adds	r3, #1
 800a022:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a028:	b29b      	uxth	r3, r3
 800a02a:	3b01      	subs	r3, #1
 800a02c:	b29a      	uxth	r2, r3
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a036:	b29b      	uxth	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1cf      	bne.n	8009fdc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	2200      	movs	r2, #0
 800a044:	2140      	movs	r1, #64	; 0x40
 800a046:	68f8      	ldr	r0, [r7, #12]
 800a048:	f000 fc16 	bl	800a878 <UART_WaitOnFlagUntilTimeout>
 800a04c:	4603      	mov	r3, r0
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d001      	beq.n	800a056 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a052:	2303      	movs	r3, #3
 800a054:	e006      	b.n	800a064 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2220      	movs	r2, #32
 800a05a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a05e:	2300      	movs	r3, #0
 800a060:	e000      	b.n	800a064 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a062:	2302      	movs	r3, #2
  }
}
 800a064:	4618      	mov	r0, r3
 800a066:	3720      	adds	r7, #32
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b084      	sub	sp, #16
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	4613      	mov	r3, r2
 800a078:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a080:	b2db      	uxtb	r3, r3
 800a082:	2b20      	cmp	r3, #32
 800a084:	d11d      	bne.n	800a0c2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d002      	beq.n	800a092 <HAL_UART_Receive_IT+0x26>
 800a08c:	88fb      	ldrh	r3, [r7, #6]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a092:	2301      	movs	r3, #1
 800a094:	e016      	b.n	800a0c4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d101      	bne.n	800a0a4 <HAL_UART_Receive_IT+0x38>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e00f      	b.n	800a0c4 <HAL_UART_Receive_IT+0x58>
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a0b2:	88fb      	ldrh	r3, [r7, #6]
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	68b9      	ldr	r1, [r7, #8]
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f000 fc4b 	bl	800a954 <UART_Start_Receive_IT>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	e000      	b.n	800a0c4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a0c2:	2302      	movs	r3, #2
  }
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	60f8      	str	r0, [r7, #12]
 800a0d4:	60b9      	str	r1, [r7, #8]
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	2b20      	cmp	r3, #32
 800a0e4:	d11d      	bne.n	800a122 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d002      	beq.n	800a0f2 <HAL_UART_Receive_DMA+0x26>
 800a0ec:	88fb      	ldrh	r3, [r7, #6]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d101      	bne.n	800a0f6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	e016      	b.n	800a124 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d101      	bne.n	800a104 <HAL_UART_Receive_DMA+0x38>
 800a100:	2302      	movs	r3, #2
 800a102:	e00f      	b.n	800a124 <HAL_UART_Receive_DMA+0x58>
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2201      	movs	r2, #1
 800a108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	2200      	movs	r2, #0
 800a110:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a112:	88fb      	ldrh	r3, [r7, #6]
 800a114:	461a      	mov	r2, r3
 800a116:	68b9      	ldr	r1, [r7, #8]
 800a118:	68f8      	ldr	r0, [r7, #12]
 800a11a:	f000 fc59 	bl	800a9d0 <UART_Start_Receive_DMA>
 800a11e:	4603      	mov	r3, r0
 800a120:	e000      	b.n	800a124 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a122:	2302      	movs	r3, #2
  }
}
 800a124:	4618      	mov	r0, r3
 800a126:	3710      	adds	r7, #16
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b0ba      	sub	sp, #232	; 0xe8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68db      	ldr	r3, [r3, #12]
 800a144:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	695b      	ldr	r3, [r3, #20]
 800a14e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a152:	2300      	movs	r3, #0
 800a154:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a158:	2300      	movs	r3, #0
 800a15a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a15e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a162:	f003 030f 	and.w	r3, r3, #15
 800a166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a16a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d10f      	bne.n	800a192 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a176:	f003 0320 	and.w	r3, r3, #32
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d009      	beq.n	800a192 <HAL_UART_IRQHandler+0x66>
 800a17e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a182:	f003 0320 	and.w	r3, r3, #32
 800a186:	2b00      	cmp	r3, #0
 800a188:	d003      	beq.n	800a192 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 fdc5 	bl	800ad1a <UART_Receive_IT>
      return;
 800a190:	e256      	b.n	800a640 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a196:	2b00      	cmp	r3, #0
 800a198:	f000 80de 	beq.w	800a358 <HAL_UART_IRQHandler+0x22c>
 800a19c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1a0:	f003 0301 	and.w	r3, r3, #1
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d106      	bne.n	800a1b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a1a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	f000 80d1 	beq.w	800a358 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a1b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1ba:	f003 0301 	and.w	r3, r3, #1
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d00b      	beq.n	800a1da <HAL_UART_IRQHandler+0xae>
 800a1c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d005      	beq.n	800a1da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1d2:	f043 0201 	orr.w	r2, r3, #1
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a1da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1de:	f003 0304 	and.w	r3, r3, #4
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d00b      	beq.n	800a1fe <HAL_UART_IRQHandler+0xd2>
 800a1e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1ea:	f003 0301 	and.w	r3, r3, #1
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d005      	beq.n	800a1fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f6:	f043 0202 	orr.w	r2, r3, #2
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a1fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a202:	f003 0302 	and.w	r3, r3, #2
 800a206:	2b00      	cmp	r3, #0
 800a208:	d00b      	beq.n	800a222 <HAL_UART_IRQHandler+0xf6>
 800a20a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a20e:	f003 0301 	and.w	r3, r3, #1
 800a212:	2b00      	cmp	r3, #0
 800a214:	d005      	beq.n	800a222 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a21a:	f043 0204 	orr.w	r2, r3, #4
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a226:	f003 0308 	and.w	r3, r3, #8
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d011      	beq.n	800a252 <HAL_UART_IRQHandler+0x126>
 800a22e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a232:	f003 0320 	and.w	r3, r3, #32
 800a236:	2b00      	cmp	r3, #0
 800a238:	d105      	bne.n	800a246 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a23a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a23e:	f003 0301 	and.w	r3, r3, #1
 800a242:	2b00      	cmp	r3, #0
 800a244:	d005      	beq.n	800a252 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a24a:	f043 0208 	orr.w	r2, r3, #8
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a256:	2b00      	cmp	r3, #0
 800a258:	f000 81ed 	beq.w	800a636 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a25c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a260:	f003 0320 	and.w	r3, r3, #32
 800a264:	2b00      	cmp	r3, #0
 800a266:	d008      	beq.n	800a27a <HAL_UART_IRQHandler+0x14e>
 800a268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a26c:	f003 0320 	and.w	r3, r3, #32
 800a270:	2b00      	cmp	r3, #0
 800a272:	d002      	beq.n	800a27a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 fd50 	bl	800ad1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	695b      	ldr	r3, [r3, #20]
 800a280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a284:	2b40      	cmp	r3, #64	; 0x40
 800a286:	bf0c      	ite	eq
 800a288:	2301      	moveq	r3, #1
 800a28a:	2300      	movne	r3, #0
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a296:	f003 0308 	and.w	r3, r3, #8
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d103      	bne.n	800a2a6 <HAL_UART_IRQHandler+0x17a>
 800a29e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d04f      	beq.n	800a346 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fc58 	bl	800ab5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	695b      	ldr	r3, [r3, #20]
 800a2b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2b6:	2b40      	cmp	r3, #64	; 0x40
 800a2b8:	d141      	bne.n	800a33e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	3314      	adds	r3, #20
 800a2c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a2c8:	e853 3f00 	ldrex	r3, [r3]
 800a2cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a2d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a2d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	3314      	adds	r3, #20
 800a2e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a2e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a2ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a2f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a2f6:	e841 2300 	strex	r3, r2, [r1]
 800a2fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a2fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a302:	2b00      	cmp	r3, #0
 800a304:	d1d9      	bne.n	800a2ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d013      	beq.n	800a336 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a312:	4a7d      	ldr	r2, [pc, #500]	; (800a508 <HAL_UART_IRQHandler+0x3dc>)
 800a314:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31a:	4618      	mov	r0, r3
 800a31c:	f7fd f88a 	bl	8007434 <HAL_DMA_Abort_IT>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d016      	beq.n	800a354 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a32a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a32c:	687a      	ldr	r2, [r7, #4]
 800a32e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a330:	4610      	mov	r0, r2
 800a332:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a334:	e00e      	b.n	800a354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 f990 	bl	800a65c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a33c:	e00a      	b.n	800a354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 f98c 	bl	800a65c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a344:	e006      	b.n	800a354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f000 f988 	bl	800a65c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2200      	movs	r2, #0
 800a350:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a352:	e170      	b.n	800a636 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a354:	bf00      	nop
    return;
 800a356:	e16e      	b.n	800a636 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	f040 814a 	bne.w	800a5f6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a366:	f003 0310 	and.w	r3, r3, #16
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	f000 8143 	beq.w	800a5f6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a374:	f003 0310 	and.w	r3, r3, #16
 800a378:	2b00      	cmp	r3, #0
 800a37a:	f000 813c 	beq.w	800a5f6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a37e:	2300      	movs	r3, #0
 800a380:	60bb      	str	r3, [r7, #8]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	60bb      	str	r3, [r7, #8]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	60bb      	str	r3, [r7, #8]
 800a392:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	695b      	ldr	r3, [r3, #20]
 800a39a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a39e:	2b40      	cmp	r3, #64	; 0x40
 800a3a0:	f040 80b4 	bne.w	800a50c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a3b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f000 8140 	beq.w	800a63a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a3be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a3c2:	429a      	cmp	r2, r3
 800a3c4:	f080 8139 	bcs.w	800a63a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a3ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d4:	69db      	ldr	r3, [r3, #28]
 800a3d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3da:	f000 8088 	beq.w	800a4ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	330c      	adds	r3, #12
 800a3e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a3ec:	e853 3f00 	ldrex	r3, [r3]
 800a3f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a3f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	330c      	adds	r3, #12
 800a406:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a40a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a40e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a412:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a416:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a41a:	e841 2300 	strex	r3, r2, [r1]
 800a41e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a422:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a426:	2b00      	cmp	r3, #0
 800a428:	d1d9      	bne.n	800a3de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	3314      	adds	r3, #20
 800a430:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a432:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a434:	e853 3f00 	ldrex	r3, [r3]
 800a438:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a43a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a43c:	f023 0301 	bic.w	r3, r3, #1
 800a440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	3314      	adds	r3, #20
 800a44a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a44e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a452:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a454:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a456:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a45a:	e841 2300 	strex	r3, r2, [r1]
 800a45e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a460:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a462:	2b00      	cmp	r3, #0
 800a464:	d1e1      	bne.n	800a42a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	3314      	adds	r3, #20
 800a46c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a470:	e853 3f00 	ldrex	r3, [r3]
 800a474:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a476:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a478:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a47c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	3314      	adds	r3, #20
 800a486:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a48a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a48c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a48e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a490:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a492:	e841 2300 	strex	r3, r2, [r1]
 800a496:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a498:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d1e3      	bne.n	800a466 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	2220      	movs	r2, #32
 800a4a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	330c      	adds	r3, #12
 800a4b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4b6:	e853 3f00 	ldrex	r3, [r3]
 800a4ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a4bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4be:	f023 0310 	bic.w	r3, r3, #16
 800a4c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	330c      	adds	r3, #12
 800a4cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a4d0:	65ba      	str	r2, [r7, #88]	; 0x58
 800a4d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a4d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a4d8:	e841 2300 	strex	r3, r2, [r1]
 800a4dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a4de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1e3      	bne.n	800a4ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f7fc ff33 	bl	8007354 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	1ad3      	subs	r3, r2, r3
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f8b6 	bl	800a670 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a504:	e099      	b.n	800a63a <HAL_UART_IRQHandler+0x50e>
 800a506:	bf00      	nop
 800a508:	0800ac23 	.word	0x0800ac23
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a514:	b29b      	uxth	r3, r3
 800a516:	1ad3      	subs	r3, r2, r3
 800a518:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a520:	b29b      	uxth	r3, r3
 800a522:	2b00      	cmp	r3, #0
 800a524:	f000 808b 	beq.w	800a63e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f000 8086 	beq.w	800a63e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	330c      	adds	r3, #12
 800a538:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a53c:	e853 3f00 	ldrex	r3, [r3]
 800a540:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a544:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a548:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	330c      	adds	r3, #12
 800a552:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a556:	647a      	str	r2, [r7, #68]	; 0x44
 800a558:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a55a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a55c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a55e:	e841 2300 	strex	r3, r2, [r1]
 800a562:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a566:	2b00      	cmp	r3, #0
 800a568:	d1e3      	bne.n	800a532 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	3314      	adds	r3, #20
 800a570:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a574:	e853 3f00 	ldrex	r3, [r3]
 800a578:	623b      	str	r3, [r7, #32]
   return(result);
 800a57a:	6a3b      	ldr	r3, [r7, #32]
 800a57c:	f023 0301 	bic.w	r3, r3, #1
 800a580:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	3314      	adds	r3, #20
 800a58a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a58e:	633a      	str	r2, [r7, #48]	; 0x30
 800a590:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a592:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a594:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a596:	e841 2300 	strex	r3, r2, [r1]
 800a59a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a59c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1e3      	bne.n	800a56a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2220      	movs	r2, #32
 800a5a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	330c      	adds	r3, #12
 800a5b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	e853 3f00 	ldrex	r3, [r3]
 800a5be:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f023 0310 	bic.w	r3, r3, #16
 800a5c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	330c      	adds	r3, #12
 800a5d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a5d4:	61fa      	str	r2, [r7, #28]
 800a5d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d8:	69b9      	ldr	r1, [r7, #24]
 800a5da:	69fa      	ldr	r2, [r7, #28]
 800a5dc:	e841 2300 	strex	r3, r2, [r1]
 800a5e0:	617b      	str	r3, [r7, #20]
   return(result);
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d1e3      	bne.n	800a5b0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a5e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f83e 	bl	800a670 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a5f4:	e023      	b.n	800a63e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a5f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d009      	beq.n	800a616 <HAL_UART_IRQHandler+0x4ea>
 800a602:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d003      	beq.n	800a616 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f000 fb1b 	bl	800ac4a <UART_Transmit_IT>
    return;
 800a614:	e014      	b.n	800a640 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a61a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d00e      	beq.n	800a640 <HAL_UART_IRQHandler+0x514>
 800a622:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d008      	beq.n	800a640 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fb5b 	bl	800acea <UART_EndTransmit_IT>
    return;
 800a634:	e004      	b.n	800a640 <HAL_UART_IRQHandler+0x514>
    return;
 800a636:	bf00      	nop
 800a638:	e002      	b.n	800a640 <HAL_UART_IRQHandler+0x514>
      return;
 800a63a:	bf00      	nop
 800a63c:	e000      	b.n	800a640 <HAL_UART_IRQHandler+0x514>
      return;
 800a63e:	bf00      	nop
  }
}
 800a640:	37e8      	adds	r7, #232	; 0xe8
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
 800a646:	bf00      	nop

0800a648 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a650:	bf00      	nop
 800a652:	370c      	adds	r7, #12
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr

0800a65c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b083      	sub	sp, #12
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a664:	bf00      	nop
 800a666:	370c      	adds	r7, #12
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr

0800a670 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a670:	b480      	push	{r7}
 800a672:	b083      	sub	sp, #12
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	460b      	mov	r3, r1
 800a67a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b09c      	sub	sp, #112	; 0x70
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a694:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d172      	bne.n	800a78a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a6a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a6aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	330c      	adds	r3, #12
 800a6b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6b4:	e853 3f00 	ldrex	r3, [r3]
 800a6b8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a6ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a6bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a6c0:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	330c      	adds	r3, #12
 800a6c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a6ca:	65ba      	str	r2, [r7, #88]	; 0x58
 800a6cc:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a6d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a6d2:	e841 2300 	strex	r3, r2, [r1]
 800a6d6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a6d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d1e5      	bne.n	800a6aa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	3314      	adds	r3, #20
 800a6e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e8:	e853 3f00 	ldrex	r3, [r3]
 800a6ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a6ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6f0:	f023 0301 	bic.w	r3, r3, #1
 800a6f4:	667b      	str	r3, [r7, #100]	; 0x64
 800a6f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	3314      	adds	r3, #20
 800a6fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a6fe:	647a      	str	r2, [r7, #68]	; 0x44
 800a700:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a702:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a704:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a706:	e841 2300 	strex	r3, r2, [r1]
 800a70a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a70c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d1e5      	bne.n	800a6de <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	3314      	adds	r3, #20
 800a718:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71c:	e853 3f00 	ldrex	r3, [r3]
 800a720:	623b      	str	r3, [r7, #32]
   return(result);
 800a722:	6a3b      	ldr	r3, [r7, #32]
 800a724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a728:	663b      	str	r3, [r7, #96]	; 0x60
 800a72a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	3314      	adds	r3, #20
 800a730:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a732:	633a      	str	r2, [r7, #48]	; 0x30
 800a734:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a736:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a73a:	e841 2300 	strex	r3, r2, [r1]
 800a73e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1e5      	bne.n	800a712 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a748:	2220      	movs	r2, #32
 800a74a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a74e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a752:	2b01      	cmp	r3, #1
 800a754:	d119      	bne.n	800a78a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	330c      	adds	r3, #12
 800a75c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	e853 3f00 	ldrex	r3, [r3]
 800a764:	60fb      	str	r3, [r7, #12]
   return(result);
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f023 0310 	bic.w	r3, r3, #16
 800a76c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a76e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	330c      	adds	r3, #12
 800a774:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a776:	61fa      	str	r2, [r7, #28]
 800a778:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a77a:	69b9      	ldr	r1, [r7, #24]
 800a77c:	69fa      	ldr	r2, [r7, #28]
 800a77e:	e841 2300 	strex	r3, r2, [r1]
 800a782:	617b      	str	r3, [r7, #20]
   return(result);
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1e5      	bne.n	800a756 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a78a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a78c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d106      	bne.n	800a7a0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a794:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a796:	4619      	mov	r1, r3
 800a798:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a79a:	f7ff ff69 	bl	800a670 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a79e:	e002      	b.n	800a7a6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a7a0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a7a2:	f7fc fab5 	bl	8006d10 <HAL_UART_RxCpltCallback>
}
 800a7a6:	bf00      	nop
 800a7a8:	3770      	adds	r7, #112	; 0x70
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}

0800a7ae <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a7ae:	b580      	push	{r7, lr}
 800a7b0:	b084      	sub	sp, #16
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ba:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d108      	bne.n	800a7d6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a7c8:	085b      	lsrs	r3, r3, #1
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	68f8      	ldr	r0, [r7, #12]
 800a7d0:	f7ff ff4e 	bl	800a670 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a7d4:	e002      	b.n	800a7dc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a7d6:	68f8      	ldr	r0, [r7, #12]
 800a7d8:	f7fc faa8 	bl	8006d2c <HAL_UART_RxHalfCpltCallback>
}
 800a7dc:	bf00      	nop
 800a7de:	3710      	adds	r7, #16
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}

0800a7e4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b084      	sub	sp, #16
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a800:	2b80      	cmp	r3, #128	; 0x80
 800a802:	bf0c      	ite	eq
 800a804:	2301      	moveq	r3, #1
 800a806:	2300      	movne	r3, #0
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a812:	b2db      	uxtb	r3, r3
 800a814:	2b21      	cmp	r3, #33	; 0x21
 800a816:	d108      	bne.n	800a82a <UART_DMAError+0x46>
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d005      	beq.n	800a82a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	2200      	movs	r2, #0
 800a822:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a824:	68b8      	ldr	r0, [r7, #8]
 800a826:	f000 f971 	bl	800ab0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	695b      	ldr	r3, [r3, #20]
 800a830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a834:	2b40      	cmp	r3, #64	; 0x40
 800a836:	bf0c      	ite	eq
 800a838:	2301      	moveq	r3, #1
 800a83a:	2300      	movne	r3, #0
 800a83c:	b2db      	uxtb	r3, r3
 800a83e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b22      	cmp	r3, #34	; 0x22
 800a84a:	d108      	bne.n	800a85e <UART_DMAError+0x7a>
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d005      	beq.n	800a85e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	2200      	movs	r2, #0
 800a856:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a858:	68b8      	ldr	r0, [r7, #8]
 800a85a:	f000 f97f 	bl	800ab5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a862:	f043 0210 	orr.w	r2, r3, #16
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a86a:	68b8      	ldr	r0, [r7, #8]
 800a86c:	f7ff fef6 	bl	800a65c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a870:	bf00      	nop
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b090      	sub	sp, #64	; 0x40
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	60f8      	str	r0, [r7, #12]
 800a880:	60b9      	str	r1, [r7, #8]
 800a882:	603b      	str	r3, [r7, #0]
 800a884:	4613      	mov	r3, r2
 800a886:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a888:	e050      	b.n	800a92c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a88a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a88c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a890:	d04c      	beq.n	800a92c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a892:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a894:	2b00      	cmp	r3, #0
 800a896:	d007      	beq.n	800a8a8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a898:	f7fc fab4 	bl	8006e04 <HAL_GetTick>
 800a89c:	4602      	mov	r2, r0
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	1ad3      	subs	r3, r2, r3
 800a8a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d241      	bcs.n	800a92c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	330c      	adds	r3, #12
 800a8ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b2:	e853 3f00 	ldrex	r3, [r3]
 800a8b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a8b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a8be:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	330c      	adds	r3, #12
 800a8c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a8c8:	637a      	str	r2, [r7, #52]	; 0x34
 800a8ca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a8ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a8d0:	e841 2300 	strex	r3, r2, [r1]
 800a8d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a8d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1e5      	bne.n	800a8a8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	3314      	adds	r3, #20
 800a8e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	e853 3f00 	ldrex	r3, [r3]
 800a8ea:	613b      	str	r3, [r7, #16]
   return(result);
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	f023 0301 	bic.w	r3, r3, #1
 800a8f2:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	3314      	adds	r3, #20
 800a8fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a8fc:	623a      	str	r2, [r7, #32]
 800a8fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a900:	69f9      	ldr	r1, [r7, #28]
 800a902:	6a3a      	ldr	r2, [r7, #32]
 800a904:	e841 2300 	strex	r3, r2, [r1]
 800a908:	61bb      	str	r3, [r7, #24]
   return(result);
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1e5      	bne.n	800a8dc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2220      	movs	r2, #32
 800a914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2220      	movs	r2, #32
 800a91c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2200      	movs	r2, #0
 800a924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a928:	2303      	movs	r3, #3
 800a92a:	e00f      	b.n	800a94c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	4013      	ands	r3, r2
 800a936:	68ba      	ldr	r2, [r7, #8]
 800a938:	429a      	cmp	r2, r3
 800a93a:	bf0c      	ite	eq
 800a93c:	2301      	moveq	r3, #1
 800a93e:	2300      	movne	r3, #0
 800a940:	b2db      	uxtb	r3, r3
 800a942:	461a      	mov	r2, r3
 800a944:	79fb      	ldrb	r3, [r7, #7]
 800a946:	429a      	cmp	r2, r3
 800a948:	d09f      	beq.n	800a88a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3740      	adds	r7, #64	; 0x40
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a954:	b480      	push	{r7}
 800a956:	b085      	sub	sp, #20
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	4613      	mov	r3, r2
 800a960:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	68ba      	ldr	r2, [r7, #8]
 800a966:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	88fa      	ldrh	r2, [r7, #6]
 800a96c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	88fa      	ldrh	r2, [r7, #6]
 800a972:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2200      	movs	r2, #0
 800a978:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2222      	movs	r2, #34	; 0x22
 800a97e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2200      	movs	r2, #0
 800a986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	691b      	ldr	r3, [r3, #16]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d007      	beq.n	800a9a2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	68da      	ldr	r2, [r3, #12]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a9a0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	695a      	ldr	r2, [r3, #20]
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	f042 0201 	orr.w	r2, r2, #1
 800a9b0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68da      	ldr	r2, [r3, #12]
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f042 0220 	orr.w	r2, r2, #32
 800a9c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a9c2:	2300      	movs	r3, #0
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3714      	adds	r7, #20
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b098      	sub	sp, #96	; 0x60
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	60f8      	str	r0, [r7, #12]
 800a9d8:	60b9      	str	r1, [r7, #8]
 800a9da:	4613      	mov	r3, r2
 800a9dc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a9de:	68ba      	ldr	r2, [r7, #8]
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	88fa      	ldrh	r2, [r7, #6]
 800a9e8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2222      	movs	r2, #34	; 0x22
 800a9f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9fc:	4a40      	ldr	r2, [pc, #256]	; (800ab00 <UART_Start_Receive_DMA+0x130>)
 800a9fe:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa04:	4a3f      	ldr	r2, [pc, #252]	; (800ab04 <UART_Start_Receive_DMA+0x134>)
 800aa06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa0c:	4a3e      	ldr	r2, [pc, #248]	; (800ab08 <UART_Start_Receive_DMA+0x138>)
 800aa0e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa14:	2200      	movs	r2, #0
 800aa16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800aa18:	f107 0308 	add.w	r3, r7, #8
 800aa1c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	3304      	adds	r3, #4
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	88fb      	ldrh	r3, [r7, #6]
 800aa30:	f7fc fc38 	bl	80072a4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800aa34:	2300      	movs	r3, #0
 800aa36:	613b      	str	r3, [r7, #16]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	613b      	str	r3, [r7, #16]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	613b      	str	r3, [r7, #16]
 800aa48:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	691b      	ldr	r3, [r3, #16]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d019      	beq.n	800aa8e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	330c      	adds	r3, #12
 800aa60:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa64:	e853 3f00 	ldrex	r3, [r3]
 800aa68:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aa6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa70:	65bb      	str	r3, [r7, #88]	; 0x58
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	330c      	adds	r3, #12
 800aa78:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800aa7a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800aa7c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa7e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800aa80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aa82:	e841 2300 	strex	r3, r2, [r1]
 800aa86:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800aa88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1e5      	bne.n	800aa5a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	3314      	adds	r3, #20
 800aa94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa98:	e853 3f00 	ldrex	r3, [r3]
 800aa9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa0:	f043 0301 	orr.w	r3, r3, #1
 800aaa4:	657b      	str	r3, [r7, #84]	; 0x54
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	3314      	adds	r3, #20
 800aaac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aaae:	63ba      	str	r2, [r7, #56]	; 0x38
 800aab0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aab2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800aab4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aab6:	e841 2300 	strex	r3, r2, [r1]
 800aaba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aabc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d1e5      	bne.n	800aa8e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	3314      	adds	r3, #20
 800aac8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaca:	69bb      	ldr	r3, [r7, #24]
 800aacc:	e853 3f00 	ldrex	r3, [r3]
 800aad0:	617b      	str	r3, [r7, #20]
   return(result);
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aad8:	653b      	str	r3, [r7, #80]	; 0x50
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	3314      	adds	r3, #20
 800aae0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800aae2:	627a      	str	r2, [r7, #36]	; 0x24
 800aae4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae6:	6a39      	ldr	r1, [r7, #32]
 800aae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaea:	e841 2300 	strex	r3, r2, [r1]
 800aaee:	61fb      	str	r3, [r7, #28]
   return(result);
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d1e5      	bne.n	800aac2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800aaf6:	2300      	movs	r3, #0
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3760      	adds	r7, #96	; 0x60
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bd80      	pop	{r7, pc}
 800ab00:	0800a689 	.word	0x0800a689
 800ab04:	0800a7af 	.word	0x0800a7af
 800ab08:	0800a7e5 	.word	0x0800a7e5

0800ab0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b089      	sub	sp, #36	; 0x24
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	330c      	adds	r3, #12
 800ab1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	e853 3f00 	ldrex	r3, [r3]
 800ab22:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ab2a:	61fb      	str	r3, [r7, #28]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	330c      	adds	r3, #12
 800ab32:	69fa      	ldr	r2, [r7, #28]
 800ab34:	61ba      	str	r2, [r7, #24]
 800ab36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab38:	6979      	ldr	r1, [r7, #20]
 800ab3a:	69ba      	ldr	r2, [r7, #24]
 800ab3c:	e841 2300 	strex	r3, r2, [r1]
 800ab40:	613b      	str	r3, [r7, #16]
   return(result);
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d1e5      	bne.n	800ab14 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2220      	movs	r2, #32
 800ab4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800ab50:	bf00      	nop
 800ab52:	3724      	adds	r7, #36	; 0x24
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b095      	sub	sp, #84	; 0x54
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	330c      	adds	r3, #12
 800ab6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab6e:	e853 3f00 	ldrex	r3, [r3]
 800ab72:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	330c      	adds	r3, #12
 800ab82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab84:	643a      	str	r2, [r7, #64]	; 0x40
 800ab86:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab88:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab8c:	e841 2300 	strex	r3, r2, [r1]
 800ab90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d1e5      	bne.n	800ab64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	3314      	adds	r3, #20
 800ab9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba0:	6a3b      	ldr	r3, [r7, #32]
 800aba2:	e853 3f00 	ldrex	r3, [r3]
 800aba6:	61fb      	str	r3, [r7, #28]
   return(result);
 800aba8:	69fb      	ldr	r3, [r7, #28]
 800abaa:	f023 0301 	bic.w	r3, r3, #1
 800abae:	64bb      	str	r3, [r7, #72]	; 0x48
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	3314      	adds	r3, #20
 800abb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abb8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800abbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abc0:	e841 2300 	strex	r3, r2, [r1]
 800abc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800abc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1e5      	bne.n	800ab98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d119      	bne.n	800ac08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	330c      	adds	r3, #12
 800abda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	e853 3f00 	ldrex	r3, [r3]
 800abe2:	60bb      	str	r3, [r7, #8]
   return(result);
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	f023 0310 	bic.w	r3, r3, #16
 800abea:	647b      	str	r3, [r7, #68]	; 0x44
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	330c      	adds	r3, #12
 800abf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800abf4:	61ba      	str	r2, [r7, #24]
 800abf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abf8:	6979      	ldr	r1, [r7, #20]
 800abfa:	69ba      	ldr	r2, [r7, #24]
 800abfc:	e841 2300 	strex	r3, r2, [r1]
 800ac00:	613b      	str	r3, [r7, #16]
   return(result);
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d1e5      	bne.n	800abd4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ac16:	bf00      	nop
 800ac18:	3754      	adds	r7, #84	; 0x54
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac20:	4770      	bx	lr

0800ac22 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b084      	sub	sp, #16
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	2200      	movs	r2, #0
 800ac34:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac3c:	68f8      	ldr	r0, [r7, #12]
 800ac3e:	f7ff fd0d 	bl	800a65c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac42:	bf00      	nop
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}

0800ac4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ac4a:	b480      	push	{r7}
 800ac4c:	b085      	sub	sp, #20
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	2b21      	cmp	r3, #33	; 0x21
 800ac5c:	d13e      	bne.n	800acdc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac66:	d114      	bne.n	800ac92 <UART_Transmit_IT+0x48>
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	691b      	ldr	r3, [r3, #16]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d110      	bne.n	800ac92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a1b      	ldr	r3, [r3, #32]
 800ac74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	881b      	ldrh	r3, [r3, #0]
 800ac7a:	461a      	mov	r2, r3
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a1b      	ldr	r3, [r3, #32]
 800ac8a:	1c9a      	adds	r2, r3, #2
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	621a      	str	r2, [r3, #32]
 800ac90:	e008      	b.n	800aca4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6a1b      	ldr	r3, [r3, #32]
 800ac96:	1c59      	adds	r1, r3, #1
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	6211      	str	r1, [r2, #32]
 800ac9c:	781a      	ldrb	r2, [r3, #0]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	3b01      	subs	r3, #1
 800acac:	b29b      	uxth	r3, r3
 800acae:	687a      	ldr	r2, [r7, #4]
 800acb0:	4619      	mov	r1, r3
 800acb2:	84d1      	strh	r1, [r2, #38]	; 0x26
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d10f      	bne.n	800acd8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	68da      	ldr	r2, [r3, #12]
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800acc6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	68da      	ldr	r2, [r3, #12]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800acd6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800acd8:	2300      	movs	r3, #0
 800acda:	e000      	b.n	800acde <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800acdc:	2302      	movs	r3, #2
  }
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3714      	adds	r7, #20
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr

0800acea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800acea:	b580      	push	{r7, lr}
 800acec:	b082      	sub	sp, #8
 800acee:	af00      	add	r7, sp, #0
 800acf0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68da      	ldr	r2, [r3, #12]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2220      	movs	r2, #32
 800ad06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f7ff fc9c 	bl	800a648 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3708      	adds	r7, #8
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b08c      	sub	sp, #48	; 0x30
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad28:	b2db      	uxtb	r3, r3
 800ad2a:	2b22      	cmp	r3, #34	; 0x22
 800ad2c:	f040 80ab 	bne.w	800ae86 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad38:	d117      	bne.n	800ad6a <UART_Receive_IT+0x50>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	691b      	ldr	r3, [r3, #16]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d113      	bne.n	800ad6a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ad42:	2300      	movs	r3, #0
 800ad44:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad4a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad58:	b29a      	uxth	r2, r3
 800ad5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad62:	1c9a      	adds	r2, r3, #2
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	629a      	str	r2, [r3, #40]	; 0x28
 800ad68:	e026      	b.n	800adb8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ad70:	2300      	movs	r3, #0
 800ad72:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad7c:	d007      	beq.n	800ad8e <UART_Receive_IT+0x74>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d10a      	bne.n	800ad9c <UART_Receive_IT+0x82>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	691b      	ldr	r3, [r3, #16]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d106      	bne.n	800ad9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	b2da      	uxtb	r2, r3
 800ad96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad98:	701a      	strb	r2, [r3, #0]
 800ad9a:	e008      	b.n	800adae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	685b      	ldr	r3, [r3, #4]
 800ada2:	b2db      	uxtb	r3, r3
 800ada4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ada8:	b2da      	uxtb	r2, r3
 800adaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adb2:	1c5a      	adds	r2, r3, #1
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	3b01      	subs	r3, #1
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	687a      	ldr	r2, [r7, #4]
 800adc4:	4619      	mov	r1, r3
 800adc6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d15a      	bne.n	800ae82 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	68da      	ldr	r2, [r3, #12]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f022 0220 	bic.w	r2, r2, #32
 800adda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	68da      	ldr	r2, [r3, #12]
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800adea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	695a      	ldr	r2, [r3, #20]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f022 0201 	bic.w	r2, r2, #1
 800adfa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2220      	movs	r2, #32
 800ae00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d135      	bne.n	800ae78 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	330c      	adds	r3, #12
 800ae18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	e853 3f00 	ldrex	r3, [r3]
 800ae20:	613b      	str	r3, [r7, #16]
   return(result);
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	f023 0310 	bic.w	r3, r3, #16
 800ae28:	627b      	str	r3, [r7, #36]	; 0x24
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	330c      	adds	r3, #12
 800ae30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae32:	623a      	str	r2, [r7, #32]
 800ae34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae36:	69f9      	ldr	r1, [r7, #28]
 800ae38:	6a3a      	ldr	r2, [r7, #32]
 800ae3a:	e841 2300 	strex	r3, r2, [r1]
 800ae3e:	61bb      	str	r3, [r7, #24]
   return(result);
 800ae40:	69bb      	ldr	r3, [r7, #24]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d1e5      	bne.n	800ae12 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f003 0310 	and.w	r3, r3, #16
 800ae50:	2b10      	cmp	r3, #16
 800ae52:	d10a      	bne.n	800ae6a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ae54:	2300      	movs	r3, #0
 800ae56:	60fb      	str	r3, [r7, #12]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	60fb      	str	r3, [r7, #12]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	60fb      	str	r3, [r7, #12]
 800ae68:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ae6e:	4619      	mov	r1, r3
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f7ff fbfd 	bl	800a670 <HAL_UARTEx_RxEventCallback>
 800ae76:	e002      	b.n	800ae7e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f7fb ff49 	bl	8006d10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	e002      	b.n	800ae88 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ae82:	2300      	movs	r3, #0
 800ae84:	e000      	b.n	800ae88 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ae86:	2302      	movs	r3, #2
  }
}
 800ae88:	4618      	mov	r0, r3
 800ae8a:	3730      	adds	r7, #48	; 0x30
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	bd80      	pop	{r7, pc}

0800ae90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae94:	b0c0      	sub	sp, #256	; 0x100
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	691b      	ldr	r3, [r3, #16]
 800aea4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeac:	68d9      	ldr	r1, [r3, #12]
 800aeae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeb2:	681a      	ldr	r2, [r3, #0]
 800aeb4:	ea40 0301 	orr.w	r3, r0, r1
 800aeb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aeba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aebe:	689a      	ldr	r2, [r3, #8]
 800aec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	431a      	orrs	r2, r3
 800aec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aecc:	695b      	ldr	r3, [r3, #20]
 800aece:	431a      	orrs	r2, r3
 800aed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aed4:	69db      	ldr	r3, [r3, #28]
 800aed6:	4313      	orrs	r3, r2
 800aed8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aedc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aee8:	f021 010c 	bic.w	r1, r1, #12
 800aeec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aef0:	681a      	ldr	r2, [r3, #0]
 800aef2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aef6:	430b      	orrs	r3, r1
 800aef8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aefa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	695b      	ldr	r3, [r3, #20]
 800af02:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800af06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af0a:	6999      	ldr	r1, [r3, #24]
 800af0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af10:	681a      	ldr	r2, [r3, #0]
 800af12:	ea40 0301 	orr.w	r3, r0, r1
 800af16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800af18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af1c:	681a      	ldr	r2, [r3, #0]
 800af1e:	4b8f      	ldr	r3, [pc, #572]	; (800b15c <UART_SetConfig+0x2cc>)
 800af20:	429a      	cmp	r2, r3
 800af22:	d005      	beq.n	800af30 <UART_SetConfig+0xa0>
 800af24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af28:	681a      	ldr	r2, [r3, #0]
 800af2a:	4b8d      	ldr	r3, [pc, #564]	; (800b160 <UART_SetConfig+0x2d0>)
 800af2c:	429a      	cmp	r2, r3
 800af2e:	d104      	bne.n	800af3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800af30:	f7fe fc9a 	bl	8009868 <HAL_RCC_GetPCLK2Freq>
 800af34:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800af38:	e003      	b.n	800af42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800af3a:	f7fe fc81 	bl	8009840 <HAL_RCC_GetPCLK1Freq>
 800af3e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af46:	69db      	ldr	r3, [r3, #28]
 800af48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af4c:	f040 810c 	bne.w	800b168 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800af50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af54:	2200      	movs	r2, #0
 800af56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af5a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800af5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800af62:	4622      	mov	r2, r4
 800af64:	462b      	mov	r3, r5
 800af66:	1891      	adds	r1, r2, r2
 800af68:	65b9      	str	r1, [r7, #88]	; 0x58
 800af6a:	415b      	adcs	r3, r3
 800af6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800af6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800af72:	4621      	mov	r1, r4
 800af74:	eb12 0801 	adds.w	r8, r2, r1
 800af78:	4629      	mov	r1, r5
 800af7a:	eb43 0901 	adc.w	r9, r3, r1
 800af7e:	f04f 0200 	mov.w	r2, #0
 800af82:	f04f 0300 	mov.w	r3, #0
 800af86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800af8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800af8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800af92:	4690      	mov	r8, r2
 800af94:	4699      	mov	r9, r3
 800af96:	4623      	mov	r3, r4
 800af98:	eb18 0303 	adds.w	r3, r8, r3
 800af9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800afa0:	462b      	mov	r3, r5
 800afa2:	eb49 0303 	adc.w	r3, r9, r3
 800afa6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800afaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afae:	685b      	ldr	r3, [r3, #4]
 800afb0:	2200      	movs	r2, #0
 800afb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800afb6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800afba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800afbe:	460b      	mov	r3, r1
 800afc0:	18db      	adds	r3, r3, r3
 800afc2:	653b      	str	r3, [r7, #80]	; 0x50
 800afc4:	4613      	mov	r3, r2
 800afc6:	eb42 0303 	adc.w	r3, r2, r3
 800afca:	657b      	str	r3, [r7, #84]	; 0x54
 800afcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800afd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800afd4:	f7f5 fe68 	bl	8000ca8 <__aeabi_uldivmod>
 800afd8:	4602      	mov	r2, r0
 800afda:	460b      	mov	r3, r1
 800afdc:	4b61      	ldr	r3, [pc, #388]	; (800b164 <UART_SetConfig+0x2d4>)
 800afde:	fba3 2302 	umull	r2, r3, r3, r2
 800afe2:	095b      	lsrs	r3, r3, #5
 800afe4:	011c      	lsls	r4, r3, #4
 800afe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afea:	2200      	movs	r2, #0
 800afec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aff0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800aff4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800aff8:	4642      	mov	r2, r8
 800affa:	464b      	mov	r3, r9
 800affc:	1891      	adds	r1, r2, r2
 800affe:	64b9      	str	r1, [r7, #72]	; 0x48
 800b000:	415b      	adcs	r3, r3
 800b002:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b004:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b008:	4641      	mov	r1, r8
 800b00a:	eb12 0a01 	adds.w	sl, r2, r1
 800b00e:	4649      	mov	r1, r9
 800b010:	eb43 0b01 	adc.w	fp, r3, r1
 800b014:	f04f 0200 	mov.w	r2, #0
 800b018:	f04f 0300 	mov.w	r3, #0
 800b01c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b020:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b024:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b028:	4692      	mov	sl, r2
 800b02a:	469b      	mov	fp, r3
 800b02c:	4643      	mov	r3, r8
 800b02e:	eb1a 0303 	adds.w	r3, sl, r3
 800b032:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b036:	464b      	mov	r3, r9
 800b038:	eb4b 0303 	adc.w	r3, fp, r3
 800b03c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	2200      	movs	r2, #0
 800b048:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b04c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b050:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b054:	460b      	mov	r3, r1
 800b056:	18db      	adds	r3, r3, r3
 800b058:	643b      	str	r3, [r7, #64]	; 0x40
 800b05a:	4613      	mov	r3, r2
 800b05c:	eb42 0303 	adc.w	r3, r2, r3
 800b060:	647b      	str	r3, [r7, #68]	; 0x44
 800b062:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b066:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b06a:	f7f5 fe1d 	bl	8000ca8 <__aeabi_uldivmod>
 800b06e:	4602      	mov	r2, r0
 800b070:	460b      	mov	r3, r1
 800b072:	4611      	mov	r1, r2
 800b074:	4b3b      	ldr	r3, [pc, #236]	; (800b164 <UART_SetConfig+0x2d4>)
 800b076:	fba3 2301 	umull	r2, r3, r3, r1
 800b07a:	095b      	lsrs	r3, r3, #5
 800b07c:	2264      	movs	r2, #100	; 0x64
 800b07e:	fb02 f303 	mul.w	r3, r2, r3
 800b082:	1acb      	subs	r3, r1, r3
 800b084:	00db      	lsls	r3, r3, #3
 800b086:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b08a:	4b36      	ldr	r3, [pc, #216]	; (800b164 <UART_SetConfig+0x2d4>)
 800b08c:	fba3 2302 	umull	r2, r3, r3, r2
 800b090:	095b      	lsrs	r3, r3, #5
 800b092:	005b      	lsls	r3, r3, #1
 800b094:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b098:	441c      	add	r4, r3
 800b09a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b0a4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b0a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b0ac:	4642      	mov	r2, r8
 800b0ae:	464b      	mov	r3, r9
 800b0b0:	1891      	adds	r1, r2, r2
 800b0b2:	63b9      	str	r1, [r7, #56]	; 0x38
 800b0b4:	415b      	adcs	r3, r3
 800b0b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b0b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b0bc:	4641      	mov	r1, r8
 800b0be:	1851      	adds	r1, r2, r1
 800b0c0:	6339      	str	r1, [r7, #48]	; 0x30
 800b0c2:	4649      	mov	r1, r9
 800b0c4:	414b      	adcs	r3, r1
 800b0c6:	637b      	str	r3, [r7, #52]	; 0x34
 800b0c8:	f04f 0200 	mov.w	r2, #0
 800b0cc:	f04f 0300 	mov.w	r3, #0
 800b0d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b0d4:	4659      	mov	r1, fp
 800b0d6:	00cb      	lsls	r3, r1, #3
 800b0d8:	4651      	mov	r1, sl
 800b0da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0de:	4651      	mov	r1, sl
 800b0e0:	00ca      	lsls	r2, r1, #3
 800b0e2:	4610      	mov	r0, r2
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	4642      	mov	r2, r8
 800b0ea:	189b      	adds	r3, r3, r2
 800b0ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b0f0:	464b      	mov	r3, r9
 800b0f2:	460a      	mov	r2, r1
 800b0f4:	eb42 0303 	adc.w	r3, r2, r3
 800b0f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b0fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	2200      	movs	r2, #0
 800b104:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b108:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b10c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b110:	460b      	mov	r3, r1
 800b112:	18db      	adds	r3, r3, r3
 800b114:	62bb      	str	r3, [r7, #40]	; 0x28
 800b116:	4613      	mov	r3, r2
 800b118:	eb42 0303 	adc.w	r3, r2, r3
 800b11c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b11e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b122:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b126:	f7f5 fdbf 	bl	8000ca8 <__aeabi_uldivmod>
 800b12a:	4602      	mov	r2, r0
 800b12c:	460b      	mov	r3, r1
 800b12e:	4b0d      	ldr	r3, [pc, #52]	; (800b164 <UART_SetConfig+0x2d4>)
 800b130:	fba3 1302 	umull	r1, r3, r3, r2
 800b134:	095b      	lsrs	r3, r3, #5
 800b136:	2164      	movs	r1, #100	; 0x64
 800b138:	fb01 f303 	mul.w	r3, r1, r3
 800b13c:	1ad3      	subs	r3, r2, r3
 800b13e:	00db      	lsls	r3, r3, #3
 800b140:	3332      	adds	r3, #50	; 0x32
 800b142:	4a08      	ldr	r2, [pc, #32]	; (800b164 <UART_SetConfig+0x2d4>)
 800b144:	fba2 2303 	umull	r2, r3, r2, r3
 800b148:	095b      	lsrs	r3, r3, #5
 800b14a:	f003 0207 	and.w	r2, r3, #7
 800b14e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	4422      	add	r2, r4
 800b156:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b158:	e105      	b.n	800b366 <UART_SetConfig+0x4d6>
 800b15a:	bf00      	nop
 800b15c:	40011000 	.word	0x40011000
 800b160:	40011400 	.word	0x40011400
 800b164:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b168:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b16c:	2200      	movs	r2, #0
 800b16e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b172:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b176:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b17a:	4642      	mov	r2, r8
 800b17c:	464b      	mov	r3, r9
 800b17e:	1891      	adds	r1, r2, r2
 800b180:	6239      	str	r1, [r7, #32]
 800b182:	415b      	adcs	r3, r3
 800b184:	627b      	str	r3, [r7, #36]	; 0x24
 800b186:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b18a:	4641      	mov	r1, r8
 800b18c:	1854      	adds	r4, r2, r1
 800b18e:	4649      	mov	r1, r9
 800b190:	eb43 0501 	adc.w	r5, r3, r1
 800b194:	f04f 0200 	mov.w	r2, #0
 800b198:	f04f 0300 	mov.w	r3, #0
 800b19c:	00eb      	lsls	r3, r5, #3
 800b19e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b1a2:	00e2      	lsls	r2, r4, #3
 800b1a4:	4614      	mov	r4, r2
 800b1a6:	461d      	mov	r5, r3
 800b1a8:	4643      	mov	r3, r8
 800b1aa:	18e3      	adds	r3, r4, r3
 800b1ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b1b0:	464b      	mov	r3, r9
 800b1b2:	eb45 0303 	adc.w	r3, r5, r3
 800b1b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b1ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b1c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b1ca:	f04f 0200 	mov.w	r2, #0
 800b1ce:	f04f 0300 	mov.w	r3, #0
 800b1d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b1d6:	4629      	mov	r1, r5
 800b1d8:	008b      	lsls	r3, r1, #2
 800b1da:	4621      	mov	r1, r4
 800b1dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b1e0:	4621      	mov	r1, r4
 800b1e2:	008a      	lsls	r2, r1, #2
 800b1e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b1e8:	f7f5 fd5e 	bl	8000ca8 <__aeabi_uldivmod>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	4b60      	ldr	r3, [pc, #384]	; (800b374 <UART_SetConfig+0x4e4>)
 800b1f2:	fba3 2302 	umull	r2, r3, r3, r2
 800b1f6:	095b      	lsrs	r3, r3, #5
 800b1f8:	011c      	lsls	r4, r3, #4
 800b1fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b1fe:	2200      	movs	r2, #0
 800b200:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b204:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b208:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b20c:	4642      	mov	r2, r8
 800b20e:	464b      	mov	r3, r9
 800b210:	1891      	adds	r1, r2, r2
 800b212:	61b9      	str	r1, [r7, #24]
 800b214:	415b      	adcs	r3, r3
 800b216:	61fb      	str	r3, [r7, #28]
 800b218:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b21c:	4641      	mov	r1, r8
 800b21e:	1851      	adds	r1, r2, r1
 800b220:	6139      	str	r1, [r7, #16]
 800b222:	4649      	mov	r1, r9
 800b224:	414b      	adcs	r3, r1
 800b226:	617b      	str	r3, [r7, #20]
 800b228:	f04f 0200 	mov.w	r2, #0
 800b22c:	f04f 0300 	mov.w	r3, #0
 800b230:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b234:	4659      	mov	r1, fp
 800b236:	00cb      	lsls	r3, r1, #3
 800b238:	4651      	mov	r1, sl
 800b23a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b23e:	4651      	mov	r1, sl
 800b240:	00ca      	lsls	r2, r1, #3
 800b242:	4610      	mov	r0, r2
 800b244:	4619      	mov	r1, r3
 800b246:	4603      	mov	r3, r0
 800b248:	4642      	mov	r2, r8
 800b24a:	189b      	adds	r3, r3, r2
 800b24c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b250:	464b      	mov	r3, r9
 800b252:	460a      	mov	r2, r1
 800b254:	eb42 0303 	adc.w	r3, r2, r3
 800b258:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b25c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	67bb      	str	r3, [r7, #120]	; 0x78
 800b266:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b268:	f04f 0200 	mov.w	r2, #0
 800b26c:	f04f 0300 	mov.w	r3, #0
 800b270:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b274:	4649      	mov	r1, r9
 800b276:	008b      	lsls	r3, r1, #2
 800b278:	4641      	mov	r1, r8
 800b27a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b27e:	4641      	mov	r1, r8
 800b280:	008a      	lsls	r2, r1, #2
 800b282:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b286:	f7f5 fd0f 	bl	8000ca8 <__aeabi_uldivmod>
 800b28a:	4602      	mov	r2, r0
 800b28c:	460b      	mov	r3, r1
 800b28e:	4b39      	ldr	r3, [pc, #228]	; (800b374 <UART_SetConfig+0x4e4>)
 800b290:	fba3 1302 	umull	r1, r3, r3, r2
 800b294:	095b      	lsrs	r3, r3, #5
 800b296:	2164      	movs	r1, #100	; 0x64
 800b298:	fb01 f303 	mul.w	r3, r1, r3
 800b29c:	1ad3      	subs	r3, r2, r3
 800b29e:	011b      	lsls	r3, r3, #4
 800b2a0:	3332      	adds	r3, #50	; 0x32
 800b2a2:	4a34      	ldr	r2, [pc, #208]	; (800b374 <UART_SetConfig+0x4e4>)
 800b2a4:	fba2 2303 	umull	r2, r3, r2, r3
 800b2a8:	095b      	lsrs	r3, r3, #5
 800b2aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b2ae:	441c      	add	r4, r3
 800b2b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	673b      	str	r3, [r7, #112]	; 0x70
 800b2b8:	677a      	str	r2, [r7, #116]	; 0x74
 800b2ba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b2be:	4642      	mov	r2, r8
 800b2c0:	464b      	mov	r3, r9
 800b2c2:	1891      	adds	r1, r2, r2
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	415b      	adcs	r3, r3
 800b2c8:	60fb      	str	r3, [r7, #12]
 800b2ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b2ce:	4641      	mov	r1, r8
 800b2d0:	1851      	adds	r1, r2, r1
 800b2d2:	6039      	str	r1, [r7, #0]
 800b2d4:	4649      	mov	r1, r9
 800b2d6:	414b      	adcs	r3, r1
 800b2d8:	607b      	str	r3, [r7, #4]
 800b2da:	f04f 0200 	mov.w	r2, #0
 800b2de:	f04f 0300 	mov.w	r3, #0
 800b2e2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b2e6:	4659      	mov	r1, fp
 800b2e8:	00cb      	lsls	r3, r1, #3
 800b2ea:	4651      	mov	r1, sl
 800b2ec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b2f0:	4651      	mov	r1, sl
 800b2f2:	00ca      	lsls	r2, r1, #3
 800b2f4:	4610      	mov	r0, r2
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	4642      	mov	r2, r8
 800b2fc:	189b      	adds	r3, r3, r2
 800b2fe:	66bb      	str	r3, [r7, #104]	; 0x68
 800b300:	464b      	mov	r3, r9
 800b302:	460a      	mov	r2, r1
 800b304:	eb42 0303 	adc.w	r3, r2, r3
 800b308:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b30a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b30e:	685b      	ldr	r3, [r3, #4]
 800b310:	2200      	movs	r2, #0
 800b312:	663b      	str	r3, [r7, #96]	; 0x60
 800b314:	667a      	str	r2, [r7, #100]	; 0x64
 800b316:	f04f 0200 	mov.w	r2, #0
 800b31a:	f04f 0300 	mov.w	r3, #0
 800b31e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b322:	4649      	mov	r1, r9
 800b324:	008b      	lsls	r3, r1, #2
 800b326:	4641      	mov	r1, r8
 800b328:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b32c:	4641      	mov	r1, r8
 800b32e:	008a      	lsls	r2, r1, #2
 800b330:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b334:	f7f5 fcb8 	bl	8000ca8 <__aeabi_uldivmod>
 800b338:	4602      	mov	r2, r0
 800b33a:	460b      	mov	r3, r1
 800b33c:	4b0d      	ldr	r3, [pc, #52]	; (800b374 <UART_SetConfig+0x4e4>)
 800b33e:	fba3 1302 	umull	r1, r3, r3, r2
 800b342:	095b      	lsrs	r3, r3, #5
 800b344:	2164      	movs	r1, #100	; 0x64
 800b346:	fb01 f303 	mul.w	r3, r1, r3
 800b34a:	1ad3      	subs	r3, r2, r3
 800b34c:	011b      	lsls	r3, r3, #4
 800b34e:	3332      	adds	r3, #50	; 0x32
 800b350:	4a08      	ldr	r2, [pc, #32]	; (800b374 <UART_SetConfig+0x4e4>)
 800b352:	fba2 2303 	umull	r2, r3, r2, r3
 800b356:	095b      	lsrs	r3, r3, #5
 800b358:	f003 020f 	and.w	r2, r3, #15
 800b35c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4422      	add	r2, r4
 800b364:	609a      	str	r2, [r3, #8]
}
 800b366:	bf00      	nop
 800b368:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b36c:	46bd      	mov	sp, r7
 800b36e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b372:	bf00      	nop
 800b374:	51eb851f 	.word	0x51eb851f

0800b378 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b378:	b480      	push	{r7}
 800b37a:	b085      	sub	sp, #20
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	4603      	mov	r3, r0
 800b380:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b382:	2300      	movs	r3, #0
 800b384:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b386:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b38a:	2b84      	cmp	r3, #132	; 0x84
 800b38c:	d005      	beq.n	800b39a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b38e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	4413      	add	r3, r2
 800b396:	3303      	adds	r3, #3
 800b398:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b39a:	68fb      	ldr	r3, [r7, #12]
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3714      	adds	r7, #20
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a6:	4770      	bx	lr

0800b3a8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b083      	sub	sp, #12
 800b3ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3ae:	f3ef 8305 	mrs	r3, IPSR
 800b3b2:	607b      	str	r3, [r7, #4]
  return(result);
 800b3b4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	bf14      	ite	ne
 800b3ba:	2301      	movne	r3, #1
 800b3bc:	2300      	moveq	r3, #0
 800b3be:	b2db      	uxtb	r3, r3
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	370c      	adds	r7, #12
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ca:	4770      	bx	lr

0800b3cc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b3d0:	f000 fb6c 	bl	800baac <vTaskStartScheduler>
  
  return osOK;
 800b3d4:	2300      	movs	r3, #0
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	bd80      	pop	{r7, pc}

0800b3da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b3da:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3dc:	b089      	sub	sp, #36	; 0x24
 800b3de:	af04      	add	r7, sp, #16
 800b3e0:	6078      	str	r0, [r7, #4]
 800b3e2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	695b      	ldr	r3, [r3, #20]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d020      	beq.n	800b42e <osThreadCreate+0x54>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	699b      	ldr	r3, [r3, #24]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d01c      	beq.n	800b42e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	685c      	ldr	r4, [r3, #4]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681d      	ldr	r5, [r3, #0]
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	691e      	ldr	r6, [r3, #16]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b406:	4618      	mov	r0, r3
 800b408:	f7ff ffb6 	bl	800b378 <makeFreeRtosPriority>
 800b40c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	695b      	ldr	r3, [r3, #20]
 800b412:	687a      	ldr	r2, [r7, #4]
 800b414:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b416:	9202      	str	r2, [sp, #8]
 800b418:	9301      	str	r3, [sp, #4]
 800b41a:	9100      	str	r1, [sp, #0]
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	4632      	mov	r2, r6
 800b420:	4629      	mov	r1, r5
 800b422:	4620      	mov	r0, r4
 800b424:	f000 f97a 	bl	800b71c <xTaskCreateStatic>
 800b428:	4603      	mov	r3, r0
 800b42a:	60fb      	str	r3, [r7, #12]
 800b42c:	e01c      	b.n	800b468 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	685c      	ldr	r4, [r3, #4]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b43a:	b29e      	uxth	r6, r3
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b442:	4618      	mov	r0, r3
 800b444:	f7ff ff98 	bl	800b378 <makeFreeRtosPriority>
 800b448:	4602      	mov	r2, r0
 800b44a:	f107 030c 	add.w	r3, r7, #12
 800b44e:	9301      	str	r3, [sp, #4]
 800b450:	9200      	str	r2, [sp, #0]
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	4632      	mov	r2, r6
 800b456:	4629      	mov	r1, r5
 800b458:	4620      	mov	r0, r4
 800b45a:	f000 f9bc 	bl	800b7d6 <xTaskCreate>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b01      	cmp	r3, #1
 800b462:	d001      	beq.n	800b468 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b464:	2300      	movs	r3, #0
 800b466:	e000      	b.n	800b46a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b468:	68fb      	ldr	r3, [r7, #12]
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3714      	adds	r7, #20
 800b46e:	46bd      	mov	sp, r7
 800b470:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b472 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b472:	b580      	push	{r7, lr}
 800b474:	b084      	sub	sp, #16
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d001      	beq.n	800b488 <osDelay+0x16>
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	e000      	b.n	800b48a <osDelay+0x18>
 800b488:	2301      	movs	r3, #1
 800b48a:	4618      	mov	r0, r3
 800b48c:	f000 fada 	bl	800ba44 <vTaskDelay>
  
  return osOK;
 800b490:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b492:	4618      	mov	r0, r3
 800b494:	3710      	adds	r7, #16
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
	...

0800b49c <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b086      	sub	sp, #24
 800b4a0:	af02      	add	r7, sp, #8
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800b4ae:	f7ff ff7b 	bl	800b3a8 <inHandlerMode>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d01c      	beq.n	800b4f2 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 800b4b8:	6839      	ldr	r1, [r7, #0]
 800b4ba:	f107 0208 	add.w	r2, r7, #8
 800b4be:	f107 030c 	add.w	r3, r7, #12
 800b4c2:	9300      	str	r3, [sp, #0]
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 fef3 	bl	800c2b4 <xTaskGenericNotifyFromISR>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d002      	beq.n	800b4da <osSignalSet+0x3e>
      return 0x80000000;
 800b4d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b4d8:	e019      	b.n	800b50e <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d015      	beq.n	800b50c <osSignalSet+0x70>
 800b4e0:	4b0d      	ldr	r3, [pc, #52]	; (800b518 <osSignalSet+0x7c>)
 800b4e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4e6:	601a      	str	r2, [r3, #0]
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	f3bf 8f6f 	isb	sy
 800b4f0:	e00c      	b.n	800b50c <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 800b4f2:	6839      	ldr	r1, [r7, #0]
 800b4f4:	f107 0308 	add.w	r3, r7, #8
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	6878      	ldr	r0, [r7, #4]
 800b4fc:	f000 fe24 	bl	800c148 <xTaskGenericNotify>
 800b500:	4603      	mov	r3, r0
 800b502:	2b01      	cmp	r3, #1
 800b504:	d002      	beq.n	800b50c <osSignalSet+0x70>
    return 0x80000000;
 800b506:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b50a:	e000      	b.n	800b50e <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 800b50c:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	e000ed04 	.word	0xe000ed04

0800b51c <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 800b51c:	b590      	push	{r4, r7, lr}
 800b51e:	b089      	sub	sp, #36	; 0x24
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	60b9      	str	r1, [r7, #8]
 800b526:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 800b528:	2300      	movs	r3, #0
 800b52a:	617b      	str	r3, [r7, #20]
  ticks = 0;
 800b52c:	2300      	movs	r3, #0
 800b52e:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b536:	d103      	bne.n	800b540 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 800b538:	f04f 33ff 	mov.w	r3, #4294967295
 800b53c:	61fb      	str	r3, [r7, #28]
 800b53e:	e009      	b.n	800b554 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d006      	beq.n	800b554 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800b54a:	69fb      	ldr	r3, [r7, #28]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d101      	bne.n	800b554 <osSignalWait+0x38>
      ticks = 1;
 800b550:	2301      	movs	r3, #1
 800b552:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 800b554:	f7ff ff28 	bl	800b3a8 <inHandlerMode>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d002      	beq.n	800b564 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800b55e:	2382      	movs	r3, #130	; 0x82
 800b560:	613b      	str	r3, [r7, #16]
 800b562:	e01b      	b.n	800b59c <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 800b564:	68b9      	ldr	r1, [r7, #8]
 800b566:	f107 0310 	add.w	r3, r7, #16
 800b56a:	1d1a      	adds	r2, r3, #4
 800b56c:	69fb      	ldr	r3, [r7, #28]
 800b56e:	2000      	movs	r0, #0
 800b570:	f000 fd90 	bl	800c094 <xTaskNotifyWait>
 800b574:	4603      	mov	r3, r0
 800b576:	2b01      	cmp	r3, #1
 800b578:	d008      	beq.n	800b58c <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 800b57a:	69fb      	ldr	r3, [r7, #28]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d102      	bne.n	800b586 <osSignalWait+0x6a>
 800b580:	2300      	movs	r3, #0
 800b582:	613b      	str	r3, [r7, #16]
 800b584:	e00a      	b.n	800b59c <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 800b586:	2340      	movs	r3, #64	; 0x40
 800b588:	613b      	str	r3, [r7, #16]
 800b58a:	e007      	b.n	800b59c <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 800b58c:	697b      	ldr	r3, [r7, #20]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	da02      	bge.n	800b598 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 800b592:	2386      	movs	r3, #134	; 0x86
 800b594:	613b      	str	r3, [r7, #16]
 800b596:	e001      	b.n	800b59c <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 800b598:	2308      	movs	r3, #8
 800b59a:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	461c      	mov	r4, r3
 800b5a0:	f107 0310 	add.w	r3, r7, #16
 800b5a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b5a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b5ac:	68f8      	ldr	r0, [r7, #12]
 800b5ae:	3724      	adds	r7, #36	; 0x24
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd90      	pop	{r4, r7, pc}

0800b5b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b083      	sub	sp, #12
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f103 0208 	add.w	r2, r3, #8
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	f103 0208 	add.w	r2, r3, #8
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	f103 0208 	add.w	r2, r3, #8
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b5e8:	bf00      	nop
 800b5ea:	370c      	adds	r7, #12
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b083      	sub	sp, #12
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2200      	movs	r2, #0
 800b600:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b602:	bf00      	nop
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b60e:	b480      	push	{r7}
 800b610:	b085      	sub	sp, #20
 800b612:	af00      	add	r7, sp, #0
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	68fa      	ldr	r2, [r7, #12]
 800b622:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	689a      	ldr	r2, [r3, #8]
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	689b      	ldr	r3, [r3, #8]
 800b630:	683a      	ldr	r2, [r7, #0]
 800b632:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	683a      	ldr	r2, [r7, #0]
 800b638:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	687a      	ldr	r2, [r7, #4]
 800b63e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	1c5a      	adds	r2, r3, #1
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	601a      	str	r2, [r3, #0]
}
 800b64a:	bf00      	nop
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr

0800b656 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b656:	b480      	push	{r7}
 800b658:	b085      	sub	sp, #20
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
 800b65e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b66c:	d103      	bne.n	800b676 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	691b      	ldr	r3, [r3, #16]
 800b672:	60fb      	str	r3, [r7, #12]
 800b674:	e00c      	b.n	800b690 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	3308      	adds	r3, #8
 800b67a:	60fb      	str	r3, [r7, #12]
 800b67c:	e002      	b.n	800b684 <vListInsert+0x2e>
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	60fb      	str	r3, [r7, #12]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	68ba      	ldr	r2, [r7, #8]
 800b68c:	429a      	cmp	r2, r3
 800b68e:	d2f6      	bcs.n	800b67e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	683a      	ldr	r2, [r7, #0]
 800b69e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	68fa      	ldr	r2, [r7, #12]
 800b6a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	683a      	ldr	r2, [r7, #0]
 800b6aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	687a      	ldr	r2, [r7, #4]
 800b6b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	1c5a      	adds	r2, r3, #1
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	601a      	str	r2, [r3, #0]
}
 800b6bc:	bf00      	nop
 800b6be:	3714      	adds	r7, #20
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr

0800b6c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b085      	sub	sp, #20
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	691b      	ldr	r3, [r3, #16]
 800b6d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	687a      	ldr	r2, [r7, #4]
 800b6dc:	6892      	ldr	r2, [r2, #8]
 800b6de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	689b      	ldr	r3, [r3, #8]
 800b6e4:	687a      	ldr	r2, [r7, #4]
 800b6e6:	6852      	ldr	r2, [r2, #4]
 800b6e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	687a      	ldr	r2, [r7, #4]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d103      	bne.n	800b6fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	689a      	ldr	r2, [r3, #8]
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2200      	movs	r2, #0
 800b700:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	1e5a      	subs	r2, r3, #1
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
}
 800b710:	4618      	mov	r0, r3
 800b712:	3714      	adds	r7, #20
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr

0800b71c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b08e      	sub	sp, #56	; 0x38
 800b720:	af04      	add	r7, sp, #16
 800b722:	60f8      	str	r0, [r7, #12]
 800b724:	60b9      	str	r1, [r7, #8]
 800b726:	607a      	str	r2, [r7, #4]
 800b728:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b72a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d10a      	bne.n	800b746 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b734:	f383 8811 	msr	BASEPRI, r3
 800b738:	f3bf 8f6f 	isb	sy
 800b73c:	f3bf 8f4f 	dsb	sy
 800b740:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b742:	bf00      	nop
 800b744:	e7fe      	b.n	800b744 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d10a      	bne.n	800b762 <xTaskCreateStatic+0x46>
	__asm volatile
 800b74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b750:	f383 8811 	msr	BASEPRI, r3
 800b754:	f3bf 8f6f 	isb	sy
 800b758:	f3bf 8f4f 	dsb	sy
 800b75c:	61fb      	str	r3, [r7, #28]
}
 800b75e:	bf00      	nop
 800b760:	e7fe      	b.n	800b760 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b762:	2354      	movs	r3, #84	; 0x54
 800b764:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	2b54      	cmp	r3, #84	; 0x54
 800b76a:	d00a      	beq.n	800b782 <xTaskCreateStatic+0x66>
	__asm volatile
 800b76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b770:	f383 8811 	msr	BASEPRI, r3
 800b774:	f3bf 8f6f 	isb	sy
 800b778:	f3bf 8f4f 	dsb	sy
 800b77c:	61bb      	str	r3, [r7, #24]
}
 800b77e:	bf00      	nop
 800b780:	e7fe      	b.n	800b780 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b782:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b786:	2b00      	cmp	r3, #0
 800b788:	d01e      	beq.n	800b7c8 <xTaskCreateStatic+0xac>
 800b78a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d01b      	beq.n	800b7c8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b792:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b796:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b798:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79c:	2202      	movs	r2, #2
 800b79e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	9303      	str	r3, [sp, #12]
 800b7a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7a8:	9302      	str	r3, [sp, #8]
 800b7aa:	f107 0314 	add.w	r3, r7, #20
 800b7ae:	9301      	str	r3, [sp, #4]
 800b7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b2:	9300      	str	r3, [sp, #0]
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	68b9      	ldr	r1, [r7, #8]
 800b7ba:	68f8      	ldr	r0, [r7, #12]
 800b7bc:	f000 f850 	bl	800b860 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b7c2:	f000 f8d5 	bl	800b970 <prvAddNewTaskToReadyList>
 800b7c6:	e001      	b.n	800b7cc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b7cc:	697b      	ldr	r3, [r7, #20]
	}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3728      	adds	r7, #40	; 0x28
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}

0800b7d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b7d6:	b580      	push	{r7, lr}
 800b7d8:	b08c      	sub	sp, #48	; 0x30
 800b7da:	af04      	add	r7, sp, #16
 800b7dc:	60f8      	str	r0, [r7, #12]
 800b7de:	60b9      	str	r1, [r7, #8]
 800b7e0:	603b      	str	r3, [r7, #0]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b7e6:	88fb      	ldrh	r3, [r7, #6]
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	f001 f8f4 	bl	800c9d8 <pvPortMalloc>
 800b7f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d00e      	beq.n	800b816 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b7f8:	2054      	movs	r0, #84	; 0x54
 800b7fa:	f001 f8ed 	bl	800c9d8 <pvPortMalloc>
 800b7fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b800:	69fb      	ldr	r3, [r7, #28]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d003      	beq.n	800b80e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b806:	69fb      	ldr	r3, [r7, #28]
 800b808:	697a      	ldr	r2, [r7, #20]
 800b80a:	631a      	str	r2, [r3, #48]	; 0x30
 800b80c:	e005      	b.n	800b81a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b80e:	6978      	ldr	r0, [r7, #20]
 800b810:	f001 f9ae 	bl	800cb70 <vPortFree>
 800b814:	e001      	b.n	800b81a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b816:	2300      	movs	r3, #0
 800b818:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d017      	beq.n	800b850 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b820:	69fb      	ldr	r3, [r7, #28]
 800b822:	2200      	movs	r2, #0
 800b824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b828:	88fa      	ldrh	r2, [r7, #6]
 800b82a:	2300      	movs	r3, #0
 800b82c:	9303      	str	r3, [sp, #12]
 800b82e:	69fb      	ldr	r3, [r7, #28]
 800b830:	9302      	str	r3, [sp, #8]
 800b832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b834:	9301      	str	r3, [sp, #4]
 800b836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b838:	9300      	str	r3, [sp, #0]
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	68b9      	ldr	r1, [r7, #8]
 800b83e:	68f8      	ldr	r0, [r7, #12]
 800b840:	f000 f80e 	bl	800b860 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b844:	69f8      	ldr	r0, [r7, #28]
 800b846:	f000 f893 	bl	800b970 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b84a:	2301      	movs	r3, #1
 800b84c:	61bb      	str	r3, [r7, #24]
 800b84e:	e002      	b.n	800b856 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b850:	f04f 33ff 	mov.w	r3, #4294967295
 800b854:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b856:	69bb      	ldr	r3, [r7, #24]
	}
 800b858:	4618      	mov	r0, r3
 800b85a:	3720      	adds	r7, #32
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}

0800b860 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b088      	sub	sp, #32
 800b864:	af00      	add	r7, sp, #0
 800b866:	60f8      	str	r0, [r7, #12]
 800b868:	60b9      	str	r1, [r7, #8]
 800b86a:	607a      	str	r2, [r7, #4]
 800b86c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b878:	3b01      	subs	r3, #1
 800b87a:	009b      	lsls	r3, r3, #2
 800b87c:	4413      	add	r3, r2
 800b87e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b880:	69bb      	ldr	r3, [r7, #24]
 800b882:	f023 0307 	bic.w	r3, r3, #7
 800b886:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	f003 0307 	and.w	r3, r3, #7
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00a      	beq.n	800b8a8 <prvInitialiseNewTask+0x48>
	__asm volatile
 800b892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b896:	f383 8811 	msr	BASEPRI, r3
 800b89a:	f3bf 8f6f 	isb	sy
 800b89e:	f3bf 8f4f 	dsb	sy
 800b8a2:	617b      	str	r3, [r7, #20]
}
 800b8a4:	bf00      	nop
 800b8a6:	e7fe      	b.n	800b8a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d01f      	beq.n	800b8ee <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	61fb      	str	r3, [r7, #28]
 800b8b2:	e012      	b.n	800b8da <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b8b4:	68ba      	ldr	r2, [r7, #8]
 800b8b6:	69fb      	ldr	r3, [r7, #28]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	7819      	ldrb	r1, [r3, #0]
 800b8bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	4413      	add	r3, r2
 800b8c2:	3334      	adds	r3, #52	; 0x34
 800b8c4:	460a      	mov	r2, r1
 800b8c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	69fb      	ldr	r3, [r7, #28]
 800b8cc:	4413      	add	r3, r2
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d006      	beq.n	800b8e2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	61fb      	str	r3, [r7, #28]
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	2b0f      	cmp	r3, #15
 800b8de:	d9e9      	bls.n	800b8b4 <prvInitialiseNewTask+0x54>
 800b8e0:	e000      	b.n	800b8e4 <prvInitialiseNewTask+0x84>
			{
				break;
 800b8e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b8ec:	e003      	b.n	800b8f6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b8f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f8:	2b06      	cmp	r3, #6
 800b8fa:	d901      	bls.n	800b900 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b8fc:	2306      	movs	r3, #6
 800b8fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b902:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b904:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b90a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b90c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90e:	2200      	movs	r2, #0
 800b910:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b914:	3304      	adds	r3, #4
 800b916:	4618      	mov	r0, r3
 800b918:	f7ff fe6c 	bl	800b5f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b91c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b91e:	3318      	adds	r3, #24
 800b920:	4618      	mov	r0, r3
 800b922:	f7ff fe67 	bl	800b5f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b92a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b92c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b92e:	f1c3 0207 	rsb	r2, r3, #7
 800b932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b934:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b93a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b93e:	2200      	movs	r2, #0
 800b940:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b944:	2200      	movs	r2, #0
 800b946:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b94a:	683a      	ldr	r2, [r7, #0]
 800b94c:	68f9      	ldr	r1, [r7, #12]
 800b94e:	69b8      	ldr	r0, [r7, #24]
 800b950:	f000 fdf0 	bl	800c534 <pxPortInitialiseStack>
 800b954:	4602      	mov	r2, r0
 800b956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b958:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b95a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d002      	beq.n	800b966 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b962:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b966:	bf00      	nop
 800b968:	3720      	adds	r7, #32
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
	...

0800b970 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b082      	sub	sp, #8
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b978:	f000 ff0c 	bl	800c794 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b97c:	4b2a      	ldr	r3, [pc, #168]	; (800ba28 <prvAddNewTaskToReadyList+0xb8>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	3301      	adds	r3, #1
 800b982:	4a29      	ldr	r2, [pc, #164]	; (800ba28 <prvAddNewTaskToReadyList+0xb8>)
 800b984:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b986:	4b29      	ldr	r3, [pc, #164]	; (800ba2c <prvAddNewTaskToReadyList+0xbc>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d109      	bne.n	800b9a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b98e:	4a27      	ldr	r2, [pc, #156]	; (800ba2c <prvAddNewTaskToReadyList+0xbc>)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b994:	4b24      	ldr	r3, [pc, #144]	; (800ba28 <prvAddNewTaskToReadyList+0xb8>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	2b01      	cmp	r3, #1
 800b99a:	d110      	bne.n	800b9be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b99c:	f000 fabc 	bl	800bf18 <prvInitialiseTaskLists>
 800b9a0:	e00d      	b.n	800b9be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b9a2:	4b23      	ldr	r3, [pc, #140]	; (800ba30 <prvAddNewTaskToReadyList+0xc0>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d109      	bne.n	800b9be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b9aa:	4b20      	ldr	r3, [pc, #128]	; (800ba2c <prvAddNewTaskToReadyList+0xbc>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b4:	429a      	cmp	r2, r3
 800b9b6:	d802      	bhi.n	800b9be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b9b8:	4a1c      	ldr	r2, [pc, #112]	; (800ba2c <prvAddNewTaskToReadyList+0xbc>)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b9be:	4b1d      	ldr	r3, [pc, #116]	; (800ba34 <prvAddNewTaskToReadyList+0xc4>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	4a1b      	ldr	r2, [pc, #108]	; (800ba34 <prvAddNewTaskToReadyList+0xc4>)
 800b9c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	409a      	lsls	r2, r3
 800b9d0:	4b19      	ldr	r3, [pc, #100]	; (800ba38 <prvAddNewTaskToReadyList+0xc8>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	4a18      	ldr	r2, [pc, #96]	; (800ba38 <prvAddNewTaskToReadyList+0xc8>)
 800b9d8:	6013      	str	r3, [r2, #0]
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9de:	4613      	mov	r3, r2
 800b9e0:	009b      	lsls	r3, r3, #2
 800b9e2:	4413      	add	r3, r2
 800b9e4:	009b      	lsls	r3, r3, #2
 800b9e6:	4a15      	ldr	r2, [pc, #84]	; (800ba3c <prvAddNewTaskToReadyList+0xcc>)
 800b9e8:	441a      	add	r2, r3
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	3304      	adds	r3, #4
 800b9ee:	4619      	mov	r1, r3
 800b9f0:	4610      	mov	r0, r2
 800b9f2:	f7ff fe0c 	bl	800b60e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b9f6:	f000 fefd 	bl	800c7f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b9fa:	4b0d      	ldr	r3, [pc, #52]	; (800ba30 <prvAddNewTaskToReadyList+0xc0>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d00e      	beq.n	800ba20 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ba02:	4b0a      	ldr	r3, [pc, #40]	; (800ba2c <prvAddNewTaskToReadyList+0xbc>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba0c:	429a      	cmp	r2, r3
 800ba0e:	d207      	bcs.n	800ba20 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ba10:	4b0b      	ldr	r3, [pc, #44]	; (800ba40 <prvAddNewTaskToReadyList+0xd0>)
 800ba12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba16:	601a      	str	r2, [r3, #0]
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba20:	bf00      	nop
 800ba22:	3708      	adds	r7, #8
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	2000087c 	.word	0x2000087c
 800ba2c:	2000077c 	.word	0x2000077c
 800ba30:	20000888 	.word	0x20000888
 800ba34:	20000898 	.word	0x20000898
 800ba38:	20000884 	.word	0x20000884
 800ba3c:	20000780 	.word	0x20000780
 800ba40:	e000ed04 	.word	0xe000ed04

0800ba44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b084      	sub	sp, #16
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d017      	beq.n	800ba86 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ba56:	4b13      	ldr	r3, [pc, #76]	; (800baa4 <vTaskDelay+0x60>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d00a      	beq.n	800ba74 <vTaskDelay+0x30>
	__asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	60bb      	str	r3, [r7, #8]
}
 800ba70:	bf00      	nop
 800ba72:	e7fe      	b.n	800ba72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ba74:	f000 f87a 	bl	800bb6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ba78:	2100      	movs	r1, #0
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 fcf4 	bl	800c468 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ba80:	f000 f882 	bl	800bb88 <xTaskResumeAll>
 800ba84:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d107      	bne.n	800ba9c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ba8c:	4b06      	ldr	r3, [pc, #24]	; (800baa8 <vTaskDelay+0x64>)
 800ba8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba92:	601a      	str	r2, [r3, #0]
 800ba94:	f3bf 8f4f 	dsb	sy
 800ba98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba9c:	bf00      	nop
 800ba9e:	3710      	adds	r7, #16
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}
 800baa4:	200008a4 	.word	0x200008a4
 800baa8:	e000ed04 	.word	0xe000ed04

0800baac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b08a      	sub	sp, #40	; 0x28
 800bab0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bab2:	2300      	movs	r3, #0
 800bab4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bab6:	2300      	movs	r3, #0
 800bab8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800baba:	463a      	mov	r2, r7
 800babc:	1d39      	adds	r1, r7, #4
 800babe:	f107 0308 	add.w	r3, r7, #8
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7fa fbca 	bl	800625c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bac8:	6839      	ldr	r1, [r7, #0]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	9202      	str	r2, [sp, #8]
 800bad0:	9301      	str	r3, [sp, #4]
 800bad2:	2300      	movs	r3, #0
 800bad4:	9300      	str	r3, [sp, #0]
 800bad6:	2300      	movs	r3, #0
 800bad8:	460a      	mov	r2, r1
 800bada:	491e      	ldr	r1, [pc, #120]	; (800bb54 <vTaskStartScheduler+0xa8>)
 800badc:	481e      	ldr	r0, [pc, #120]	; (800bb58 <vTaskStartScheduler+0xac>)
 800bade:	f7ff fe1d 	bl	800b71c <xTaskCreateStatic>
 800bae2:	4603      	mov	r3, r0
 800bae4:	4a1d      	ldr	r2, [pc, #116]	; (800bb5c <vTaskStartScheduler+0xb0>)
 800bae6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bae8:	4b1c      	ldr	r3, [pc, #112]	; (800bb5c <vTaskStartScheduler+0xb0>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d002      	beq.n	800baf6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800baf0:	2301      	movs	r3, #1
 800baf2:	617b      	str	r3, [r7, #20]
 800baf4:	e001      	b.n	800bafa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800baf6:	2300      	movs	r3, #0
 800baf8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bafa:	697b      	ldr	r3, [r7, #20]
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d116      	bne.n	800bb2e <vTaskStartScheduler+0x82>
	__asm volatile
 800bb00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb04:	f383 8811 	msr	BASEPRI, r3
 800bb08:	f3bf 8f6f 	isb	sy
 800bb0c:	f3bf 8f4f 	dsb	sy
 800bb10:	613b      	str	r3, [r7, #16]
}
 800bb12:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bb14:	4b12      	ldr	r3, [pc, #72]	; (800bb60 <vTaskStartScheduler+0xb4>)
 800bb16:	f04f 32ff 	mov.w	r2, #4294967295
 800bb1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bb1c:	4b11      	ldr	r3, [pc, #68]	; (800bb64 <vTaskStartScheduler+0xb8>)
 800bb1e:	2201      	movs	r2, #1
 800bb20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bb22:	4b11      	ldr	r3, [pc, #68]	; (800bb68 <vTaskStartScheduler+0xbc>)
 800bb24:	2200      	movs	r2, #0
 800bb26:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bb28:	f000 fd92 	bl	800c650 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bb2c:	e00e      	b.n	800bb4c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bb2e:	697b      	ldr	r3, [r7, #20]
 800bb30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb34:	d10a      	bne.n	800bb4c <vTaskStartScheduler+0xa0>
	__asm volatile
 800bb36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb3a:	f383 8811 	msr	BASEPRI, r3
 800bb3e:	f3bf 8f6f 	isb	sy
 800bb42:	f3bf 8f4f 	dsb	sy
 800bb46:	60fb      	str	r3, [r7, #12]
}
 800bb48:	bf00      	nop
 800bb4a:	e7fe      	b.n	800bb4a <vTaskStartScheduler+0x9e>
}
 800bb4c:	bf00      	nop
 800bb4e:	3718      	adds	r7, #24
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	0801294c 	.word	0x0801294c
 800bb58:	0800bee9 	.word	0x0800bee9
 800bb5c:	200008a0 	.word	0x200008a0
 800bb60:	2000089c 	.word	0x2000089c
 800bb64:	20000888 	.word	0x20000888
 800bb68:	20000880 	.word	0x20000880

0800bb6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bb70:	4b04      	ldr	r3, [pc, #16]	; (800bb84 <vTaskSuspendAll+0x18>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	3301      	adds	r3, #1
 800bb76:	4a03      	ldr	r2, [pc, #12]	; (800bb84 <vTaskSuspendAll+0x18>)
 800bb78:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bb7a:	bf00      	nop
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr
 800bb84:	200008a4 	.word	0x200008a4

0800bb88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bb92:	2300      	movs	r3, #0
 800bb94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bb96:	4b41      	ldr	r3, [pc, #260]	; (800bc9c <xTaskResumeAll+0x114>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d10a      	bne.n	800bbb4 <xTaskResumeAll+0x2c>
	__asm volatile
 800bb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba2:	f383 8811 	msr	BASEPRI, r3
 800bba6:	f3bf 8f6f 	isb	sy
 800bbaa:	f3bf 8f4f 	dsb	sy
 800bbae:	603b      	str	r3, [r7, #0]
}
 800bbb0:	bf00      	nop
 800bbb2:	e7fe      	b.n	800bbb2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bbb4:	f000 fdee 	bl	800c794 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bbb8:	4b38      	ldr	r3, [pc, #224]	; (800bc9c <xTaskResumeAll+0x114>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	3b01      	subs	r3, #1
 800bbbe:	4a37      	ldr	r2, [pc, #220]	; (800bc9c <xTaskResumeAll+0x114>)
 800bbc0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbc2:	4b36      	ldr	r3, [pc, #216]	; (800bc9c <xTaskResumeAll+0x114>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d161      	bne.n	800bc8e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bbca:	4b35      	ldr	r3, [pc, #212]	; (800bca0 <xTaskResumeAll+0x118>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d05d      	beq.n	800bc8e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bbd2:	e02e      	b.n	800bc32 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbd4:	4b33      	ldr	r3, [pc, #204]	; (800bca4 <xTaskResumeAll+0x11c>)
 800bbd6:	68db      	ldr	r3, [r3, #12]
 800bbd8:	68db      	ldr	r3, [r3, #12]
 800bbda:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	3318      	adds	r3, #24
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f7ff fd71 	bl	800b6c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	3304      	adds	r3, #4
 800bbea:	4618      	mov	r0, r3
 800bbec:	f7ff fd6c 	bl	800b6c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	409a      	lsls	r2, r3
 800bbf8:	4b2b      	ldr	r3, [pc, #172]	; (800bca8 <xTaskResumeAll+0x120>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4313      	orrs	r3, r2
 800bbfe:	4a2a      	ldr	r2, [pc, #168]	; (800bca8 <xTaskResumeAll+0x120>)
 800bc00:	6013      	str	r3, [r2, #0]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc06:	4613      	mov	r3, r2
 800bc08:	009b      	lsls	r3, r3, #2
 800bc0a:	4413      	add	r3, r2
 800bc0c:	009b      	lsls	r3, r3, #2
 800bc0e:	4a27      	ldr	r2, [pc, #156]	; (800bcac <xTaskResumeAll+0x124>)
 800bc10:	441a      	add	r2, r3
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	3304      	adds	r3, #4
 800bc16:	4619      	mov	r1, r3
 800bc18:	4610      	mov	r0, r2
 800bc1a:	f7ff fcf8 	bl	800b60e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc22:	4b23      	ldr	r3, [pc, #140]	; (800bcb0 <xTaskResumeAll+0x128>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	d302      	bcc.n	800bc32 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800bc2c:	4b21      	ldr	r3, [pc, #132]	; (800bcb4 <xTaskResumeAll+0x12c>)
 800bc2e:	2201      	movs	r2, #1
 800bc30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc32:	4b1c      	ldr	r3, [pc, #112]	; (800bca4 <xTaskResumeAll+0x11c>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1cc      	bne.n	800bbd4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d001      	beq.n	800bc44 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bc40:	f000 fa08 	bl	800c054 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bc44:	4b1c      	ldr	r3, [pc, #112]	; (800bcb8 <xTaskResumeAll+0x130>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d010      	beq.n	800bc72 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bc50:	f000 f836 	bl	800bcc0 <xTaskIncrementTick>
 800bc54:	4603      	mov	r3, r0
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d002      	beq.n	800bc60 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800bc5a:	4b16      	ldr	r3, [pc, #88]	; (800bcb4 <xTaskResumeAll+0x12c>)
 800bc5c:	2201      	movs	r2, #1
 800bc5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	3b01      	subs	r3, #1
 800bc64:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d1f1      	bne.n	800bc50 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800bc6c:	4b12      	ldr	r3, [pc, #72]	; (800bcb8 <xTaskResumeAll+0x130>)
 800bc6e:	2200      	movs	r2, #0
 800bc70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bc72:	4b10      	ldr	r3, [pc, #64]	; (800bcb4 <xTaskResumeAll+0x12c>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d009      	beq.n	800bc8e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bc7e:	4b0f      	ldr	r3, [pc, #60]	; (800bcbc <xTaskResumeAll+0x134>)
 800bc80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc84:	601a      	str	r2, [r3, #0]
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bc8e:	f000 fdb1 	bl	800c7f4 <vPortExitCritical>

	return xAlreadyYielded;
 800bc92:	68bb      	ldr	r3, [r7, #8]
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3710      	adds	r7, #16
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}
 800bc9c:	200008a4 	.word	0x200008a4
 800bca0:	2000087c 	.word	0x2000087c
 800bca4:	2000083c 	.word	0x2000083c
 800bca8:	20000884 	.word	0x20000884
 800bcac:	20000780 	.word	0x20000780
 800bcb0:	2000077c 	.word	0x2000077c
 800bcb4:	20000890 	.word	0x20000890
 800bcb8:	2000088c 	.word	0x2000088c
 800bcbc:	e000ed04 	.word	0xe000ed04

0800bcc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b086      	sub	sp, #24
 800bcc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcca:	4b4e      	ldr	r3, [pc, #312]	; (800be04 <xTaskIncrementTick+0x144>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	f040 808e 	bne.w	800bdf0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bcd4:	4b4c      	ldr	r3, [pc, #304]	; (800be08 <xTaskIncrementTick+0x148>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	3301      	adds	r3, #1
 800bcda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bcdc:	4a4a      	ldr	r2, [pc, #296]	; (800be08 <xTaskIncrementTick+0x148>)
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d120      	bne.n	800bd2a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bce8:	4b48      	ldr	r3, [pc, #288]	; (800be0c <xTaskIncrementTick+0x14c>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d00a      	beq.n	800bd08 <xTaskIncrementTick+0x48>
	__asm volatile
 800bcf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf6:	f383 8811 	msr	BASEPRI, r3
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	603b      	str	r3, [r7, #0]
}
 800bd04:	bf00      	nop
 800bd06:	e7fe      	b.n	800bd06 <xTaskIncrementTick+0x46>
 800bd08:	4b40      	ldr	r3, [pc, #256]	; (800be0c <xTaskIncrementTick+0x14c>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	60fb      	str	r3, [r7, #12]
 800bd0e:	4b40      	ldr	r3, [pc, #256]	; (800be10 <xTaskIncrementTick+0x150>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a3e      	ldr	r2, [pc, #248]	; (800be0c <xTaskIncrementTick+0x14c>)
 800bd14:	6013      	str	r3, [r2, #0]
 800bd16:	4a3e      	ldr	r2, [pc, #248]	; (800be10 <xTaskIncrementTick+0x150>)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	6013      	str	r3, [r2, #0]
 800bd1c:	4b3d      	ldr	r3, [pc, #244]	; (800be14 <xTaskIncrementTick+0x154>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	3301      	adds	r3, #1
 800bd22:	4a3c      	ldr	r2, [pc, #240]	; (800be14 <xTaskIncrementTick+0x154>)
 800bd24:	6013      	str	r3, [r2, #0]
 800bd26:	f000 f995 	bl	800c054 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bd2a:	4b3b      	ldr	r3, [pc, #236]	; (800be18 <xTaskIncrementTick+0x158>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	693a      	ldr	r2, [r7, #16]
 800bd30:	429a      	cmp	r2, r3
 800bd32:	d348      	bcc.n	800bdc6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd34:	4b35      	ldr	r3, [pc, #212]	; (800be0c <xTaskIncrementTick+0x14c>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d104      	bne.n	800bd48 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd3e:	4b36      	ldr	r3, [pc, #216]	; (800be18 <xTaskIncrementTick+0x158>)
 800bd40:	f04f 32ff 	mov.w	r2, #4294967295
 800bd44:	601a      	str	r2, [r3, #0]
					break;
 800bd46:	e03e      	b.n	800bdc6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd48:	4b30      	ldr	r3, [pc, #192]	; (800be0c <xTaskIncrementTick+0x14c>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	68db      	ldr	r3, [r3, #12]
 800bd4e:	68db      	ldr	r3, [r3, #12]
 800bd50:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	685b      	ldr	r3, [r3, #4]
 800bd56:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bd58:	693a      	ldr	r2, [r7, #16]
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d203      	bcs.n	800bd68 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bd60:	4a2d      	ldr	r2, [pc, #180]	; (800be18 <xTaskIncrementTick+0x158>)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bd66:	e02e      	b.n	800bdc6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	3304      	adds	r3, #4
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f7ff fcab 	bl	800b6c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d004      	beq.n	800bd84 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	3318      	adds	r3, #24
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7ff fca2 	bl	800b6c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bd84:	68bb      	ldr	r3, [r7, #8]
 800bd86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd88:	2201      	movs	r2, #1
 800bd8a:	409a      	lsls	r2, r3
 800bd8c:	4b23      	ldr	r3, [pc, #140]	; (800be1c <xTaskIncrementTick+0x15c>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4313      	orrs	r3, r2
 800bd92:	4a22      	ldr	r2, [pc, #136]	; (800be1c <xTaskIncrementTick+0x15c>)
 800bd94:	6013      	str	r3, [r2, #0]
 800bd96:	68bb      	ldr	r3, [r7, #8]
 800bd98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	4413      	add	r3, r2
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4a1f      	ldr	r2, [pc, #124]	; (800be20 <xTaskIncrementTick+0x160>)
 800bda4:	441a      	add	r2, r3
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	3304      	adds	r3, #4
 800bdaa:	4619      	mov	r1, r3
 800bdac:	4610      	mov	r0, r2
 800bdae:	f7ff fc2e 	bl	800b60e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdb6:	4b1b      	ldr	r3, [pc, #108]	; (800be24 <xTaskIncrementTick+0x164>)
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d3b9      	bcc.n	800bd34 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bdc4:	e7b6      	b.n	800bd34 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bdc6:	4b17      	ldr	r3, [pc, #92]	; (800be24 <xTaskIncrementTick+0x164>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdcc:	4914      	ldr	r1, [pc, #80]	; (800be20 <xTaskIncrementTick+0x160>)
 800bdce:	4613      	mov	r3, r2
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	4413      	add	r3, r2
 800bdd4:	009b      	lsls	r3, r3, #2
 800bdd6:	440b      	add	r3, r1
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d901      	bls.n	800bde2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800bdde:	2301      	movs	r3, #1
 800bde0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bde2:	4b11      	ldr	r3, [pc, #68]	; (800be28 <xTaskIncrementTick+0x168>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d007      	beq.n	800bdfa <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800bdea:	2301      	movs	r3, #1
 800bdec:	617b      	str	r3, [r7, #20]
 800bdee:	e004      	b.n	800bdfa <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bdf0:	4b0e      	ldr	r3, [pc, #56]	; (800be2c <xTaskIncrementTick+0x16c>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	4a0d      	ldr	r2, [pc, #52]	; (800be2c <xTaskIncrementTick+0x16c>)
 800bdf8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bdfa:	697b      	ldr	r3, [r7, #20]
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3718      	adds	r7, #24
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	200008a4 	.word	0x200008a4
 800be08:	20000880 	.word	0x20000880
 800be0c:	20000834 	.word	0x20000834
 800be10:	20000838 	.word	0x20000838
 800be14:	20000894 	.word	0x20000894
 800be18:	2000089c 	.word	0x2000089c
 800be1c:	20000884 	.word	0x20000884
 800be20:	20000780 	.word	0x20000780
 800be24:	2000077c 	.word	0x2000077c
 800be28:	20000890 	.word	0x20000890
 800be2c:	2000088c 	.word	0x2000088c

0800be30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800be30:	b480      	push	{r7}
 800be32:	b087      	sub	sp, #28
 800be34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800be36:	4b27      	ldr	r3, [pc, #156]	; (800bed4 <vTaskSwitchContext+0xa4>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d003      	beq.n	800be46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800be3e:	4b26      	ldr	r3, [pc, #152]	; (800bed8 <vTaskSwitchContext+0xa8>)
 800be40:	2201      	movs	r2, #1
 800be42:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800be44:	e03f      	b.n	800bec6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800be46:	4b24      	ldr	r3, [pc, #144]	; (800bed8 <vTaskSwitchContext+0xa8>)
 800be48:	2200      	movs	r2, #0
 800be4a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be4c:	4b23      	ldr	r3, [pc, #140]	; (800bedc <vTaskSwitchContext+0xac>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	fab3 f383 	clz	r3, r3
 800be58:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800be5a:	7afb      	ldrb	r3, [r7, #11]
 800be5c:	f1c3 031f 	rsb	r3, r3, #31
 800be60:	617b      	str	r3, [r7, #20]
 800be62:	491f      	ldr	r1, [pc, #124]	; (800bee0 <vTaskSwitchContext+0xb0>)
 800be64:	697a      	ldr	r2, [r7, #20]
 800be66:	4613      	mov	r3, r2
 800be68:	009b      	lsls	r3, r3, #2
 800be6a:	4413      	add	r3, r2
 800be6c:	009b      	lsls	r3, r3, #2
 800be6e:	440b      	add	r3, r1
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d10a      	bne.n	800be8c <vTaskSwitchContext+0x5c>
	__asm volatile
 800be76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be7a:	f383 8811 	msr	BASEPRI, r3
 800be7e:	f3bf 8f6f 	isb	sy
 800be82:	f3bf 8f4f 	dsb	sy
 800be86:	607b      	str	r3, [r7, #4]
}
 800be88:	bf00      	nop
 800be8a:	e7fe      	b.n	800be8a <vTaskSwitchContext+0x5a>
 800be8c:	697a      	ldr	r2, [r7, #20]
 800be8e:	4613      	mov	r3, r2
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	4413      	add	r3, r2
 800be94:	009b      	lsls	r3, r3, #2
 800be96:	4a12      	ldr	r2, [pc, #72]	; (800bee0 <vTaskSwitchContext+0xb0>)
 800be98:	4413      	add	r3, r2
 800be9a:	613b      	str	r3, [r7, #16]
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	685a      	ldr	r2, [r3, #4]
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	605a      	str	r2, [r3, #4]
 800bea6:	693b      	ldr	r3, [r7, #16]
 800bea8:	685a      	ldr	r2, [r3, #4]
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	3308      	adds	r3, #8
 800beae:	429a      	cmp	r2, r3
 800beb0:	d104      	bne.n	800bebc <vTaskSwitchContext+0x8c>
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	685a      	ldr	r2, [r3, #4]
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	605a      	str	r2, [r3, #4]
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	68db      	ldr	r3, [r3, #12]
 800bec2:	4a08      	ldr	r2, [pc, #32]	; (800bee4 <vTaskSwitchContext+0xb4>)
 800bec4:	6013      	str	r3, [r2, #0]
}
 800bec6:	bf00      	nop
 800bec8:	371c      	adds	r7, #28
 800beca:	46bd      	mov	sp, r7
 800becc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed0:	4770      	bx	lr
 800bed2:	bf00      	nop
 800bed4:	200008a4 	.word	0x200008a4
 800bed8:	20000890 	.word	0x20000890
 800bedc:	20000884 	.word	0x20000884
 800bee0:	20000780 	.word	0x20000780
 800bee4:	2000077c 	.word	0x2000077c

0800bee8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b082      	sub	sp, #8
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bef0:	f000 f852 	bl	800bf98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bef4:	4b06      	ldr	r3, [pc, #24]	; (800bf10 <prvIdleTask+0x28>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2b01      	cmp	r3, #1
 800befa:	d9f9      	bls.n	800bef0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800befc:	4b05      	ldr	r3, [pc, #20]	; (800bf14 <prvIdleTask+0x2c>)
 800befe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf02:	601a      	str	r2, [r3, #0]
 800bf04:	f3bf 8f4f 	dsb	sy
 800bf08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bf0c:	e7f0      	b.n	800bef0 <prvIdleTask+0x8>
 800bf0e:	bf00      	nop
 800bf10:	20000780 	.word	0x20000780
 800bf14:	e000ed04 	.word	0xe000ed04

0800bf18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf1e:	2300      	movs	r3, #0
 800bf20:	607b      	str	r3, [r7, #4]
 800bf22:	e00c      	b.n	800bf3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	4613      	mov	r3, r2
 800bf28:	009b      	lsls	r3, r3, #2
 800bf2a:	4413      	add	r3, r2
 800bf2c:	009b      	lsls	r3, r3, #2
 800bf2e:	4a12      	ldr	r2, [pc, #72]	; (800bf78 <prvInitialiseTaskLists+0x60>)
 800bf30:	4413      	add	r3, r2
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7ff fb3e 	bl	800b5b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	607b      	str	r3, [r7, #4]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2b06      	cmp	r3, #6
 800bf42:	d9ef      	bls.n	800bf24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bf44:	480d      	ldr	r0, [pc, #52]	; (800bf7c <prvInitialiseTaskLists+0x64>)
 800bf46:	f7ff fb35 	bl	800b5b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bf4a:	480d      	ldr	r0, [pc, #52]	; (800bf80 <prvInitialiseTaskLists+0x68>)
 800bf4c:	f7ff fb32 	bl	800b5b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bf50:	480c      	ldr	r0, [pc, #48]	; (800bf84 <prvInitialiseTaskLists+0x6c>)
 800bf52:	f7ff fb2f 	bl	800b5b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bf56:	480c      	ldr	r0, [pc, #48]	; (800bf88 <prvInitialiseTaskLists+0x70>)
 800bf58:	f7ff fb2c 	bl	800b5b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bf5c:	480b      	ldr	r0, [pc, #44]	; (800bf8c <prvInitialiseTaskLists+0x74>)
 800bf5e:	f7ff fb29 	bl	800b5b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bf62:	4b0b      	ldr	r3, [pc, #44]	; (800bf90 <prvInitialiseTaskLists+0x78>)
 800bf64:	4a05      	ldr	r2, [pc, #20]	; (800bf7c <prvInitialiseTaskLists+0x64>)
 800bf66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bf68:	4b0a      	ldr	r3, [pc, #40]	; (800bf94 <prvInitialiseTaskLists+0x7c>)
 800bf6a:	4a05      	ldr	r2, [pc, #20]	; (800bf80 <prvInitialiseTaskLists+0x68>)
 800bf6c:	601a      	str	r2, [r3, #0]
}
 800bf6e:	bf00      	nop
 800bf70:	3708      	adds	r7, #8
 800bf72:	46bd      	mov	sp, r7
 800bf74:	bd80      	pop	{r7, pc}
 800bf76:	bf00      	nop
 800bf78:	20000780 	.word	0x20000780
 800bf7c:	2000080c 	.word	0x2000080c
 800bf80:	20000820 	.word	0x20000820
 800bf84:	2000083c 	.word	0x2000083c
 800bf88:	20000850 	.word	0x20000850
 800bf8c:	20000868 	.word	0x20000868
 800bf90:	20000834 	.word	0x20000834
 800bf94:	20000838 	.word	0x20000838

0800bf98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf9e:	e019      	b.n	800bfd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bfa0:	f000 fbf8 	bl	800c794 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfa4:	4b10      	ldr	r3, [pc, #64]	; (800bfe8 <prvCheckTasksWaitingTermination+0x50>)
 800bfa6:	68db      	ldr	r3, [r3, #12]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	3304      	adds	r3, #4
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	f7ff fb89 	bl	800b6c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bfb6:	4b0d      	ldr	r3, [pc, #52]	; (800bfec <prvCheckTasksWaitingTermination+0x54>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	3b01      	subs	r3, #1
 800bfbc:	4a0b      	ldr	r2, [pc, #44]	; (800bfec <prvCheckTasksWaitingTermination+0x54>)
 800bfbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bfc0:	4b0b      	ldr	r3, [pc, #44]	; (800bff0 <prvCheckTasksWaitingTermination+0x58>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	3b01      	subs	r3, #1
 800bfc6:	4a0a      	ldr	r2, [pc, #40]	; (800bff0 <prvCheckTasksWaitingTermination+0x58>)
 800bfc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bfca:	f000 fc13 	bl	800c7f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f000 f810 	bl	800bff4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bfd4:	4b06      	ldr	r3, [pc, #24]	; (800bff0 <prvCheckTasksWaitingTermination+0x58>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d1e1      	bne.n	800bfa0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bfdc:	bf00      	nop
 800bfde:	bf00      	nop
 800bfe0:	3708      	adds	r7, #8
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	20000850 	.word	0x20000850
 800bfec:	2000087c 	.word	0x2000087c
 800bff0:	20000864 	.word	0x20000864

0800bff4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c002:	2b00      	cmp	r3, #0
 800c004:	d108      	bne.n	800c018 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c00a:	4618      	mov	r0, r3
 800c00c:	f000 fdb0 	bl	800cb70 <vPortFree>
				vPortFree( pxTCB );
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f000 fdad 	bl	800cb70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c016:	e018      	b.n	800c04a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c01e:	2b01      	cmp	r3, #1
 800c020:	d103      	bne.n	800c02a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 fda4 	bl	800cb70 <vPortFree>
	}
 800c028:	e00f      	b.n	800c04a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c030:	2b02      	cmp	r3, #2
 800c032:	d00a      	beq.n	800c04a <prvDeleteTCB+0x56>
	__asm volatile
 800c034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c038:	f383 8811 	msr	BASEPRI, r3
 800c03c:	f3bf 8f6f 	isb	sy
 800c040:	f3bf 8f4f 	dsb	sy
 800c044:	60fb      	str	r3, [r7, #12]
}
 800c046:	bf00      	nop
 800c048:	e7fe      	b.n	800c048 <prvDeleteTCB+0x54>
	}
 800c04a:	bf00      	nop
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c05a:	4b0c      	ldr	r3, [pc, #48]	; (800c08c <prvResetNextTaskUnblockTime+0x38>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d104      	bne.n	800c06e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c064:	4b0a      	ldr	r3, [pc, #40]	; (800c090 <prvResetNextTaskUnblockTime+0x3c>)
 800c066:	f04f 32ff 	mov.w	r2, #4294967295
 800c06a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c06c:	e008      	b.n	800c080 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c06e:	4b07      	ldr	r3, [pc, #28]	; (800c08c <prvResetNextTaskUnblockTime+0x38>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	685b      	ldr	r3, [r3, #4]
 800c07c:	4a04      	ldr	r2, [pc, #16]	; (800c090 <prvResetNextTaskUnblockTime+0x3c>)
 800c07e:	6013      	str	r3, [r2, #0]
}
 800c080:	bf00      	nop
 800c082:	370c      	adds	r7, #12
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr
 800c08c:	20000834 	.word	0x20000834
 800c090:	2000089c 	.word	0x2000089c

0800c094 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800c094:	b580      	push	{r7, lr}
 800c096:	b086      	sub	sp, #24
 800c098:	af00      	add	r7, sp, #0
 800c09a:	60f8      	str	r0, [r7, #12]
 800c09c:	60b9      	str	r1, [r7, #8]
 800c09e:	607a      	str	r2, [r7, #4]
 800c0a0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c0a2:	f000 fb77 	bl	800c794 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c0a6:	4b26      	ldr	r3, [pc, #152]	; (800c140 <xTaskNotifyWait+0xac>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c0ae:	b2db      	uxtb	r3, r3
 800c0b0:	2b02      	cmp	r3, #2
 800c0b2:	d01a      	beq.n	800c0ea <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800c0b4:	4b22      	ldr	r3, [pc, #136]	; (800c140 <xTaskNotifyWait+0xac>)
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800c0ba:	68fa      	ldr	r2, [r7, #12]
 800c0bc:	43d2      	mvns	r2, r2
 800c0be:	400a      	ands	r2, r1
 800c0c0:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c0c2:	4b1f      	ldr	r3, [pc, #124]	; (800c140 <xTaskNotifyWait+0xac>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d00b      	beq.n	800c0ea <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c0d2:	2101      	movs	r1, #1
 800c0d4:	6838      	ldr	r0, [r7, #0]
 800c0d6:	f000 f9c7 	bl	800c468 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c0da:	4b1a      	ldr	r3, [pc, #104]	; (800c144 <xTaskNotifyWait+0xb0>)
 800c0dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0e0:	601a      	str	r2, [r3, #0]
 800c0e2:	f3bf 8f4f 	dsb	sy
 800c0e6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c0ea:	f000 fb83 	bl	800c7f4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800c0ee:	f000 fb51 	bl	800c794 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d004      	beq.n	800c102 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800c0f8:	4b11      	ldr	r3, [pc, #68]	; (800c140 <xTaskNotifyWait+0xac>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800c102:	4b0f      	ldr	r3, [pc, #60]	; (800c140 <xTaskNotifyWait+0xac>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	2b02      	cmp	r3, #2
 800c10e:	d002      	beq.n	800c116 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800c110:	2300      	movs	r3, #0
 800c112:	617b      	str	r3, [r7, #20]
 800c114:	e008      	b.n	800c128 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800c116:	4b0a      	ldr	r3, [pc, #40]	; (800c140 <xTaskNotifyWait+0xac>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800c11c:	68ba      	ldr	r2, [r7, #8]
 800c11e:	43d2      	mvns	r2, r2
 800c120:	400a      	ands	r2, r1
 800c122:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 800c124:	2301      	movs	r3, #1
 800c126:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c128:	4b05      	ldr	r3, [pc, #20]	; (800c140 <xTaskNotifyWait+0xac>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	2200      	movs	r2, #0
 800c12e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 800c132:	f000 fb5f 	bl	800c7f4 <vPortExitCritical>

		return xReturn;
 800c136:	697b      	ldr	r3, [r7, #20]
	}
 800c138:	4618      	mov	r0, r3
 800c13a:	3718      	adds	r7, #24
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	2000077c 	.word	0x2000077c
 800c144:	e000ed04 	.word	0xe000ed04

0800c148 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08a      	sub	sp, #40	; 0x28
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	603b      	str	r3, [r7, #0]
 800c154:	4613      	mov	r3, r2
 800c156:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800c158:	2301      	movs	r3, #1
 800c15a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d10a      	bne.n	800c178 <xTaskGenericNotify+0x30>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	61bb      	str	r3, [r7, #24]
}
 800c174:	bf00      	nop
 800c176:	e7fe      	b.n	800c176 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800c17c:	f000 fb0a 	bl	800c794 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d003      	beq.n	800c18e <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c186:	6a3b      	ldr	r3, [r7, #32]
 800c188:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c18e:	6a3b      	ldr	r3, [r7, #32]
 800c190:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c194:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c196:	6a3b      	ldr	r3, [r7, #32]
 800c198:	2202      	movs	r2, #2
 800c19a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800c19e:	79fb      	ldrb	r3, [r7, #7]
 800c1a0:	2b04      	cmp	r3, #4
 800c1a2:	d828      	bhi.n	800c1f6 <xTaskGenericNotify+0xae>
 800c1a4:	a201      	add	r2, pc, #4	; (adr r2, 800c1ac <xTaskGenericNotify+0x64>)
 800c1a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1aa:	bf00      	nop
 800c1ac:	0800c217 	.word	0x0800c217
 800c1b0:	0800c1c1 	.word	0x0800c1c1
 800c1b4:	0800c1cf 	.word	0x0800c1cf
 800c1b8:	0800c1db 	.word	0x0800c1db
 800c1bc:	0800c1e3 	.word	0x0800c1e3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c1c0:	6a3b      	ldr	r3, [r7, #32]
 800c1c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	431a      	orrs	r2, r3
 800c1c8:	6a3b      	ldr	r3, [r7, #32]
 800c1ca:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c1cc:	e026      	b.n	800c21c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c1ce:	6a3b      	ldr	r3, [r7, #32]
 800c1d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1d2:	1c5a      	adds	r2, r3, #1
 800c1d4:	6a3b      	ldr	r3, [r7, #32]
 800c1d6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c1d8:	e020      	b.n	800c21c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c1da:	6a3b      	ldr	r3, [r7, #32]
 800c1dc:	68ba      	ldr	r2, [r7, #8]
 800c1de:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c1e0:	e01c      	b.n	800c21c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c1e2:	7ffb      	ldrb	r3, [r7, #31]
 800c1e4:	2b02      	cmp	r3, #2
 800c1e6:	d003      	beq.n	800c1f0 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c1e8:	6a3b      	ldr	r3, [r7, #32]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c1ee:	e015      	b.n	800c21c <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800c1f4:	e012      	b.n	800c21c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c1f6:	6a3b      	ldr	r3, [r7, #32]
 800c1f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1fe:	d00c      	beq.n	800c21a <xTaskGenericNotify+0xd2>
	__asm volatile
 800c200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c204:	f383 8811 	msr	BASEPRI, r3
 800c208:	f3bf 8f6f 	isb	sy
 800c20c:	f3bf 8f4f 	dsb	sy
 800c210:	617b      	str	r3, [r7, #20]
}
 800c212:	bf00      	nop
 800c214:	e7fe      	b.n	800c214 <xTaskGenericNotify+0xcc>
					break;
 800c216:	bf00      	nop
 800c218:	e000      	b.n	800c21c <xTaskGenericNotify+0xd4>

					break;
 800c21a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c21c:	7ffb      	ldrb	r3, [r7, #31]
 800c21e:	2b01      	cmp	r3, #1
 800c220:	d139      	bne.n	800c296 <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c222:	6a3b      	ldr	r3, [r7, #32]
 800c224:	3304      	adds	r3, #4
 800c226:	4618      	mov	r0, r3
 800c228:	f7ff fa4e 	bl	800b6c8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800c22c:	6a3b      	ldr	r3, [r7, #32]
 800c22e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c230:	2201      	movs	r2, #1
 800c232:	409a      	lsls	r2, r3
 800c234:	4b1b      	ldr	r3, [pc, #108]	; (800c2a4 <xTaskGenericNotify+0x15c>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	4313      	orrs	r3, r2
 800c23a:	4a1a      	ldr	r2, [pc, #104]	; (800c2a4 <xTaskGenericNotify+0x15c>)
 800c23c:	6013      	str	r3, [r2, #0]
 800c23e:	6a3b      	ldr	r3, [r7, #32]
 800c240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c242:	4613      	mov	r3, r2
 800c244:	009b      	lsls	r3, r3, #2
 800c246:	4413      	add	r3, r2
 800c248:	009b      	lsls	r3, r3, #2
 800c24a:	4a17      	ldr	r2, [pc, #92]	; (800c2a8 <xTaskGenericNotify+0x160>)
 800c24c:	441a      	add	r2, r3
 800c24e:	6a3b      	ldr	r3, [r7, #32]
 800c250:	3304      	adds	r3, #4
 800c252:	4619      	mov	r1, r3
 800c254:	4610      	mov	r0, r2
 800c256:	f7ff f9da 	bl	800b60e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c25a:	6a3b      	ldr	r3, [r7, #32]
 800c25c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00a      	beq.n	800c278 <xTaskGenericNotify+0x130>
	__asm volatile
 800c262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c266:	f383 8811 	msr	BASEPRI, r3
 800c26a:	f3bf 8f6f 	isb	sy
 800c26e:	f3bf 8f4f 	dsb	sy
 800c272:	613b      	str	r3, [r7, #16]
}
 800c274:	bf00      	nop
 800c276:	e7fe      	b.n	800c276 <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c278:	6a3b      	ldr	r3, [r7, #32]
 800c27a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c27c:	4b0b      	ldr	r3, [pc, #44]	; (800c2ac <xTaskGenericNotify+0x164>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c282:	429a      	cmp	r2, r3
 800c284:	d907      	bls.n	800c296 <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800c286:	4b0a      	ldr	r3, [pc, #40]	; (800c2b0 <xTaskGenericNotify+0x168>)
 800c288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c28c:	601a      	str	r2, [r3, #0]
 800c28e:	f3bf 8f4f 	dsb	sy
 800c292:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c296:	f000 faad 	bl	800c7f4 <vPortExitCritical>

		return xReturn;
 800c29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3728      	adds	r7, #40	; 0x28
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}
 800c2a4:	20000884 	.word	0x20000884
 800c2a8:	20000780 	.word	0x20000780
 800c2ac:	2000077c 	.word	0x2000077c
 800c2b0:	e000ed04 	.word	0xe000ed04

0800c2b4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b08e      	sub	sp, #56	; 0x38
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	603b      	str	r3, [r7, #0]
 800c2c0:	4613      	mov	r3, r2
 800c2c2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d10a      	bne.n	800c2e4 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800c2ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d2:	f383 8811 	msr	BASEPRI, r3
 800c2d6:	f3bf 8f6f 	isb	sy
 800c2da:	f3bf 8f4f 	dsb	sy
 800c2de:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c2e0:	bf00      	nop
 800c2e2:	e7fe      	b.n	800c2e2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c2e4:	f000 fb38 	bl	800c958 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	633b      	str	r3, [r7, #48]	; 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c2ec:	f3ef 8211 	mrs	r2, BASEPRI
 800c2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f4:	f383 8811 	msr	BASEPRI, r3
 800c2f8:	f3bf 8f6f 	isb	sy
 800c2fc:	f3bf 8f4f 	dsb	sy
 800c300:	623a      	str	r2, [r7, #32]
 800c302:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c304:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c306:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d003      	beq.n	800c316 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c30e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c310:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c318:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c31c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c322:	2202      	movs	r2, #2
 800c324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800c328:	79fb      	ldrb	r3, [r7, #7]
 800c32a:	2b04      	cmp	r3, #4
 800c32c:	d828      	bhi.n	800c380 <xTaskGenericNotifyFromISR+0xcc>
 800c32e:	a201      	add	r2, pc, #4	; (adr r2, 800c334 <xTaskGenericNotifyFromISR+0x80>)
 800c330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c334:	0800c3a1 	.word	0x0800c3a1
 800c338:	0800c349 	.word	0x0800c349
 800c33c:	0800c357 	.word	0x0800c357
 800c340:	0800c363 	.word	0x0800c363
 800c344:	0800c36b 	.word	0x0800c36b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c34a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	431a      	orrs	r2, r3
 800c350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c352:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c354:	e027      	b.n	800c3a6 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c35a:	1c5a      	adds	r2, r3, #1
 800c35c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c35e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c360:	e021      	b.n	800c3a6 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c364:	68ba      	ldr	r2, [r7, #8]
 800c366:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800c368:	e01d      	b.n	800c3a6 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c36a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c36e:	2b02      	cmp	r3, #2
 800c370:	d003      	beq.n	800c37a <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c374:	68ba      	ldr	r2, [r7, #8]
 800c376:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c378:	e015      	b.n	800c3a6 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 800c37a:	2300      	movs	r3, #0
 800c37c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800c37e:	e012      	b.n	800c3a6 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c384:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c388:	d00c      	beq.n	800c3a4 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800c38a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38e:	f383 8811 	msr	BASEPRI, r3
 800c392:	f3bf 8f6f 	isb	sy
 800c396:	f3bf 8f4f 	dsb	sy
 800c39a:	61bb      	str	r3, [r7, #24]
}
 800c39c:	bf00      	nop
 800c39e:	e7fe      	b.n	800c39e <xTaskGenericNotifyFromISR+0xea>
					break;
 800c3a0:	bf00      	nop
 800c3a2:	e000      	b.n	800c3a6 <xTaskGenericNotifyFromISR+0xf2>
					break;
 800c3a4:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c3a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c3aa:	2b01      	cmp	r3, #1
 800c3ac:	d145      	bne.n	800c43a <xTaskGenericNotifyFromISR+0x186>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d00a      	beq.n	800c3cc <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800c3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ba:	f383 8811 	msr	BASEPRI, r3
 800c3be:	f3bf 8f6f 	isb	sy
 800c3c2:	f3bf 8f4f 	dsb	sy
 800c3c6:	617b      	str	r3, [r7, #20]
}
 800c3c8:	bf00      	nop
 800c3ca:	e7fe      	b.n	800c3ca <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3cc:	4b20      	ldr	r3, [pc, #128]	; (800c450 <xTaskGenericNotifyFromISR+0x19c>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d11c      	bne.n	800c40e <xTaskGenericNotifyFromISR+0x15a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d6:	3304      	adds	r3, #4
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7ff f975 	bl	800b6c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c3de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3e2:	2201      	movs	r2, #1
 800c3e4:	409a      	lsls	r2, r3
 800c3e6:	4b1b      	ldr	r3, [pc, #108]	; (800c454 <xTaskGenericNotifyFromISR+0x1a0>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	4313      	orrs	r3, r2
 800c3ec:	4a19      	ldr	r2, [pc, #100]	; (800c454 <xTaskGenericNotifyFromISR+0x1a0>)
 800c3ee:	6013      	str	r3, [r2, #0]
 800c3f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3f4:	4613      	mov	r3, r2
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	4413      	add	r3, r2
 800c3fa:	009b      	lsls	r3, r3, #2
 800c3fc:	4a16      	ldr	r2, [pc, #88]	; (800c458 <xTaskGenericNotifyFromISR+0x1a4>)
 800c3fe:	441a      	add	r2, r3
 800c400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c402:	3304      	adds	r3, #4
 800c404:	4619      	mov	r1, r3
 800c406:	4610      	mov	r0, r2
 800c408:	f7ff f901 	bl	800b60e <vListInsertEnd>
 800c40c:	e005      	b.n	800c41a <xTaskGenericNotifyFromISR+0x166>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c410:	3318      	adds	r3, #24
 800c412:	4619      	mov	r1, r3
 800c414:	4811      	ldr	r0, [pc, #68]	; (800c45c <xTaskGenericNotifyFromISR+0x1a8>)
 800c416:	f7ff f8fa 	bl	800b60e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c41c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c41e:	4b10      	ldr	r3, [pc, #64]	; (800c460 <xTaskGenericNotifyFromISR+0x1ac>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c424:	429a      	cmp	r2, r3
 800c426:	d908      	bls.n	800c43a <xTaskGenericNotifyFromISR+0x186>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d002      	beq.n	800c434 <xTaskGenericNotifyFromISR+0x180>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c42e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c430:	2201      	movs	r2, #1
 800c432:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c434:	4b0b      	ldr	r3, [pc, #44]	; (800c464 <xTaskGenericNotifyFromISR+0x1b0>)
 800c436:	2201      	movs	r2, #1
 800c438:	601a      	str	r2, [r3, #0]
 800c43a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c43c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c444:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800c446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800c448:	4618      	mov	r0, r3
 800c44a:	3738      	adds	r7, #56	; 0x38
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}
 800c450:	200008a4 	.word	0x200008a4
 800c454:	20000884 	.word	0x20000884
 800c458:	20000780 	.word	0x20000780
 800c45c:	2000083c 	.word	0x2000083c
 800c460:	2000077c 	.word	0x2000077c
 800c464:	20000890 	.word	0x20000890

0800c468 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b084      	sub	sp, #16
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
 800c470:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c472:	4b29      	ldr	r3, [pc, #164]	; (800c518 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c478:	4b28      	ldr	r3, [pc, #160]	; (800c51c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	3304      	adds	r3, #4
 800c47e:	4618      	mov	r0, r3
 800c480:	f7ff f922 	bl	800b6c8 <uxListRemove>
 800c484:	4603      	mov	r3, r0
 800c486:	2b00      	cmp	r3, #0
 800c488:	d10b      	bne.n	800c4a2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c48a:	4b24      	ldr	r3, [pc, #144]	; (800c51c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c490:	2201      	movs	r2, #1
 800c492:	fa02 f303 	lsl.w	r3, r2, r3
 800c496:	43da      	mvns	r2, r3
 800c498:	4b21      	ldr	r3, [pc, #132]	; (800c520 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	4013      	ands	r3, r2
 800c49e:	4a20      	ldr	r2, [pc, #128]	; (800c520 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c4a0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4a8:	d10a      	bne.n	800c4c0 <prvAddCurrentTaskToDelayedList+0x58>
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d007      	beq.n	800c4c0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4b0:	4b1a      	ldr	r3, [pc, #104]	; (800c51c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	481a      	ldr	r0, [pc, #104]	; (800c524 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c4ba:	f7ff f8a8 	bl	800b60e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c4be:	e026      	b.n	800c50e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c4c0:	68fa      	ldr	r2, [r7, #12]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	4413      	add	r3, r2
 800c4c6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c4c8:	4b14      	ldr	r3, [pc, #80]	; (800c51c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	68ba      	ldr	r2, [r7, #8]
 800c4ce:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c4d0:	68ba      	ldr	r2, [r7, #8]
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d209      	bcs.n	800c4ec <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4d8:	4b13      	ldr	r3, [pc, #76]	; (800c528 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c4da:	681a      	ldr	r2, [r3, #0]
 800c4dc:	4b0f      	ldr	r3, [pc, #60]	; (800c51c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	3304      	adds	r3, #4
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	4610      	mov	r0, r2
 800c4e6:	f7ff f8b6 	bl	800b656 <vListInsert>
}
 800c4ea:	e010      	b.n	800c50e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c4ec:	4b0f      	ldr	r3, [pc, #60]	; (800c52c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c4ee:	681a      	ldr	r2, [r3, #0]
 800c4f0:	4b0a      	ldr	r3, [pc, #40]	; (800c51c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	3304      	adds	r3, #4
 800c4f6:	4619      	mov	r1, r3
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	f7ff f8ac 	bl	800b656 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c4fe:	4b0c      	ldr	r3, [pc, #48]	; (800c530 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	68ba      	ldr	r2, [r7, #8]
 800c504:	429a      	cmp	r2, r3
 800c506:	d202      	bcs.n	800c50e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c508:	4a09      	ldr	r2, [pc, #36]	; (800c530 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	6013      	str	r3, [r2, #0]
}
 800c50e:	bf00      	nop
 800c510:	3710      	adds	r7, #16
 800c512:	46bd      	mov	sp, r7
 800c514:	bd80      	pop	{r7, pc}
 800c516:	bf00      	nop
 800c518:	20000880 	.word	0x20000880
 800c51c:	2000077c 	.word	0x2000077c
 800c520:	20000884 	.word	0x20000884
 800c524:	20000868 	.word	0x20000868
 800c528:	20000838 	.word	0x20000838
 800c52c:	20000834 	.word	0x20000834
 800c530:	2000089c 	.word	0x2000089c

0800c534 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c534:	b480      	push	{r7}
 800c536:	b085      	sub	sp, #20
 800c538:	af00      	add	r7, sp, #0
 800c53a:	60f8      	str	r0, [r7, #12]
 800c53c:	60b9      	str	r1, [r7, #8]
 800c53e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	3b04      	subs	r3, #4
 800c544:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c54c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	3b04      	subs	r3, #4
 800c552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c554:	68bb      	ldr	r3, [r7, #8]
 800c556:	f023 0201 	bic.w	r2, r3, #1
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	3b04      	subs	r3, #4
 800c562:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c564:	4a0c      	ldr	r2, [pc, #48]	; (800c598 <pxPortInitialiseStack+0x64>)
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	3b14      	subs	r3, #20
 800c56e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c570:	687a      	ldr	r2, [r7, #4]
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	3b04      	subs	r3, #4
 800c57a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	f06f 0202 	mvn.w	r2, #2
 800c582:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	3b20      	subs	r3, #32
 800c588:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c58a:	68fb      	ldr	r3, [r7, #12]
}
 800c58c:	4618      	mov	r0, r3
 800c58e:	3714      	adds	r7, #20
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr
 800c598:	0800c59d 	.word	0x0800c59d

0800c59c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c59c:	b480      	push	{r7}
 800c59e:	b085      	sub	sp, #20
 800c5a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c5a6:	4b12      	ldr	r3, [pc, #72]	; (800c5f0 <prvTaskExitError+0x54>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ae:	d00a      	beq.n	800c5c6 <prvTaskExitError+0x2a>
	__asm volatile
 800c5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b4:	f383 8811 	msr	BASEPRI, r3
 800c5b8:	f3bf 8f6f 	isb	sy
 800c5bc:	f3bf 8f4f 	dsb	sy
 800c5c0:	60fb      	str	r3, [r7, #12]
}
 800c5c2:	bf00      	nop
 800c5c4:	e7fe      	b.n	800c5c4 <prvTaskExitError+0x28>
	__asm volatile
 800c5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ca:	f383 8811 	msr	BASEPRI, r3
 800c5ce:	f3bf 8f6f 	isb	sy
 800c5d2:	f3bf 8f4f 	dsb	sy
 800c5d6:	60bb      	str	r3, [r7, #8]
}
 800c5d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c5da:	bf00      	nop
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d0fc      	beq.n	800c5dc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c5e2:	bf00      	nop
 800c5e4:	bf00      	nop
 800c5e6:	3714      	adds	r7, #20
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr
 800c5f0:	20000054 	.word	0x20000054
	...

0800c600 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c600:	4b07      	ldr	r3, [pc, #28]	; (800c620 <pxCurrentTCBConst2>)
 800c602:	6819      	ldr	r1, [r3, #0]
 800c604:	6808      	ldr	r0, [r1, #0]
 800c606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c60a:	f380 8809 	msr	PSP, r0
 800c60e:	f3bf 8f6f 	isb	sy
 800c612:	f04f 0000 	mov.w	r0, #0
 800c616:	f380 8811 	msr	BASEPRI, r0
 800c61a:	4770      	bx	lr
 800c61c:	f3af 8000 	nop.w

0800c620 <pxCurrentTCBConst2>:
 800c620:	2000077c 	.word	0x2000077c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c624:	bf00      	nop
 800c626:	bf00      	nop

0800c628 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c628:	4808      	ldr	r0, [pc, #32]	; (800c64c <prvPortStartFirstTask+0x24>)
 800c62a:	6800      	ldr	r0, [r0, #0]
 800c62c:	6800      	ldr	r0, [r0, #0]
 800c62e:	f380 8808 	msr	MSP, r0
 800c632:	f04f 0000 	mov.w	r0, #0
 800c636:	f380 8814 	msr	CONTROL, r0
 800c63a:	b662      	cpsie	i
 800c63c:	b661      	cpsie	f
 800c63e:	f3bf 8f4f 	dsb	sy
 800c642:	f3bf 8f6f 	isb	sy
 800c646:	df00      	svc	0
 800c648:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c64a:	bf00      	nop
 800c64c:	e000ed08 	.word	0xe000ed08

0800c650 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b086      	sub	sp, #24
 800c654:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c656:	4b46      	ldr	r3, [pc, #280]	; (800c770 <xPortStartScheduler+0x120>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	4a46      	ldr	r2, [pc, #280]	; (800c774 <xPortStartScheduler+0x124>)
 800c65c:	4293      	cmp	r3, r2
 800c65e:	d10a      	bne.n	800c676 <xPortStartScheduler+0x26>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	613b      	str	r3, [r7, #16]
}
 800c672:	bf00      	nop
 800c674:	e7fe      	b.n	800c674 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c676:	4b3e      	ldr	r3, [pc, #248]	; (800c770 <xPortStartScheduler+0x120>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	4a3f      	ldr	r2, [pc, #252]	; (800c778 <xPortStartScheduler+0x128>)
 800c67c:	4293      	cmp	r3, r2
 800c67e:	d10a      	bne.n	800c696 <xPortStartScheduler+0x46>
	__asm volatile
 800c680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c684:	f383 8811 	msr	BASEPRI, r3
 800c688:	f3bf 8f6f 	isb	sy
 800c68c:	f3bf 8f4f 	dsb	sy
 800c690:	60fb      	str	r3, [r7, #12]
}
 800c692:	bf00      	nop
 800c694:	e7fe      	b.n	800c694 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c696:	4b39      	ldr	r3, [pc, #228]	; (800c77c <xPortStartScheduler+0x12c>)
 800c698:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	22ff      	movs	r2, #255	; 0xff
 800c6a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c6a8:	697b      	ldr	r3, [r7, #20]
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	b2db      	uxtb	r3, r3
 800c6ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c6b0:	78fb      	ldrb	r3, [r7, #3]
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c6b8:	b2da      	uxtb	r2, r3
 800c6ba:	4b31      	ldr	r3, [pc, #196]	; (800c780 <xPortStartScheduler+0x130>)
 800c6bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c6be:	4b31      	ldr	r3, [pc, #196]	; (800c784 <xPortStartScheduler+0x134>)
 800c6c0:	2207      	movs	r2, #7
 800c6c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c6c4:	e009      	b.n	800c6da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c6c6:	4b2f      	ldr	r3, [pc, #188]	; (800c784 <xPortStartScheduler+0x134>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	3b01      	subs	r3, #1
 800c6cc:	4a2d      	ldr	r2, [pc, #180]	; (800c784 <xPortStartScheduler+0x134>)
 800c6ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c6d0:	78fb      	ldrb	r3, [r7, #3]
 800c6d2:	b2db      	uxtb	r3, r3
 800c6d4:	005b      	lsls	r3, r3, #1
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c6da:	78fb      	ldrb	r3, [r7, #3]
 800c6dc:	b2db      	uxtb	r3, r3
 800c6de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6e2:	2b80      	cmp	r3, #128	; 0x80
 800c6e4:	d0ef      	beq.n	800c6c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c6e6:	4b27      	ldr	r3, [pc, #156]	; (800c784 <xPortStartScheduler+0x134>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f1c3 0307 	rsb	r3, r3, #7
 800c6ee:	2b04      	cmp	r3, #4
 800c6f0:	d00a      	beq.n	800c708 <xPortStartScheduler+0xb8>
	__asm volatile
 800c6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6f6:	f383 8811 	msr	BASEPRI, r3
 800c6fa:	f3bf 8f6f 	isb	sy
 800c6fe:	f3bf 8f4f 	dsb	sy
 800c702:	60bb      	str	r3, [r7, #8]
}
 800c704:	bf00      	nop
 800c706:	e7fe      	b.n	800c706 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c708:	4b1e      	ldr	r3, [pc, #120]	; (800c784 <xPortStartScheduler+0x134>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	021b      	lsls	r3, r3, #8
 800c70e:	4a1d      	ldr	r2, [pc, #116]	; (800c784 <xPortStartScheduler+0x134>)
 800c710:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c712:	4b1c      	ldr	r3, [pc, #112]	; (800c784 <xPortStartScheduler+0x134>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c71a:	4a1a      	ldr	r2, [pc, #104]	; (800c784 <xPortStartScheduler+0x134>)
 800c71c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	b2da      	uxtb	r2, r3
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c726:	4b18      	ldr	r3, [pc, #96]	; (800c788 <xPortStartScheduler+0x138>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4a17      	ldr	r2, [pc, #92]	; (800c788 <xPortStartScheduler+0x138>)
 800c72c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c730:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c732:	4b15      	ldr	r3, [pc, #84]	; (800c788 <xPortStartScheduler+0x138>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	4a14      	ldr	r2, [pc, #80]	; (800c788 <xPortStartScheduler+0x138>)
 800c738:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c73c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c73e:	f000 f8dd 	bl	800c8fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c742:	4b12      	ldr	r3, [pc, #72]	; (800c78c <xPortStartScheduler+0x13c>)
 800c744:	2200      	movs	r2, #0
 800c746:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c748:	f000 f8fc 	bl	800c944 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c74c:	4b10      	ldr	r3, [pc, #64]	; (800c790 <xPortStartScheduler+0x140>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	4a0f      	ldr	r2, [pc, #60]	; (800c790 <xPortStartScheduler+0x140>)
 800c752:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c756:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c758:	f7ff ff66 	bl	800c628 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c75c:	f7ff fb68 	bl	800be30 <vTaskSwitchContext>
	prvTaskExitError();
 800c760:	f7ff ff1c 	bl	800c59c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c764:	2300      	movs	r3, #0
}
 800c766:	4618      	mov	r0, r3
 800c768:	3718      	adds	r7, #24
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}
 800c76e:	bf00      	nop
 800c770:	e000ed00 	.word	0xe000ed00
 800c774:	410fc271 	.word	0x410fc271
 800c778:	410fc270 	.word	0x410fc270
 800c77c:	e000e400 	.word	0xe000e400
 800c780:	200008a8 	.word	0x200008a8
 800c784:	200008ac 	.word	0x200008ac
 800c788:	e000ed20 	.word	0xe000ed20
 800c78c:	20000054 	.word	0x20000054
 800c790:	e000ef34 	.word	0xe000ef34

0800c794 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c794:	b480      	push	{r7}
 800c796:	b083      	sub	sp, #12
 800c798:	af00      	add	r7, sp, #0
	__asm volatile
 800c79a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c79e:	f383 8811 	msr	BASEPRI, r3
 800c7a2:	f3bf 8f6f 	isb	sy
 800c7a6:	f3bf 8f4f 	dsb	sy
 800c7aa:	607b      	str	r3, [r7, #4]
}
 800c7ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c7ae:	4b0f      	ldr	r3, [pc, #60]	; (800c7ec <vPortEnterCritical+0x58>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	3301      	adds	r3, #1
 800c7b4:	4a0d      	ldr	r2, [pc, #52]	; (800c7ec <vPortEnterCritical+0x58>)
 800c7b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c7b8:	4b0c      	ldr	r3, [pc, #48]	; (800c7ec <vPortEnterCritical+0x58>)
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d10f      	bne.n	800c7e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c7c0:	4b0b      	ldr	r3, [pc, #44]	; (800c7f0 <vPortEnterCritical+0x5c>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	b2db      	uxtb	r3, r3
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00a      	beq.n	800c7e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800c7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ce:	f383 8811 	msr	BASEPRI, r3
 800c7d2:	f3bf 8f6f 	isb	sy
 800c7d6:	f3bf 8f4f 	dsb	sy
 800c7da:	603b      	str	r3, [r7, #0]
}
 800c7dc:	bf00      	nop
 800c7de:	e7fe      	b.n	800c7de <vPortEnterCritical+0x4a>
	}
}
 800c7e0:	bf00      	nop
 800c7e2:	370c      	adds	r7, #12
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr
 800c7ec:	20000054 	.word	0x20000054
 800c7f0:	e000ed04 	.word	0xe000ed04

0800c7f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c7f4:	b480      	push	{r7}
 800c7f6:	b083      	sub	sp, #12
 800c7f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c7fa:	4b12      	ldr	r3, [pc, #72]	; (800c844 <vPortExitCritical+0x50>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d10a      	bne.n	800c818 <vPortExitCritical+0x24>
	__asm volatile
 800c802:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c806:	f383 8811 	msr	BASEPRI, r3
 800c80a:	f3bf 8f6f 	isb	sy
 800c80e:	f3bf 8f4f 	dsb	sy
 800c812:	607b      	str	r3, [r7, #4]
}
 800c814:	bf00      	nop
 800c816:	e7fe      	b.n	800c816 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c818:	4b0a      	ldr	r3, [pc, #40]	; (800c844 <vPortExitCritical+0x50>)
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	3b01      	subs	r3, #1
 800c81e:	4a09      	ldr	r2, [pc, #36]	; (800c844 <vPortExitCritical+0x50>)
 800c820:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c822:	4b08      	ldr	r3, [pc, #32]	; (800c844 <vPortExitCritical+0x50>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d105      	bne.n	800c836 <vPortExitCritical+0x42>
 800c82a:	2300      	movs	r3, #0
 800c82c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	f383 8811 	msr	BASEPRI, r3
}
 800c834:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c836:	bf00      	nop
 800c838:	370c      	adds	r7, #12
 800c83a:	46bd      	mov	sp, r7
 800c83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c840:	4770      	bx	lr
 800c842:	bf00      	nop
 800c844:	20000054 	.word	0x20000054
	...

0800c850 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c850:	f3ef 8009 	mrs	r0, PSP
 800c854:	f3bf 8f6f 	isb	sy
 800c858:	4b15      	ldr	r3, [pc, #84]	; (800c8b0 <pxCurrentTCBConst>)
 800c85a:	681a      	ldr	r2, [r3, #0]
 800c85c:	f01e 0f10 	tst.w	lr, #16
 800c860:	bf08      	it	eq
 800c862:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c866:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c86a:	6010      	str	r0, [r2, #0]
 800c86c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c870:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c874:	f380 8811 	msr	BASEPRI, r0
 800c878:	f3bf 8f4f 	dsb	sy
 800c87c:	f3bf 8f6f 	isb	sy
 800c880:	f7ff fad6 	bl	800be30 <vTaskSwitchContext>
 800c884:	f04f 0000 	mov.w	r0, #0
 800c888:	f380 8811 	msr	BASEPRI, r0
 800c88c:	bc09      	pop	{r0, r3}
 800c88e:	6819      	ldr	r1, [r3, #0]
 800c890:	6808      	ldr	r0, [r1, #0]
 800c892:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c896:	f01e 0f10 	tst.w	lr, #16
 800c89a:	bf08      	it	eq
 800c89c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c8a0:	f380 8809 	msr	PSP, r0
 800c8a4:	f3bf 8f6f 	isb	sy
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop
 800c8ac:	f3af 8000 	nop.w

0800c8b0 <pxCurrentTCBConst>:
 800c8b0:	2000077c 	.word	0x2000077c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c8b4:	bf00      	nop
 800c8b6:	bf00      	nop

0800c8b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b082      	sub	sp, #8
 800c8bc:	af00      	add	r7, sp, #0
	__asm volatile
 800c8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c2:	f383 8811 	msr	BASEPRI, r3
 800c8c6:	f3bf 8f6f 	isb	sy
 800c8ca:	f3bf 8f4f 	dsb	sy
 800c8ce:	607b      	str	r3, [r7, #4]
}
 800c8d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c8d2:	f7ff f9f5 	bl	800bcc0 <xTaskIncrementTick>
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d003      	beq.n	800c8e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c8dc:	4b06      	ldr	r3, [pc, #24]	; (800c8f8 <SysTick_Handler+0x40>)
 800c8de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8e2:	601a      	str	r2, [r3, #0]
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	f383 8811 	msr	BASEPRI, r3
}
 800c8ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c8f0:	bf00      	nop
 800c8f2:	3708      	adds	r7, #8
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}
 800c8f8:	e000ed04 	.word	0xe000ed04

0800c8fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c900:	4b0b      	ldr	r3, [pc, #44]	; (800c930 <vPortSetupTimerInterrupt+0x34>)
 800c902:	2200      	movs	r2, #0
 800c904:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c906:	4b0b      	ldr	r3, [pc, #44]	; (800c934 <vPortSetupTimerInterrupt+0x38>)
 800c908:	2200      	movs	r2, #0
 800c90a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c90c:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <vPortSetupTimerInterrupt+0x3c>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	4a0a      	ldr	r2, [pc, #40]	; (800c93c <vPortSetupTimerInterrupt+0x40>)
 800c912:	fba2 2303 	umull	r2, r3, r2, r3
 800c916:	099b      	lsrs	r3, r3, #6
 800c918:	4a09      	ldr	r2, [pc, #36]	; (800c940 <vPortSetupTimerInterrupt+0x44>)
 800c91a:	3b01      	subs	r3, #1
 800c91c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c91e:	4b04      	ldr	r3, [pc, #16]	; (800c930 <vPortSetupTimerInterrupt+0x34>)
 800c920:	2207      	movs	r2, #7
 800c922:	601a      	str	r2, [r3, #0]
}
 800c924:	bf00      	nop
 800c926:	46bd      	mov	sp, r7
 800c928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92c:	4770      	bx	lr
 800c92e:	bf00      	nop
 800c930:	e000e010 	.word	0xe000e010
 800c934:	e000e018 	.word	0xe000e018
 800c938:	20000048 	.word	0x20000048
 800c93c:	10624dd3 	.word	0x10624dd3
 800c940:	e000e014 	.word	0xe000e014

0800c944 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c944:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c954 <vPortEnableVFP+0x10>
 800c948:	6801      	ldr	r1, [r0, #0]
 800c94a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c94e:	6001      	str	r1, [r0, #0]
 800c950:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c952:	bf00      	nop
 800c954:	e000ed88 	.word	0xe000ed88

0800c958 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c958:	b480      	push	{r7}
 800c95a:	b085      	sub	sp, #20
 800c95c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c95e:	f3ef 8305 	mrs	r3, IPSR
 800c962:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	2b0f      	cmp	r3, #15
 800c968:	d914      	bls.n	800c994 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c96a:	4a17      	ldr	r2, [pc, #92]	; (800c9c8 <vPortValidateInterruptPriority+0x70>)
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	4413      	add	r3, r2
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c974:	4b15      	ldr	r3, [pc, #84]	; (800c9cc <vPortValidateInterruptPriority+0x74>)
 800c976:	781b      	ldrb	r3, [r3, #0]
 800c978:	7afa      	ldrb	r2, [r7, #11]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d20a      	bcs.n	800c994 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c982:	f383 8811 	msr	BASEPRI, r3
 800c986:	f3bf 8f6f 	isb	sy
 800c98a:	f3bf 8f4f 	dsb	sy
 800c98e:	607b      	str	r3, [r7, #4]
}
 800c990:	bf00      	nop
 800c992:	e7fe      	b.n	800c992 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c994:	4b0e      	ldr	r3, [pc, #56]	; (800c9d0 <vPortValidateInterruptPriority+0x78>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c99c:	4b0d      	ldr	r3, [pc, #52]	; (800c9d4 <vPortValidateInterruptPriority+0x7c>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d90a      	bls.n	800c9ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c9a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a8:	f383 8811 	msr	BASEPRI, r3
 800c9ac:	f3bf 8f6f 	isb	sy
 800c9b0:	f3bf 8f4f 	dsb	sy
 800c9b4:	603b      	str	r3, [r7, #0]
}
 800c9b6:	bf00      	nop
 800c9b8:	e7fe      	b.n	800c9b8 <vPortValidateInterruptPriority+0x60>
	}
 800c9ba:	bf00      	nop
 800c9bc:	3714      	adds	r7, #20
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr
 800c9c6:	bf00      	nop
 800c9c8:	e000e3f0 	.word	0xe000e3f0
 800c9cc:	200008a8 	.word	0x200008a8
 800c9d0:	e000ed0c 	.word	0xe000ed0c
 800c9d4:	200008ac 	.word	0x200008ac

0800c9d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08a      	sub	sp, #40	; 0x28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c9e4:	f7ff f8c2 	bl	800bb6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c9e8:	4b5b      	ldr	r3, [pc, #364]	; (800cb58 <pvPortMalloc+0x180>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d101      	bne.n	800c9f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c9f0:	f000 f920 	bl	800cc34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c9f4:	4b59      	ldr	r3, [pc, #356]	; (800cb5c <pvPortMalloc+0x184>)
 800c9f6:	681a      	ldr	r2, [r3, #0]
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	4013      	ands	r3, r2
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f040 8093 	bne.w	800cb28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d01d      	beq.n	800ca44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ca08:	2208      	movs	r2, #8
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	4413      	add	r3, r2
 800ca0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f003 0307 	and.w	r3, r3, #7
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d014      	beq.n	800ca44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f023 0307 	bic.w	r3, r3, #7
 800ca20:	3308      	adds	r3, #8
 800ca22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f003 0307 	and.w	r3, r3, #7
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d00a      	beq.n	800ca44 <pvPortMalloc+0x6c>
	__asm volatile
 800ca2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca32:	f383 8811 	msr	BASEPRI, r3
 800ca36:	f3bf 8f6f 	isb	sy
 800ca3a:	f3bf 8f4f 	dsb	sy
 800ca3e:	617b      	str	r3, [r7, #20]
}
 800ca40:	bf00      	nop
 800ca42:	e7fe      	b.n	800ca42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d06e      	beq.n	800cb28 <pvPortMalloc+0x150>
 800ca4a:	4b45      	ldr	r3, [pc, #276]	; (800cb60 <pvPortMalloc+0x188>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	687a      	ldr	r2, [r7, #4]
 800ca50:	429a      	cmp	r2, r3
 800ca52:	d869      	bhi.n	800cb28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ca54:	4b43      	ldr	r3, [pc, #268]	; (800cb64 <pvPortMalloc+0x18c>)
 800ca56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ca58:	4b42      	ldr	r3, [pc, #264]	; (800cb64 <pvPortMalloc+0x18c>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca5e:	e004      	b.n	800ca6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ca60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ca64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	687a      	ldr	r2, [r7, #4]
 800ca70:	429a      	cmp	r2, r3
 800ca72:	d903      	bls.n	800ca7c <pvPortMalloc+0xa4>
 800ca74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d1f1      	bne.n	800ca60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ca7c:	4b36      	ldr	r3, [pc, #216]	; (800cb58 <pvPortMalloc+0x180>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca82:	429a      	cmp	r2, r3
 800ca84:	d050      	beq.n	800cb28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ca86:	6a3b      	ldr	r3, [r7, #32]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2208      	movs	r2, #8
 800ca8c:	4413      	add	r3, r2
 800ca8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ca90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca92:	681a      	ldr	r2, [r3, #0]
 800ca94:	6a3b      	ldr	r3, [r7, #32]
 800ca96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ca98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9a:	685a      	ldr	r2, [r3, #4]
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	1ad2      	subs	r2, r2, r3
 800caa0:	2308      	movs	r3, #8
 800caa2:	005b      	lsls	r3, r3, #1
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d91f      	bls.n	800cae8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800caa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	4413      	add	r3, r2
 800caae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	f003 0307 	and.w	r3, r3, #7
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d00a      	beq.n	800cad0 <pvPortMalloc+0xf8>
	__asm volatile
 800caba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cabe:	f383 8811 	msr	BASEPRI, r3
 800cac2:	f3bf 8f6f 	isb	sy
 800cac6:	f3bf 8f4f 	dsb	sy
 800caca:	613b      	str	r3, [r7, #16]
}
 800cacc:	bf00      	nop
 800cace:	e7fe      	b.n	800cace <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad2:	685a      	ldr	r2, [r3, #4]
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	1ad2      	subs	r2, r2, r3
 800cad8:	69bb      	ldr	r3, [r7, #24]
 800cada:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cade:	687a      	ldr	r2, [r7, #4]
 800cae0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cae2:	69b8      	ldr	r0, [r7, #24]
 800cae4:	f000 f908 	bl	800ccf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cae8:	4b1d      	ldr	r3, [pc, #116]	; (800cb60 <pvPortMalloc+0x188>)
 800caea:	681a      	ldr	r2, [r3, #0]
 800caec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caee:	685b      	ldr	r3, [r3, #4]
 800caf0:	1ad3      	subs	r3, r2, r3
 800caf2:	4a1b      	ldr	r2, [pc, #108]	; (800cb60 <pvPortMalloc+0x188>)
 800caf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800caf6:	4b1a      	ldr	r3, [pc, #104]	; (800cb60 <pvPortMalloc+0x188>)
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	4b1b      	ldr	r3, [pc, #108]	; (800cb68 <pvPortMalloc+0x190>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	429a      	cmp	r2, r3
 800cb00:	d203      	bcs.n	800cb0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cb02:	4b17      	ldr	r3, [pc, #92]	; (800cb60 <pvPortMalloc+0x188>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	4a18      	ldr	r2, [pc, #96]	; (800cb68 <pvPortMalloc+0x190>)
 800cb08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cb0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb0c:	685a      	ldr	r2, [r3, #4]
 800cb0e:	4b13      	ldr	r3, [pc, #76]	; (800cb5c <pvPortMalloc+0x184>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	431a      	orrs	r2, r3
 800cb14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cb18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cb1e:	4b13      	ldr	r3, [pc, #76]	; (800cb6c <pvPortMalloc+0x194>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	3301      	adds	r3, #1
 800cb24:	4a11      	ldr	r2, [pc, #68]	; (800cb6c <pvPortMalloc+0x194>)
 800cb26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cb28:	f7ff f82e 	bl	800bb88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb2c:	69fb      	ldr	r3, [r7, #28]
 800cb2e:	f003 0307 	and.w	r3, r3, #7
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d00a      	beq.n	800cb4c <pvPortMalloc+0x174>
	__asm volatile
 800cb36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb3a:	f383 8811 	msr	BASEPRI, r3
 800cb3e:	f3bf 8f6f 	isb	sy
 800cb42:	f3bf 8f4f 	dsb	sy
 800cb46:	60fb      	str	r3, [r7, #12]
}
 800cb48:	bf00      	nop
 800cb4a:	e7fe      	b.n	800cb4a <pvPortMalloc+0x172>
	return pvReturn;
 800cb4c:	69fb      	ldr	r3, [r7, #28]
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3728      	adds	r7, #40	; 0x28
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}
 800cb56:	bf00      	nop
 800cb58:	200080b8 	.word	0x200080b8
 800cb5c:	200080cc 	.word	0x200080cc
 800cb60:	200080bc 	.word	0x200080bc
 800cb64:	200080b0 	.word	0x200080b0
 800cb68:	200080c0 	.word	0x200080c0
 800cb6c:	200080c4 	.word	0x200080c4

0800cb70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b086      	sub	sp, #24
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d04d      	beq.n	800cc1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cb82:	2308      	movs	r3, #8
 800cb84:	425b      	negs	r3, r3
 800cb86:	697a      	ldr	r2, [r7, #20]
 800cb88:	4413      	add	r3, r2
 800cb8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	685a      	ldr	r2, [r3, #4]
 800cb94:	4b24      	ldr	r3, [pc, #144]	; (800cc28 <vPortFree+0xb8>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	4013      	ands	r3, r2
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d10a      	bne.n	800cbb4 <vPortFree+0x44>
	__asm volatile
 800cb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba2:	f383 8811 	msr	BASEPRI, r3
 800cba6:	f3bf 8f6f 	isb	sy
 800cbaa:	f3bf 8f4f 	dsb	sy
 800cbae:	60fb      	str	r3, [r7, #12]
}
 800cbb0:	bf00      	nop
 800cbb2:	e7fe      	b.n	800cbb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cbb4:	693b      	ldr	r3, [r7, #16]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d00a      	beq.n	800cbd2 <vPortFree+0x62>
	__asm volatile
 800cbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc0:	f383 8811 	msr	BASEPRI, r3
 800cbc4:	f3bf 8f6f 	isb	sy
 800cbc8:	f3bf 8f4f 	dsb	sy
 800cbcc:	60bb      	str	r3, [r7, #8]
}
 800cbce:	bf00      	nop
 800cbd0:	e7fe      	b.n	800cbd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	685a      	ldr	r2, [r3, #4]
 800cbd6:	4b14      	ldr	r3, [pc, #80]	; (800cc28 <vPortFree+0xb8>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	4013      	ands	r3, r2
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d01e      	beq.n	800cc1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d11a      	bne.n	800cc1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cbe8:	693b      	ldr	r3, [r7, #16]
 800cbea:	685a      	ldr	r2, [r3, #4]
 800cbec:	4b0e      	ldr	r3, [pc, #56]	; (800cc28 <vPortFree+0xb8>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	43db      	mvns	r3, r3
 800cbf2:	401a      	ands	r2, r3
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cbf8:	f7fe ffb8 	bl	800bb6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	685a      	ldr	r2, [r3, #4]
 800cc00:	4b0a      	ldr	r3, [pc, #40]	; (800cc2c <vPortFree+0xbc>)
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	4413      	add	r3, r2
 800cc06:	4a09      	ldr	r2, [pc, #36]	; (800cc2c <vPortFree+0xbc>)
 800cc08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cc0a:	6938      	ldr	r0, [r7, #16]
 800cc0c:	f000 f874 	bl	800ccf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cc10:	4b07      	ldr	r3, [pc, #28]	; (800cc30 <vPortFree+0xc0>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	3301      	adds	r3, #1
 800cc16:	4a06      	ldr	r2, [pc, #24]	; (800cc30 <vPortFree+0xc0>)
 800cc18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cc1a:	f7fe ffb5 	bl	800bb88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cc1e:	bf00      	nop
 800cc20:	3718      	adds	r7, #24
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}
 800cc26:	bf00      	nop
 800cc28:	200080cc 	.word	0x200080cc
 800cc2c:	200080bc 	.word	0x200080bc
 800cc30:	200080c8 	.word	0x200080c8

0800cc34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cc34:	b480      	push	{r7}
 800cc36:	b085      	sub	sp, #20
 800cc38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cc3a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800cc3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cc40:	4b27      	ldr	r3, [pc, #156]	; (800cce0 <prvHeapInit+0xac>)
 800cc42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f003 0307 	and.w	r3, r3, #7
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d00c      	beq.n	800cc68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	3307      	adds	r3, #7
 800cc52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	f023 0307 	bic.w	r3, r3, #7
 800cc5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cc5c:	68ba      	ldr	r2, [r7, #8]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	1ad3      	subs	r3, r2, r3
 800cc62:	4a1f      	ldr	r2, [pc, #124]	; (800cce0 <prvHeapInit+0xac>)
 800cc64:	4413      	add	r3, r2
 800cc66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cc6c:	4a1d      	ldr	r2, [pc, #116]	; (800cce4 <prvHeapInit+0xb0>)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cc72:	4b1c      	ldr	r3, [pc, #112]	; (800cce4 <prvHeapInit+0xb0>)
 800cc74:	2200      	movs	r2, #0
 800cc76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	68ba      	ldr	r2, [r7, #8]
 800cc7c:	4413      	add	r3, r2
 800cc7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cc80:	2208      	movs	r2, #8
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	1a9b      	subs	r3, r3, r2
 800cc86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	f023 0307 	bic.w	r3, r3, #7
 800cc8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	4a15      	ldr	r2, [pc, #84]	; (800cce8 <prvHeapInit+0xb4>)
 800cc94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cc96:	4b14      	ldr	r3, [pc, #80]	; (800cce8 <prvHeapInit+0xb4>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cc9e:	4b12      	ldr	r3, [pc, #72]	; (800cce8 <prvHeapInit+0xb4>)
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	2200      	movs	r2, #0
 800cca4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	68fa      	ldr	r2, [r7, #12]
 800ccae:	1ad2      	subs	r2, r2, r3
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ccb4:	4b0c      	ldr	r3, [pc, #48]	; (800cce8 <prvHeapInit+0xb4>)
 800ccb6:	681a      	ldr	r2, [r3, #0]
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	685b      	ldr	r3, [r3, #4]
 800ccc0:	4a0a      	ldr	r2, [pc, #40]	; (800ccec <prvHeapInit+0xb8>)
 800ccc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	685b      	ldr	r3, [r3, #4]
 800ccc8:	4a09      	ldr	r2, [pc, #36]	; (800ccf0 <prvHeapInit+0xbc>)
 800ccca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cccc:	4b09      	ldr	r3, [pc, #36]	; (800ccf4 <prvHeapInit+0xc0>)
 800ccce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ccd2:	601a      	str	r2, [r3, #0]
}
 800ccd4:	bf00      	nop
 800ccd6:	3714      	adds	r7, #20
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccde:	4770      	bx	lr
 800cce0:	200008b0 	.word	0x200008b0
 800cce4:	200080b0 	.word	0x200080b0
 800cce8:	200080b8 	.word	0x200080b8
 800ccec:	200080c0 	.word	0x200080c0
 800ccf0:	200080bc 	.word	0x200080bc
 800ccf4:	200080cc 	.word	0x200080cc

0800ccf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b085      	sub	sp, #20
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cd00:	4b28      	ldr	r3, [pc, #160]	; (800cda4 <prvInsertBlockIntoFreeList+0xac>)
 800cd02:	60fb      	str	r3, [r7, #12]
 800cd04:	e002      	b.n	800cd0c <prvInsertBlockIntoFreeList+0x14>
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	60fb      	str	r3, [r7, #12]
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	687a      	ldr	r2, [r7, #4]
 800cd12:	429a      	cmp	r2, r3
 800cd14:	d8f7      	bhi.n	800cd06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	68ba      	ldr	r2, [r7, #8]
 800cd20:	4413      	add	r3, r2
 800cd22:	687a      	ldr	r2, [r7, #4]
 800cd24:	429a      	cmp	r2, r3
 800cd26:	d108      	bne.n	800cd3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	685a      	ldr	r2, [r3, #4]
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	441a      	add	r2, r3
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	685b      	ldr	r3, [r3, #4]
 800cd42:	68ba      	ldr	r2, [r7, #8]
 800cd44:	441a      	add	r2, r3
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d118      	bne.n	800cd80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	4b15      	ldr	r3, [pc, #84]	; (800cda8 <prvInsertBlockIntoFreeList+0xb0>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	429a      	cmp	r2, r3
 800cd58:	d00d      	beq.n	800cd76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	685a      	ldr	r2, [r3, #4]
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	441a      	add	r2, r3
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	681a      	ldr	r2, [r3, #0]
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	601a      	str	r2, [r3, #0]
 800cd74:	e008      	b.n	800cd88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cd76:	4b0c      	ldr	r3, [pc, #48]	; (800cda8 <prvInsertBlockIntoFreeList+0xb0>)
 800cd78:	681a      	ldr	r2, [r3, #0]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	601a      	str	r2, [r3, #0]
 800cd7e:	e003      	b.n	800cd88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681a      	ldr	r2, [r3, #0]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cd88:	68fa      	ldr	r2, [r7, #12]
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	429a      	cmp	r2, r3
 800cd8e:	d002      	beq.n	800cd96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	687a      	ldr	r2, [r7, #4]
 800cd94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd96:	bf00      	nop
 800cd98:	3714      	adds	r7, #20
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda0:	4770      	bx	lr
 800cda2:	bf00      	nop
 800cda4:	200080b0 	.word	0x200080b0
 800cda8:	200080b8 	.word	0x200080b8

0800cdac <_ZN5UsartC1EP20__UART_HandleTypeDef>:
    Usart(UART_HandleTypeDef *husart) : husart_(husart){}
 800cdac:	b480      	push	{r7}
 800cdae:	b083      	sub	sp, #12
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
 800cdb4:	6039      	str	r1, [r7, #0]
 800cdb6:	4a06      	ldr	r2, [pc, #24]	; (800cdd0 <_ZN5UsartC1EP20__UART_HandleTypeDef+0x24>)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	601a      	str	r2, [r3, #0]
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	683a      	ldr	r2, [r7, #0]
 800cdc0:	605a      	str	r2, [r3, #4]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	370c      	adds	r7, #12
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdce:	4770      	bx	lr
 800cdd0:	08012b6c 	.word	0x08012b6c

0800cdd4 <_ZN10DebugUsartC1EP20__UART_HandleTypeDef>:
    DebugUsart(UART_HandleTypeDef *husart) : Usart(husart) {}
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	6039      	str	r1, [r7, #0]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	6839      	ldr	r1, [r7, #0]
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7ff ffe2 	bl	800cdac <_ZN5UsartC1EP20__UART_HandleTypeDef>
 800cde8:	4a03      	ldr	r2, [pc, #12]	; (800cdf8 <_ZN10DebugUsartC1EP20__UART_HandleTypeDef+0x24>)
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	601a      	str	r2, [r3, #0]
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3708      	adds	r7, #8
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	08012b44 	.word	0x08012b44

0800cdfc <_ZN9WifiUsartC1EP20__UART_HandleTypeDef>:
    WifiUsart(UART_HandleTypeDef *husart) : Usart(husart),WiFiUartHandle(husart_) {}
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b082      	sub	sp, #8
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	f7ff ffce 	bl	800cdac <_ZN5UsartC1EP20__UART_HandleTypeDef>
 800ce10:	4a19      	ldr	r2, [pc, #100]	; (800ce78 <_ZN9WifiUsartC1EP20__UART_HandleTypeDef+0x7c>)
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	601a      	str	r2, [r3, #0]
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	1d1a      	adds	r2, r3, #4
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	609a      	str	r2, [r3, #8]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	330c      	adds	r3, #12
 800ce22:	2200      	movs	r2, #0
 800ce24:	601a      	str	r2, [r3, #0]
 800ce26:	605a      	str	r2, [r3, #4]
 800ce28:	609a      	str	r2, [r3, #8]
 800ce2a:	f8c3 200b 	str.w	r2, [r3, #11]
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
 800ce32:	61da      	str	r2, [r3, #28]
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2200      	movs	r2, #0
 800ce38:	621a      	str	r2, [r3, #32]
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	3324      	adds	r3, #36	; 0x24
 800ce3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ce42:	2100      	movs	r1, #0
 800ce44:	4618      	mov	r0, r3
 800ce46:	f000 fda1 	bl	800d98c <memset>
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800ce50:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800ce54:	2100      	movs	r1, #0
 800ce56:	4618      	mov	r0, r3
 800ce58:	f000 fd98 	bl	800d98c <memset>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 800ce62:	f640 0204 	movw	r2, #2052	; 0x804
 800ce66:	2100      	movs	r1, #0
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f000 fd8f 	bl	800d98c <memset>
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	4618      	mov	r0, r3
 800ce72:	3708      	adds	r7, #8
 800ce74:	46bd      	mov	sp, r7
 800ce76:	bd80      	pop	{r7, pc}
 800ce78:	08012b94 	.word	0x08012b94

0800ce7c <_ZN9BDS_UsartC1EP20__UART_HandleTypeDef>:
friend void error(const char *str, int str_size);
friend void gps_info(const char *str, int str_size);
/* public functions ----------------------------------------------------------*/
public:
    BDS_Usart():BDS_UartHandle(husart_){}
    BDS_Usart(UART_HandleTypeDef* husart):Usart(husart),BDS_UartHandle(husart_){}
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b082      	sub	sp, #8
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
 800ce84:	6039      	str	r1, [r7, #0]
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	6839      	ldr	r1, [r7, #0]
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f7ff ff8e 	bl	800cdac <_ZN5UsartC1EP20__UART_HandleTypeDef>
 800ce90:	4a0a      	ldr	r2, [pc, #40]	; (800cebc <_ZN9BDS_UsartC1EP20__UART_HandleTypeDef+0x40>)
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	601a      	str	r2, [r3, #0]
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	3308      	adds	r3, #8
 800ce9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ce9e:	2100      	movs	r1, #0
 800cea0:	4618      	mov	r0, r3
 800cea2:	f000 fd73 	bl	800d98c <memset>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	1d1a      	adds	r2, r3, #4
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3708      	adds	r7, #8
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd80      	pop	{r7, pc}
 800ceba:	bf00      	nop
 800cebc:	08012b18 	.word	0x08012b18

0800cec0 <HAL_GPIO_EXTI_Callback>:

volatile bool mpuInterrupt = false;     // indicates whether MPU interrupt pin has gone high
// PI1 is connected to interrupt pin on MPU6050
// EXTI callback function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800cec0:	b480      	push	{r7}
 800cec2:	b083      	sub	sp, #12
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	4603      	mov	r3, r0
 800cec8:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == MPU6050_INT_Pin)
 800ceca:	88fb      	ldrh	r3, [r7, #6]
 800cecc:	2b02      	cmp	r3, #2
 800cece:	d102      	bne.n	800ced6 <HAL_GPIO_EXTI_Callback+0x16>
    {
        mpuInterrupt = true;
 800ced0:	4b04      	ldr	r3, [pc, #16]	; (800cee4 <HAL_GPIO_EXTI_Callback+0x24>)
 800ced2:	2201      	movs	r2, #1
 800ced4:	701a      	strb	r2, [r3, #0]
    }
}
 800ced6:	bf00      	nop
 800ced8:	370c      	adds	r7, #12
 800ceda:	46bd      	mov	sp, r7
 800cedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee0:	4770      	bx	lr
 800cee2:	bf00      	nop
 800cee4:	20009960 	.word	0x20009960

0800cee8 <_Z10thread_imuPKv>:
osThreadId bds_taskHandle;
osThreadId control_taskHandle;

// imu 
void thread_imu(void const * argument)
{
 800cee8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ceec:	b090      	sub	sp, #64	; 0x40
 800ceee:	af04      	add	r7, sp, #16
 800cef0:	6178      	str	r0, [r7, #20]
    osEvent event;
    debugUsart.printf("imu tsak\r\n");
 800cef2:	4938      	ldr	r1, [pc, #224]	; (800cfd4 <_Z10thread_imuPKv+0xec>)
 800cef4:	4838      	ldr	r0, [pc, #224]	; (800cfd8 <_Z10thread_imuPKv+0xf0>)
 800cef6:	f7f8 fb33 	bl	8005560 <_ZN5Usart6printfEPKcz>
    // initialize device
    do
    {
        mpu6050.Init();
 800cefa:	4838      	ldr	r0, [pc, #224]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cefc:	f7f4 fbc9 	bl	8001692 <_ZN7MPU60504InitEv>
        osDelay(100);
 800cf00:	2064      	movs	r0, #100	; 0x64
 800cf02:	f7fe fab6 	bl	800b472 <osDelay>
    } while (!mpu6050.testConnection());
 800cf06:	4835      	ldr	r0, [pc, #212]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf08:	f7f4 fc5b 	bl	80017c2 <_ZN7MPU605014testConnectionEv>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	f083 0301 	eor.w	r3, r3, #1
 800cf12:	b2db      	uxtb	r3, r3
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d000      	beq.n	800cf1a <_Z10thread_imuPKv+0x32>
    do
 800cf18:	e7ef      	b.n	800cefa <_Z10thread_imuPKv+0x12>
    /* Infinite loop */
    for(;;)
    {
        // update IMU data
        mpu6050.Update();
 800cf1a:	4830      	ldr	r0, [pc, #192]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf1c:	f7f4 fc62 	bl	80017e4 <_ZN7MPU60506UpdateEv>
        // get roll, pitch
        float roll, pitch;
        mpu6050.getRotation(roll, pitch);
 800cf20:	f107 021c 	add.w	r2, r7, #28
 800cf24:	f107 0320 	add.w	r3, r7, #32
 800cf28:	4619      	mov	r1, r3
 800cf2a:	482c      	ldr	r0, [pc, #176]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf2c:	f7f4 fe1e 	bl	8001b6c <_ZN7MPU605011getRotationERfS0_>
        // wait for send position cmd from ctrl task
        event = osSignalWait((int32_t)MPU6050::STATUS::TX_DATA, 10);
 800cf30:	463b      	mov	r3, r7
 800cf32:	220a      	movs	r2, #10
 800cf34:	2101      	movs	r1, #1
 800cf36:	4618      	mov	r0, r3
 800cf38:	f7fe faf0 	bl	800b51c <osSignalWait>
 800cf3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cf40:	463a      	mov	r2, r7
 800cf42:	ca07      	ldmia	r2, {r0, r1, r2}
 800cf44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        if(event.status == osEventSignal)
 800cf48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf4a:	2b08      	cmp	r3, #8
 800cf4c:	d1e5      	bne.n	800cf1a <_Z10thread_imuPKv+0x32>
        {
            // handle event status
            if(event.value.signals & (int32_t)MPU6050::STATUS::TX_DATA)
 800cf4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf50:	f003 0301 	and.w	r3, r3, #1
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d0e0      	beq.n	800cf1a <_Z10thread_imuPKv+0x32>
            {
                // handle event status
                mpu6050.Update();
 800cf58:	4820      	ldr	r0, [pc, #128]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf5a:	f7f4 fc43 	bl	80017e4 <_ZN7MPU60506UpdateEv>
                wifiUsart.printf("IMU accelerate: %.3f/%.3f/%.3f\r\n", mpu6050.data.ax, mpu6050.data.ay, mpu6050.data.az);
 800cf5e:	4b1f      	ldr	r3, [pc, #124]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf60:	68db      	ldr	r3, [r3, #12]
 800cf62:	4618      	mov	r0, r3
 800cf64:	f7f3 fb00 	bl	8000568 <__aeabi_f2d>
 800cf68:	4680      	mov	r8, r0
 800cf6a:	4689      	mov	r9, r1
 800cf6c:	4b1b      	ldr	r3, [pc, #108]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf6e:	691b      	ldr	r3, [r3, #16]
 800cf70:	4618      	mov	r0, r3
 800cf72:	f7f3 faf9 	bl	8000568 <__aeabi_f2d>
 800cf76:	4604      	mov	r4, r0
 800cf78:	460d      	mov	r5, r1
 800cf7a:	4b18      	ldr	r3, [pc, #96]	; (800cfdc <_Z10thread_imuPKv+0xf4>)
 800cf7c:	695b      	ldr	r3, [r3, #20]
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7f3 faf2 	bl	8000568 <__aeabi_f2d>
 800cf84:	4602      	mov	r2, r0
 800cf86:	460b      	mov	r3, r1
 800cf88:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cf8c:	e9cd 4500 	strd	r4, r5, [sp]
 800cf90:	4642      	mov	r2, r8
 800cf92:	464b      	mov	r3, r9
 800cf94:	4912      	ldr	r1, [pc, #72]	; (800cfe0 <_Z10thread_imuPKv+0xf8>)
 800cf96:	4813      	ldr	r0, [pc, #76]	; (800cfe4 <_Z10thread_imuPKv+0xfc>)
 800cf98:	f7f9 f91e 	bl	80061d8 <_ZN9WifiUsart6printfEPKcz>
                wifiUsart.printf("IMU angle: roll%.3f/%.3f\r\n", roll, pitch);
 800cf9c:	6a3b      	ldr	r3, [r7, #32]
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f7f3 fae2 	bl	8000568 <__aeabi_f2d>
 800cfa4:	4604      	mov	r4, r0
 800cfa6:	460d      	mov	r5, r1
 800cfa8:	69fb      	ldr	r3, [r7, #28]
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7f3 fadc 	bl	8000568 <__aeabi_f2d>
 800cfb0:	4602      	mov	r2, r0
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	e9cd 2300 	strd	r2, r3, [sp]
 800cfb8:	4622      	mov	r2, r4
 800cfba:	462b      	mov	r3, r5
 800cfbc:	490a      	ldr	r1, [pc, #40]	; (800cfe8 <_Z10thread_imuPKv+0x100>)
 800cfbe:	4809      	ldr	r0, [pc, #36]	; (800cfe4 <_Z10thread_imuPKv+0xfc>)
 800cfc0:	f7f9 f90a 	bl	80061d8 <_ZN9WifiUsart6printfEPKcz>
                // send end signal to ctrl task
                osSignalSet(control_taskHandle, (int32_t)MPU6050::STATUS::TX_END);
 800cfc4:	4b09      	ldr	r3, [pc, #36]	; (800cfec <_Z10thread_imuPKv+0x104>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	2102      	movs	r1, #2
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fe fa66 	bl	800b49c <osSignalSet>
            
            }
        }
    }
 800cfd0:	e7a3      	b.n	800cf1a <_Z10thread_imuPKv+0x32>
 800cfd2:	bf00      	nop
 800cfd4:	0801297c 	.word	0x0801297c
 800cfd8:	200080d0 	.word	0x200080d0
 800cfdc:	20009890 	.word	0x20009890
 800cfe0:	08012988 	.word	0x08012988
 800cfe4:	200080d8 	.word	0x200080d8
 800cfe8:	080129ac 	.word	0x080129ac
 800cfec:	2000996c 	.word	0x2000996c

0800cff0 <_Z10thread_bdsPKv>:
}
// BDS 
void thread_bds(void const * argument)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b08a      	sub	sp, #40	; 0x28
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6178      	str	r0, [r7, #20]
    osEvent event;
    bdsUsart.init();
 800cff8:	481a      	ldr	r0, [pc, #104]	; (800d064 <_Z10thread_bdsPKv+0x74>)
 800cffa:	f7f4 ffdf 	bl	8001fbc <_ZN9BDS_Usart4initEv>
    /* Infinite loop */
    for(;;)
    {
        // wait for send position cmd from ctrl task
        event = osSignalWait((int32_t)BDS_Usart::STATUS::TX_DATA, osWaitForever);
 800cffe:	463b      	mov	r3, r7
 800d000:	f04f 32ff 	mov.w	r2, #4294967295
 800d004:	2104      	movs	r1, #4
 800d006:	4618      	mov	r0, r3
 800d008:	f7fe fa88 	bl	800b51c <osSignalWait>
 800d00c:	f107 031c 	add.w	r3, r7, #28
 800d010:	463a      	mov	r2, r7
 800d012:	ca07      	ldmia	r2, {r0, r1, r2}
 800d014:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        if (event.status == osEventSignal)
 800d018:	69fb      	ldr	r3, [r7, #28]
 800d01a:	2b08      	cmp	r3, #8
 800d01c:	d1ef      	bne.n	800cffe <_Z10thread_bdsPKv+0xe>
        {
          // handle event status
            if(event.value.signals & (int32_t)BDS_Usart::STATUS::TX_DATA)
 800d01e:	6a3b      	ldr	r3, [r7, #32]
 800d020:	f003 0304 	and.w	r3, r3, #4
 800d024:	2b00      	cmp	r3, #0
 800d026:	d0ea      	beq.n	800cffe <_Z10thread_bdsPKv+0xe>
            {
                // wait for GPS_RX_Event
                event = osSignalWait((int32_t)BDS_Usart::STATUS::RX_FULL | (int32_t)BDS_Usart::STATUS::RX_HALF, osWaitForever);
 800d028:	463b      	mov	r3, r7
 800d02a:	f04f 32ff 	mov.w	r2, #4294967295
 800d02e:	2103      	movs	r1, #3
 800d030:	4618      	mov	r0, r3
 800d032:	f7fe fa73 	bl	800b51c <osSignalWait>
 800d036:	f107 031c 	add.w	r3, r7, #28
 800d03a:	463a      	mov	r2, r7
 800d03c:	ca07      	ldmia	r2, {r0, r1, r2}
 800d03e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                if(event.status == osEventSignal)
 800d042:	69fb      	ldr	r3, [r7, #28]
 800d044:	2b08      	cmp	r3, #8
 800d046:	d1da      	bne.n	800cffe <_Z10thread_bdsPKv+0xe>
                {
                    // handle event status
                    bdsUsart.decode(event.value.signals, &wifiUsart);
 800d048:	6a3b      	ldr	r3, [r7, #32]
 800d04a:	4a07      	ldr	r2, [pc, #28]	; (800d068 <_Z10thread_bdsPKv+0x78>)
 800d04c:	4619      	mov	r1, r3
 800d04e:	4805      	ldr	r0, [pc, #20]	; (800d064 <_Z10thread_bdsPKv+0x74>)
 800d050:	f7f5 f940 	bl	80022d4 <_ZN9BDS_Usart6decodeElP5Usart>
                    // send end signal to ctrl task
                    osSignalSet(control_taskHandle, (int32_t)BDS_Usart::STATUS::TX_END);
 800d054:	4b05      	ldr	r3, [pc, #20]	; (800d06c <_Z10thread_bdsPKv+0x7c>)
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	2108      	movs	r1, #8
 800d05a:	4618      	mov	r0, r3
 800d05c:	f7fe fa1e 	bl	800b49c <osSignalSet>
        event = osSignalWait((int32_t)BDS_Usart::STATUS::TX_DATA, osWaitForever);
 800d060:	e7cd      	b.n	800cffe <_Z10thread_bdsPKv+0xe>
 800d062:	bf00      	nop
 800d064:	20008fe0 	.word	0x20008fe0
 800d068:	200080d8 	.word	0x200080d8
 800d06c:	2000996c 	.word	0x2000996c

0800d070 <_Z14thread_controlPKv>:
    }
}

// 
void thread_control(void const * argument)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b08c      	sub	sp, #48	; 0x30
 800d074:	af00      	add	r7, sp, #0
 800d076:	6178      	str	r0, [r7, #20]
    osEvent event;
    Usart* usart = (Usart*)argument;
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t cmd;
    debugUsart.printf("ctrl tsak\r\n");
 800d07c:	492e      	ldr	r1, [pc, #184]	; (800d138 <_Z14thread_controlPKv+0xc8>)
 800d07e:	482f      	ldr	r0, [pc, #188]	; (800d13c <_Z14thread_controlPKv+0xcc>)
 800d080:	f7f8 fa6e 	bl	8005560 <_ZN5Usart6printfEPKcz>
    /* Infinite loop */
    for(;;)
    {
        usart->recv(&cmd,1);
 800d084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	3318      	adds	r3, #24
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	f107 011f 	add.w	r1, r7, #31
 800d090:	2201      	movs	r2, #1
 800d092:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d094:	4798      	blx	r3
        if(cmd==0x01)
 800d096:	7ffb      	ldrb	r3, [r7, #31]
 800d098:	2b01      	cmp	r3, #1
 800d09a:	d120      	bne.n	800d0de <_Z14thread_controlPKv+0x6e>
        {
        	cmd=0;
 800d09c:	2300      	movs	r3, #0
 800d09e:	77fb      	strb	r3, [r7, #31]
        	debugUsart.printf("imu cmd\r\n");
 800d0a0:	4927      	ldr	r1, [pc, #156]	; (800d140 <_Z14thread_controlPKv+0xd0>)
 800d0a2:	4826      	ldr	r0, [pc, #152]	; (800d13c <_Z14thread_controlPKv+0xcc>)
 800d0a4:	f7f8 fa5c 	bl	8005560 <_ZN5Usart6printfEPKcz>
            // notify imu_task to send data
            osSignalSet(imu_taskHandle, (int32_t)MPU6050::STATUS::TX_DATA);
 800d0a8:	4b26      	ldr	r3, [pc, #152]	; (800d144 <_Z14thread_controlPKv+0xd4>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	2101      	movs	r1, #1
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f7fe f9f4 	bl	800b49c <osSignalSet>
            // wait for imu_task to send data
            event = osSignalWait((int32_t)BDS_Usart::STATUS::TX_END, osWaitForever);
 800d0b4:	463b      	mov	r3, r7
 800d0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800d0ba:	2108      	movs	r1, #8
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f7fe fa2d 	bl	800b51c <osSignalWait>
 800d0c2:	f107 0320 	add.w	r3, r7, #32
 800d0c6:	463a      	mov	r2, r7
 800d0c8:	ca07      	ldmia	r2, {r0, r1, r2}
 800d0ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            usart->printf("get position from imu_task successfully!\r\n");
 800d0ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	3314      	adds	r3, #20
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	491c      	ldr	r1, [pc, #112]	; (800d148 <_Z14thread_controlPKv+0xd8>)
 800d0d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d0da:	4798      	blx	r3
 800d0dc:	e7d2      	b.n	800d084 <_Z14thread_controlPKv+0x14>
        }
        else if(cmd==0x02)
 800d0de:	7ffb      	ldrb	r3, [r7, #31]
 800d0e0:	2b02      	cmp	r3, #2
 800d0e2:	d120      	bne.n	800d126 <_Z14thread_controlPKv+0xb6>
        {
        	cmd=0;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	77fb      	strb	r3, [r7, #31]
        	debugUsart.printf("bds cmd\r\n");
 800d0e8:	4918      	ldr	r1, [pc, #96]	; (800d14c <_Z14thread_controlPKv+0xdc>)
 800d0ea:	4814      	ldr	r0, [pc, #80]	; (800d13c <_Z14thread_controlPKv+0xcc>)
 800d0ec:	f7f8 fa38 	bl	8005560 <_ZN5Usart6printfEPKcz>
            // notify bds_task to send data
            osSignalSet(bds_taskHandle, (int32_t)BDS_Usart::STATUS::TX_DATA);
 800d0f0:	4b17      	ldr	r3, [pc, #92]	; (800d150 <_Z14thread_controlPKv+0xe0>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	2104      	movs	r1, #4
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7fe f9d0 	bl	800b49c <osSignalSet>
            // wait for bds_task to send data
            event = osSignalWait((int32_t)BDS_Usart::STATUS::TX_END, osWaitForever);
 800d0fc:	463b      	mov	r3, r7
 800d0fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d102:	2108      	movs	r1, #8
 800d104:	4618      	mov	r0, r3
 800d106:	f7fe fa09 	bl	800b51c <osSignalWait>
 800d10a:	f107 0320 	add.w	r3, r7, #32
 800d10e:	463a      	mov	r2, r7
 800d110:	ca07      	ldmia	r2, {r0, r1, r2}
 800d112:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            usart->printf("get position from bds_task successfully!\r\n");
 800d116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	3314      	adds	r3, #20
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	490d      	ldr	r1, [pc, #52]	; (800d154 <_Z14thread_controlPKv+0xe4>)
 800d120:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d122:	4798      	blx	r3
 800d124:	e7ae      	b.n	800d084 <_Z14thread_controlPKv+0x14>
        }
        else 
        {
        	debugUsart.printf("waiting for cmd\r\n");
 800d126:	490c      	ldr	r1, [pc, #48]	; (800d158 <_Z14thread_controlPKv+0xe8>)
 800d128:	4804      	ldr	r0, [pc, #16]	; (800d13c <_Z14thread_controlPKv+0xcc>)
 800d12a:	f7f8 fa19 	bl	8005560 <_ZN5Usart6printfEPKcz>
        	osDelay(10);
 800d12e:	200a      	movs	r0, #10
 800d130:	f7fe f99f 	bl	800b472 <osDelay>
        usart->recv(&cmd,1);
 800d134:	e7a6      	b.n	800d084 <_Z14thread_controlPKv+0x14>
 800d136:	bf00      	nop
 800d138:	080129c8 	.word	0x080129c8
 800d13c:	200080d0 	.word	0x200080d0
 800d140:	080129d4 	.word	0x080129d4
 800d144:	20009964 	.word	0x20009964
 800d148:	080129e0 	.word	0x080129e0
 800d14c:	08012a0c 	.word	0x08012a0c
 800d150:	20009968 	.word	0x20009968
 800d154:	08012a18 	.word	0x08012a18
 800d158:	08012a44 	.word	0x08012a44

0800d15c <Main>:
    }
}

/* Default Entry -------------------------------------------------------*/
void Main(void)
{
 800d15c:	b5b0      	push	{r4, r5, r7, lr}
 800d15e:	b098      	sub	sp, #96	; 0x60
 800d160:	af02      	add	r7, sp, #8
	// init
    debugUsart.printf("wifi bds imu project\r\n");
 800d162:	4926      	ldr	r1, [pc, #152]	; (800d1fc <Main+0xa0>)
 800d164:	4826      	ldr	r0, [pc, #152]	; (800d200 <Main+0xa4>)
 800d166:	f7f8 f9fb 	bl	8005560 <_ZN5Usart6printfEPKcz>
    wifiUsart.init(WIFI_SSID, WIFI_PASSWORD, HOST_ADDRESS, HOST_PORT);
 800d16a:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800d16e:	9300      	str	r3, [sp, #0]
 800d170:	4b24      	ldr	r3, [pc, #144]	; (800d204 <Main+0xa8>)
 800d172:	4a25      	ldr	r2, [pc, #148]	; (800d208 <Main+0xac>)
 800d174:	4925      	ldr	r1, [pc, #148]	; (800d20c <Main+0xb0>)
 800d176:	4826      	ldr	r0, [pc, #152]	; (800d210 <Main+0xb4>)
 800d178:	f7f8 ff0c 	bl	8005f94 <_ZN9WifiUsart4initEPKcS1_S1_m>
    wifiUsart.printf("wifi module connected successfully!\r\n");
 800d17c:	4925      	ldr	r1, [pc, #148]	; (800d214 <Main+0xb8>)
 800d17e:	4824      	ldr	r0, [pc, #144]	; (800d210 <Main+0xb4>)
 800d180:	f7f9 f82a 	bl	80061d8 <_ZN9WifiUsart6printfEPKcz>

    // IMU , 
    osThreadDef(imu_task, thread_imu, osPriorityHigh, 0, 1024);
 800d184:	4b24      	ldr	r3, [pc, #144]	; (800d218 <Main+0xbc>)
 800d186:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800d18a:	461d      	mov	r5, r3
 800d18c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d18e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d190:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d194:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    imu_taskHandle = osThreadCreate(osThread(imu_task), NULL);
 800d198:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d19c:	2100      	movs	r1, #0
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f7fe f91b 	bl	800b3da <osThreadCreate>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	4a1d      	ldr	r2, [pc, #116]	; (800d21c <Main+0xc0>)
 800d1a8:	6013      	str	r3, [r2, #0]
    // BDS , 
    osThreadDef(bds_task, thread_bds, osPriorityNormal, 0, 1024);
 800d1aa:	4b1d      	ldr	r3, [pc, #116]	; (800d220 <Main+0xc4>)
 800d1ac:	f107 0420 	add.w	r4, r7, #32
 800d1b0:	461d      	mov	r5, r3
 800d1b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d1b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d1b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d1ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    bds_taskHandle = osThreadCreate(osThread(bds_task), NULL);
 800d1be:	f107 0320 	add.w	r3, r7, #32
 800d1c2:	2100      	movs	r1, #0
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7fe f908 	bl	800b3da <osThreadCreate>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	4a15      	ldr	r2, [pc, #84]	; (800d224 <Main+0xc8>)
 800d1ce:	6013      	str	r3, [r2, #0]
    // Usart
    osThreadDef(control_task, thread_control, osPriorityAboveNormal, 0, 1024);
 800d1d0:	4b15      	ldr	r3, [pc, #84]	; (800d228 <Main+0xcc>)
 800d1d2:	1d3c      	adds	r4, r7, #4
 800d1d4:	461d      	mov	r5, r3
 800d1d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d1d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d1da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d1de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    // wifi
    control_taskHandle = osThreadCreate(osThread(control_task), &wifiUsart);
 800d1e2:	1d3b      	adds	r3, r7, #4
 800d1e4:	490a      	ldr	r1, [pc, #40]	; (800d210 <Main+0xb4>)
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7fe f8f7 	bl	800b3da <osThreadCreate>
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	4a0f      	ldr	r2, [pc, #60]	; (800d22c <Main+0xd0>)
 800d1f0:	6013      	str	r3, [r2, #0]
    while(1)
    {
        osDelay(1000);
 800d1f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d1f6:	f7fe f93c 	bl	800b472 <osDelay>
 800d1fa:	e7fa      	b.n	800d1f2 <Main+0x96>
 800d1fc:	08012a58 	.word	0x08012a58
 800d200:	200080d0 	.word	0x200080d0
 800d204:	08012a70 	.word	0x08012a70
 800d208:	08012a80 	.word	0x08012a80
 800d20c:	08012a8c 	.word	0x08012a8c
 800d210:	200080d8 	.word	0x200080d8
 800d214:	08012a94 	.word	0x08012a94
 800d218:	08012abc 	.word	0x08012abc
 800d21c:	20009964 	.word	0x20009964
 800d220:	08012ad8 	.word	0x08012ad8
 800d224:	20009968 	.word	0x20009968
 800d228:	08012af4 	.word	0x08012af4
 800d22c:	2000996c 	.word	0x2000996c

0800d230 <_Z41__static_initialization_and_destruction_0ii>:
    }
}
 800d230:	b580      	push	{r7, lr}
 800d232:	b082      	sub	sp, #8
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
 800d238:	6039      	str	r1, [r7, #0]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	d115      	bne.n	800d26c <_Z41__static_initialization_and_destruction_0ii+0x3c>
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d246:	4293      	cmp	r3, r2
 800d248:	d110      	bne.n	800d26c <_Z41__static_initialization_and_destruction_0ii+0x3c>
DebugUsart debugUsart(&huart1);
 800d24a:	4913      	ldr	r1, [pc, #76]	; (800d298 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800d24c:	4813      	ldr	r0, [pc, #76]	; (800d29c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800d24e:	f7ff fdc1 	bl	800cdd4 <_ZN10DebugUsartC1EP20__UART_HandleTypeDef>
WifiUsart wifiUsart(&huart2);
 800d252:	4913      	ldr	r1, [pc, #76]	; (800d2a0 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 800d254:	4813      	ldr	r0, [pc, #76]	; (800d2a4 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800d256:	f7ff fdd1 	bl	800cdfc <_ZN9WifiUsartC1EP20__UART_HandleTypeDef>
BDS_Usart bdsUsart(&huart3);
 800d25a:	4913      	ldr	r1, [pc, #76]	; (800d2a8 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800d25c:	4813      	ldr	r0, [pc, #76]	; (800d2ac <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800d25e:	f7ff fe0d 	bl	800ce7c <_ZN9BDS_UsartC1EP20__UART_HandleTypeDef>
MPU6050 mpu6050(&hi2c1);
 800d262:	2268      	movs	r2, #104	; 0x68
 800d264:	4912      	ldr	r1, [pc, #72]	; (800d2b0 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800d266:	4813      	ldr	r0, [pc, #76]	; (800d2b4 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800d268:	f7f4 f9ef 	bl	800164a <_ZN7MPU6050C1EP17I2C_HandleTypeDefh>
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d10d      	bne.n	800d28e <_Z41__static_initialization_and_destruction_0ii+0x5e>
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d278:	4293      	cmp	r3, r2
 800d27a:	d108      	bne.n	800d28e <_Z41__static_initialization_and_destruction_0ii+0x5e>
BDS_Usart bdsUsart(&huart3);
 800d27c:	480b      	ldr	r0, [pc, #44]	; (800d2ac <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800d27e:	f7f4 fe13 	bl	8001ea8 <_ZN9BDS_UsartD1Ev>
WifiUsart wifiUsart(&huart2);
 800d282:	4808      	ldr	r0, [pc, #32]	; (800d2a4 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800d284:	f7f8 fe3e 	bl	8005f04 <_ZN9WifiUsartD1Ev>
DebugUsart debugUsart(&huart1);
 800d288:	4804      	ldr	r0, [pc, #16]	; (800d29c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800d28a:	f7f8 f8db 	bl	8005444 <_ZN10DebugUsartD1Ev>
}
 800d28e:	bf00      	nop
 800d290:	3708      	adds	r7, #8
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	2000064c 	.word	0x2000064c
 800d29c:	200080d0 	.word	0x200080d0
 800d2a0:	20000690 	.word	0x20000690
 800d2a4:	200080d8 	.word	0x200080d8
 800d2a8:	200006d4 	.word	0x200006d4
 800d2ac:	20008fe0 	.word	0x20008fe0
 800d2b0:	200005ac 	.word	0x200005ac
 800d2b4:	20009890 	.word	0x20009890

0800d2b8 <_GLOBAL__sub_I_debugUsart>:
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	af00      	add	r7, sp, #0
 800d2bc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800d2c0:	2001      	movs	r0, #1
 800d2c2:	f7ff ffb5 	bl	800d230 <_Z41__static_initialization_and_destruction_0ii>
 800d2c6:	bd80      	pop	{r7, pc}

0800d2c8 <_GLOBAL__sub_D_debugUsart>:
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	af00      	add	r7, sp, #0
 800d2cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	f7ff ffad 	bl	800d230 <_Z41__static_initialization_and_destruction_0ii>
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <_ZdlPvj>:
 800d2d8:	f000 b90d 	b.w	800d4f6 <_ZdlPv>

0800d2dc <_Znaj>:
 800d2dc:	f000 b90d 	b.w	800d4fa <_Znwj>

0800d2e0 <_ZNSaIcEC1Ev>:
 800d2e0:	4770      	bx	lr

0800d2e2 <_ZNSaIcED1Ev>:
 800d2e2:	4770      	bx	lr

0800d2e4 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800d2e4:	b10a      	cbz	r2, 800d2ea <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800d2e6:	f000 bb29 	b.w	800d93c <memcpy>
 800d2ea:	4770      	bx	lr

0800d2ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800d2ec:	b508      	push	{r3, lr}
 800d2ee:	680b      	ldr	r3, [r1, #0]
 800d2f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2f4:	d302      	bcc.n	800d2fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800d2f6:	480d      	ldr	r0, [pc, #52]	; (800d32c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800d2f8:	f000 f916 	bl	800d528 <_ZSt20__throw_length_errorPKc>
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d90b      	bls.n	800d318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800d300:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800d304:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800d308:	d206      	bcs.n	800d318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800d30a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800d30e:	bf2a      	itet	cs
 800d310:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800d314:	6008      	strcc	r0, [r1, #0]
 800d316:	600b      	strcs	r3, [r1, #0]
 800d318:	6808      	ldr	r0, [r1, #0]
 800d31a:	3001      	adds	r0, #1
 800d31c:	d501      	bpl.n	800d322 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800d31e:	f000 f8fd 	bl	800d51c <_ZSt17__throw_bad_allocv>
 800d322:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d326:	f000 b8e8 	b.w	800d4fa <_Znwj>
 800d32a:	bf00      	nop
 800d32c:	08012bd4 	.word	0x08012bd4

0800d330 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800d330:	f850 3b08 	ldr.w	r3, [r0], #8
 800d334:	4283      	cmp	r3, r0
 800d336:	d002      	beq.n	800d33e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 800d338:	4618      	mov	r0, r3
 800d33a:	f000 b8dc 	b.w	800d4f6 <_ZdlPv>
 800d33e:	4770      	bx	lr

0800d340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 800d340:	6840      	ldr	r0, [r0, #4]
 800d342:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800d346:	3901      	subs	r1, #1
 800d348:	1a09      	subs	r1, r1, r0
 800d34a:	4291      	cmp	r1, r2
 800d34c:	b508      	push	{r3, lr}
 800d34e:	d202      	bcs.n	800d356 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x16>
 800d350:	4618      	mov	r0, r3
 800d352:	f000 f8e9 	bl	800d528 <_ZSt20__throw_length_errorPKc>
 800d356:	bd08      	pop	{r3, pc}

0800d358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800d358:	2a01      	cmp	r2, #1
 800d35a:	b410      	push	{r4}
 800d35c:	d104      	bne.n	800d368 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800d35e:	780a      	ldrb	r2, [r1, #0]
 800d360:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d364:	7002      	strb	r2, [r0, #0]
 800d366:	4770      	bx	lr
 800d368:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d36c:	f7ff bfba 	b.w	800d2e4 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800d370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800d370:	b508      	push	{r3, lr}
 800d372:	1a52      	subs	r2, r2, r1
 800d374:	f7ff fff0 	bl	800d358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d378:	bd08      	pop	{r3, pc}

0800d37a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800d37a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800d37e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d380:	461f      	mov	r7, r3
 800d382:	6843      	ldr	r3, [r0, #4]
 800d384:	eb01 0802 	add.w	r8, r1, r2
 800d388:	1ab2      	subs	r2, r6, r2
 800d38a:	441a      	add	r2, r3
 800d38c:	eba3 0908 	sub.w	r9, r3, r8
 800d390:	4603      	mov	r3, r0
 800d392:	9201      	str	r2, [sp, #4]
 800d394:	f853 2b08 	ldr.w	r2, [r3], #8
 800d398:	429a      	cmp	r2, r3
 800d39a:	bf18      	it	ne
 800d39c:	6882      	ldrne	r2, [r0, #8]
 800d39e:	460d      	mov	r5, r1
 800d3a0:	bf08      	it	eq
 800d3a2:	220f      	moveq	r2, #15
 800d3a4:	a901      	add	r1, sp, #4
 800d3a6:	4604      	mov	r4, r0
 800d3a8:	f7ff ffa0 	bl	800d2ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d3ac:	4682      	mov	sl, r0
 800d3ae:	b11d      	cbz	r5, 800d3b8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x3e>
 800d3b0:	6821      	ldr	r1, [r4, #0]
 800d3b2:	462a      	mov	r2, r5
 800d3b4:	f7ff ffd0 	bl	800d358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d3b8:	b137      	cbz	r7, 800d3c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800d3ba:	b12e      	cbz	r6, 800d3c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x4e>
 800d3bc:	4632      	mov	r2, r6
 800d3be:	4639      	mov	r1, r7
 800d3c0:	eb0a 0005 	add.w	r0, sl, r5
 800d3c4:	f7ff ffc8 	bl	800d358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d3c8:	f1b9 0f00 	cmp.w	r9, #0
 800d3cc:	d007      	beq.n	800d3de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x64>
 800d3ce:	6821      	ldr	r1, [r4, #0]
 800d3d0:	4435      	add	r5, r6
 800d3d2:	464a      	mov	r2, r9
 800d3d4:	4441      	add	r1, r8
 800d3d6:	eb0a 0005 	add.w	r0, sl, r5
 800d3da:	f7ff ffbd 	bl	800d358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d3de:	4620      	mov	r0, r4
 800d3e0:	f7ff ffa6 	bl	800d330 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800d3e4:	9b01      	ldr	r3, [sp, #4]
 800d3e6:	f8c4 a000 	str.w	sl, [r4]
 800d3ea:	60a3      	str	r3, [r4, #8]
 800d3ec:	b002      	add	sp, #8
 800d3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d3f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800d3f2:	b510      	push	{r4, lr}
 800d3f4:	4604      	mov	r4, r0
 800d3f6:	f7ff ff9b 	bl	800d330 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800d3fa:	4620      	mov	r0, r4
 800d3fc:	bd10      	pop	{r4, pc}

0800d3fe <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>:
 800d3fe:	6802      	ldr	r2, [r0, #0]
 800d400:	2300      	movs	r3, #0
 800d402:	6043      	str	r3, [r0, #4]
 800d404:	7013      	strb	r3, [r2, #0]
 800d406:	4770      	bx	lr

0800d408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>:
 800d408:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d40a:	4604      	mov	r4, r0
 800d40c:	4623      	mov	r3, r4
 800d40e:	6840      	ldr	r0, [r0, #4]
 800d410:	f853 6b08 	ldr.w	r6, [r3], #8
 800d414:	429e      	cmp	r6, r3
 800d416:	bf18      	it	ne
 800d418:	68a3      	ldrne	r3, [r4, #8]
 800d41a:	eb00 0502 	add.w	r5, r0, r2
 800d41e:	bf08      	it	eq
 800d420:	230f      	moveq	r3, #15
 800d422:	429d      	cmp	r5, r3
 800d424:	d80a      	bhi.n	800d43c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x34>
 800d426:	b112      	cbz	r2, 800d42e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>
 800d428:	4430      	add	r0, r6
 800d42a:	f7ff ff95 	bl	800d358 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800d42e:	6823      	ldr	r3, [r4, #0]
 800d430:	6065      	str	r5, [r4, #4]
 800d432:	2200      	movs	r2, #0
 800d434:	4620      	mov	r0, r4
 800d436:	555a      	strb	r2, [r3, r5]
 800d438:	b002      	add	sp, #8
 800d43a:	bd70      	pop	{r4, r5, r6, pc}
 800d43c:	9200      	str	r2, [sp, #0]
 800d43e:	460b      	mov	r3, r1
 800d440:	2200      	movs	r2, #0
 800d442:	4601      	mov	r1, r0
 800d444:	4620      	mov	r0, r4
 800d446:	f7ff ff98 	bl	800d37a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800d44a:	e7f0      	b.n	800d42e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj+0x26>

0800d44c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>:
 800d44c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d44e:	4604      	mov	r4, r0
 800d450:	4608      	mov	r0, r1
 800d452:	460d      	mov	r5, r1
 800d454:	f7f2 ff1c 	bl	8000290 <strlen>
 800d458:	4b06      	ldr	r3, [pc, #24]	; (800d474 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc+0x28>)
 800d45a:	9001      	str	r0, [sp, #4]
 800d45c:	4602      	mov	r2, r0
 800d45e:	2100      	movs	r1, #0
 800d460:	4620      	mov	r0, r4
 800d462:	f7ff ff6d 	bl	800d340 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 800d466:	9a01      	ldr	r2, [sp, #4]
 800d468:	4629      	mov	r1, r5
 800d46a:	4620      	mov	r0, r4
 800d46c:	f7ff ffcc 	bl	800d408 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcj>
 800d470:	b003      	add	sp, #12
 800d472:	bd30      	pop	{r4, r5, pc}
 800d474:	08012bec 	.word	0x08012bec

0800d478 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>:
 800d478:	b508      	push	{r3, lr}
 800d47a:	f7ff ffe7 	bl	800d44c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 800d47e:	bd08      	pop	{r3, pc}

0800d480 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800d480:	6800      	ldr	r0, [r0, #0]
 800d482:	4770      	bx	lr

0800d484 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800d484:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d486:	4604      	mov	r4, r0
 800d488:	4616      	mov	r6, r2
 800d48a:	460d      	mov	r5, r1
 800d48c:	b919      	cbnz	r1, 800d496 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800d48e:	b112      	cbz	r2, 800d496 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x12>
 800d490:	480d      	ldr	r0, [pc, #52]	; (800d4c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 800d492:	f000 f846 	bl	800d522 <_ZSt19__throw_logic_errorPKc>
 800d496:	1b73      	subs	r3, r6, r5
 800d498:	2b0f      	cmp	r3, #15
 800d49a:	9301      	str	r3, [sp, #4]
 800d49c:	d907      	bls.n	800d4ae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2a>
 800d49e:	2200      	movs	r2, #0
 800d4a0:	a901      	add	r1, sp, #4
 800d4a2:	4620      	mov	r0, r4
 800d4a4:	f7ff ff22 	bl	800d2ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800d4a8:	9b01      	ldr	r3, [sp, #4]
 800d4aa:	6020      	str	r0, [r4, #0]
 800d4ac:	60a3      	str	r3, [r4, #8]
 800d4ae:	4632      	mov	r2, r6
 800d4b0:	4629      	mov	r1, r5
 800d4b2:	6820      	ldr	r0, [r4, #0]
 800d4b4:	f7ff ff5c 	bl	800d370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800d4b8:	9b01      	ldr	r3, [sp, #4]
 800d4ba:	6822      	ldr	r2, [r4, #0]
 800d4bc:	6063      	str	r3, [r4, #4]
 800d4be:	2100      	movs	r1, #0
 800d4c0:	54d1      	strb	r1, [r2, r3]
 800d4c2:	b002      	add	sp, #8
 800d4c4:	bd70      	pop	{r4, r5, r6, pc}
 800d4c6:	bf00      	nop
 800d4c8:	08012c01 	.word	0x08012c01

0800d4cc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800d4cc:	b538      	push	{r3, r4, r5, lr}
 800d4ce:	f100 0308 	add.w	r3, r0, #8
 800d4d2:	4604      	mov	r4, r0
 800d4d4:	6003      	str	r3, [r0, #0]
 800d4d6:	460d      	mov	r5, r1
 800d4d8:	b159      	cbz	r1, 800d4f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 800d4da:	4608      	mov	r0, r1
 800d4dc:	f7f2 fed8 	bl	8000290 <strlen>
 800d4e0:	182a      	adds	r2, r5, r0
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	f04f 0300 	mov.w	r3, #0
 800d4e8:	4629      	mov	r1, r5
 800d4ea:	f7ff ffcb 	bl	800d484 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	bd38      	pop	{r3, r4, r5, pc}
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	e7f5      	b.n	800d4e2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x16>

0800d4f6 <_ZdlPv>:
 800d4f6:	f000 ba09 	b.w	800d90c <free>

0800d4fa <_Znwj>:
 800d4fa:	2801      	cmp	r0, #1
 800d4fc:	bf38      	it	cc
 800d4fe:	2001      	movcc	r0, #1
 800d500:	b510      	push	{r4, lr}
 800d502:	4604      	mov	r4, r0
 800d504:	4620      	mov	r0, r4
 800d506:	f000 f9f9 	bl	800d8fc <malloc>
 800d50a:	b930      	cbnz	r0, 800d51a <_Znwj+0x20>
 800d50c:	f000 f810 	bl	800d530 <_ZSt15get_new_handlerv>
 800d510:	b908      	cbnz	r0, 800d516 <_Znwj+0x1c>
 800d512:	f000 f9bd 	bl	800d890 <abort>
 800d516:	4780      	blx	r0
 800d518:	e7f4      	b.n	800d504 <_Znwj+0xa>
 800d51a:	bd10      	pop	{r4, pc}

0800d51c <_ZSt17__throw_bad_allocv>:
 800d51c:	b508      	push	{r3, lr}
 800d51e:	f000 f9b7 	bl	800d890 <abort>

0800d522 <_ZSt19__throw_logic_errorPKc>:
 800d522:	b508      	push	{r3, lr}
 800d524:	f000 f9b4 	bl	800d890 <abort>

0800d528 <_ZSt20__throw_length_errorPKc>:
 800d528:	b508      	push	{r3, lr}
 800d52a:	f000 f9b1 	bl	800d890 <abort>
	...

0800d530 <_ZSt15get_new_handlerv>:
 800d530:	4b02      	ldr	r3, [pc, #8]	; (800d53c <_ZSt15get_new_handlerv+0xc>)
 800d532:	6818      	ldr	r0, [r3, #0]
 800d534:	f3bf 8f5b 	dmb	ish
 800d538:	4770      	bx	lr
 800d53a:	bf00      	nop
 800d53c:	20009970 	.word	0x20009970

0800d540 <atanf>:
 800d540:	b538      	push	{r3, r4, r5, lr}
 800d542:	ee10 5a10 	vmov	r5, s0
 800d546:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800d54a:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800d54e:	eef0 7a40 	vmov.f32	s15, s0
 800d552:	db10      	blt.n	800d576 <atanf+0x36>
 800d554:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d558:	dd04      	ble.n	800d564 <atanf+0x24>
 800d55a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d55e:	eeb0 0a67 	vmov.f32	s0, s15
 800d562:	bd38      	pop	{r3, r4, r5, pc}
 800d564:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800d69c <atanf+0x15c>
 800d568:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800d6a0 <atanf+0x160>
 800d56c:	2d00      	cmp	r5, #0
 800d56e:	bfd8      	it	le
 800d570:	eef0 7a40 	vmovle.f32	s15, s0
 800d574:	e7f3      	b.n	800d55e <atanf+0x1e>
 800d576:	4b4b      	ldr	r3, [pc, #300]	; (800d6a4 <atanf+0x164>)
 800d578:	429c      	cmp	r4, r3
 800d57a:	dc10      	bgt.n	800d59e <atanf+0x5e>
 800d57c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800d580:	da0a      	bge.n	800d598 <atanf+0x58>
 800d582:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800d6a8 <atanf+0x168>
 800d586:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d58a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d58e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d596:	dce2      	bgt.n	800d55e <atanf+0x1e>
 800d598:	f04f 33ff 	mov.w	r3, #4294967295
 800d59c:	e013      	b.n	800d5c6 <atanf+0x86>
 800d59e:	f000 f8a3 	bl	800d6e8 <fabsf>
 800d5a2:	4b42      	ldr	r3, [pc, #264]	; (800d6ac <atanf+0x16c>)
 800d5a4:	429c      	cmp	r4, r3
 800d5a6:	dc4f      	bgt.n	800d648 <atanf+0x108>
 800d5a8:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800d5ac:	429c      	cmp	r4, r3
 800d5ae:	dc41      	bgt.n	800d634 <atanf+0xf4>
 800d5b0:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800d5b4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d5b8:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d5bc:	2300      	movs	r3, #0
 800d5be:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d5c2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d5c6:	1c5a      	adds	r2, r3, #1
 800d5c8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d5cc:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800d6b0 <atanf+0x170>
 800d5d0:	eddf 5a38 	vldr	s11, [pc, #224]	; 800d6b4 <atanf+0x174>
 800d5d4:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800d6b8 <atanf+0x178>
 800d5d8:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d5dc:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d5e0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d6bc <atanf+0x17c>
 800d5e4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d5e8:	eddf 5a35 	vldr	s11, [pc, #212]	; 800d6c0 <atanf+0x180>
 800d5ec:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d5f0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d6c4 <atanf+0x184>
 800d5f4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d5f8:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d6c8 <atanf+0x188>
 800d5fc:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d600:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800d6cc <atanf+0x18c>
 800d604:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d608:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800d6d0 <atanf+0x190>
 800d60c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d610:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800d6d4 <atanf+0x194>
 800d614:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d618:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800d6d8 <atanf+0x198>
 800d61c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d620:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d624:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d628:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d62c:	d121      	bne.n	800d672 <atanf+0x132>
 800d62e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d632:	e794      	b.n	800d55e <atanf+0x1e>
 800d634:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d638:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d63c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d640:	2301      	movs	r3, #1
 800d642:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d646:	e7be      	b.n	800d5c6 <atanf+0x86>
 800d648:	4b24      	ldr	r3, [pc, #144]	; (800d6dc <atanf+0x19c>)
 800d64a:	429c      	cmp	r4, r3
 800d64c:	dc0b      	bgt.n	800d666 <atanf+0x126>
 800d64e:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800d652:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d656:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d65a:	2302      	movs	r3, #2
 800d65c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d660:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d664:	e7af      	b.n	800d5c6 <atanf+0x86>
 800d666:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d66a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d66e:	2303      	movs	r3, #3
 800d670:	e7a9      	b.n	800d5c6 <atanf+0x86>
 800d672:	4a1b      	ldr	r2, [pc, #108]	; (800d6e0 <atanf+0x1a0>)
 800d674:	491b      	ldr	r1, [pc, #108]	; (800d6e4 <atanf+0x1a4>)
 800d676:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d67a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d67e:	ed93 0a00 	vldr	s0, [r3]
 800d682:	ee37 7a40 	vsub.f32	s14, s14, s0
 800d686:	ed92 0a00 	vldr	s0, [r2]
 800d68a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d68e:	2d00      	cmp	r5, #0
 800d690:	ee70 7a67 	vsub.f32	s15, s0, s15
 800d694:	bfb8      	it	lt
 800d696:	eef1 7a67 	vneglt.f32	s15, s15
 800d69a:	e760      	b.n	800d55e <atanf+0x1e>
 800d69c:	3fc90fdb 	.word	0x3fc90fdb
 800d6a0:	bfc90fdb 	.word	0xbfc90fdb
 800d6a4:	3edfffff 	.word	0x3edfffff
 800d6a8:	7149f2ca 	.word	0x7149f2ca
 800d6ac:	3f97ffff 	.word	0x3f97ffff
 800d6b0:	3c8569d7 	.word	0x3c8569d7
 800d6b4:	3d4bda59 	.word	0x3d4bda59
 800d6b8:	bd6ef16b 	.word	0xbd6ef16b
 800d6bc:	3d886b35 	.word	0x3d886b35
 800d6c0:	3dba2e6e 	.word	0x3dba2e6e
 800d6c4:	3e124925 	.word	0x3e124925
 800d6c8:	3eaaaaab 	.word	0x3eaaaaab
 800d6cc:	bd15a221 	.word	0xbd15a221
 800d6d0:	bd9d8795 	.word	0xbd9d8795
 800d6d4:	bde38e38 	.word	0xbde38e38
 800d6d8:	be4ccccd 	.word	0xbe4ccccd
 800d6dc:	401bffff 	.word	0x401bffff
 800d6e0:	08012c2c 	.word	0x08012c2c
 800d6e4:	08012c3c 	.word	0x08012c3c

0800d6e8 <fabsf>:
 800d6e8:	ee10 3a10 	vmov	r3, s0
 800d6ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d6f0:	ee00 3a10 	vmov	s0, r3
 800d6f4:	4770      	bx	lr

0800d6f6 <atan2f>:
 800d6f6:	f000 b81f 	b.w	800d738 <__ieee754_atan2f>
	...

0800d6fc <sqrtf>:
 800d6fc:	b508      	push	{r3, lr}
 800d6fe:	ed2d 8b02 	vpush	{d8}
 800d702:	eeb0 8a40 	vmov.f32	s16, s0
 800d706:	f000 f8b7 	bl	800d878 <__ieee754_sqrtf>
 800d70a:	eeb4 8a48 	vcmp.f32	s16, s16
 800d70e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d712:	d60c      	bvs.n	800d72e <sqrtf+0x32>
 800d714:	eddf 8a07 	vldr	s17, [pc, #28]	; 800d734 <sqrtf+0x38>
 800d718:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d720:	d505      	bpl.n	800d72e <sqrtf+0x32>
 800d722:	f000 f8c1 	bl	800d8a8 <__errno>
 800d726:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d72a:	2321      	movs	r3, #33	; 0x21
 800d72c:	6003      	str	r3, [r0, #0]
 800d72e:	ecbd 8b02 	vpop	{d8}
 800d732:	bd08      	pop	{r3, pc}
 800d734:	00000000 	.word	0x00000000

0800d738 <__ieee754_atan2f>:
 800d738:	ee10 2a90 	vmov	r2, s1
 800d73c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800d740:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d744:	b510      	push	{r4, lr}
 800d746:	eef0 7a40 	vmov.f32	s15, s0
 800d74a:	dc06      	bgt.n	800d75a <__ieee754_atan2f+0x22>
 800d74c:	ee10 0a10 	vmov	r0, s0
 800d750:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800d754:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d758:	dd04      	ble.n	800d764 <__ieee754_atan2f+0x2c>
 800d75a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800d75e:	eeb0 0a67 	vmov.f32	s0, s15
 800d762:	bd10      	pop	{r4, pc}
 800d764:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800d768:	d103      	bne.n	800d772 <__ieee754_atan2f+0x3a>
 800d76a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d76e:	f7ff bee7 	b.w	800d540 <atanf>
 800d772:	1794      	asrs	r4, r2, #30
 800d774:	f004 0402 	and.w	r4, r4, #2
 800d778:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800d77c:	b943      	cbnz	r3, 800d790 <__ieee754_atan2f+0x58>
 800d77e:	2c02      	cmp	r4, #2
 800d780:	d05e      	beq.n	800d840 <__ieee754_atan2f+0x108>
 800d782:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d854 <__ieee754_atan2f+0x11c>
 800d786:	2c03      	cmp	r4, #3
 800d788:	bf08      	it	eq
 800d78a:	eef0 7a47 	vmoveq.f32	s15, s14
 800d78e:	e7e6      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d790:	b941      	cbnz	r1, 800d7a4 <__ieee754_atan2f+0x6c>
 800d792:	eddf 7a31 	vldr	s15, [pc, #196]	; 800d858 <__ieee754_atan2f+0x120>
 800d796:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800d85c <__ieee754_atan2f+0x124>
 800d79a:	2800      	cmp	r0, #0
 800d79c:	bfb8      	it	lt
 800d79e:	eef0 7a40 	vmovlt.f32	s15, s0
 800d7a2:	e7dc      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d7a4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d7a8:	d110      	bne.n	800d7cc <__ieee754_atan2f+0x94>
 800d7aa:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d7ae:	f104 34ff 	add.w	r4, r4, #4294967295
 800d7b2:	d107      	bne.n	800d7c4 <__ieee754_atan2f+0x8c>
 800d7b4:	2c02      	cmp	r4, #2
 800d7b6:	d846      	bhi.n	800d846 <__ieee754_atan2f+0x10e>
 800d7b8:	4b29      	ldr	r3, [pc, #164]	; (800d860 <__ieee754_atan2f+0x128>)
 800d7ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d7be:	edd4 7a00 	vldr	s15, [r4]
 800d7c2:	e7cc      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d7c4:	2c02      	cmp	r4, #2
 800d7c6:	d841      	bhi.n	800d84c <__ieee754_atan2f+0x114>
 800d7c8:	4b26      	ldr	r3, [pc, #152]	; (800d864 <__ieee754_atan2f+0x12c>)
 800d7ca:	e7f6      	b.n	800d7ba <__ieee754_atan2f+0x82>
 800d7cc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d7d0:	d0df      	beq.n	800d792 <__ieee754_atan2f+0x5a>
 800d7d2:	1a5b      	subs	r3, r3, r1
 800d7d4:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800d7d8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800d7dc:	da1a      	bge.n	800d814 <__ieee754_atan2f+0xdc>
 800d7de:	2a00      	cmp	r2, #0
 800d7e0:	da01      	bge.n	800d7e6 <__ieee754_atan2f+0xae>
 800d7e2:	313c      	adds	r1, #60	; 0x3c
 800d7e4:	db19      	blt.n	800d81a <__ieee754_atan2f+0xe2>
 800d7e6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800d7ea:	f7ff ff7d 	bl	800d6e8 <fabsf>
 800d7ee:	f7ff fea7 	bl	800d540 <atanf>
 800d7f2:	eef0 7a40 	vmov.f32	s15, s0
 800d7f6:	2c01      	cmp	r4, #1
 800d7f8:	d012      	beq.n	800d820 <__ieee754_atan2f+0xe8>
 800d7fa:	2c02      	cmp	r4, #2
 800d7fc:	d017      	beq.n	800d82e <__ieee754_atan2f+0xf6>
 800d7fe:	2c00      	cmp	r4, #0
 800d800:	d0ad      	beq.n	800d75e <__ieee754_atan2f+0x26>
 800d802:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800d868 <__ieee754_atan2f+0x130>
 800d806:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d80a:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800d86c <__ieee754_atan2f+0x134>
 800d80e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d812:	e7a4      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d814:	eddf 7a10 	vldr	s15, [pc, #64]	; 800d858 <__ieee754_atan2f+0x120>
 800d818:	e7ed      	b.n	800d7f6 <__ieee754_atan2f+0xbe>
 800d81a:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d870 <__ieee754_atan2f+0x138>
 800d81e:	e7ea      	b.n	800d7f6 <__ieee754_atan2f+0xbe>
 800d820:	ee17 3a90 	vmov	r3, s15
 800d824:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d828:	ee07 3a90 	vmov	s15, r3
 800d82c:	e797      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d82e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800d868 <__ieee754_atan2f+0x130>
 800d832:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d836:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800d86c <__ieee754_atan2f+0x134>
 800d83a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800d83e:	e78e      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d840:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800d86c <__ieee754_atan2f+0x134>
 800d844:	e78b      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d846:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800d874 <__ieee754_atan2f+0x13c>
 800d84a:	e788      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d84c:	eddf 7a08 	vldr	s15, [pc, #32]	; 800d870 <__ieee754_atan2f+0x138>
 800d850:	e785      	b.n	800d75e <__ieee754_atan2f+0x26>
 800d852:	bf00      	nop
 800d854:	c0490fdb 	.word	0xc0490fdb
 800d858:	3fc90fdb 	.word	0x3fc90fdb
 800d85c:	bfc90fdb 	.word	0xbfc90fdb
 800d860:	08012c4c 	.word	0x08012c4c
 800d864:	08012c58 	.word	0x08012c58
 800d868:	33bbbd2e 	.word	0x33bbbd2e
 800d86c:	40490fdb 	.word	0x40490fdb
 800d870:	00000000 	.word	0x00000000
 800d874:	3f490fdb 	.word	0x3f490fdb

0800d878 <__ieee754_sqrtf>:
 800d878:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d87c:	4770      	bx	lr
	...

0800d880 <nan>:
 800d880:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d888 <nan+0x8>
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop
 800d888:	00000000 	.word	0x00000000
 800d88c:	7ff80000 	.word	0x7ff80000

0800d890 <abort>:
 800d890:	b508      	push	{r3, lr}
 800d892:	2006      	movs	r0, #6
 800d894:	f000 fe32 	bl	800e4fc <raise>
 800d898:	2001      	movs	r0, #1
 800d89a:	f7f8 ffad 	bl	80067f8 <_exit>

0800d89e <atoi>:
 800d89e:	220a      	movs	r2, #10
 800d8a0:	2100      	movs	r1, #0
 800d8a2:	f001 bd45 	b.w	800f330 <strtol>
	...

0800d8a8 <__errno>:
 800d8a8:	4b01      	ldr	r3, [pc, #4]	; (800d8b0 <__errno+0x8>)
 800d8aa:	6818      	ldr	r0, [r3, #0]
 800d8ac:	4770      	bx	lr
 800d8ae:	bf00      	nop
 800d8b0:	20000058 	.word	0x20000058

0800d8b4 <__libc_init_array>:
 800d8b4:	b570      	push	{r4, r5, r6, lr}
 800d8b6:	4d0d      	ldr	r5, [pc, #52]	; (800d8ec <__libc_init_array+0x38>)
 800d8b8:	4c0d      	ldr	r4, [pc, #52]	; (800d8f0 <__libc_init_array+0x3c>)
 800d8ba:	1b64      	subs	r4, r4, r5
 800d8bc:	10a4      	asrs	r4, r4, #2
 800d8be:	2600      	movs	r6, #0
 800d8c0:	42a6      	cmp	r6, r4
 800d8c2:	d109      	bne.n	800d8d8 <__libc_init_array+0x24>
 800d8c4:	4d0b      	ldr	r5, [pc, #44]	; (800d8f4 <__libc_init_array+0x40>)
 800d8c6:	4c0c      	ldr	r4, [pc, #48]	; (800d8f8 <__libc_init_array+0x44>)
 800d8c8:	f004 fb8e 	bl	8011fe8 <_init>
 800d8cc:	1b64      	subs	r4, r4, r5
 800d8ce:	10a4      	asrs	r4, r4, #2
 800d8d0:	2600      	movs	r6, #0
 800d8d2:	42a6      	cmp	r6, r4
 800d8d4:	d105      	bne.n	800d8e2 <__libc_init_array+0x2e>
 800d8d6:	bd70      	pop	{r4, r5, r6, pc}
 800d8d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8dc:	4798      	blx	r3
 800d8de:	3601      	adds	r6, #1
 800d8e0:	e7ee      	b.n	800d8c0 <__libc_init_array+0xc>
 800d8e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d8e6:	4798      	blx	r3
 800d8e8:	3601      	adds	r6, #1
 800d8ea:	e7f2      	b.n	800d8d2 <__libc_init_array+0x1e>
 800d8ec:	08013110 	.word	0x08013110
 800d8f0:	08013110 	.word	0x08013110
 800d8f4:	08013110 	.word	0x08013110
 800d8f8:	08013118 	.word	0x08013118

0800d8fc <malloc>:
 800d8fc:	4b02      	ldr	r3, [pc, #8]	; (800d908 <malloc+0xc>)
 800d8fe:	4601      	mov	r1, r0
 800d900:	6818      	ldr	r0, [r3, #0]
 800d902:	f000 b8b7 	b.w	800da74 <_malloc_r>
 800d906:	bf00      	nop
 800d908:	20000058 	.word	0x20000058

0800d90c <free>:
 800d90c:	4b02      	ldr	r3, [pc, #8]	; (800d918 <free+0xc>)
 800d90e:	4601      	mov	r1, r0
 800d910:	6818      	ldr	r0, [r3, #0]
 800d912:	f000 b843 	b.w	800d99c <_free_r>
 800d916:	bf00      	nop
 800d918:	20000058 	.word	0x20000058

0800d91c <memcmp>:
 800d91c:	b510      	push	{r4, lr}
 800d91e:	3901      	subs	r1, #1
 800d920:	4402      	add	r2, r0
 800d922:	4290      	cmp	r0, r2
 800d924:	d101      	bne.n	800d92a <memcmp+0xe>
 800d926:	2000      	movs	r0, #0
 800d928:	e005      	b.n	800d936 <memcmp+0x1a>
 800d92a:	7803      	ldrb	r3, [r0, #0]
 800d92c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d930:	42a3      	cmp	r3, r4
 800d932:	d001      	beq.n	800d938 <memcmp+0x1c>
 800d934:	1b18      	subs	r0, r3, r4
 800d936:	bd10      	pop	{r4, pc}
 800d938:	3001      	adds	r0, #1
 800d93a:	e7f2      	b.n	800d922 <memcmp+0x6>

0800d93c <memcpy>:
 800d93c:	440a      	add	r2, r1
 800d93e:	4291      	cmp	r1, r2
 800d940:	f100 33ff 	add.w	r3, r0, #4294967295
 800d944:	d100      	bne.n	800d948 <memcpy+0xc>
 800d946:	4770      	bx	lr
 800d948:	b510      	push	{r4, lr}
 800d94a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d94e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d952:	4291      	cmp	r1, r2
 800d954:	d1f9      	bne.n	800d94a <memcpy+0xe>
 800d956:	bd10      	pop	{r4, pc}

0800d958 <memmove>:
 800d958:	4288      	cmp	r0, r1
 800d95a:	b510      	push	{r4, lr}
 800d95c:	eb01 0402 	add.w	r4, r1, r2
 800d960:	d902      	bls.n	800d968 <memmove+0x10>
 800d962:	4284      	cmp	r4, r0
 800d964:	4623      	mov	r3, r4
 800d966:	d807      	bhi.n	800d978 <memmove+0x20>
 800d968:	1e43      	subs	r3, r0, #1
 800d96a:	42a1      	cmp	r1, r4
 800d96c:	d008      	beq.n	800d980 <memmove+0x28>
 800d96e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d972:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d976:	e7f8      	b.n	800d96a <memmove+0x12>
 800d978:	4402      	add	r2, r0
 800d97a:	4601      	mov	r1, r0
 800d97c:	428a      	cmp	r2, r1
 800d97e:	d100      	bne.n	800d982 <memmove+0x2a>
 800d980:	bd10      	pop	{r4, pc}
 800d982:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d986:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d98a:	e7f7      	b.n	800d97c <memmove+0x24>

0800d98c <memset>:
 800d98c:	4402      	add	r2, r0
 800d98e:	4603      	mov	r3, r0
 800d990:	4293      	cmp	r3, r2
 800d992:	d100      	bne.n	800d996 <memset+0xa>
 800d994:	4770      	bx	lr
 800d996:	f803 1b01 	strb.w	r1, [r3], #1
 800d99a:	e7f9      	b.n	800d990 <memset+0x4>

0800d99c <_free_r>:
 800d99c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d99e:	2900      	cmp	r1, #0
 800d9a0:	d044      	beq.n	800da2c <_free_r+0x90>
 800d9a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9a6:	9001      	str	r0, [sp, #4]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	f1a1 0404 	sub.w	r4, r1, #4
 800d9ae:	bfb8      	it	lt
 800d9b0:	18e4      	addlt	r4, r4, r3
 800d9b2:	f003 f84b 	bl	8010a4c <__malloc_lock>
 800d9b6:	4a1e      	ldr	r2, [pc, #120]	; (800da30 <_free_r+0x94>)
 800d9b8:	9801      	ldr	r0, [sp, #4]
 800d9ba:	6813      	ldr	r3, [r2, #0]
 800d9bc:	b933      	cbnz	r3, 800d9cc <_free_r+0x30>
 800d9be:	6063      	str	r3, [r4, #4]
 800d9c0:	6014      	str	r4, [r2, #0]
 800d9c2:	b003      	add	sp, #12
 800d9c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d9c8:	f003 b846 	b.w	8010a58 <__malloc_unlock>
 800d9cc:	42a3      	cmp	r3, r4
 800d9ce:	d908      	bls.n	800d9e2 <_free_r+0x46>
 800d9d0:	6825      	ldr	r5, [r4, #0]
 800d9d2:	1961      	adds	r1, r4, r5
 800d9d4:	428b      	cmp	r3, r1
 800d9d6:	bf01      	itttt	eq
 800d9d8:	6819      	ldreq	r1, [r3, #0]
 800d9da:	685b      	ldreq	r3, [r3, #4]
 800d9dc:	1949      	addeq	r1, r1, r5
 800d9de:	6021      	streq	r1, [r4, #0]
 800d9e0:	e7ed      	b.n	800d9be <_free_r+0x22>
 800d9e2:	461a      	mov	r2, r3
 800d9e4:	685b      	ldr	r3, [r3, #4]
 800d9e6:	b10b      	cbz	r3, 800d9ec <_free_r+0x50>
 800d9e8:	42a3      	cmp	r3, r4
 800d9ea:	d9fa      	bls.n	800d9e2 <_free_r+0x46>
 800d9ec:	6811      	ldr	r1, [r2, #0]
 800d9ee:	1855      	adds	r5, r2, r1
 800d9f0:	42a5      	cmp	r5, r4
 800d9f2:	d10b      	bne.n	800da0c <_free_r+0x70>
 800d9f4:	6824      	ldr	r4, [r4, #0]
 800d9f6:	4421      	add	r1, r4
 800d9f8:	1854      	adds	r4, r2, r1
 800d9fa:	42a3      	cmp	r3, r4
 800d9fc:	6011      	str	r1, [r2, #0]
 800d9fe:	d1e0      	bne.n	800d9c2 <_free_r+0x26>
 800da00:	681c      	ldr	r4, [r3, #0]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	6053      	str	r3, [r2, #4]
 800da06:	4421      	add	r1, r4
 800da08:	6011      	str	r1, [r2, #0]
 800da0a:	e7da      	b.n	800d9c2 <_free_r+0x26>
 800da0c:	d902      	bls.n	800da14 <_free_r+0x78>
 800da0e:	230c      	movs	r3, #12
 800da10:	6003      	str	r3, [r0, #0]
 800da12:	e7d6      	b.n	800d9c2 <_free_r+0x26>
 800da14:	6825      	ldr	r5, [r4, #0]
 800da16:	1961      	adds	r1, r4, r5
 800da18:	428b      	cmp	r3, r1
 800da1a:	bf04      	itt	eq
 800da1c:	6819      	ldreq	r1, [r3, #0]
 800da1e:	685b      	ldreq	r3, [r3, #4]
 800da20:	6063      	str	r3, [r4, #4]
 800da22:	bf04      	itt	eq
 800da24:	1949      	addeq	r1, r1, r5
 800da26:	6021      	streq	r1, [r4, #0]
 800da28:	6054      	str	r4, [r2, #4]
 800da2a:	e7ca      	b.n	800d9c2 <_free_r+0x26>
 800da2c:	b003      	add	sp, #12
 800da2e:	bd30      	pop	{r4, r5, pc}
 800da30:	20009974 	.word	0x20009974

0800da34 <sbrk_aligned>:
 800da34:	b570      	push	{r4, r5, r6, lr}
 800da36:	4e0e      	ldr	r6, [pc, #56]	; (800da70 <sbrk_aligned+0x3c>)
 800da38:	460c      	mov	r4, r1
 800da3a:	6831      	ldr	r1, [r6, #0]
 800da3c:	4605      	mov	r5, r0
 800da3e:	b911      	cbnz	r1, 800da46 <sbrk_aligned+0x12>
 800da40:	f000 fd24 	bl	800e48c <_sbrk_r>
 800da44:	6030      	str	r0, [r6, #0]
 800da46:	4621      	mov	r1, r4
 800da48:	4628      	mov	r0, r5
 800da4a:	f000 fd1f 	bl	800e48c <_sbrk_r>
 800da4e:	1c43      	adds	r3, r0, #1
 800da50:	d00a      	beq.n	800da68 <sbrk_aligned+0x34>
 800da52:	1cc4      	adds	r4, r0, #3
 800da54:	f024 0403 	bic.w	r4, r4, #3
 800da58:	42a0      	cmp	r0, r4
 800da5a:	d007      	beq.n	800da6c <sbrk_aligned+0x38>
 800da5c:	1a21      	subs	r1, r4, r0
 800da5e:	4628      	mov	r0, r5
 800da60:	f000 fd14 	bl	800e48c <_sbrk_r>
 800da64:	3001      	adds	r0, #1
 800da66:	d101      	bne.n	800da6c <sbrk_aligned+0x38>
 800da68:	f04f 34ff 	mov.w	r4, #4294967295
 800da6c:	4620      	mov	r0, r4
 800da6e:	bd70      	pop	{r4, r5, r6, pc}
 800da70:	20009978 	.word	0x20009978

0800da74 <_malloc_r>:
 800da74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da78:	1ccd      	adds	r5, r1, #3
 800da7a:	f025 0503 	bic.w	r5, r5, #3
 800da7e:	3508      	adds	r5, #8
 800da80:	2d0c      	cmp	r5, #12
 800da82:	bf38      	it	cc
 800da84:	250c      	movcc	r5, #12
 800da86:	2d00      	cmp	r5, #0
 800da88:	4607      	mov	r7, r0
 800da8a:	db01      	blt.n	800da90 <_malloc_r+0x1c>
 800da8c:	42a9      	cmp	r1, r5
 800da8e:	d905      	bls.n	800da9c <_malloc_r+0x28>
 800da90:	230c      	movs	r3, #12
 800da92:	603b      	str	r3, [r7, #0]
 800da94:	2600      	movs	r6, #0
 800da96:	4630      	mov	r0, r6
 800da98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da9c:	4e2e      	ldr	r6, [pc, #184]	; (800db58 <_malloc_r+0xe4>)
 800da9e:	f002 ffd5 	bl	8010a4c <__malloc_lock>
 800daa2:	6833      	ldr	r3, [r6, #0]
 800daa4:	461c      	mov	r4, r3
 800daa6:	bb34      	cbnz	r4, 800daf6 <_malloc_r+0x82>
 800daa8:	4629      	mov	r1, r5
 800daaa:	4638      	mov	r0, r7
 800daac:	f7ff ffc2 	bl	800da34 <sbrk_aligned>
 800dab0:	1c43      	adds	r3, r0, #1
 800dab2:	4604      	mov	r4, r0
 800dab4:	d14d      	bne.n	800db52 <_malloc_r+0xde>
 800dab6:	6834      	ldr	r4, [r6, #0]
 800dab8:	4626      	mov	r6, r4
 800daba:	2e00      	cmp	r6, #0
 800dabc:	d140      	bne.n	800db40 <_malloc_r+0xcc>
 800dabe:	6823      	ldr	r3, [r4, #0]
 800dac0:	4631      	mov	r1, r6
 800dac2:	4638      	mov	r0, r7
 800dac4:	eb04 0803 	add.w	r8, r4, r3
 800dac8:	f000 fce0 	bl	800e48c <_sbrk_r>
 800dacc:	4580      	cmp	r8, r0
 800dace:	d13a      	bne.n	800db46 <_malloc_r+0xd2>
 800dad0:	6821      	ldr	r1, [r4, #0]
 800dad2:	3503      	adds	r5, #3
 800dad4:	1a6d      	subs	r5, r5, r1
 800dad6:	f025 0503 	bic.w	r5, r5, #3
 800dada:	3508      	adds	r5, #8
 800dadc:	2d0c      	cmp	r5, #12
 800dade:	bf38      	it	cc
 800dae0:	250c      	movcc	r5, #12
 800dae2:	4629      	mov	r1, r5
 800dae4:	4638      	mov	r0, r7
 800dae6:	f7ff ffa5 	bl	800da34 <sbrk_aligned>
 800daea:	3001      	adds	r0, #1
 800daec:	d02b      	beq.n	800db46 <_malloc_r+0xd2>
 800daee:	6823      	ldr	r3, [r4, #0]
 800daf0:	442b      	add	r3, r5
 800daf2:	6023      	str	r3, [r4, #0]
 800daf4:	e00e      	b.n	800db14 <_malloc_r+0xa0>
 800daf6:	6822      	ldr	r2, [r4, #0]
 800daf8:	1b52      	subs	r2, r2, r5
 800dafa:	d41e      	bmi.n	800db3a <_malloc_r+0xc6>
 800dafc:	2a0b      	cmp	r2, #11
 800dafe:	d916      	bls.n	800db2e <_malloc_r+0xba>
 800db00:	1961      	adds	r1, r4, r5
 800db02:	42a3      	cmp	r3, r4
 800db04:	6025      	str	r5, [r4, #0]
 800db06:	bf18      	it	ne
 800db08:	6059      	strne	r1, [r3, #4]
 800db0a:	6863      	ldr	r3, [r4, #4]
 800db0c:	bf08      	it	eq
 800db0e:	6031      	streq	r1, [r6, #0]
 800db10:	5162      	str	r2, [r4, r5]
 800db12:	604b      	str	r3, [r1, #4]
 800db14:	4638      	mov	r0, r7
 800db16:	f104 060b 	add.w	r6, r4, #11
 800db1a:	f002 ff9d 	bl	8010a58 <__malloc_unlock>
 800db1e:	f026 0607 	bic.w	r6, r6, #7
 800db22:	1d23      	adds	r3, r4, #4
 800db24:	1af2      	subs	r2, r6, r3
 800db26:	d0b6      	beq.n	800da96 <_malloc_r+0x22>
 800db28:	1b9b      	subs	r3, r3, r6
 800db2a:	50a3      	str	r3, [r4, r2]
 800db2c:	e7b3      	b.n	800da96 <_malloc_r+0x22>
 800db2e:	6862      	ldr	r2, [r4, #4]
 800db30:	42a3      	cmp	r3, r4
 800db32:	bf0c      	ite	eq
 800db34:	6032      	streq	r2, [r6, #0]
 800db36:	605a      	strne	r2, [r3, #4]
 800db38:	e7ec      	b.n	800db14 <_malloc_r+0xa0>
 800db3a:	4623      	mov	r3, r4
 800db3c:	6864      	ldr	r4, [r4, #4]
 800db3e:	e7b2      	b.n	800daa6 <_malloc_r+0x32>
 800db40:	4634      	mov	r4, r6
 800db42:	6876      	ldr	r6, [r6, #4]
 800db44:	e7b9      	b.n	800daba <_malloc_r+0x46>
 800db46:	230c      	movs	r3, #12
 800db48:	603b      	str	r3, [r7, #0]
 800db4a:	4638      	mov	r0, r7
 800db4c:	f002 ff84 	bl	8010a58 <__malloc_unlock>
 800db50:	e7a1      	b.n	800da96 <_malloc_r+0x22>
 800db52:	6025      	str	r5, [r4, #0]
 800db54:	e7de      	b.n	800db14 <_malloc_r+0xa0>
 800db56:	bf00      	nop
 800db58:	20009974 	.word	0x20009974

0800db5c <__cvt>:
 800db5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db60:	ec55 4b10 	vmov	r4, r5, d0
 800db64:	2d00      	cmp	r5, #0
 800db66:	460e      	mov	r6, r1
 800db68:	4619      	mov	r1, r3
 800db6a:	462b      	mov	r3, r5
 800db6c:	bfbb      	ittet	lt
 800db6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800db72:	461d      	movlt	r5, r3
 800db74:	2300      	movge	r3, #0
 800db76:	232d      	movlt	r3, #45	; 0x2d
 800db78:	700b      	strb	r3, [r1, #0]
 800db7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800db80:	4691      	mov	r9, r2
 800db82:	f023 0820 	bic.w	r8, r3, #32
 800db86:	bfbc      	itt	lt
 800db88:	4622      	movlt	r2, r4
 800db8a:	4614      	movlt	r4, r2
 800db8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800db90:	d005      	beq.n	800db9e <__cvt+0x42>
 800db92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800db96:	d100      	bne.n	800db9a <__cvt+0x3e>
 800db98:	3601      	adds	r6, #1
 800db9a:	2102      	movs	r1, #2
 800db9c:	e000      	b.n	800dba0 <__cvt+0x44>
 800db9e:	2103      	movs	r1, #3
 800dba0:	ab03      	add	r3, sp, #12
 800dba2:	9301      	str	r3, [sp, #4]
 800dba4:	ab02      	add	r3, sp, #8
 800dba6:	9300      	str	r3, [sp, #0]
 800dba8:	ec45 4b10 	vmov	d0, r4, r5
 800dbac:	4653      	mov	r3, sl
 800dbae:	4632      	mov	r2, r6
 800dbb0:	f001 fcce 	bl	800f550 <_dtoa_r>
 800dbb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dbb8:	4607      	mov	r7, r0
 800dbba:	d102      	bne.n	800dbc2 <__cvt+0x66>
 800dbbc:	f019 0f01 	tst.w	r9, #1
 800dbc0:	d022      	beq.n	800dc08 <__cvt+0xac>
 800dbc2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dbc6:	eb07 0906 	add.w	r9, r7, r6
 800dbca:	d110      	bne.n	800dbee <__cvt+0x92>
 800dbcc:	783b      	ldrb	r3, [r7, #0]
 800dbce:	2b30      	cmp	r3, #48	; 0x30
 800dbd0:	d10a      	bne.n	800dbe8 <__cvt+0x8c>
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	4620      	mov	r0, r4
 800dbd8:	4629      	mov	r1, r5
 800dbda:	f7f2 ff85 	bl	8000ae8 <__aeabi_dcmpeq>
 800dbde:	b918      	cbnz	r0, 800dbe8 <__cvt+0x8c>
 800dbe0:	f1c6 0601 	rsb	r6, r6, #1
 800dbe4:	f8ca 6000 	str.w	r6, [sl]
 800dbe8:	f8da 3000 	ldr.w	r3, [sl]
 800dbec:	4499      	add	r9, r3
 800dbee:	2200      	movs	r2, #0
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	4629      	mov	r1, r5
 800dbf6:	f7f2 ff77 	bl	8000ae8 <__aeabi_dcmpeq>
 800dbfa:	b108      	cbz	r0, 800dc00 <__cvt+0xa4>
 800dbfc:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc00:	2230      	movs	r2, #48	; 0x30
 800dc02:	9b03      	ldr	r3, [sp, #12]
 800dc04:	454b      	cmp	r3, r9
 800dc06:	d307      	bcc.n	800dc18 <__cvt+0xbc>
 800dc08:	9b03      	ldr	r3, [sp, #12]
 800dc0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc0c:	1bdb      	subs	r3, r3, r7
 800dc0e:	4638      	mov	r0, r7
 800dc10:	6013      	str	r3, [r2, #0]
 800dc12:	b004      	add	sp, #16
 800dc14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc18:	1c59      	adds	r1, r3, #1
 800dc1a:	9103      	str	r1, [sp, #12]
 800dc1c:	701a      	strb	r2, [r3, #0]
 800dc1e:	e7f0      	b.n	800dc02 <__cvt+0xa6>

0800dc20 <__exponent>:
 800dc20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc22:	4603      	mov	r3, r0
 800dc24:	2900      	cmp	r1, #0
 800dc26:	bfb8      	it	lt
 800dc28:	4249      	neglt	r1, r1
 800dc2a:	f803 2b02 	strb.w	r2, [r3], #2
 800dc2e:	bfb4      	ite	lt
 800dc30:	222d      	movlt	r2, #45	; 0x2d
 800dc32:	222b      	movge	r2, #43	; 0x2b
 800dc34:	2909      	cmp	r1, #9
 800dc36:	7042      	strb	r2, [r0, #1]
 800dc38:	dd2a      	ble.n	800dc90 <__exponent+0x70>
 800dc3a:	f10d 0407 	add.w	r4, sp, #7
 800dc3e:	46a4      	mov	ip, r4
 800dc40:	270a      	movs	r7, #10
 800dc42:	46a6      	mov	lr, r4
 800dc44:	460a      	mov	r2, r1
 800dc46:	fb91 f6f7 	sdiv	r6, r1, r7
 800dc4a:	fb07 1516 	mls	r5, r7, r6, r1
 800dc4e:	3530      	adds	r5, #48	; 0x30
 800dc50:	2a63      	cmp	r2, #99	; 0x63
 800dc52:	f104 34ff 	add.w	r4, r4, #4294967295
 800dc56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dc5a:	4631      	mov	r1, r6
 800dc5c:	dcf1      	bgt.n	800dc42 <__exponent+0x22>
 800dc5e:	3130      	adds	r1, #48	; 0x30
 800dc60:	f1ae 0502 	sub.w	r5, lr, #2
 800dc64:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dc68:	1c44      	adds	r4, r0, #1
 800dc6a:	4629      	mov	r1, r5
 800dc6c:	4561      	cmp	r1, ip
 800dc6e:	d30a      	bcc.n	800dc86 <__exponent+0x66>
 800dc70:	f10d 0209 	add.w	r2, sp, #9
 800dc74:	eba2 020e 	sub.w	r2, r2, lr
 800dc78:	4565      	cmp	r5, ip
 800dc7a:	bf88      	it	hi
 800dc7c:	2200      	movhi	r2, #0
 800dc7e:	4413      	add	r3, r2
 800dc80:	1a18      	subs	r0, r3, r0
 800dc82:	b003      	add	sp, #12
 800dc84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dc8e:	e7ed      	b.n	800dc6c <__exponent+0x4c>
 800dc90:	2330      	movs	r3, #48	; 0x30
 800dc92:	3130      	adds	r1, #48	; 0x30
 800dc94:	7083      	strb	r3, [r0, #2]
 800dc96:	70c1      	strb	r1, [r0, #3]
 800dc98:	1d03      	adds	r3, r0, #4
 800dc9a:	e7f1      	b.n	800dc80 <__exponent+0x60>

0800dc9c <_printf_float>:
 800dc9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dca0:	ed2d 8b02 	vpush	{d8}
 800dca4:	b08d      	sub	sp, #52	; 0x34
 800dca6:	460c      	mov	r4, r1
 800dca8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dcac:	4616      	mov	r6, r2
 800dcae:	461f      	mov	r7, r3
 800dcb0:	4605      	mov	r5, r0
 800dcb2:	f002 feb1 	bl	8010a18 <_localeconv_r>
 800dcb6:	f8d0 a000 	ldr.w	sl, [r0]
 800dcba:	4650      	mov	r0, sl
 800dcbc:	f7f2 fae8 	bl	8000290 <strlen>
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	930a      	str	r3, [sp, #40]	; 0x28
 800dcc4:	6823      	ldr	r3, [r4, #0]
 800dcc6:	9305      	str	r3, [sp, #20]
 800dcc8:	f8d8 3000 	ldr.w	r3, [r8]
 800dccc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dcd0:	3307      	adds	r3, #7
 800dcd2:	f023 0307 	bic.w	r3, r3, #7
 800dcd6:	f103 0208 	add.w	r2, r3, #8
 800dcda:	f8c8 2000 	str.w	r2, [r8]
 800dcde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dce6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dcea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dcee:	9307      	str	r3, [sp, #28]
 800dcf0:	f8cd 8018 	str.w	r8, [sp, #24]
 800dcf4:	ee08 0a10 	vmov	s16, r0
 800dcf8:	4b9f      	ldr	r3, [pc, #636]	; (800df78 <_printf_float+0x2dc>)
 800dcfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcfe:	f04f 32ff 	mov.w	r2, #4294967295
 800dd02:	f7f2 ff23 	bl	8000b4c <__aeabi_dcmpun>
 800dd06:	bb88      	cbnz	r0, 800dd6c <_printf_float+0xd0>
 800dd08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd0c:	4b9a      	ldr	r3, [pc, #616]	; (800df78 <_printf_float+0x2dc>)
 800dd0e:	f04f 32ff 	mov.w	r2, #4294967295
 800dd12:	f7f2 fefd 	bl	8000b10 <__aeabi_dcmple>
 800dd16:	bb48      	cbnz	r0, 800dd6c <_printf_float+0xd0>
 800dd18:	2200      	movs	r2, #0
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	4640      	mov	r0, r8
 800dd1e:	4649      	mov	r1, r9
 800dd20:	f7f2 feec 	bl	8000afc <__aeabi_dcmplt>
 800dd24:	b110      	cbz	r0, 800dd2c <_printf_float+0x90>
 800dd26:	232d      	movs	r3, #45	; 0x2d
 800dd28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd2c:	4b93      	ldr	r3, [pc, #588]	; (800df7c <_printf_float+0x2e0>)
 800dd2e:	4894      	ldr	r0, [pc, #592]	; (800df80 <_printf_float+0x2e4>)
 800dd30:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dd34:	bf94      	ite	ls
 800dd36:	4698      	movls	r8, r3
 800dd38:	4680      	movhi	r8, r0
 800dd3a:	2303      	movs	r3, #3
 800dd3c:	6123      	str	r3, [r4, #16]
 800dd3e:	9b05      	ldr	r3, [sp, #20]
 800dd40:	f023 0204 	bic.w	r2, r3, #4
 800dd44:	6022      	str	r2, [r4, #0]
 800dd46:	f04f 0900 	mov.w	r9, #0
 800dd4a:	9700      	str	r7, [sp, #0]
 800dd4c:	4633      	mov	r3, r6
 800dd4e:	aa0b      	add	r2, sp, #44	; 0x2c
 800dd50:	4621      	mov	r1, r4
 800dd52:	4628      	mov	r0, r5
 800dd54:	f000 f9d8 	bl	800e108 <_printf_common>
 800dd58:	3001      	adds	r0, #1
 800dd5a:	f040 8090 	bne.w	800de7e <_printf_float+0x1e2>
 800dd5e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd62:	b00d      	add	sp, #52	; 0x34
 800dd64:	ecbd 8b02 	vpop	{d8}
 800dd68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd6c:	4642      	mov	r2, r8
 800dd6e:	464b      	mov	r3, r9
 800dd70:	4640      	mov	r0, r8
 800dd72:	4649      	mov	r1, r9
 800dd74:	f7f2 feea 	bl	8000b4c <__aeabi_dcmpun>
 800dd78:	b140      	cbz	r0, 800dd8c <_printf_float+0xf0>
 800dd7a:	464b      	mov	r3, r9
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	bfbc      	itt	lt
 800dd80:	232d      	movlt	r3, #45	; 0x2d
 800dd82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dd86:	487f      	ldr	r0, [pc, #508]	; (800df84 <_printf_float+0x2e8>)
 800dd88:	4b7f      	ldr	r3, [pc, #508]	; (800df88 <_printf_float+0x2ec>)
 800dd8a:	e7d1      	b.n	800dd30 <_printf_float+0x94>
 800dd8c:	6863      	ldr	r3, [r4, #4]
 800dd8e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800dd92:	9206      	str	r2, [sp, #24]
 800dd94:	1c5a      	adds	r2, r3, #1
 800dd96:	d13f      	bne.n	800de18 <_printf_float+0x17c>
 800dd98:	2306      	movs	r3, #6
 800dd9a:	6063      	str	r3, [r4, #4]
 800dd9c:	9b05      	ldr	r3, [sp, #20]
 800dd9e:	6861      	ldr	r1, [r4, #4]
 800dda0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800dda4:	2300      	movs	r3, #0
 800dda6:	9303      	str	r3, [sp, #12]
 800dda8:	ab0a      	add	r3, sp, #40	; 0x28
 800ddaa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ddae:	ab09      	add	r3, sp, #36	; 0x24
 800ddb0:	ec49 8b10 	vmov	d0, r8, r9
 800ddb4:	9300      	str	r3, [sp, #0]
 800ddb6:	6022      	str	r2, [r4, #0]
 800ddb8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	f7ff fecd 	bl	800db5c <__cvt>
 800ddc2:	9b06      	ldr	r3, [sp, #24]
 800ddc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ddc6:	2b47      	cmp	r3, #71	; 0x47
 800ddc8:	4680      	mov	r8, r0
 800ddca:	d108      	bne.n	800ddde <_printf_float+0x142>
 800ddcc:	1cc8      	adds	r0, r1, #3
 800ddce:	db02      	blt.n	800ddd6 <_printf_float+0x13a>
 800ddd0:	6863      	ldr	r3, [r4, #4]
 800ddd2:	4299      	cmp	r1, r3
 800ddd4:	dd41      	ble.n	800de5a <_printf_float+0x1be>
 800ddd6:	f1ab 0b02 	sub.w	fp, fp, #2
 800ddda:	fa5f fb8b 	uxtb.w	fp, fp
 800ddde:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dde2:	d820      	bhi.n	800de26 <_printf_float+0x18a>
 800dde4:	3901      	subs	r1, #1
 800dde6:	465a      	mov	r2, fp
 800dde8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ddec:	9109      	str	r1, [sp, #36]	; 0x24
 800ddee:	f7ff ff17 	bl	800dc20 <__exponent>
 800ddf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ddf4:	1813      	adds	r3, r2, r0
 800ddf6:	2a01      	cmp	r2, #1
 800ddf8:	4681      	mov	r9, r0
 800ddfa:	6123      	str	r3, [r4, #16]
 800ddfc:	dc02      	bgt.n	800de04 <_printf_float+0x168>
 800ddfe:	6822      	ldr	r2, [r4, #0]
 800de00:	07d2      	lsls	r2, r2, #31
 800de02:	d501      	bpl.n	800de08 <_printf_float+0x16c>
 800de04:	3301      	adds	r3, #1
 800de06:	6123      	str	r3, [r4, #16]
 800de08:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d09c      	beq.n	800dd4a <_printf_float+0xae>
 800de10:	232d      	movs	r3, #45	; 0x2d
 800de12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de16:	e798      	b.n	800dd4a <_printf_float+0xae>
 800de18:	9a06      	ldr	r2, [sp, #24]
 800de1a:	2a47      	cmp	r2, #71	; 0x47
 800de1c:	d1be      	bne.n	800dd9c <_printf_float+0x100>
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d1bc      	bne.n	800dd9c <_printf_float+0x100>
 800de22:	2301      	movs	r3, #1
 800de24:	e7b9      	b.n	800dd9a <_printf_float+0xfe>
 800de26:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800de2a:	d118      	bne.n	800de5e <_printf_float+0x1c2>
 800de2c:	2900      	cmp	r1, #0
 800de2e:	6863      	ldr	r3, [r4, #4]
 800de30:	dd0b      	ble.n	800de4a <_printf_float+0x1ae>
 800de32:	6121      	str	r1, [r4, #16]
 800de34:	b913      	cbnz	r3, 800de3c <_printf_float+0x1a0>
 800de36:	6822      	ldr	r2, [r4, #0]
 800de38:	07d0      	lsls	r0, r2, #31
 800de3a:	d502      	bpl.n	800de42 <_printf_float+0x1a6>
 800de3c:	3301      	adds	r3, #1
 800de3e:	440b      	add	r3, r1
 800de40:	6123      	str	r3, [r4, #16]
 800de42:	65a1      	str	r1, [r4, #88]	; 0x58
 800de44:	f04f 0900 	mov.w	r9, #0
 800de48:	e7de      	b.n	800de08 <_printf_float+0x16c>
 800de4a:	b913      	cbnz	r3, 800de52 <_printf_float+0x1b6>
 800de4c:	6822      	ldr	r2, [r4, #0]
 800de4e:	07d2      	lsls	r2, r2, #31
 800de50:	d501      	bpl.n	800de56 <_printf_float+0x1ba>
 800de52:	3302      	adds	r3, #2
 800de54:	e7f4      	b.n	800de40 <_printf_float+0x1a4>
 800de56:	2301      	movs	r3, #1
 800de58:	e7f2      	b.n	800de40 <_printf_float+0x1a4>
 800de5a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800de5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de60:	4299      	cmp	r1, r3
 800de62:	db05      	blt.n	800de70 <_printf_float+0x1d4>
 800de64:	6823      	ldr	r3, [r4, #0]
 800de66:	6121      	str	r1, [r4, #16]
 800de68:	07d8      	lsls	r0, r3, #31
 800de6a:	d5ea      	bpl.n	800de42 <_printf_float+0x1a6>
 800de6c:	1c4b      	adds	r3, r1, #1
 800de6e:	e7e7      	b.n	800de40 <_printf_float+0x1a4>
 800de70:	2900      	cmp	r1, #0
 800de72:	bfd4      	ite	le
 800de74:	f1c1 0202 	rsble	r2, r1, #2
 800de78:	2201      	movgt	r2, #1
 800de7a:	4413      	add	r3, r2
 800de7c:	e7e0      	b.n	800de40 <_printf_float+0x1a4>
 800de7e:	6823      	ldr	r3, [r4, #0]
 800de80:	055a      	lsls	r2, r3, #21
 800de82:	d407      	bmi.n	800de94 <_printf_float+0x1f8>
 800de84:	6923      	ldr	r3, [r4, #16]
 800de86:	4642      	mov	r2, r8
 800de88:	4631      	mov	r1, r6
 800de8a:	4628      	mov	r0, r5
 800de8c:	47b8      	blx	r7
 800de8e:	3001      	adds	r0, #1
 800de90:	d12c      	bne.n	800deec <_printf_float+0x250>
 800de92:	e764      	b.n	800dd5e <_printf_float+0xc2>
 800de94:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800de98:	f240 80e0 	bls.w	800e05c <_printf_float+0x3c0>
 800de9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dea0:	2200      	movs	r2, #0
 800dea2:	2300      	movs	r3, #0
 800dea4:	f7f2 fe20 	bl	8000ae8 <__aeabi_dcmpeq>
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d034      	beq.n	800df16 <_printf_float+0x27a>
 800deac:	4a37      	ldr	r2, [pc, #220]	; (800df8c <_printf_float+0x2f0>)
 800deae:	2301      	movs	r3, #1
 800deb0:	4631      	mov	r1, r6
 800deb2:	4628      	mov	r0, r5
 800deb4:	47b8      	blx	r7
 800deb6:	3001      	adds	r0, #1
 800deb8:	f43f af51 	beq.w	800dd5e <_printf_float+0xc2>
 800debc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dec0:	429a      	cmp	r2, r3
 800dec2:	db02      	blt.n	800deca <_printf_float+0x22e>
 800dec4:	6823      	ldr	r3, [r4, #0]
 800dec6:	07d8      	lsls	r0, r3, #31
 800dec8:	d510      	bpl.n	800deec <_printf_float+0x250>
 800deca:	ee18 3a10 	vmov	r3, s16
 800dece:	4652      	mov	r2, sl
 800ded0:	4631      	mov	r1, r6
 800ded2:	4628      	mov	r0, r5
 800ded4:	47b8      	blx	r7
 800ded6:	3001      	adds	r0, #1
 800ded8:	f43f af41 	beq.w	800dd5e <_printf_float+0xc2>
 800dedc:	f04f 0800 	mov.w	r8, #0
 800dee0:	f104 091a 	add.w	r9, r4, #26
 800dee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dee6:	3b01      	subs	r3, #1
 800dee8:	4543      	cmp	r3, r8
 800deea:	dc09      	bgt.n	800df00 <_printf_float+0x264>
 800deec:	6823      	ldr	r3, [r4, #0]
 800deee:	079b      	lsls	r3, r3, #30
 800def0:	f100 8105 	bmi.w	800e0fe <_printf_float+0x462>
 800def4:	68e0      	ldr	r0, [r4, #12]
 800def6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800def8:	4298      	cmp	r0, r3
 800defa:	bfb8      	it	lt
 800defc:	4618      	movlt	r0, r3
 800defe:	e730      	b.n	800dd62 <_printf_float+0xc6>
 800df00:	2301      	movs	r3, #1
 800df02:	464a      	mov	r2, r9
 800df04:	4631      	mov	r1, r6
 800df06:	4628      	mov	r0, r5
 800df08:	47b8      	blx	r7
 800df0a:	3001      	adds	r0, #1
 800df0c:	f43f af27 	beq.w	800dd5e <_printf_float+0xc2>
 800df10:	f108 0801 	add.w	r8, r8, #1
 800df14:	e7e6      	b.n	800dee4 <_printf_float+0x248>
 800df16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df18:	2b00      	cmp	r3, #0
 800df1a:	dc39      	bgt.n	800df90 <_printf_float+0x2f4>
 800df1c:	4a1b      	ldr	r2, [pc, #108]	; (800df8c <_printf_float+0x2f0>)
 800df1e:	2301      	movs	r3, #1
 800df20:	4631      	mov	r1, r6
 800df22:	4628      	mov	r0, r5
 800df24:	47b8      	blx	r7
 800df26:	3001      	adds	r0, #1
 800df28:	f43f af19 	beq.w	800dd5e <_printf_float+0xc2>
 800df2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df30:	4313      	orrs	r3, r2
 800df32:	d102      	bne.n	800df3a <_printf_float+0x29e>
 800df34:	6823      	ldr	r3, [r4, #0]
 800df36:	07d9      	lsls	r1, r3, #31
 800df38:	d5d8      	bpl.n	800deec <_printf_float+0x250>
 800df3a:	ee18 3a10 	vmov	r3, s16
 800df3e:	4652      	mov	r2, sl
 800df40:	4631      	mov	r1, r6
 800df42:	4628      	mov	r0, r5
 800df44:	47b8      	blx	r7
 800df46:	3001      	adds	r0, #1
 800df48:	f43f af09 	beq.w	800dd5e <_printf_float+0xc2>
 800df4c:	f04f 0900 	mov.w	r9, #0
 800df50:	f104 0a1a 	add.w	sl, r4, #26
 800df54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df56:	425b      	negs	r3, r3
 800df58:	454b      	cmp	r3, r9
 800df5a:	dc01      	bgt.n	800df60 <_printf_float+0x2c4>
 800df5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df5e:	e792      	b.n	800de86 <_printf_float+0x1ea>
 800df60:	2301      	movs	r3, #1
 800df62:	4652      	mov	r2, sl
 800df64:	4631      	mov	r1, r6
 800df66:	4628      	mov	r0, r5
 800df68:	47b8      	blx	r7
 800df6a:	3001      	adds	r0, #1
 800df6c:	f43f aef7 	beq.w	800dd5e <_printf_float+0xc2>
 800df70:	f109 0901 	add.w	r9, r9, #1
 800df74:	e7ee      	b.n	800df54 <_printf_float+0x2b8>
 800df76:	bf00      	nop
 800df78:	7fefffff 	.word	0x7fefffff
 800df7c:	08012d6c 	.word	0x08012d6c
 800df80:	08012d70 	.word	0x08012d70
 800df84:	08012d78 	.word	0x08012d78
 800df88:	08012d74 	.word	0x08012d74
 800df8c:	08012d7c 	.word	0x08012d7c
 800df90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800df92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df94:	429a      	cmp	r2, r3
 800df96:	bfa8      	it	ge
 800df98:	461a      	movge	r2, r3
 800df9a:	2a00      	cmp	r2, #0
 800df9c:	4691      	mov	r9, r2
 800df9e:	dc37      	bgt.n	800e010 <_printf_float+0x374>
 800dfa0:	f04f 0b00 	mov.w	fp, #0
 800dfa4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfa8:	f104 021a 	add.w	r2, r4, #26
 800dfac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dfae:	9305      	str	r3, [sp, #20]
 800dfb0:	eba3 0309 	sub.w	r3, r3, r9
 800dfb4:	455b      	cmp	r3, fp
 800dfb6:	dc33      	bgt.n	800e020 <_printf_float+0x384>
 800dfb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	db3b      	blt.n	800e038 <_printf_float+0x39c>
 800dfc0:	6823      	ldr	r3, [r4, #0]
 800dfc2:	07da      	lsls	r2, r3, #31
 800dfc4:	d438      	bmi.n	800e038 <_printf_float+0x39c>
 800dfc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfc8:	9a05      	ldr	r2, [sp, #20]
 800dfca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfcc:	1a9a      	subs	r2, r3, r2
 800dfce:	eba3 0901 	sub.w	r9, r3, r1
 800dfd2:	4591      	cmp	r9, r2
 800dfd4:	bfa8      	it	ge
 800dfd6:	4691      	movge	r9, r2
 800dfd8:	f1b9 0f00 	cmp.w	r9, #0
 800dfdc:	dc35      	bgt.n	800e04a <_printf_float+0x3ae>
 800dfde:	f04f 0800 	mov.w	r8, #0
 800dfe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfe6:	f104 0a1a 	add.w	sl, r4, #26
 800dfea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfee:	1a9b      	subs	r3, r3, r2
 800dff0:	eba3 0309 	sub.w	r3, r3, r9
 800dff4:	4543      	cmp	r3, r8
 800dff6:	f77f af79 	ble.w	800deec <_printf_float+0x250>
 800dffa:	2301      	movs	r3, #1
 800dffc:	4652      	mov	r2, sl
 800dffe:	4631      	mov	r1, r6
 800e000:	4628      	mov	r0, r5
 800e002:	47b8      	blx	r7
 800e004:	3001      	adds	r0, #1
 800e006:	f43f aeaa 	beq.w	800dd5e <_printf_float+0xc2>
 800e00a:	f108 0801 	add.w	r8, r8, #1
 800e00e:	e7ec      	b.n	800dfea <_printf_float+0x34e>
 800e010:	4613      	mov	r3, r2
 800e012:	4631      	mov	r1, r6
 800e014:	4642      	mov	r2, r8
 800e016:	4628      	mov	r0, r5
 800e018:	47b8      	blx	r7
 800e01a:	3001      	adds	r0, #1
 800e01c:	d1c0      	bne.n	800dfa0 <_printf_float+0x304>
 800e01e:	e69e      	b.n	800dd5e <_printf_float+0xc2>
 800e020:	2301      	movs	r3, #1
 800e022:	4631      	mov	r1, r6
 800e024:	4628      	mov	r0, r5
 800e026:	9205      	str	r2, [sp, #20]
 800e028:	47b8      	blx	r7
 800e02a:	3001      	adds	r0, #1
 800e02c:	f43f ae97 	beq.w	800dd5e <_printf_float+0xc2>
 800e030:	9a05      	ldr	r2, [sp, #20]
 800e032:	f10b 0b01 	add.w	fp, fp, #1
 800e036:	e7b9      	b.n	800dfac <_printf_float+0x310>
 800e038:	ee18 3a10 	vmov	r3, s16
 800e03c:	4652      	mov	r2, sl
 800e03e:	4631      	mov	r1, r6
 800e040:	4628      	mov	r0, r5
 800e042:	47b8      	blx	r7
 800e044:	3001      	adds	r0, #1
 800e046:	d1be      	bne.n	800dfc6 <_printf_float+0x32a>
 800e048:	e689      	b.n	800dd5e <_printf_float+0xc2>
 800e04a:	9a05      	ldr	r2, [sp, #20]
 800e04c:	464b      	mov	r3, r9
 800e04e:	4442      	add	r2, r8
 800e050:	4631      	mov	r1, r6
 800e052:	4628      	mov	r0, r5
 800e054:	47b8      	blx	r7
 800e056:	3001      	adds	r0, #1
 800e058:	d1c1      	bne.n	800dfde <_printf_float+0x342>
 800e05a:	e680      	b.n	800dd5e <_printf_float+0xc2>
 800e05c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e05e:	2a01      	cmp	r2, #1
 800e060:	dc01      	bgt.n	800e066 <_printf_float+0x3ca>
 800e062:	07db      	lsls	r3, r3, #31
 800e064:	d538      	bpl.n	800e0d8 <_printf_float+0x43c>
 800e066:	2301      	movs	r3, #1
 800e068:	4642      	mov	r2, r8
 800e06a:	4631      	mov	r1, r6
 800e06c:	4628      	mov	r0, r5
 800e06e:	47b8      	blx	r7
 800e070:	3001      	adds	r0, #1
 800e072:	f43f ae74 	beq.w	800dd5e <_printf_float+0xc2>
 800e076:	ee18 3a10 	vmov	r3, s16
 800e07a:	4652      	mov	r2, sl
 800e07c:	4631      	mov	r1, r6
 800e07e:	4628      	mov	r0, r5
 800e080:	47b8      	blx	r7
 800e082:	3001      	adds	r0, #1
 800e084:	f43f ae6b 	beq.w	800dd5e <_printf_float+0xc2>
 800e088:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e08c:	2200      	movs	r2, #0
 800e08e:	2300      	movs	r3, #0
 800e090:	f7f2 fd2a 	bl	8000ae8 <__aeabi_dcmpeq>
 800e094:	b9d8      	cbnz	r0, 800e0ce <_printf_float+0x432>
 800e096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e098:	f108 0201 	add.w	r2, r8, #1
 800e09c:	3b01      	subs	r3, #1
 800e09e:	4631      	mov	r1, r6
 800e0a0:	4628      	mov	r0, r5
 800e0a2:	47b8      	blx	r7
 800e0a4:	3001      	adds	r0, #1
 800e0a6:	d10e      	bne.n	800e0c6 <_printf_float+0x42a>
 800e0a8:	e659      	b.n	800dd5e <_printf_float+0xc2>
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	4652      	mov	r2, sl
 800e0ae:	4631      	mov	r1, r6
 800e0b0:	4628      	mov	r0, r5
 800e0b2:	47b8      	blx	r7
 800e0b4:	3001      	adds	r0, #1
 800e0b6:	f43f ae52 	beq.w	800dd5e <_printf_float+0xc2>
 800e0ba:	f108 0801 	add.w	r8, r8, #1
 800e0be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0c0:	3b01      	subs	r3, #1
 800e0c2:	4543      	cmp	r3, r8
 800e0c4:	dcf1      	bgt.n	800e0aa <_printf_float+0x40e>
 800e0c6:	464b      	mov	r3, r9
 800e0c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e0cc:	e6dc      	b.n	800de88 <_printf_float+0x1ec>
 800e0ce:	f04f 0800 	mov.w	r8, #0
 800e0d2:	f104 0a1a 	add.w	sl, r4, #26
 800e0d6:	e7f2      	b.n	800e0be <_printf_float+0x422>
 800e0d8:	2301      	movs	r3, #1
 800e0da:	4642      	mov	r2, r8
 800e0dc:	e7df      	b.n	800e09e <_printf_float+0x402>
 800e0de:	2301      	movs	r3, #1
 800e0e0:	464a      	mov	r2, r9
 800e0e2:	4631      	mov	r1, r6
 800e0e4:	4628      	mov	r0, r5
 800e0e6:	47b8      	blx	r7
 800e0e8:	3001      	adds	r0, #1
 800e0ea:	f43f ae38 	beq.w	800dd5e <_printf_float+0xc2>
 800e0ee:	f108 0801 	add.w	r8, r8, #1
 800e0f2:	68e3      	ldr	r3, [r4, #12]
 800e0f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0f6:	1a5b      	subs	r3, r3, r1
 800e0f8:	4543      	cmp	r3, r8
 800e0fa:	dcf0      	bgt.n	800e0de <_printf_float+0x442>
 800e0fc:	e6fa      	b.n	800def4 <_printf_float+0x258>
 800e0fe:	f04f 0800 	mov.w	r8, #0
 800e102:	f104 0919 	add.w	r9, r4, #25
 800e106:	e7f4      	b.n	800e0f2 <_printf_float+0x456>

0800e108 <_printf_common>:
 800e108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e10c:	4616      	mov	r6, r2
 800e10e:	4699      	mov	r9, r3
 800e110:	688a      	ldr	r2, [r1, #8]
 800e112:	690b      	ldr	r3, [r1, #16]
 800e114:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e118:	4293      	cmp	r3, r2
 800e11a:	bfb8      	it	lt
 800e11c:	4613      	movlt	r3, r2
 800e11e:	6033      	str	r3, [r6, #0]
 800e120:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e124:	4607      	mov	r7, r0
 800e126:	460c      	mov	r4, r1
 800e128:	b10a      	cbz	r2, 800e12e <_printf_common+0x26>
 800e12a:	3301      	adds	r3, #1
 800e12c:	6033      	str	r3, [r6, #0]
 800e12e:	6823      	ldr	r3, [r4, #0]
 800e130:	0699      	lsls	r1, r3, #26
 800e132:	bf42      	ittt	mi
 800e134:	6833      	ldrmi	r3, [r6, #0]
 800e136:	3302      	addmi	r3, #2
 800e138:	6033      	strmi	r3, [r6, #0]
 800e13a:	6825      	ldr	r5, [r4, #0]
 800e13c:	f015 0506 	ands.w	r5, r5, #6
 800e140:	d106      	bne.n	800e150 <_printf_common+0x48>
 800e142:	f104 0a19 	add.w	sl, r4, #25
 800e146:	68e3      	ldr	r3, [r4, #12]
 800e148:	6832      	ldr	r2, [r6, #0]
 800e14a:	1a9b      	subs	r3, r3, r2
 800e14c:	42ab      	cmp	r3, r5
 800e14e:	dc26      	bgt.n	800e19e <_printf_common+0x96>
 800e150:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e154:	1e13      	subs	r3, r2, #0
 800e156:	6822      	ldr	r2, [r4, #0]
 800e158:	bf18      	it	ne
 800e15a:	2301      	movne	r3, #1
 800e15c:	0692      	lsls	r2, r2, #26
 800e15e:	d42b      	bmi.n	800e1b8 <_printf_common+0xb0>
 800e160:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e164:	4649      	mov	r1, r9
 800e166:	4638      	mov	r0, r7
 800e168:	47c0      	blx	r8
 800e16a:	3001      	adds	r0, #1
 800e16c:	d01e      	beq.n	800e1ac <_printf_common+0xa4>
 800e16e:	6823      	ldr	r3, [r4, #0]
 800e170:	68e5      	ldr	r5, [r4, #12]
 800e172:	6832      	ldr	r2, [r6, #0]
 800e174:	f003 0306 	and.w	r3, r3, #6
 800e178:	2b04      	cmp	r3, #4
 800e17a:	bf08      	it	eq
 800e17c:	1aad      	subeq	r5, r5, r2
 800e17e:	68a3      	ldr	r3, [r4, #8]
 800e180:	6922      	ldr	r2, [r4, #16]
 800e182:	bf0c      	ite	eq
 800e184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e188:	2500      	movne	r5, #0
 800e18a:	4293      	cmp	r3, r2
 800e18c:	bfc4      	itt	gt
 800e18e:	1a9b      	subgt	r3, r3, r2
 800e190:	18ed      	addgt	r5, r5, r3
 800e192:	2600      	movs	r6, #0
 800e194:	341a      	adds	r4, #26
 800e196:	42b5      	cmp	r5, r6
 800e198:	d11a      	bne.n	800e1d0 <_printf_common+0xc8>
 800e19a:	2000      	movs	r0, #0
 800e19c:	e008      	b.n	800e1b0 <_printf_common+0xa8>
 800e19e:	2301      	movs	r3, #1
 800e1a0:	4652      	mov	r2, sl
 800e1a2:	4649      	mov	r1, r9
 800e1a4:	4638      	mov	r0, r7
 800e1a6:	47c0      	blx	r8
 800e1a8:	3001      	adds	r0, #1
 800e1aa:	d103      	bne.n	800e1b4 <_printf_common+0xac>
 800e1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1b4:	3501      	adds	r5, #1
 800e1b6:	e7c6      	b.n	800e146 <_printf_common+0x3e>
 800e1b8:	18e1      	adds	r1, r4, r3
 800e1ba:	1c5a      	adds	r2, r3, #1
 800e1bc:	2030      	movs	r0, #48	; 0x30
 800e1be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e1c2:	4422      	add	r2, r4
 800e1c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e1c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e1cc:	3302      	adds	r3, #2
 800e1ce:	e7c7      	b.n	800e160 <_printf_common+0x58>
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	4622      	mov	r2, r4
 800e1d4:	4649      	mov	r1, r9
 800e1d6:	4638      	mov	r0, r7
 800e1d8:	47c0      	blx	r8
 800e1da:	3001      	adds	r0, #1
 800e1dc:	d0e6      	beq.n	800e1ac <_printf_common+0xa4>
 800e1de:	3601      	adds	r6, #1
 800e1e0:	e7d9      	b.n	800e196 <_printf_common+0x8e>
	...

0800e1e4 <_printf_i>:
 800e1e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1e8:	7e0f      	ldrb	r7, [r1, #24]
 800e1ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e1ec:	2f78      	cmp	r7, #120	; 0x78
 800e1ee:	4691      	mov	r9, r2
 800e1f0:	4680      	mov	r8, r0
 800e1f2:	460c      	mov	r4, r1
 800e1f4:	469a      	mov	sl, r3
 800e1f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e1fa:	d807      	bhi.n	800e20c <_printf_i+0x28>
 800e1fc:	2f62      	cmp	r7, #98	; 0x62
 800e1fe:	d80a      	bhi.n	800e216 <_printf_i+0x32>
 800e200:	2f00      	cmp	r7, #0
 800e202:	f000 80d8 	beq.w	800e3b6 <_printf_i+0x1d2>
 800e206:	2f58      	cmp	r7, #88	; 0x58
 800e208:	f000 80a3 	beq.w	800e352 <_printf_i+0x16e>
 800e20c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e210:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e214:	e03a      	b.n	800e28c <_printf_i+0xa8>
 800e216:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e21a:	2b15      	cmp	r3, #21
 800e21c:	d8f6      	bhi.n	800e20c <_printf_i+0x28>
 800e21e:	a101      	add	r1, pc, #4	; (adr r1, 800e224 <_printf_i+0x40>)
 800e220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e224:	0800e27d 	.word	0x0800e27d
 800e228:	0800e291 	.word	0x0800e291
 800e22c:	0800e20d 	.word	0x0800e20d
 800e230:	0800e20d 	.word	0x0800e20d
 800e234:	0800e20d 	.word	0x0800e20d
 800e238:	0800e20d 	.word	0x0800e20d
 800e23c:	0800e291 	.word	0x0800e291
 800e240:	0800e20d 	.word	0x0800e20d
 800e244:	0800e20d 	.word	0x0800e20d
 800e248:	0800e20d 	.word	0x0800e20d
 800e24c:	0800e20d 	.word	0x0800e20d
 800e250:	0800e39d 	.word	0x0800e39d
 800e254:	0800e2c1 	.word	0x0800e2c1
 800e258:	0800e37f 	.word	0x0800e37f
 800e25c:	0800e20d 	.word	0x0800e20d
 800e260:	0800e20d 	.word	0x0800e20d
 800e264:	0800e3bf 	.word	0x0800e3bf
 800e268:	0800e20d 	.word	0x0800e20d
 800e26c:	0800e2c1 	.word	0x0800e2c1
 800e270:	0800e20d 	.word	0x0800e20d
 800e274:	0800e20d 	.word	0x0800e20d
 800e278:	0800e387 	.word	0x0800e387
 800e27c:	682b      	ldr	r3, [r5, #0]
 800e27e:	1d1a      	adds	r2, r3, #4
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	602a      	str	r2, [r5, #0]
 800e284:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e28c:	2301      	movs	r3, #1
 800e28e:	e0a3      	b.n	800e3d8 <_printf_i+0x1f4>
 800e290:	6820      	ldr	r0, [r4, #0]
 800e292:	6829      	ldr	r1, [r5, #0]
 800e294:	0606      	lsls	r6, r0, #24
 800e296:	f101 0304 	add.w	r3, r1, #4
 800e29a:	d50a      	bpl.n	800e2b2 <_printf_i+0xce>
 800e29c:	680e      	ldr	r6, [r1, #0]
 800e29e:	602b      	str	r3, [r5, #0]
 800e2a0:	2e00      	cmp	r6, #0
 800e2a2:	da03      	bge.n	800e2ac <_printf_i+0xc8>
 800e2a4:	232d      	movs	r3, #45	; 0x2d
 800e2a6:	4276      	negs	r6, r6
 800e2a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e2ac:	485e      	ldr	r0, [pc, #376]	; (800e428 <_printf_i+0x244>)
 800e2ae:	230a      	movs	r3, #10
 800e2b0:	e019      	b.n	800e2e6 <_printf_i+0x102>
 800e2b2:	680e      	ldr	r6, [r1, #0]
 800e2b4:	602b      	str	r3, [r5, #0]
 800e2b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e2ba:	bf18      	it	ne
 800e2bc:	b236      	sxthne	r6, r6
 800e2be:	e7ef      	b.n	800e2a0 <_printf_i+0xbc>
 800e2c0:	682b      	ldr	r3, [r5, #0]
 800e2c2:	6820      	ldr	r0, [r4, #0]
 800e2c4:	1d19      	adds	r1, r3, #4
 800e2c6:	6029      	str	r1, [r5, #0]
 800e2c8:	0601      	lsls	r1, r0, #24
 800e2ca:	d501      	bpl.n	800e2d0 <_printf_i+0xec>
 800e2cc:	681e      	ldr	r6, [r3, #0]
 800e2ce:	e002      	b.n	800e2d6 <_printf_i+0xf2>
 800e2d0:	0646      	lsls	r6, r0, #25
 800e2d2:	d5fb      	bpl.n	800e2cc <_printf_i+0xe8>
 800e2d4:	881e      	ldrh	r6, [r3, #0]
 800e2d6:	4854      	ldr	r0, [pc, #336]	; (800e428 <_printf_i+0x244>)
 800e2d8:	2f6f      	cmp	r7, #111	; 0x6f
 800e2da:	bf0c      	ite	eq
 800e2dc:	2308      	moveq	r3, #8
 800e2de:	230a      	movne	r3, #10
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e2e6:	6865      	ldr	r5, [r4, #4]
 800e2e8:	60a5      	str	r5, [r4, #8]
 800e2ea:	2d00      	cmp	r5, #0
 800e2ec:	bfa2      	ittt	ge
 800e2ee:	6821      	ldrge	r1, [r4, #0]
 800e2f0:	f021 0104 	bicge.w	r1, r1, #4
 800e2f4:	6021      	strge	r1, [r4, #0]
 800e2f6:	b90e      	cbnz	r6, 800e2fc <_printf_i+0x118>
 800e2f8:	2d00      	cmp	r5, #0
 800e2fa:	d04d      	beq.n	800e398 <_printf_i+0x1b4>
 800e2fc:	4615      	mov	r5, r2
 800e2fe:	fbb6 f1f3 	udiv	r1, r6, r3
 800e302:	fb03 6711 	mls	r7, r3, r1, r6
 800e306:	5dc7      	ldrb	r7, [r0, r7]
 800e308:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e30c:	4637      	mov	r7, r6
 800e30e:	42bb      	cmp	r3, r7
 800e310:	460e      	mov	r6, r1
 800e312:	d9f4      	bls.n	800e2fe <_printf_i+0x11a>
 800e314:	2b08      	cmp	r3, #8
 800e316:	d10b      	bne.n	800e330 <_printf_i+0x14c>
 800e318:	6823      	ldr	r3, [r4, #0]
 800e31a:	07de      	lsls	r6, r3, #31
 800e31c:	d508      	bpl.n	800e330 <_printf_i+0x14c>
 800e31e:	6923      	ldr	r3, [r4, #16]
 800e320:	6861      	ldr	r1, [r4, #4]
 800e322:	4299      	cmp	r1, r3
 800e324:	bfde      	ittt	le
 800e326:	2330      	movle	r3, #48	; 0x30
 800e328:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e32c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e330:	1b52      	subs	r2, r2, r5
 800e332:	6122      	str	r2, [r4, #16]
 800e334:	f8cd a000 	str.w	sl, [sp]
 800e338:	464b      	mov	r3, r9
 800e33a:	aa03      	add	r2, sp, #12
 800e33c:	4621      	mov	r1, r4
 800e33e:	4640      	mov	r0, r8
 800e340:	f7ff fee2 	bl	800e108 <_printf_common>
 800e344:	3001      	adds	r0, #1
 800e346:	d14c      	bne.n	800e3e2 <_printf_i+0x1fe>
 800e348:	f04f 30ff 	mov.w	r0, #4294967295
 800e34c:	b004      	add	sp, #16
 800e34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e352:	4835      	ldr	r0, [pc, #212]	; (800e428 <_printf_i+0x244>)
 800e354:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e358:	6829      	ldr	r1, [r5, #0]
 800e35a:	6823      	ldr	r3, [r4, #0]
 800e35c:	f851 6b04 	ldr.w	r6, [r1], #4
 800e360:	6029      	str	r1, [r5, #0]
 800e362:	061d      	lsls	r5, r3, #24
 800e364:	d514      	bpl.n	800e390 <_printf_i+0x1ac>
 800e366:	07df      	lsls	r7, r3, #31
 800e368:	bf44      	itt	mi
 800e36a:	f043 0320 	orrmi.w	r3, r3, #32
 800e36e:	6023      	strmi	r3, [r4, #0]
 800e370:	b91e      	cbnz	r6, 800e37a <_printf_i+0x196>
 800e372:	6823      	ldr	r3, [r4, #0]
 800e374:	f023 0320 	bic.w	r3, r3, #32
 800e378:	6023      	str	r3, [r4, #0]
 800e37a:	2310      	movs	r3, #16
 800e37c:	e7b0      	b.n	800e2e0 <_printf_i+0xfc>
 800e37e:	6823      	ldr	r3, [r4, #0]
 800e380:	f043 0320 	orr.w	r3, r3, #32
 800e384:	6023      	str	r3, [r4, #0]
 800e386:	2378      	movs	r3, #120	; 0x78
 800e388:	4828      	ldr	r0, [pc, #160]	; (800e42c <_printf_i+0x248>)
 800e38a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e38e:	e7e3      	b.n	800e358 <_printf_i+0x174>
 800e390:	0659      	lsls	r1, r3, #25
 800e392:	bf48      	it	mi
 800e394:	b2b6      	uxthmi	r6, r6
 800e396:	e7e6      	b.n	800e366 <_printf_i+0x182>
 800e398:	4615      	mov	r5, r2
 800e39a:	e7bb      	b.n	800e314 <_printf_i+0x130>
 800e39c:	682b      	ldr	r3, [r5, #0]
 800e39e:	6826      	ldr	r6, [r4, #0]
 800e3a0:	6961      	ldr	r1, [r4, #20]
 800e3a2:	1d18      	adds	r0, r3, #4
 800e3a4:	6028      	str	r0, [r5, #0]
 800e3a6:	0635      	lsls	r5, r6, #24
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	d501      	bpl.n	800e3b0 <_printf_i+0x1cc>
 800e3ac:	6019      	str	r1, [r3, #0]
 800e3ae:	e002      	b.n	800e3b6 <_printf_i+0x1d2>
 800e3b0:	0670      	lsls	r0, r6, #25
 800e3b2:	d5fb      	bpl.n	800e3ac <_printf_i+0x1c8>
 800e3b4:	8019      	strh	r1, [r3, #0]
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	6123      	str	r3, [r4, #16]
 800e3ba:	4615      	mov	r5, r2
 800e3bc:	e7ba      	b.n	800e334 <_printf_i+0x150>
 800e3be:	682b      	ldr	r3, [r5, #0]
 800e3c0:	1d1a      	adds	r2, r3, #4
 800e3c2:	602a      	str	r2, [r5, #0]
 800e3c4:	681d      	ldr	r5, [r3, #0]
 800e3c6:	6862      	ldr	r2, [r4, #4]
 800e3c8:	2100      	movs	r1, #0
 800e3ca:	4628      	mov	r0, r5
 800e3cc:	f7f1 ff10 	bl	80001f0 <memchr>
 800e3d0:	b108      	cbz	r0, 800e3d6 <_printf_i+0x1f2>
 800e3d2:	1b40      	subs	r0, r0, r5
 800e3d4:	6060      	str	r0, [r4, #4]
 800e3d6:	6863      	ldr	r3, [r4, #4]
 800e3d8:	6123      	str	r3, [r4, #16]
 800e3da:	2300      	movs	r3, #0
 800e3dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e3e0:	e7a8      	b.n	800e334 <_printf_i+0x150>
 800e3e2:	6923      	ldr	r3, [r4, #16]
 800e3e4:	462a      	mov	r2, r5
 800e3e6:	4649      	mov	r1, r9
 800e3e8:	4640      	mov	r0, r8
 800e3ea:	47d0      	blx	sl
 800e3ec:	3001      	adds	r0, #1
 800e3ee:	d0ab      	beq.n	800e348 <_printf_i+0x164>
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	079b      	lsls	r3, r3, #30
 800e3f4:	d413      	bmi.n	800e41e <_printf_i+0x23a>
 800e3f6:	68e0      	ldr	r0, [r4, #12]
 800e3f8:	9b03      	ldr	r3, [sp, #12]
 800e3fa:	4298      	cmp	r0, r3
 800e3fc:	bfb8      	it	lt
 800e3fe:	4618      	movlt	r0, r3
 800e400:	e7a4      	b.n	800e34c <_printf_i+0x168>
 800e402:	2301      	movs	r3, #1
 800e404:	4632      	mov	r2, r6
 800e406:	4649      	mov	r1, r9
 800e408:	4640      	mov	r0, r8
 800e40a:	47d0      	blx	sl
 800e40c:	3001      	adds	r0, #1
 800e40e:	d09b      	beq.n	800e348 <_printf_i+0x164>
 800e410:	3501      	adds	r5, #1
 800e412:	68e3      	ldr	r3, [r4, #12]
 800e414:	9903      	ldr	r1, [sp, #12]
 800e416:	1a5b      	subs	r3, r3, r1
 800e418:	42ab      	cmp	r3, r5
 800e41a:	dcf2      	bgt.n	800e402 <_printf_i+0x21e>
 800e41c:	e7eb      	b.n	800e3f6 <_printf_i+0x212>
 800e41e:	2500      	movs	r5, #0
 800e420:	f104 0619 	add.w	r6, r4, #25
 800e424:	e7f5      	b.n	800e412 <_printf_i+0x22e>
 800e426:	bf00      	nop
 800e428:	08012d7e 	.word	0x08012d7e
 800e42c:	08012d8f 	.word	0x08012d8f

0800e430 <iprintf>:
 800e430:	b40f      	push	{r0, r1, r2, r3}
 800e432:	4b0a      	ldr	r3, [pc, #40]	; (800e45c <iprintf+0x2c>)
 800e434:	b513      	push	{r0, r1, r4, lr}
 800e436:	681c      	ldr	r4, [r3, #0]
 800e438:	b124      	cbz	r4, 800e444 <iprintf+0x14>
 800e43a:	69a3      	ldr	r3, [r4, #24]
 800e43c:	b913      	cbnz	r3, 800e444 <iprintf+0x14>
 800e43e:	4620      	mov	r0, r4
 800e440:	f001 fecc 	bl	80101dc <__sinit>
 800e444:	ab05      	add	r3, sp, #20
 800e446:	9a04      	ldr	r2, [sp, #16]
 800e448:	68a1      	ldr	r1, [r4, #8]
 800e44a:	9301      	str	r3, [sp, #4]
 800e44c:	4620      	mov	r0, r4
 800e44e:	f003 f965 	bl	801171c <_vfiprintf_r>
 800e452:	b002      	add	sp, #8
 800e454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e458:	b004      	add	sp, #16
 800e45a:	4770      	bx	lr
 800e45c:	20000058 	.word	0x20000058

0800e460 <putchar>:
 800e460:	4b09      	ldr	r3, [pc, #36]	; (800e488 <putchar+0x28>)
 800e462:	b513      	push	{r0, r1, r4, lr}
 800e464:	681c      	ldr	r4, [r3, #0]
 800e466:	4601      	mov	r1, r0
 800e468:	b134      	cbz	r4, 800e478 <putchar+0x18>
 800e46a:	69a3      	ldr	r3, [r4, #24]
 800e46c:	b923      	cbnz	r3, 800e478 <putchar+0x18>
 800e46e:	9001      	str	r0, [sp, #4]
 800e470:	4620      	mov	r0, r4
 800e472:	f001 feb3 	bl	80101dc <__sinit>
 800e476:	9901      	ldr	r1, [sp, #4]
 800e478:	68a2      	ldr	r2, [r4, #8]
 800e47a:	4620      	mov	r0, r4
 800e47c:	b002      	add	sp, #8
 800e47e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e482:	f003 ba7b 	b.w	801197c <_putc_r>
 800e486:	bf00      	nop
 800e488:	20000058 	.word	0x20000058

0800e48c <_sbrk_r>:
 800e48c:	b538      	push	{r3, r4, r5, lr}
 800e48e:	4d06      	ldr	r5, [pc, #24]	; (800e4a8 <_sbrk_r+0x1c>)
 800e490:	2300      	movs	r3, #0
 800e492:	4604      	mov	r4, r0
 800e494:	4608      	mov	r0, r1
 800e496:	602b      	str	r3, [r5, #0]
 800e498:	f7f8 fa26 	bl	80068e8 <_sbrk>
 800e49c:	1c43      	adds	r3, r0, #1
 800e49e:	d102      	bne.n	800e4a6 <_sbrk_r+0x1a>
 800e4a0:	682b      	ldr	r3, [r5, #0]
 800e4a2:	b103      	cbz	r3, 800e4a6 <_sbrk_r+0x1a>
 800e4a4:	6023      	str	r3, [r4, #0]
 800e4a6:	bd38      	pop	{r3, r4, r5, pc}
 800e4a8:	20009980 	.word	0x20009980

0800e4ac <_raise_r>:
 800e4ac:	291f      	cmp	r1, #31
 800e4ae:	b538      	push	{r3, r4, r5, lr}
 800e4b0:	4604      	mov	r4, r0
 800e4b2:	460d      	mov	r5, r1
 800e4b4:	d904      	bls.n	800e4c0 <_raise_r+0x14>
 800e4b6:	2316      	movs	r3, #22
 800e4b8:	6003      	str	r3, [r0, #0]
 800e4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e4be:	bd38      	pop	{r3, r4, r5, pc}
 800e4c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e4c2:	b112      	cbz	r2, 800e4ca <_raise_r+0x1e>
 800e4c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4c8:	b94b      	cbnz	r3, 800e4de <_raise_r+0x32>
 800e4ca:	4620      	mov	r0, r4
 800e4cc:	f000 f830 	bl	800e530 <_getpid_r>
 800e4d0:	462a      	mov	r2, r5
 800e4d2:	4601      	mov	r1, r0
 800e4d4:	4620      	mov	r0, r4
 800e4d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4da:	f000 b817 	b.w	800e50c <_kill_r>
 800e4de:	2b01      	cmp	r3, #1
 800e4e0:	d00a      	beq.n	800e4f8 <_raise_r+0x4c>
 800e4e2:	1c59      	adds	r1, r3, #1
 800e4e4:	d103      	bne.n	800e4ee <_raise_r+0x42>
 800e4e6:	2316      	movs	r3, #22
 800e4e8:	6003      	str	r3, [r0, #0]
 800e4ea:	2001      	movs	r0, #1
 800e4ec:	e7e7      	b.n	800e4be <_raise_r+0x12>
 800e4ee:	2400      	movs	r4, #0
 800e4f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e4f4:	4628      	mov	r0, r5
 800e4f6:	4798      	blx	r3
 800e4f8:	2000      	movs	r0, #0
 800e4fa:	e7e0      	b.n	800e4be <_raise_r+0x12>

0800e4fc <raise>:
 800e4fc:	4b02      	ldr	r3, [pc, #8]	; (800e508 <raise+0xc>)
 800e4fe:	4601      	mov	r1, r0
 800e500:	6818      	ldr	r0, [r3, #0]
 800e502:	f7ff bfd3 	b.w	800e4ac <_raise_r>
 800e506:	bf00      	nop
 800e508:	20000058 	.word	0x20000058

0800e50c <_kill_r>:
 800e50c:	b538      	push	{r3, r4, r5, lr}
 800e50e:	4d07      	ldr	r5, [pc, #28]	; (800e52c <_kill_r+0x20>)
 800e510:	2300      	movs	r3, #0
 800e512:	4604      	mov	r4, r0
 800e514:	4608      	mov	r0, r1
 800e516:	4611      	mov	r1, r2
 800e518:	602b      	str	r3, [r5, #0]
 800e51a:	f7f8 f95d 	bl	80067d8 <_kill>
 800e51e:	1c43      	adds	r3, r0, #1
 800e520:	d102      	bne.n	800e528 <_kill_r+0x1c>
 800e522:	682b      	ldr	r3, [r5, #0]
 800e524:	b103      	cbz	r3, 800e528 <_kill_r+0x1c>
 800e526:	6023      	str	r3, [r4, #0]
 800e528:	bd38      	pop	{r3, r4, r5, pc}
 800e52a:	bf00      	nop
 800e52c:	20009980 	.word	0x20009980

0800e530 <_getpid_r>:
 800e530:	f7f8 b94a 	b.w	80067c8 <_getpid>

0800e534 <siprintf>:
 800e534:	b40e      	push	{r1, r2, r3}
 800e536:	b500      	push	{lr}
 800e538:	b09c      	sub	sp, #112	; 0x70
 800e53a:	ab1d      	add	r3, sp, #116	; 0x74
 800e53c:	9002      	str	r0, [sp, #8]
 800e53e:	9006      	str	r0, [sp, #24]
 800e540:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e544:	4809      	ldr	r0, [pc, #36]	; (800e56c <siprintf+0x38>)
 800e546:	9107      	str	r1, [sp, #28]
 800e548:	9104      	str	r1, [sp, #16]
 800e54a:	4909      	ldr	r1, [pc, #36]	; (800e570 <siprintf+0x3c>)
 800e54c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e550:	9105      	str	r1, [sp, #20]
 800e552:	6800      	ldr	r0, [r0, #0]
 800e554:	9301      	str	r3, [sp, #4]
 800e556:	a902      	add	r1, sp, #8
 800e558:	f002 ffb6 	bl	80114c8 <_svfiprintf_r>
 800e55c:	9b02      	ldr	r3, [sp, #8]
 800e55e:	2200      	movs	r2, #0
 800e560:	701a      	strb	r2, [r3, #0]
 800e562:	b01c      	add	sp, #112	; 0x70
 800e564:	f85d eb04 	ldr.w	lr, [sp], #4
 800e568:	b003      	add	sp, #12
 800e56a:	4770      	bx	lr
 800e56c:	20000058 	.word	0x20000058
 800e570:	ffff0208 	.word	0xffff0208

0800e574 <strchr>:
 800e574:	b2c9      	uxtb	r1, r1
 800e576:	4603      	mov	r3, r0
 800e578:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e57c:	b11a      	cbz	r2, 800e586 <strchr+0x12>
 800e57e:	428a      	cmp	r2, r1
 800e580:	d1f9      	bne.n	800e576 <strchr+0x2>
 800e582:	4618      	mov	r0, r3
 800e584:	4770      	bx	lr
 800e586:	2900      	cmp	r1, #0
 800e588:	bf18      	it	ne
 800e58a:	2300      	movne	r3, #0
 800e58c:	e7f9      	b.n	800e582 <strchr+0xe>

0800e58e <strcpy>:
 800e58e:	4603      	mov	r3, r0
 800e590:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e594:	f803 2b01 	strb.w	r2, [r3], #1
 800e598:	2a00      	cmp	r2, #0
 800e59a:	d1f9      	bne.n	800e590 <strcpy+0x2>
 800e59c:	4770      	bx	lr

0800e59e <strstr>:
 800e59e:	780a      	ldrb	r2, [r1, #0]
 800e5a0:	b570      	push	{r4, r5, r6, lr}
 800e5a2:	b96a      	cbnz	r2, 800e5c0 <strstr+0x22>
 800e5a4:	bd70      	pop	{r4, r5, r6, pc}
 800e5a6:	429a      	cmp	r2, r3
 800e5a8:	d109      	bne.n	800e5be <strstr+0x20>
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	4605      	mov	r5, r0
 800e5ae:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d0f6      	beq.n	800e5a4 <strstr+0x6>
 800e5b6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e5ba:	429e      	cmp	r6, r3
 800e5bc:	d0f7      	beq.n	800e5ae <strstr+0x10>
 800e5be:	3001      	adds	r0, #1
 800e5c0:	7803      	ldrb	r3, [r0, #0]
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d1ef      	bne.n	800e5a6 <strstr+0x8>
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	e7ec      	b.n	800e5a4 <strstr+0x6>

0800e5ca <sulp>:
 800e5ca:	b570      	push	{r4, r5, r6, lr}
 800e5cc:	4604      	mov	r4, r0
 800e5ce:	460d      	mov	r5, r1
 800e5d0:	ec45 4b10 	vmov	d0, r4, r5
 800e5d4:	4616      	mov	r6, r2
 800e5d6:	f002 fdb7 	bl	8011148 <__ulp>
 800e5da:	ec51 0b10 	vmov	r0, r1, d0
 800e5de:	b17e      	cbz	r6, 800e600 <sulp+0x36>
 800e5e0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e5e4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	dd09      	ble.n	800e600 <sulp+0x36>
 800e5ec:	051b      	lsls	r3, r3, #20
 800e5ee:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e5f2:	2400      	movs	r4, #0
 800e5f4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e5f8:	4622      	mov	r2, r4
 800e5fa:	462b      	mov	r3, r5
 800e5fc:	f7f2 f80c 	bl	8000618 <__aeabi_dmul>
 800e600:	bd70      	pop	{r4, r5, r6, pc}
 800e602:	0000      	movs	r0, r0
 800e604:	0000      	movs	r0, r0
	...

0800e608 <_strtod_l>:
 800e608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e60c:	ed2d 8b02 	vpush	{d8}
 800e610:	b09d      	sub	sp, #116	; 0x74
 800e612:	461f      	mov	r7, r3
 800e614:	2300      	movs	r3, #0
 800e616:	9318      	str	r3, [sp, #96]	; 0x60
 800e618:	4ba2      	ldr	r3, [pc, #648]	; (800e8a4 <_strtod_l+0x29c>)
 800e61a:	9213      	str	r2, [sp, #76]	; 0x4c
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	9305      	str	r3, [sp, #20]
 800e620:	4604      	mov	r4, r0
 800e622:	4618      	mov	r0, r3
 800e624:	4688      	mov	r8, r1
 800e626:	f7f1 fe33 	bl	8000290 <strlen>
 800e62a:	f04f 0a00 	mov.w	sl, #0
 800e62e:	4605      	mov	r5, r0
 800e630:	f04f 0b00 	mov.w	fp, #0
 800e634:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e638:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e63a:	781a      	ldrb	r2, [r3, #0]
 800e63c:	2a2b      	cmp	r2, #43	; 0x2b
 800e63e:	d04e      	beq.n	800e6de <_strtod_l+0xd6>
 800e640:	d83b      	bhi.n	800e6ba <_strtod_l+0xb2>
 800e642:	2a0d      	cmp	r2, #13
 800e644:	d834      	bhi.n	800e6b0 <_strtod_l+0xa8>
 800e646:	2a08      	cmp	r2, #8
 800e648:	d834      	bhi.n	800e6b4 <_strtod_l+0xac>
 800e64a:	2a00      	cmp	r2, #0
 800e64c:	d03e      	beq.n	800e6cc <_strtod_l+0xc4>
 800e64e:	2300      	movs	r3, #0
 800e650:	930a      	str	r3, [sp, #40]	; 0x28
 800e652:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e654:	7833      	ldrb	r3, [r6, #0]
 800e656:	2b30      	cmp	r3, #48	; 0x30
 800e658:	f040 80b0 	bne.w	800e7bc <_strtod_l+0x1b4>
 800e65c:	7873      	ldrb	r3, [r6, #1]
 800e65e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e662:	2b58      	cmp	r3, #88	; 0x58
 800e664:	d168      	bne.n	800e738 <_strtod_l+0x130>
 800e666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e668:	9301      	str	r3, [sp, #4]
 800e66a:	ab18      	add	r3, sp, #96	; 0x60
 800e66c:	9702      	str	r7, [sp, #8]
 800e66e:	9300      	str	r3, [sp, #0]
 800e670:	4a8d      	ldr	r2, [pc, #564]	; (800e8a8 <_strtod_l+0x2a0>)
 800e672:	ab19      	add	r3, sp, #100	; 0x64
 800e674:	a917      	add	r1, sp, #92	; 0x5c
 800e676:	4620      	mov	r0, r4
 800e678:	f001 fec6 	bl	8010408 <__gethex>
 800e67c:	f010 0707 	ands.w	r7, r0, #7
 800e680:	4605      	mov	r5, r0
 800e682:	d005      	beq.n	800e690 <_strtod_l+0x88>
 800e684:	2f06      	cmp	r7, #6
 800e686:	d12c      	bne.n	800e6e2 <_strtod_l+0xda>
 800e688:	3601      	adds	r6, #1
 800e68a:	2300      	movs	r3, #0
 800e68c:	9617      	str	r6, [sp, #92]	; 0x5c
 800e68e:	930a      	str	r3, [sp, #40]	; 0x28
 800e690:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e692:	2b00      	cmp	r3, #0
 800e694:	f040 8590 	bne.w	800f1b8 <_strtod_l+0xbb0>
 800e698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e69a:	b1eb      	cbz	r3, 800e6d8 <_strtod_l+0xd0>
 800e69c:	4652      	mov	r2, sl
 800e69e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e6a2:	ec43 2b10 	vmov	d0, r2, r3
 800e6a6:	b01d      	add	sp, #116	; 0x74
 800e6a8:	ecbd 8b02 	vpop	{d8}
 800e6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6b0:	2a20      	cmp	r2, #32
 800e6b2:	d1cc      	bne.n	800e64e <_strtod_l+0x46>
 800e6b4:	3301      	adds	r3, #1
 800e6b6:	9317      	str	r3, [sp, #92]	; 0x5c
 800e6b8:	e7be      	b.n	800e638 <_strtod_l+0x30>
 800e6ba:	2a2d      	cmp	r2, #45	; 0x2d
 800e6bc:	d1c7      	bne.n	800e64e <_strtod_l+0x46>
 800e6be:	2201      	movs	r2, #1
 800e6c0:	920a      	str	r2, [sp, #40]	; 0x28
 800e6c2:	1c5a      	adds	r2, r3, #1
 800e6c4:	9217      	str	r2, [sp, #92]	; 0x5c
 800e6c6:	785b      	ldrb	r3, [r3, #1]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d1c2      	bne.n	800e652 <_strtod_l+0x4a>
 800e6cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e6ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	f040 856e 	bne.w	800f1b4 <_strtod_l+0xbac>
 800e6d8:	4652      	mov	r2, sl
 800e6da:	465b      	mov	r3, fp
 800e6dc:	e7e1      	b.n	800e6a2 <_strtod_l+0x9a>
 800e6de:	2200      	movs	r2, #0
 800e6e0:	e7ee      	b.n	800e6c0 <_strtod_l+0xb8>
 800e6e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e6e4:	b13a      	cbz	r2, 800e6f6 <_strtod_l+0xee>
 800e6e6:	2135      	movs	r1, #53	; 0x35
 800e6e8:	a81a      	add	r0, sp, #104	; 0x68
 800e6ea:	f002 fe38 	bl	801135e <__copybits>
 800e6ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	f002 f9f7 	bl	8010ae4 <_Bfree>
 800e6f6:	3f01      	subs	r7, #1
 800e6f8:	2f04      	cmp	r7, #4
 800e6fa:	d806      	bhi.n	800e70a <_strtod_l+0x102>
 800e6fc:	e8df f007 	tbb	[pc, r7]
 800e700:	1714030a 	.word	0x1714030a
 800e704:	0a          	.byte	0x0a
 800e705:	00          	.byte	0x00
 800e706:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e70a:	0728      	lsls	r0, r5, #28
 800e70c:	d5c0      	bpl.n	800e690 <_strtod_l+0x88>
 800e70e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e712:	e7bd      	b.n	800e690 <_strtod_l+0x88>
 800e714:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e718:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e71a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e71e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e722:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e726:	e7f0      	b.n	800e70a <_strtod_l+0x102>
 800e728:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e8ac <_strtod_l+0x2a4>
 800e72c:	e7ed      	b.n	800e70a <_strtod_l+0x102>
 800e72e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e732:	f04f 3aff 	mov.w	sl, #4294967295
 800e736:	e7e8      	b.n	800e70a <_strtod_l+0x102>
 800e738:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e73a:	1c5a      	adds	r2, r3, #1
 800e73c:	9217      	str	r2, [sp, #92]	; 0x5c
 800e73e:	785b      	ldrb	r3, [r3, #1]
 800e740:	2b30      	cmp	r3, #48	; 0x30
 800e742:	d0f9      	beq.n	800e738 <_strtod_l+0x130>
 800e744:	2b00      	cmp	r3, #0
 800e746:	d0a3      	beq.n	800e690 <_strtod_l+0x88>
 800e748:	2301      	movs	r3, #1
 800e74a:	f04f 0900 	mov.w	r9, #0
 800e74e:	9304      	str	r3, [sp, #16]
 800e750:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e752:	9308      	str	r3, [sp, #32]
 800e754:	f8cd 901c 	str.w	r9, [sp, #28]
 800e758:	464f      	mov	r7, r9
 800e75a:	220a      	movs	r2, #10
 800e75c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e75e:	7806      	ldrb	r6, [r0, #0]
 800e760:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e764:	b2d9      	uxtb	r1, r3
 800e766:	2909      	cmp	r1, #9
 800e768:	d92a      	bls.n	800e7c0 <_strtod_l+0x1b8>
 800e76a:	9905      	ldr	r1, [sp, #20]
 800e76c:	462a      	mov	r2, r5
 800e76e:	f003 f990 	bl	8011a92 <strncmp>
 800e772:	b398      	cbz	r0, 800e7dc <_strtod_l+0x1d4>
 800e774:	2000      	movs	r0, #0
 800e776:	4632      	mov	r2, r6
 800e778:	463d      	mov	r5, r7
 800e77a:	9005      	str	r0, [sp, #20]
 800e77c:	4603      	mov	r3, r0
 800e77e:	2a65      	cmp	r2, #101	; 0x65
 800e780:	d001      	beq.n	800e786 <_strtod_l+0x17e>
 800e782:	2a45      	cmp	r2, #69	; 0x45
 800e784:	d118      	bne.n	800e7b8 <_strtod_l+0x1b0>
 800e786:	b91d      	cbnz	r5, 800e790 <_strtod_l+0x188>
 800e788:	9a04      	ldr	r2, [sp, #16]
 800e78a:	4302      	orrs	r2, r0
 800e78c:	d09e      	beq.n	800e6cc <_strtod_l+0xc4>
 800e78e:	2500      	movs	r5, #0
 800e790:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e794:	f108 0201 	add.w	r2, r8, #1
 800e798:	9217      	str	r2, [sp, #92]	; 0x5c
 800e79a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e79e:	2a2b      	cmp	r2, #43	; 0x2b
 800e7a0:	d075      	beq.n	800e88e <_strtod_l+0x286>
 800e7a2:	2a2d      	cmp	r2, #45	; 0x2d
 800e7a4:	d07b      	beq.n	800e89e <_strtod_l+0x296>
 800e7a6:	f04f 0c00 	mov.w	ip, #0
 800e7aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e7ae:	2909      	cmp	r1, #9
 800e7b0:	f240 8082 	bls.w	800e8b8 <_strtod_l+0x2b0>
 800e7b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e7b8:	2600      	movs	r6, #0
 800e7ba:	e09d      	b.n	800e8f8 <_strtod_l+0x2f0>
 800e7bc:	2300      	movs	r3, #0
 800e7be:	e7c4      	b.n	800e74a <_strtod_l+0x142>
 800e7c0:	2f08      	cmp	r7, #8
 800e7c2:	bfd8      	it	le
 800e7c4:	9907      	ldrle	r1, [sp, #28]
 800e7c6:	f100 0001 	add.w	r0, r0, #1
 800e7ca:	bfda      	itte	le
 800e7cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800e7d0:	9307      	strle	r3, [sp, #28]
 800e7d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e7d6:	3701      	adds	r7, #1
 800e7d8:	9017      	str	r0, [sp, #92]	; 0x5c
 800e7da:	e7bf      	b.n	800e75c <_strtod_l+0x154>
 800e7dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e7de:	195a      	adds	r2, r3, r5
 800e7e0:	9217      	str	r2, [sp, #92]	; 0x5c
 800e7e2:	5d5a      	ldrb	r2, [r3, r5]
 800e7e4:	2f00      	cmp	r7, #0
 800e7e6:	d037      	beq.n	800e858 <_strtod_l+0x250>
 800e7e8:	9005      	str	r0, [sp, #20]
 800e7ea:	463d      	mov	r5, r7
 800e7ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e7f0:	2b09      	cmp	r3, #9
 800e7f2:	d912      	bls.n	800e81a <_strtod_l+0x212>
 800e7f4:	2301      	movs	r3, #1
 800e7f6:	e7c2      	b.n	800e77e <_strtod_l+0x176>
 800e7f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e7fa:	1c5a      	adds	r2, r3, #1
 800e7fc:	9217      	str	r2, [sp, #92]	; 0x5c
 800e7fe:	785a      	ldrb	r2, [r3, #1]
 800e800:	3001      	adds	r0, #1
 800e802:	2a30      	cmp	r2, #48	; 0x30
 800e804:	d0f8      	beq.n	800e7f8 <_strtod_l+0x1f0>
 800e806:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e80a:	2b08      	cmp	r3, #8
 800e80c:	f200 84d9 	bhi.w	800f1c2 <_strtod_l+0xbba>
 800e810:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e812:	9005      	str	r0, [sp, #20]
 800e814:	2000      	movs	r0, #0
 800e816:	9308      	str	r3, [sp, #32]
 800e818:	4605      	mov	r5, r0
 800e81a:	3a30      	subs	r2, #48	; 0x30
 800e81c:	f100 0301 	add.w	r3, r0, #1
 800e820:	d014      	beq.n	800e84c <_strtod_l+0x244>
 800e822:	9905      	ldr	r1, [sp, #20]
 800e824:	4419      	add	r1, r3
 800e826:	9105      	str	r1, [sp, #20]
 800e828:	462b      	mov	r3, r5
 800e82a:	eb00 0e05 	add.w	lr, r0, r5
 800e82e:	210a      	movs	r1, #10
 800e830:	4573      	cmp	r3, lr
 800e832:	d113      	bne.n	800e85c <_strtod_l+0x254>
 800e834:	182b      	adds	r3, r5, r0
 800e836:	2b08      	cmp	r3, #8
 800e838:	f105 0501 	add.w	r5, r5, #1
 800e83c:	4405      	add	r5, r0
 800e83e:	dc1c      	bgt.n	800e87a <_strtod_l+0x272>
 800e840:	9907      	ldr	r1, [sp, #28]
 800e842:	230a      	movs	r3, #10
 800e844:	fb03 2301 	mla	r3, r3, r1, r2
 800e848:	9307      	str	r3, [sp, #28]
 800e84a:	2300      	movs	r3, #0
 800e84c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e84e:	1c51      	adds	r1, r2, #1
 800e850:	9117      	str	r1, [sp, #92]	; 0x5c
 800e852:	7852      	ldrb	r2, [r2, #1]
 800e854:	4618      	mov	r0, r3
 800e856:	e7c9      	b.n	800e7ec <_strtod_l+0x1e4>
 800e858:	4638      	mov	r0, r7
 800e85a:	e7d2      	b.n	800e802 <_strtod_l+0x1fa>
 800e85c:	2b08      	cmp	r3, #8
 800e85e:	dc04      	bgt.n	800e86a <_strtod_l+0x262>
 800e860:	9e07      	ldr	r6, [sp, #28]
 800e862:	434e      	muls	r6, r1
 800e864:	9607      	str	r6, [sp, #28]
 800e866:	3301      	adds	r3, #1
 800e868:	e7e2      	b.n	800e830 <_strtod_l+0x228>
 800e86a:	f103 0c01 	add.w	ip, r3, #1
 800e86e:	f1bc 0f10 	cmp.w	ip, #16
 800e872:	bfd8      	it	le
 800e874:	fb01 f909 	mulle.w	r9, r1, r9
 800e878:	e7f5      	b.n	800e866 <_strtod_l+0x25e>
 800e87a:	2d10      	cmp	r5, #16
 800e87c:	bfdc      	itt	le
 800e87e:	230a      	movle	r3, #10
 800e880:	fb03 2909 	mlale	r9, r3, r9, r2
 800e884:	e7e1      	b.n	800e84a <_strtod_l+0x242>
 800e886:	2300      	movs	r3, #0
 800e888:	9305      	str	r3, [sp, #20]
 800e88a:	2301      	movs	r3, #1
 800e88c:	e77c      	b.n	800e788 <_strtod_l+0x180>
 800e88e:	f04f 0c00 	mov.w	ip, #0
 800e892:	f108 0202 	add.w	r2, r8, #2
 800e896:	9217      	str	r2, [sp, #92]	; 0x5c
 800e898:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e89c:	e785      	b.n	800e7aa <_strtod_l+0x1a2>
 800e89e:	f04f 0c01 	mov.w	ip, #1
 800e8a2:	e7f6      	b.n	800e892 <_strtod_l+0x28a>
 800e8a4:	08012f84 	.word	0x08012f84
 800e8a8:	08012da0 	.word	0x08012da0
 800e8ac:	7ff00000 	.word	0x7ff00000
 800e8b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e8b2:	1c51      	adds	r1, r2, #1
 800e8b4:	9117      	str	r1, [sp, #92]	; 0x5c
 800e8b6:	7852      	ldrb	r2, [r2, #1]
 800e8b8:	2a30      	cmp	r2, #48	; 0x30
 800e8ba:	d0f9      	beq.n	800e8b0 <_strtod_l+0x2a8>
 800e8bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e8c0:	2908      	cmp	r1, #8
 800e8c2:	f63f af79 	bhi.w	800e7b8 <_strtod_l+0x1b0>
 800e8c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e8ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e8cc:	9206      	str	r2, [sp, #24]
 800e8ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e8d0:	1c51      	adds	r1, r2, #1
 800e8d2:	9117      	str	r1, [sp, #92]	; 0x5c
 800e8d4:	7852      	ldrb	r2, [r2, #1]
 800e8d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e8da:	2e09      	cmp	r6, #9
 800e8dc:	d937      	bls.n	800e94e <_strtod_l+0x346>
 800e8de:	9e06      	ldr	r6, [sp, #24]
 800e8e0:	1b89      	subs	r1, r1, r6
 800e8e2:	2908      	cmp	r1, #8
 800e8e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e8e8:	dc02      	bgt.n	800e8f0 <_strtod_l+0x2e8>
 800e8ea:	4576      	cmp	r6, lr
 800e8ec:	bfa8      	it	ge
 800e8ee:	4676      	movge	r6, lr
 800e8f0:	f1bc 0f00 	cmp.w	ip, #0
 800e8f4:	d000      	beq.n	800e8f8 <_strtod_l+0x2f0>
 800e8f6:	4276      	negs	r6, r6
 800e8f8:	2d00      	cmp	r5, #0
 800e8fa:	d14d      	bne.n	800e998 <_strtod_l+0x390>
 800e8fc:	9904      	ldr	r1, [sp, #16]
 800e8fe:	4301      	orrs	r1, r0
 800e900:	f47f aec6 	bne.w	800e690 <_strtod_l+0x88>
 800e904:	2b00      	cmp	r3, #0
 800e906:	f47f aee1 	bne.w	800e6cc <_strtod_l+0xc4>
 800e90a:	2a69      	cmp	r2, #105	; 0x69
 800e90c:	d027      	beq.n	800e95e <_strtod_l+0x356>
 800e90e:	dc24      	bgt.n	800e95a <_strtod_l+0x352>
 800e910:	2a49      	cmp	r2, #73	; 0x49
 800e912:	d024      	beq.n	800e95e <_strtod_l+0x356>
 800e914:	2a4e      	cmp	r2, #78	; 0x4e
 800e916:	f47f aed9 	bne.w	800e6cc <_strtod_l+0xc4>
 800e91a:	499f      	ldr	r1, [pc, #636]	; (800eb98 <_strtod_l+0x590>)
 800e91c:	a817      	add	r0, sp, #92	; 0x5c
 800e91e:	f001 ffcb 	bl	80108b8 <__match>
 800e922:	2800      	cmp	r0, #0
 800e924:	f43f aed2 	beq.w	800e6cc <_strtod_l+0xc4>
 800e928:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e92a:	781b      	ldrb	r3, [r3, #0]
 800e92c:	2b28      	cmp	r3, #40	; 0x28
 800e92e:	d12d      	bne.n	800e98c <_strtod_l+0x384>
 800e930:	499a      	ldr	r1, [pc, #616]	; (800eb9c <_strtod_l+0x594>)
 800e932:	aa1a      	add	r2, sp, #104	; 0x68
 800e934:	a817      	add	r0, sp, #92	; 0x5c
 800e936:	f001 ffd3 	bl	80108e0 <__hexnan>
 800e93a:	2805      	cmp	r0, #5
 800e93c:	d126      	bne.n	800e98c <_strtod_l+0x384>
 800e93e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e940:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e944:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e948:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e94c:	e6a0      	b.n	800e690 <_strtod_l+0x88>
 800e94e:	210a      	movs	r1, #10
 800e950:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e954:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e958:	e7b9      	b.n	800e8ce <_strtod_l+0x2c6>
 800e95a:	2a6e      	cmp	r2, #110	; 0x6e
 800e95c:	e7db      	b.n	800e916 <_strtod_l+0x30e>
 800e95e:	4990      	ldr	r1, [pc, #576]	; (800eba0 <_strtod_l+0x598>)
 800e960:	a817      	add	r0, sp, #92	; 0x5c
 800e962:	f001 ffa9 	bl	80108b8 <__match>
 800e966:	2800      	cmp	r0, #0
 800e968:	f43f aeb0 	beq.w	800e6cc <_strtod_l+0xc4>
 800e96c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e96e:	498d      	ldr	r1, [pc, #564]	; (800eba4 <_strtod_l+0x59c>)
 800e970:	3b01      	subs	r3, #1
 800e972:	a817      	add	r0, sp, #92	; 0x5c
 800e974:	9317      	str	r3, [sp, #92]	; 0x5c
 800e976:	f001 ff9f 	bl	80108b8 <__match>
 800e97a:	b910      	cbnz	r0, 800e982 <_strtod_l+0x37a>
 800e97c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e97e:	3301      	adds	r3, #1
 800e980:	9317      	str	r3, [sp, #92]	; 0x5c
 800e982:	f8df b230 	ldr.w	fp, [pc, #560]	; 800ebb4 <_strtod_l+0x5ac>
 800e986:	f04f 0a00 	mov.w	sl, #0
 800e98a:	e681      	b.n	800e690 <_strtod_l+0x88>
 800e98c:	4886      	ldr	r0, [pc, #536]	; (800eba8 <_strtod_l+0x5a0>)
 800e98e:	f7fe ff77 	bl	800d880 <nan>
 800e992:	ec5b ab10 	vmov	sl, fp, d0
 800e996:	e67b      	b.n	800e690 <_strtod_l+0x88>
 800e998:	9b05      	ldr	r3, [sp, #20]
 800e99a:	9807      	ldr	r0, [sp, #28]
 800e99c:	1af3      	subs	r3, r6, r3
 800e99e:	2f00      	cmp	r7, #0
 800e9a0:	bf08      	it	eq
 800e9a2:	462f      	moveq	r7, r5
 800e9a4:	2d10      	cmp	r5, #16
 800e9a6:	9306      	str	r3, [sp, #24]
 800e9a8:	46a8      	mov	r8, r5
 800e9aa:	bfa8      	it	ge
 800e9ac:	f04f 0810 	movge.w	r8, #16
 800e9b0:	f7f1 fdb8 	bl	8000524 <__aeabi_ui2d>
 800e9b4:	2d09      	cmp	r5, #9
 800e9b6:	4682      	mov	sl, r0
 800e9b8:	468b      	mov	fp, r1
 800e9ba:	dd13      	ble.n	800e9e4 <_strtod_l+0x3dc>
 800e9bc:	4b7b      	ldr	r3, [pc, #492]	; (800ebac <_strtod_l+0x5a4>)
 800e9be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e9c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e9c6:	f7f1 fe27 	bl	8000618 <__aeabi_dmul>
 800e9ca:	4682      	mov	sl, r0
 800e9cc:	4648      	mov	r0, r9
 800e9ce:	468b      	mov	fp, r1
 800e9d0:	f7f1 fda8 	bl	8000524 <__aeabi_ui2d>
 800e9d4:	4602      	mov	r2, r0
 800e9d6:	460b      	mov	r3, r1
 800e9d8:	4650      	mov	r0, sl
 800e9da:	4659      	mov	r1, fp
 800e9dc:	f7f1 fc66 	bl	80002ac <__adddf3>
 800e9e0:	4682      	mov	sl, r0
 800e9e2:	468b      	mov	fp, r1
 800e9e4:	2d0f      	cmp	r5, #15
 800e9e6:	dc38      	bgt.n	800ea5a <_strtod_l+0x452>
 800e9e8:	9b06      	ldr	r3, [sp, #24]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	f43f ae50 	beq.w	800e690 <_strtod_l+0x88>
 800e9f0:	dd24      	ble.n	800ea3c <_strtod_l+0x434>
 800e9f2:	2b16      	cmp	r3, #22
 800e9f4:	dc0b      	bgt.n	800ea0e <_strtod_l+0x406>
 800e9f6:	496d      	ldr	r1, [pc, #436]	; (800ebac <_strtod_l+0x5a4>)
 800e9f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e9fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea00:	4652      	mov	r2, sl
 800ea02:	465b      	mov	r3, fp
 800ea04:	f7f1 fe08 	bl	8000618 <__aeabi_dmul>
 800ea08:	4682      	mov	sl, r0
 800ea0a:	468b      	mov	fp, r1
 800ea0c:	e640      	b.n	800e690 <_strtod_l+0x88>
 800ea0e:	9a06      	ldr	r2, [sp, #24]
 800ea10:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ea14:	4293      	cmp	r3, r2
 800ea16:	db20      	blt.n	800ea5a <_strtod_l+0x452>
 800ea18:	4c64      	ldr	r4, [pc, #400]	; (800ebac <_strtod_l+0x5a4>)
 800ea1a:	f1c5 050f 	rsb	r5, r5, #15
 800ea1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ea22:	4652      	mov	r2, sl
 800ea24:	465b      	mov	r3, fp
 800ea26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea2a:	f7f1 fdf5 	bl	8000618 <__aeabi_dmul>
 800ea2e:	9b06      	ldr	r3, [sp, #24]
 800ea30:	1b5d      	subs	r5, r3, r5
 800ea32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ea36:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ea3a:	e7e3      	b.n	800ea04 <_strtod_l+0x3fc>
 800ea3c:	9b06      	ldr	r3, [sp, #24]
 800ea3e:	3316      	adds	r3, #22
 800ea40:	db0b      	blt.n	800ea5a <_strtod_l+0x452>
 800ea42:	9b05      	ldr	r3, [sp, #20]
 800ea44:	1b9e      	subs	r6, r3, r6
 800ea46:	4b59      	ldr	r3, [pc, #356]	; (800ebac <_strtod_l+0x5a4>)
 800ea48:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ea4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ea50:	4650      	mov	r0, sl
 800ea52:	4659      	mov	r1, fp
 800ea54:	f7f1 ff0a 	bl	800086c <__aeabi_ddiv>
 800ea58:	e7d6      	b.n	800ea08 <_strtod_l+0x400>
 800ea5a:	9b06      	ldr	r3, [sp, #24]
 800ea5c:	eba5 0808 	sub.w	r8, r5, r8
 800ea60:	4498      	add	r8, r3
 800ea62:	f1b8 0f00 	cmp.w	r8, #0
 800ea66:	dd74      	ble.n	800eb52 <_strtod_l+0x54a>
 800ea68:	f018 030f 	ands.w	r3, r8, #15
 800ea6c:	d00a      	beq.n	800ea84 <_strtod_l+0x47c>
 800ea6e:	494f      	ldr	r1, [pc, #316]	; (800ebac <_strtod_l+0x5a4>)
 800ea70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ea74:	4652      	mov	r2, sl
 800ea76:	465b      	mov	r3, fp
 800ea78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea7c:	f7f1 fdcc 	bl	8000618 <__aeabi_dmul>
 800ea80:	4682      	mov	sl, r0
 800ea82:	468b      	mov	fp, r1
 800ea84:	f038 080f 	bics.w	r8, r8, #15
 800ea88:	d04f      	beq.n	800eb2a <_strtod_l+0x522>
 800ea8a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ea8e:	dd22      	ble.n	800ead6 <_strtod_l+0x4ce>
 800ea90:	2500      	movs	r5, #0
 800ea92:	462e      	mov	r6, r5
 800ea94:	9507      	str	r5, [sp, #28]
 800ea96:	9505      	str	r5, [sp, #20]
 800ea98:	2322      	movs	r3, #34	; 0x22
 800ea9a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800ebb4 <_strtod_l+0x5ac>
 800ea9e:	6023      	str	r3, [r4, #0]
 800eaa0:	f04f 0a00 	mov.w	sl, #0
 800eaa4:	9b07      	ldr	r3, [sp, #28]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	f43f adf2 	beq.w	800e690 <_strtod_l+0x88>
 800eaac:	9918      	ldr	r1, [sp, #96]	; 0x60
 800eaae:	4620      	mov	r0, r4
 800eab0:	f002 f818 	bl	8010ae4 <_Bfree>
 800eab4:	9905      	ldr	r1, [sp, #20]
 800eab6:	4620      	mov	r0, r4
 800eab8:	f002 f814 	bl	8010ae4 <_Bfree>
 800eabc:	4631      	mov	r1, r6
 800eabe:	4620      	mov	r0, r4
 800eac0:	f002 f810 	bl	8010ae4 <_Bfree>
 800eac4:	9907      	ldr	r1, [sp, #28]
 800eac6:	4620      	mov	r0, r4
 800eac8:	f002 f80c 	bl	8010ae4 <_Bfree>
 800eacc:	4629      	mov	r1, r5
 800eace:	4620      	mov	r0, r4
 800ead0:	f002 f808 	bl	8010ae4 <_Bfree>
 800ead4:	e5dc      	b.n	800e690 <_strtod_l+0x88>
 800ead6:	4b36      	ldr	r3, [pc, #216]	; (800ebb0 <_strtod_l+0x5a8>)
 800ead8:	9304      	str	r3, [sp, #16]
 800eada:	2300      	movs	r3, #0
 800eadc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800eae0:	4650      	mov	r0, sl
 800eae2:	4659      	mov	r1, fp
 800eae4:	4699      	mov	r9, r3
 800eae6:	f1b8 0f01 	cmp.w	r8, #1
 800eaea:	dc21      	bgt.n	800eb30 <_strtod_l+0x528>
 800eaec:	b10b      	cbz	r3, 800eaf2 <_strtod_l+0x4ea>
 800eaee:	4682      	mov	sl, r0
 800eaf0:	468b      	mov	fp, r1
 800eaf2:	4b2f      	ldr	r3, [pc, #188]	; (800ebb0 <_strtod_l+0x5a8>)
 800eaf4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800eaf8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800eafc:	4652      	mov	r2, sl
 800eafe:	465b      	mov	r3, fp
 800eb00:	e9d9 0100 	ldrd	r0, r1, [r9]
 800eb04:	f7f1 fd88 	bl	8000618 <__aeabi_dmul>
 800eb08:	4b2a      	ldr	r3, [pc, #168]	; (800ebb4 <_strtod_l+0x5ac>)
 800eb0a:	460a      	mov	r2, r1
 800eb0c:	400b      	ands	r3, r1
 800eb0e:	492a      	ldr	r1, [pc, #168]	; (800ebb8 <_strtod_l+0x5b0>)
 800eb10:	428b      	cmp	r3, r1
 800eb12:	4682      	mov	sl, r0
 800eb14:	d8bc      	bhi.n	800ea90 <_strtod_l+0x488>
 800eb16:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800eb1a:	428b      	cmp	r3, r1
 800eb1c:	bf86      	itte	hi
 800eb1e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800ebbc <_strtod_l+0x5b4>
 800eb22:	f04f 3aff 	movhi.w	sl, #4294967295
 800eb26:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	9304      	str	r3, [sp, #16]
 800eb2e:	e084      	b.n	800ec3a <_strtod_l+0x632>
 800eb30:	f018 0f01 	tst.w	r8, #1
 800eb34:	d005      	beq.n	800eb42 <_strtod_l+0x53a>
 800eb36:	9b04      	ldr	r3, [sp, #16]
 800eb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3c:	f7f1 fd6c 	bl	8000618 <__aeabi_dmul>
 800eb40:	2301      	movs	r3, #1
 800eb42:	9a04      	ldr	r2, [sp, #16]
 800eb44:	3208      	adds	r2, #8
 800eb46:	f109 0901 	add.w	r9, r9, #1
 800eb4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800eb4e:	9204      	str	r2, [sp, #16]
 800eb50:	e7c9      	b.n	800eae6 <_strtod_l+0x4de>
 800eb52:	d0ea      	beq.n	800eb2a <_strtod_l+0x522>
 800eb54:	f1c8 0800 	rsb	r8, r8, #0
 800eb58:	f018 020f 	ands.w	r2, r8, #15
 800eb5c:	d00a      	beq.n	800eb74 <_strtod_l+0x56c>
 800eb5e:	4b13      	ldr	r3, [pc, #76]	; (800ebac <_strtod_l+0x5a4>)
 800eb60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb64:	4650      	mov	r0, sl
 800eb66:	4659      	mov	r1, fp
 800eb68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb6c:	f7f1 fe7e 	bl	800086c <__aeabi_ddiv>
 800eb70:	4682      	mov	sl, r0
 800eb72:	468b      	mov	fp, r1
 800eb74:	ea5f 1828 	movs.w	r8, r8, asr #4
 800eb78:	d0d7      	beq.n	800eb2a <_strtod_l+0x522>
 800eb7a:	f1b8 0f1f 	cmp.w	r8, #31
 800eb7e:	dd1f      	ble.n	800ebc0 <_strtod_l+0x5b8>
 800eb80:	2500      	movs	r5, #0
 800eb82:	462e      	mov	r6, r5
 800eb84:	9507      	str	r5, [sp, #28]
 800eb86:	9505      	str	r5, [sp, #20]
 800eb88:	2322      	movs	r3, #34	; 0x22
 800eb8a:	f04f 0a00 	mov.w	sl, #0
 800eb8e:	f04f 0b00 	mov.w	fp, #0
 800eb92:	6023      	str	r3, [r4, #0]
 800eb94:	e786      	b.n	800eaa4 <_strtod_l+0x49c>
 800eb96:	bf00      	nop
 800eb98:	08012d79 	.word	0x08012d79
 800eb9c:	08012db4 	.word	0x08012db4
 800eba0:	08012d71 	.word	0x08012d71
 800eba4:	08012e2f 	.word	0x08012e2f
 800eba8:	08012e2b 	.word	0x08012e2b
 800ebac:	08013020 	.word	0x08013020
 800ebb0:	08012ff8 	.word	0x08012ff8
 800ebb4:	7ff00000 	.word	0x7ff00000
 800ebb8:	7ca00000 	.word	0x7ca00000
 800ebbc:	7fefffff 	.word	0x7fefffff
 800ebc0:	f018 0310 	ands.w	r3, r8, #16
 800ebc4:	bf18      	it	ne
 800ebc6:	236a      	movne	r3, #106	; 0x6a
 800ebc8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ef78 <_strtod_l+0x970>
 800ebcc:	9304      	str	r3, [sp, #16]
 800ebce:	4650      	mov	r0, sl
 800ebd0:	4659      	mov	r1, fp
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	f018 0f01 	tst.w	r8, #1
 800ebd8:	d004      	beq.n	800ebe4 <_strtod_l+0x5dc>
 800ebda:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ebde:	f7f1 fd1b 	bl	8000618 <__aeabi_dmul>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800ebe8:	f109 0908 	add.w	r9, r9, #8
 800ebec:	d1f2      	bne.n	800ebd4 <_strtod_l+0x5cc>
 800ebee:	b10b      	cbz	r3, 800ebf4 <_strtod_l+0x5ec>
 800ebf0:	4682      	mov	sl, r0
 800ebf2:	468b      	mov	fp, r1
 800ebf4:	9b04      	ldr	r3, [sp, #16]
 800ebf6:	b1c3      	cbz	r3, 800ec2a <_strtod_l+0x622>
 800ebf8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ebfc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	4659      	mov	r1, fp
 800ec04:	dd11      	ble.n	800ec2a <_strtod_l+0x622>
 800ec06:	2b1f      	cmp	r3, #31
 800ec08:	f340 8124 	ble.w	800ee54 <_strtod_l+0x84c>
 800ec0c:	2b34      	cmp	r3, #52	; 0x34
 800ec0e:	bfde      	ittt	le
 800ec10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ec14:	f04f 33ff 	movle.w	r3, #4294967295
 800ec18:	fa03 f202 	lslle.w	r2, r3, r2
 800ec1c:	f04f 0a00 	mov.w	sl, #0
 800ec20:	bfcc      	ite	gt
 800ec22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ec26:	ea02 0b01 	andle.w	fp, r2, r1
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	4650      	mov	r0, sl
 800ec30:	4659      	mov	r1, fp
 800ec32:	f7f1 ff59 	bl	8000ae8 <__aeabi_dcmpeq>
 800ec36:	2800      	cmp	r0, #0
 800ec38:	d1a2      	bne.n	800eb80 <_strtod_l+0x578>
 800ec3a:	9b07      	ldr	r3, [sp, #28]
 800ec3c:	9300      	str	r3, [sp, #0]
 800ec3e:	9908      	ldr	r1, [sp, #32]
 800ec40:	462b      	mov	r3, r5
 800ec42:	463a      	mov	r2, r7
 800ec44:	4620      	mov	r0, r4
 800ec46:	f001 ffb5 	bl	8010bb4 <__s2b>
 800ec4a:	9007      	str	r0, [sp, #28]
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	f43f af1f 	beq.w	800ea90 <_strtod_l+0x488>
 800ec52:	9b05      	ldr	r3, [sp, #20]
 800ec54:	1b9e      	subs	r6, r3, r6
 800ec56:	9b06      	ldr	r3, [sp, #24]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	bfb4      	ite	lt
 800ec5c:	4633      	movlt	r3, r6
 800ec5e:	2300      	movge	r3, #0
 800ec60:	930c      	str	r3, [sp, #48]	; 0x30
 800ec62:	9b06      	ldr	r3, [sp, #24]
 800ec64:	2500      	movs	r5, #0
 800ec66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ec6a:	9312      	str	r3, [sp, #72]	; 0x48
 800ec6c:	462e      	mov	r6, r5
 800ec6e:	9b07      	ldr	r3, [sp, #28]
 800ec70:	4620      	mov	r0, r4
 800ec72:	6859      	ldr	r1, [r3, #4]
 800ec74:	f001 fef6 	bl	8010a64 <_Balloc>
 800ec78:	9005      	str	r0, [sp, #20]
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	f43f af0c 	beq.w	800ea98 <_strtod_l+0x490>
 800ec80:	9b07      	ldr	r3, [sp, #28]
 800ec82:	691a      	ldr	r2, [r3, #16]
 800ec84:	3202      	adds	r2, #2
 800ec86:	f103 010c 	add.w	r1, r3, #12
 800ec8a:	0092      	lsls	r2, r2, #2
 800ec8c:	300c      	adds	r0, #12
 800ec8e:	f7fe fe55 	bl	800d93c <memcpy>
 800ec92:	ec4b ab10 	vmov	d0, sl, fp
 800ec96:	aa1a      	add	r2, sp, #104	; 0x68
 800ec98:	a919      	add	r1, sp, #100	; 0x64
 800ec9a:	4620      	mov	r0, r4
 800ec9c:	f002 fad0 	bl	8011240 <__d2b>
 800eca0:	ec4b ab18 	vmov	d8, sl, fp
 800eca4:	9018      	str	r0, [sp, #96]	; 0x60
 800eca6:	2800      	cmp	r0, #0
 800eca8:	f43f aef6 	beq.w	800ea98 <_strtod_l+0x490>
 800ecac:	2101      	movs	r1, #1
 800ecae:	4620      	mov	r0, r4
 800ecb0:	f002 f81a 	bl	8010ce8 <__i2b>
 800ecb4:	4606      	mov	r6, r0
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	f43f aeee 	beq.w	800ea98 <_strtod_l+0x490>
 800ecbc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ecbe:	9904      	ldr	r1, [sp, #16]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	bfab      	itete	ge
 800ecc4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ecc6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ecc8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ecca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ecce:	bfac      	ite	ge
 800ecd0:	eb03 0902 	addge.w	r9, r3, r2
 800ecd4:	1ad7      	sublt	r7, r2, r3
 800ecd6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ecd8:	eba3 0801 	sub.w	r8, r3, r1
 800ecdc:	4490      	add	r8, r2
 800ecde:	4ba1      	ldr	r3, [pc, #644]	; (800ef64 <_strtod_l+0x95c>)
 800ece0:	f108 38ff 	add.w	r8, r8, #4294967295
 800ece4:	4598      	cmp	r8, r3
 800ece6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ecea:	f280 80c7 	bge.w	800ee7c <_strtod_l+0x874>
 800ecee:	eba3 0308 	sub.w	r3, r3, r8
 800ecf2:	2b1f      	cmp	r3, #31
 800ecf4:	eba2 0203 	sub.w	r2, r2, r3
 800ecf8:	f04f 0101 	mov.w	r1, #1
 800ecfc:	f300 80b1 	bgt.w	800ee62 <_strtod_l+0x85a>
 800ed00:	fa01 f303 	lsl.w	r3, r1, r3
 800ed04:	930d      	str	r3, [sp, #52]	; 0x34
 800ed06:	2300      	movs	r3, #0
 800ed08:	9308      	str	r3, [sp, #32]
 800ed0a:	eb09 0802 	add.w	r8, r9, r2
 800ed0e:	9b04      	ldr	r3, [sp, #16]
 800ed10:	45c1      	cmp	r9, r8
 800ed12:	4417      	add	r7, r2
 800ed14:	441f      	add	r7, r3
 800ed16:	464b      	mov	r3, r9
 800ed18:	bfa8      	it	ge
 800ed1a:	4643      	movge	r3, r8
 800ed1c:	42bb      	cmp	r3, r7
 800ed1e:	bfa8      	it	ge
 800ed20:	463b      	movge	r3, r7
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	bfc2      	ittt	gt
 800ed26:	eba8 0803 	subgt.w	r8, r8, r3
 800ed2a:	1aff      	subgt	r7, r7, r3
 800ed2c:	eba9 0903 	subgt.w	r9, r9, r3
 800ed30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	dd17      	ble.n	800ed66 <_strtod_l+0x75e>
 800ed36:	4631      	mov	r1, r6
 800ed38:	461a      	mov	r2, r3
 800ed3a:	4620      	mov	r0, r4
 800ed3c:	f002 f894 	bl	8010e68 <__pow5mult>
 800ed40:	4606      	mov	r6, r0
 800ed42:	2800      	cmp	r0, #0
 800ed44:	f43f aea8 	beq.w	800ea98 <_strtod_l+0x490>
 800ed48:	4601      	mov	r1, r0
 800ed4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ed4c:	4620      	mov	r0, r4
 800ed4e:	f001 ffe1 	bl	8010d14 <__multiply>
 800ed52:	900b      	str	r0, [sp, #44]	; 0x2c
 800ed54:	2800      	cmp	r0, #0
 800ed56:	f43f ae9f 	beq.w	800ea98 <_strtod_l+0x490>
 800ed5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ed5c:	4620      	mov	r0, r4
 800ed5e:	f001 fec1 	bl	8010ae4 <_Bfree>
 800ed62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed64:	9318      	str	r3, [sp, #96]	; 0x60
 800ed66:	f1b8 0f00 	cmp.w	r8, #0
 800ed6a:	f300 808c 	bgt.w	800ee86 <_strtod_l+0x87e>
 800ed6e:	9b06      	ldr	r3, [sp, #24]
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	dd08      	ble.n	800ed86 <_strtod_l+0x77e>
 800ed74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ed76:	9905      	ldr	r1, [sp, #20]
 800ed78:	4620      	mov	r0, r4
 800ed7a:	f002 f875 	bl	8010e68 <__pow5mult>
 800ed7e:	9005      	str	r0, [sp, #20]
 800ed80:	2800      	cmp	r0, #0
 800ed82:	f43f ae89 	beq.w	800ea98 <_strtod_l+0x490>
 800ed86:	2f00      	cmp	r7, #0
 800ed88:	dd08      	ble.n	800ed9c <_strtod_l+0x794>
 800ed8a:	9905      	ldr	r1, [sp, #20]
 800ed8c:	463a      	mov	r2, r7
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f002 f8c4 	bl	8010f1c <__lshift>
 800ed94:	9005      	str	r0, [sp, #20]
 800ed96:	2800      	cmp	r0, #0
 800ed98:	f43f ae7e 	beq.w	800ea98 <_strtod_l+0x490>
 800ed9c:	f1b9 0f00 	cmp.w	r9, #0
 800eda0:	dd08      	ble.n	800edb4 <_strtod_l+0x7ac>
 800eda2:	4631      	mov	r1, r6
 800eda4:	464a      	mov	r2, r9
 800eda6:	4620      	mov	r0, r4
 800eda8:	f002 f8b8 	bl	8010f1c <__lshift>
 800edac:	4606      	mov	r6, r0
 800edae:	2800      	cmp	r0, #0
 800edb0:	f43f ae72 	beq.w	800ea98 <_strtod_l+0x490>
 800edb4:	9a05      	ldr	r2, [sp, #20]
 800edb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800edb8:	4620      	mov	r0, r4
 800edba:	f002 f93b 	bl	8011034 <__mdiff>
 800edbe:	4605      	mov	r5, r0
 800edc0:	2800      	cmp	r0, #0
 800edc2:	f43f ae69 	beq.w	800ea98 <_strtod_l+0x490>
 800edc6:	68c3      	ldr	r3, [r0, #12]
 800edc8:	930b      	str	r3, [sp, #44]	; 0x2c
 800edca:	2300      	movs	r3, #0
 800edcc:	60c3      	str	r3, [r0, #12]
 800edce:	4631      	mov	r1, r6
 800edd0:	f002 f914 	bl	8010ffc <__mcmp>
 800edd4:	2800      	cmp	r0, #0
 800edd6:	da60      	bge.n	800ee9a <_strtod_l+0x892>
 800edd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800edda:	ea53 030a 	orrs.w	r3, r3, sl
 800edde:	f040 8082 	bne.w	800eee6 <_strtod_l+0x8de>
 800ede2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d17d      	bne.n	800eee6 <_strtod_l+0x8de>
 800edea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800edee:	0d1b      	lsrs	r3, r3, #20
 800edf0:	051b      	lsls	r3, r3, #20
 800edf2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800edf6:	d976      	bls.n	800eee6 <_strtod_l+0x8de>
 800edf8:	696b      	ldr	r3, [r5, #20]
 800edfa:	b913      	cbnz	r3, 800ee02 <_strtod_l+0x7fa>
 800edfc:	692b      	ldr	r3, [r5, #16]
 800edfe:	2b01      	cmp	r3, #1
 800ee00:	dd71      	ble.n	800eee6 <_strtod_l+0x8de>
 800ee02:	4629      	mov	r1, r5
 800ee04:	2201      	movs	r2, #1
 800ee06:	4620      	mov	r0, r4
 800ee08:	f002 f888 	bl	8010f1c <__lshift>
 800ee0c:	4631      	mov	r1, r6
 800ee0e:	4605      	mov	r5, r0
 800ee10:	f002 f8f4 	bl	8010ffc <__mcmp>
 800ee14:	2800      	cmp	r0, #0
 800ee16:	dd66      	ble.n	800eee6 <_strtod_l+0x8de>
 800ee18:	9904      	ldr	r1, [sp, #16]
 800ee1a:	4a53      	ldr	r2, [pc, #332]	; (800ef68 <_strtod_l+0x960>)
 800ee1c:	465b      	mov	r3, fp
 800ee1e:	2900      	cmp	r1, #0
 800ee20:	f000 8081 	beq.w	800ef26 <_strtod_l+0x91e>
 800ee24:	ea02 010b 	and.w	r1, r2, fp
 800ee28:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ee2c:	dc7b      	bgt.n	800ef26 <_strtod_l+0x91e>
 800ee2e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ee32:	f77f aea9 	ble.w	800eb88 <_strtod_l+0x580>
 800ee36:	4b4d      	ldr	r3, [pc, #308]	; (800ef6c <_strtod_l+0x964>)
 800ee38:	4650      	mov	r0, sl
 800ee3a:	4659      	mov	r1, fp
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	f7f1 fbeb 	bl	8000618 <__aeabi_dmul>
 800ee42:	460b      	mov	r3, r1
 800ee44:	4303      	orrs	r3, r0
 800ee46:	bf08      	it	eq
 800ee48:	2322      	moveq	r3, #34	; 0x22
 800ee4a:	4682      	mov	sl, r0
 800ee4c:	468b      	mov	fp, r1
 800ee4e:	bf08      	it	eq
 800ee50:	6023      	streq	r3, [r4, #0]
 800ee52:	e62b      	b.n	800eaac <_strtod_l+0x4a4>
 800ee54:	f04f 32ff 	mov.w	r2, #4294967295
 800ee58:	fa02 f303 	lsl.w	r3, r2, r3
 800ee5c:	ea03 0a0a 	and.w	sl, r3, sl
 800ee60:	e6e3      	b.n	800ec2a <_strtod_l+0x622>
 800ee62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ee66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ee6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ee6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ee72:	fa01 f308 	lsl.w	r3, r1, r8
 800ee76:	9308      	str	r3, [sp, #32]
 800ee78:	910d      	str	r1, [sp, #52]	; 0x34
 800ee7a:	e746      	b.n	800ed0a <_strtod_l+0x702>
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	9308      	str	r3, [sp, #32]
 800ee80:	2301      	movs	r3, #1
 800ee82:	930d      	str	r3, [sp, #52]	; 0x34
 800ee84:	e741      	b.n	800ed0a <_strtod_l+0x702>
 800ee86:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ee88:	4642      	mov	r2, r8
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	f002 f846 	bl	8010f1c <__lshift>
 800ee90:	9018      	str	r0, [sp, #96]	; 0x60
 800ee92:	2800      	cmp	r0, #0
 800ee94:	f47f af6b 	bne.w	800ed6e <_strtod_l+0x766>
 800ee98:	e5fe      	b.n	800ea98 <_strtod_l+0x490>
 800ee9a:	465f      	mov	r7, fp
 800ee9c:	d16e      	bne.n	800ef7c <_strtod_l+0x974>
 800ee9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eea0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eea4:	b342      	cbz	r2, 800eef8 <_strtod_l+0x8f0>
 800eea6:	4a32      	ldr	r2, [pc, #200]	; (800ef70 <_strtod_l+0x968>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d128      	bne.n	800eefe <_strtod_l+0x8f6>
 800eeac:	9b04      	ldr	r3, [sp, #16]
 800eeae:	4651      	mov	r1, sl
 800eeb0:	b1eb      	cbz	r3, 800eeee <_strtod_l+0x8e6>
 800eeb2:	4b2d      	ldr	r3, [pc, #180]	; (800ef68 <_strtod_l+0x960>)
 800eeb4:	403b      	ands	r3, r7
 800eeb6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800eeba:	f04f 32ff 	mov.w	r2, #4294967295
 800eebe:	d819      	bhi.n	800eef4 <_strtod_l+0x8ec>
 800eec0:	0d1b      	lsrs	r3, r3, #20
 800eec2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800eec6:	fa02 f303 	lsl.w	r3, r2, r3
 800eeca:	4299      	cmp	r1, r3
 800eecc:	d117      	bne.n	800eefe <_strtod_l+0x8f6>
 800eece:	4b29      	ldr	r3, [pc, #164]	; (800ef74 <_strtod_l+0x96c>)
 800eed0:	429f      	cmp	r7, r3
 800eed2:	d102      	bne.n	800eeda <_strtod_l+0x8d2>
 800eed4:	3101      	adds	r1, #1
 800eed6:	f43f addf 	beq.w	800ea98 <_strtod_l+0x490>
 800eeda:	4b23      	ldr	r3, [pc, #140]	; (800ef68 <_strtod_l+0x960>)
 800eedc:	403b      	ands	r3, r7
 800eede:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800eee2:	f04f 0a00 	mov.w	sl, #0
 800eee6:	9b04      	ldr	r3, [sp, #16]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d1a4      	bne.n	800ee36 <_strtod_l+0x82e>
 800eeec:	e5de      	b.n	800eaac <_strtod_l+0x4a4>
 800eeee:	f04f 33ff 	mov.w	r3, #4294967295
 800eef2:	e7ea      	b.n	800eeca <_strtod_l+0x8c2>
 800eef4:	4613      	mov	r3, r2
 800eef6:	e7e8      	b.n	800eeca <_strtod_l+0x8c2>
 800eef8:	ea53 030a 	orrs.w	r3, r3, sl
 800eefc:	d08c      	beq.n	800ee18 <_strtod_l+0x810>
 800eefe:	9b08      	ldr	r3, [sp, #32]
 800ef00:	b1db      	cbz	r3, 800ef3a <_strtod_l+0x932>
 800ef02:	423b      	tst	r3, r7
 800ef04:	d0ef      	beq.n	800eee6 <_strtod_l+0x8de>
 800ef06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef08:	9a04      	ldr	r2, [sp, #16]
 800ef0a:	4650      	mov	r0, sl
 800ef0c:	4659      	mov	r1, fp
 800ef0e:	b1c3      	cbz	r3, 800ef42 <_strtod_l+0x93a>
 800ef10:	f7ff fb5b 	bl	800e5ca <sulp>
 800ef14:	4602      	mov	r2, r0
 800ef16:	460b      	mov	r3, r1
 800ef18:	ec51 0b18 	vmov	r0, r1, d8
 800ef1c:	f7f1 f9c6 	bl	80002ac <__adddf3>
 800ef20:	4682      	mov	sl, r0
 800ef22:	468b      	mov	fp, r1
 800ef24:	e7df      	b.n	800eee6 <_strtod_l+0x8de>
 800ef26:	4013      	ands	r3, r2
 800ef28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ef2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ef30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ef34:	f04f 3aff 	mov.w	sl, #4294967295
 800ef38:	e7d5      	b.n	800eee6 <_strtod_l+0x8de>
 800ef3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef3c:	ea13 0f0a 	tst.w	r3, sl
 800ef40:	e7e0      	b.n	800ef04 <_strtod_l+0x8fc>
 800ef42:	f7ff fb42 	bl	800e5ca <sulp>
 800ef46:	4602      	mov	r2, r0
 800ef48:	460b      	mov	r3, r1
 800ef4a:	ec51 0b18 	vmov	r0, r1, d8
 800ef4e:	f7f1 f9ab 	bl	80002a8 <__aeabi_dsub>
 800ef52:	2200      	movs	r2, #0
 800ef54:	2300      	movs	r3, #0
 800ef56:	4682      	mov	sl, r0
 800ef58:	468b      	mov	fp, r1
 800ef5a:	f7f1 fdc5 	bl	8000ae8 <__aeabi_dcmpeq>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	d0c1      	beq.n	800eee6 <_strtod_l+0x8de>
 800ef62:	e611      	b.n	800eb88 <_strtod_l+0x580>
 800ef64:	fffffc02 	.word	0xfffffc02
 800ef68:	7ff00000 	.word	0x7ff00000
 800ef6c:	39500000 	.word	0x39500000
 800ef70:	000fffff 	.word	0x000fffff
 800ef74:	7fefffff 	.word	0x7fefffff
 800ef78:	08012dc8 	.word	0x08012dc8
 800ef7c:	4631      	mov	r1, r6
 800ef7e:	4628      	mov	r0, r5
 800ef80:	f002 f9ba 	bl	80112f8 <__ratio>
 800ef84:	ec59 8b10 	vmov	r8, r9, d0
 800ef88:	ee10 0a10 	vmov	r0, s0
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ef92:	4649      	mov	r1, r9
 800ef94:	f7f1 fdbc 	bl	8000b10 <__aeabi_dcmple>
 800ef98:	2800      	cmp	r0, #0
 800ef9a:	d07a      	beq.n	800f092 <_strtod_l+0xa8a>
 800ef9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d04a      	beq.n	800f038 <_strtod_l+0xa30>
 800efa2:	4b95      	ldr	r3, [pc, #596]	; (800f1f8 <_strtod_l+0xbf0>)
 800efa4:	2200      	movs	r2, #0
 800efa6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800efaa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f1f8 <_strtod_l+0xbf0>
 800efae:	f04f 0800 	mov.w	r8, #0
 800efb2:	4b92      	ldr	r3, [pc, #584]	; (800f1fc <_strtod_l+0xbf4>)
 800efb4:	403b      	ands	r3, r7
 800efb6:	930d      	str	r3, [sp, #52]	; 0x34
 800efb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800efba:	4b91      	ldr	r3, [pc, #580]	; (800f200 <_strtod_l+0xbf8>)
 800efbc:	429a      	cmp	r2, r3
 800efbe:	f040 80b0 	bne.w	800f122 <_strtod_l+0xb1a>
 800efc2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800efc6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800efca:	ec4b ab10 	vmov	d0, sl, fp
 800efce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800efd2:	f002 f8b9 	bl	8011148 <__ulp>
 800efd6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800efda:	ec53 2b10 	vmov	r2, r3, d0
 800efde:	f7f1 fb1b 	bl	8000618 <__aeabi_dmul>
 800efe2:	4652      	mov	r2, sl
 800efe4:	465b      	mov	r3, fp
 800efe6:	f7f1 f961 	bl	80002ac <__adddf3>
 800efea:	460b      	mov	r3, r1
 800efec:	4983      	ldr	r1, [pc, #524]	; (800f1fc <_strtod_l+0xbf4>)
 800efee:	4a85      	ldr	r2, [pc, #532]	; (800f204 <_strtod_l+0xbfc>)
 800eff0:	4019      	ands	r1, r3
 800eff2:	4291      	cmp	r1, r2
 800eff4:	4682      	mov	sl, r0
 800eff6:	d960      	bls.n	800f0ba <_strtod_l+0xab2>
 800eff8:	ee18 3a90 	vmov	r3, s17
 800effc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f000:	4293      	cmp	r3, r2
 800f002:	d104      	bne.n	800f00e <_strtod_l+0xa06>
 800f004:	ee18 3a10 	vmov	r3, s16
 800f008:	3301      	adds	r3, #1
 800f00a:	f43f ad45 	beq.w	800ea98 <_strtod_l+0x490>
 800f00e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f210 <_strtod_l+0xc08>
 800f012:	f04f 3aff 	mov.w	sl, #4294967295
 800f016:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f018:	4620      	mov	r0, r4
 800f01a:	f001 fd63 	bl	8010ae4 <_Bfree>
 800f01e:	9905      	ldr	r1, [sp, #20]
 800f020:	4620      	mov	r0, r4
 800f022:	f001 fd5f 	bl	8010ae4 <_Bfree>
 800f026:	4631      	mov	r1, r6
 800f028:	4620      	mov	r0, r4
 800f02a:	f001 fd5b 	bl	8010ae4 <_Bfree>
 800f02e:	4629      	mov	r1, r5
 800f030:	4620      	mov	r0, r4
 800f032:	f001 fd57 	bl	8010ae4 <_Bfree>
 800f036:	e61a      	b.n	800ec6e <_strtod_l+0x666>
 800f038:	f1ba 0f00 	cmp.w	sl, #0
 800f03c:	d11b      	bne.n	800f076 <_strtod_l+0xa6e>
 800f03e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f042:	b9f3      	cbnz	r3, 800f082 <_strtod_l+0xa7a>
 800f044:	4b6c      	ldr	r3, [pc, #432]	; (800f1f8 <_strtod_l+0xbf0>)
 800f046:	2200      	movs	r2, #0
 800f048:	4640      	mov	r0, r8
 800f04a:	4649      	mov	r1, r9
 800f04c:	f7f1 fd56 	bl	8000afc <__aeabi_dcmplt>
 800f050:	b9d0      	cbnz	r0, 800f088 <_strtod_l+0xa80>
 800f052:	4640      	mov	r0, r8
 800f054:	4649      	mov	r1, r9
 800f056:	4b6c      	ldr	r3, [pc, #432]	; (800f208 <_strtod_l+0xc00>)
 800f058:	2200      	movs	r2, #0
 800f05a:	f7f1 fadd 	bl	8000618 <__aeabi_dmul>
 800f05e:	4680      	mov	r8, r0
 800f060:	4689      	mov	r9, r1
 800f062:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f066:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800f06a:	9315      	str	r3, [sp, #84]	; 0x54
 800f06c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f070:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f074:	e79d      	b.n	800efb2 <_strtod_l+0x9aa>
 800f076:	f1ba 0f01 	cmp.w	sl, #1
 800f07a:	d102      	bne.n	800f082 <_strtod_l+0xa7a>
 800f07c:	2f00      	cmp	r7, #0
 800f07e:	f43f ad83 	beq.w	800eb88 <_strtod_l+0x580>
 800f082:	4b62      	ldr	r3, [pc, #392]	; (800f20c <_strtod_l+0xc04>)
 800f084:	2200      	movs	r2, #0
 800f086:	e78e      	b.n	800efa6 <_strtod_l+0x99e>
 800f088:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f208 <_strtod_l+0xc00>
 800f08c:	f04f 0800 	mov.w	r8, #0
 800f090:	e7e7      	b.n	800f062 <_strtod_l+0xa5a>
 800f092:	4b5d      	ldr	r3, [pc, #372]	; (800f208 <_strtod_l+0xc00>)
 800f094:	4640      	mov	r0, r8
 800f096:	4649      	mov	r1, r9
 800f098:	2200      	movs	r2, #0
 800f09a:	f7f1 fabd 	bl	8000618 <__aeabi_dmul>
 800f09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0a0:	4680      	mov	r8, r0
 800f0a2:	4689      	mov	r9, r1
 800f0a4:	b933      	cbnz	r3, 800f0b4 <_strtod_l+0xaac>
 800f0a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f0aa:	900e      	str	r0, [sp, #56]	; 0x38
 800f0ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800f0ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f0b2:	e7dd      	b.n	800f070 <_strtod_l+0xa68>
 800f0b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800f0b8:	e7f9      	b.n	800f0ae <_strtod_l+0xaa6>
 800f0ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f0be:	9b04      	ldr	r3, [sp, #16]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d1a8      	bne.n	800f016 <_strtod_l+0xa0e>
 800f0c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f0c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f0ca:	0d1b      	lsrs	r3, r3, #20
 800f0cc:	051b      	lsls	r3, r3, #20
 800f0ce:	429a      	cmp	r2, r3
 800f0d0:	d1a1      	bne.n	800f016 <_strtod_l+0xa0e>
 800f0d2:	4640      	mov	r0, r8
 800f0d4:	4649      	mov	r1, r9
 800f0d6:	f7f1 fdff 	bl	8000cd8 <__aeabi_d2lz>
 800f0da:	f7f1 fa6f 	bl	80005bc <__aeabi_l2d>
 800f0de:	4602      	mov	r2, r0
 800f0e0:	460b      	mov	r3, r1
 800f0e2:	4640      	mov	r0, r8
 800f0e4:	4649      	mov	r1, r9
 800f0e6:	f7f1 f8df 	bl	80002a8 <__aeabi_dsub>
 800f0ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f0ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0f0:	ea43 030a 	orr.w	r3, r3, sl
 800f0f4:	4313      	orrs	r3, r2
 800f0f6:	4680      	mov	r8, r0
 800f0f8:	4689      	mov	r9, r1
 800f0fa:	d055      	beq.n	800f1a8 <_strtod_l+0xba0>
 800f0fc:	a336      	add	r3, pc, #216	; (adr r3, 800f1d8 <_strtod_l+0xbd0>)
 800f0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f102:	f7f1 fcfb 	bl	8000afc <__aeabi_dcmplt>
 800f106:	2800      	cmp	r0, #0
 800f108:	f47f acd0 	bne.w	800eaac <_strtod_l+0x4a4>
 800f10c:	a334      	add	r3, pc, #208	; (adr r3, 800f1e0 <_strtod_l+0xbd8>)
 800f10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f112:	4640      	mov	r0, r8
 800f114:	4649      	mov	r1, r9
 800f116:	f7f1 fd0f 	bl	8000b38 <__aeabi_dcmpgt>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	f43f af7b 	beq.w	800f016 <_strtod_l+0xa0e>
 800f120:	e4c4      	b.n	800eaac <_strtod_l+0x4a4>
 800f122:	9b04      	ldr	r3, [sp, #16]
 800f124:	b333      	cbz	r3, 800f174 <_strtod_l+0xb6c>
 800f126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f128:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f12c:	d822      	bhi.n	800f174 <_strtod_l+0xb6c>
 800f12e:	a32e      	add	r3, pc, #184	; (adr r3, 800f1e8 <_strtod_l+0xbe0>)
 800f130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f134:	4640      	mov	r0, r8
 800f136:	4649      	mov	r1, r9
 800f138:	f7f1 fcea 	bl	8000b10 <__aeabi_dcmple>
 800f13c:	b1a0      	cbz	r0, 800f168 <_strtod_l+0xb60>
 800f13e:	4649      	mov	r1, r9
 800f140:	4640      	mov	r0, r8
 800f142:	f7f1 fd41 	bl	8000bc8 <__aeabi_d2uiz>
 800f146:	2801      	cmp	r0, #1
 800f148:	bf38      	it	cc
 800f14a:	2001      	movcc	r0, #1
 800f14c:	f7f1 f9ea 	bl	8000524 <__aeabi_ui2d>
 800f150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f152:	4680      	mov	r8, r0
 800f154:	4689      	mov	r9, r1
 800f156:	bb23      	cbnz	r3, 800f1a2 <_strtod_l+0xb9a>
 800f158:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f15c:	9010      	str	r0, [sp, #64]	; 0x40
 800f15e:	9311      	str	r3, [sp, #68]	; 0x44
 800f160:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f164:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f16a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f16c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f170:	1a9b      	subs	r3, r3, r2
 800f172:	9309      	str	r3, [sp, #36]	; 0x24
 800f174:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f178:	eeb0 0a48 	vmov.f32	s0, s16
 800f17c:	eef0 0a68 	vmov.f32	s1, s17
 800f180:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f184:	f001 ffe0 	bl	8011148 <__ulp>
 800f188:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f18c:	ec53 2b10 	vmov	r2, r3, d0
 800f190:	f7f1 fa42 	bl	8000618 <__aeabi_dmul>
 800f194:	ec53 2b18 	vmov	r2, r3, d8
 800f198:	f7f1 f888 	bl	80002ac <__adddf3>
 800f19c:	4682      	mov	sl, r0
 800f19e:	468b      	mov	fp, r1
 800f1a0:	e78d      	b.n	800f0be <_strtod_l+0xab6>
 800f1a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f1a6:	e7db      	b.n	800f160 <_strtod_l+0xb58>
 800f1a8:	a311      	add	r3, pc, #68	; (adr r3, 800f1f0 <_strtod_l+0xbe8>)
 800f1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ae:	f7f1 fca5 	bl	8000afc <__aeabi_dcmplt>
 800f1b2:	e7b2      	b.n	800f11a <_strtod_l+0xb12>
 800f1b4:	2300      	movs	r3, #0
 800f1b6:	930a      	str	r3, [sp, #40]	; 0x28
 800f1b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f1ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f1bc:	6013      	str	r3, [r2, #0]
 800f1be:	f7ff ba6b 	b.w	800e698 <_strtod_l+0x90>
 800f1c2:	2a65      	cmp	r2, #101	; 0x65
 800f1c4:	f43f ab5f 	beq.w	800e886 <_strtod_l+0x27e>
 800f1c8:	2a45      	cmp	r2, #69	; 0x45
 800f1ca:	f43f ab5c 	beq.w	800e886 <_strtod_l+0x27e>
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	f7ff bb94 	b.w	800e8fc <_strtod_l+0x2f4>
 800f1d4:	f3af 8000 	nop.w
 800f1d8:	94a03595 	.word	0x94a03595
 800f1dc:	3fdfffff 	.word	0x3fdfffff
 800f1e0:	35afe535 	.word	0x35afe535
 800f1e4:	3fe00000 	.word	0x3fe00000
 800f1e8:	ffc00000 	.word	0xffc00000
 800f1ec:	41dfffff 	.word	0x41dfffff
 800f1f0:	94a03595 	.word	0x94a03595
 800f1f4:	3fcfffff 	.word	0x3fcfffff
 800f1f8:	3ff00000 	.word	0x3ff00000
 800f1fc:	7ff00000 	.word	0x7ff00000
 800f200:	7fe00000 	.word	0x7fe00000
 800f204:	7c9fffff 	.word	0x7c9fffff
 800f208:	3fe00000 	.word	0x3fe00000
 800f20c:	bff00000 	.word	0xbff00000
 800f210:	7fefffff 	.word	0x7fefffff

0800f214 <strtod>:
 800f214:	460a      	mov	r2, r1
 800f216:	4601      	mov	r1, r0
 800f218:	4802      	ldr	r0, [pc, #8]	; (800f224 <strtod+0x10>)
 800f21a:	4b03      	ldr	r3, [pc, #12]	; (800f228 <strtod+0x14>)
 800f21c:	6800      	ldr	r0, [r0, #0]
 800f21e:	f7ff b9f3 	b.w	800e608 <_strtod_l>
 800f222:	bf00      	nop
 800f224:	20000058 	.word	0x20000058
 800f228:	200000c0 	.word	0x200000c0

0800f22c <_strtol_l.constprop.0>:
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f232:	d001      	beq.n	800f238 <_strtol_l.constprop.0+0xc>
 800f234:	2b24      	cmp	r3, #36	; 0x24
 800f236:	d906      	bls.n	800f246 <_strtol_l.constprop.0+0x1a>
 800f238:	f7fe fb36 	bl	800d8a8 <__errno>
 800f23c:	2316      	movs	r3, #22
 800f23e:	6003      	str	r3, [r0, #0]
 800f240:	2000      	movs	r0, #0
 800f242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f246:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f32c <_strtol_l.constprop.0+0x100>
 800f24a:	460d      	mov	r5, r1
 800f24c:	462e      	mov	r6, r5
 800f24e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f252:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f256:	f017 0708 	ands.w	r7, r7, #8
 800f25a:	d1f7      	bne.n	800f24c <_strtol_l.constprop.0+0x20>
 800f25c:	2c2d      	cmp	r4, #45	; 0x2d
 800f25e:	d132      	bne.n	800f2c6 <_strtol_l.constprop.0+0x9a>
 800f260:	782c      	ldrb	r4, [r5, #0]
 800f262:	2701      	movs	r7, #1
 800f264:	1cb5      	adds	r5, r6, #2
 800f266:	2b00      	cmp	r3, #0
 800f268:	d05b      	beq.n	800f322 <_strtol_l.constprop.0+0xf6>
 800f26a:	2b10      	cmp	r3, #16
 800f26c:	d109      	bne.n	800f282 <_strtol_l.constprop.0+0x56>
 800f26e:	2c30      	cmp	r4, #48	; 0x30
 800f270:	d107      	bne.n	800f282 <_strtol_l.constprop.0+0x56>
 800f272:	782c      	ldrb	r4, [r5, #0]
 800f274:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f278:	2c58      	cmp	r4, #88	; 0x58
 800f27a:	d14d      	bne.n	800f318 <_strtol_l.constprop.0+0xec>
 800f27c:	786c      	ldrb	r4, [r5, #1]
 800f27e:	2310      	movs	r3, #16
 800f280:	3502      	adds	r5, #2
 800f282:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f286:	f108 38ff 	add.w	r8, r8, #4294967295
 800f28a:	f04f 0c00 	mov.w	ip, #0
 800f28e:	fbb8 f9f3 	udiv	r9, r8, r3
 800f292:	4666      	mov	r6, ip
 800f294:	fb03 8a19 	mls	sl, r3, r9, r8
 800f298:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f29c:	f1be 0f09 	cmp.w	lr, #9
 800f2a0:	d816      	bhi.n	800f2d0 <_strtol_l.constprop.0+0xa4>
 800f2a2:	4674      	mov	r4, lr
 800f2a4:	42a3      	cmp	r3, r4
 800f2a6:	dd24      	ble.n	800f2f2 <_strtol_l.constprop.0+0xc6>
 800f2a8:	f1bc 0f00 	cmp.w	ip, #0
 800f2ac:	db1e      	blt.n	800f2ec <_strtol_l.constprop.0+0xc0>
 800f2ae:	45b1      	cmp	r9, r6
 800f2b0:	d31c      	bcc.n	800f2ec <_strtol_l.constprop.0+0xc0>
 800f2b2:	d101      	bne.n	800f2b8 <_strtol_l.constprop.0+0x8c>
 800f2b4:	45a2      	cmp	sl, r4
 800f2b6:	db19      	blt.n	800f2ec <_strtol_l.constprop.0+0xc0>
 800f2b8:	fb06 4603 	mla	r6, r6, r3, r4
 800f2bc:	f04f 0c01 	mov.w	ip, #1
 800f2c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f2c4:	e7e8      	b.n	800f298 <_strtol_l.constprop.0+0x6c>
 800f2c6:	2c2b      	cmp	r4, #43	; 0x2b
 800f2c8:	bf04      	itt	eq
 800f2ca:	782c      	ldrbeq	r4, [r5, #0]
 800f2cc:	1cb5      	addeq	r5, r6, #2
 800f2ce:	e7ca      	b.n	800f266 <_strtol_l.constprop.0+0x3a>
 800f2d0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f2d4:	f1be 0f19 	cmp.w	lr, #25
 800f2d8:	d801      	bhi.n	800f2de <_strtol_l.constprop.0+0xb2>
 800f2da:	3c37      	subs	r4, #55	; 0x37
 800f2dc:	e7e2      	b.n	800f2a4 <_strtol_l.constprop.0+0x78>
 800f2de:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f2e2:	f1be 0f19 	cmp.w	lr, #25
 800f2e6:	d804      	bhi.n	800f2f2 <_strtol_l.constprop.0+0xc6>
 800f2e8:	3c57      	subs	r4, #87	; 0x57
 800f2ea:	e7db      	b.n	800f2a4 <_strtol_l.constprop.0+0x78>
 800f2ec:	f04f 3cff 	mov.w	ip, #4294967295
 800f2f0:	e7e6      	b.n	800f2c0 <_strtol_l.constprop.0+0x94>
 800f2f2:	f1bc 0f00 	cmp.w	ip, #0
 800f2f6:	da05      	bge.n	800f304 <_strtol_l.constprop.0+0xd8>
 800f2f8:	2322      	movs	r3, #34	; 0x22
 800f2fa:	6003      	str	r3, [r0, #0]
 800f2fc:	4646      	mov	r6, r8
 800f2fe:	b942      	cbnz	r2, 800f312 <_strtol_l.constprop.0+0xe6>
 800f300:	4630      	mov	r0, r6
 800f302:	e79e      	b.n	800f242 <_strtol_l.constprop.0+0x16>
 800f304:	b107      	cbz	r7, 800f308 <_strtol_l.constprop.0+0xdc>
 800f306:	4276      	negs	r6, r6
 800f308:	2a00      	cmp	r2, #0
 800f30a:	d0f9      	beq.n	800f300 <_strtol_l.constprop.0+0xd4>
 800f30c:	f1bc 0f00 	cmp.w	ip, #0
 800f310:	d000      	beq.n	800f314 <_strtol_l.constprop.0+0xe8>
 800f312:	1e69      	subs	r1, r5, #1
 800f314:	6011      	str	r1, [r2, #0]
 800f316:	e7f3      	b.n	800f300 <_strtol_l.constprop.0+0xd4>
 800f318:	2430      	movs	r4, #48	; 0x30
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d1b1      	bne.n	800f282 <_strtol_l.constprop.0+0x56>
 800f31e:	2308      	movs	r3, #8
 800f320:	e7af      	b.n	800f282 <_strtol_l.constprop.0+0x56>
 800f322:	2c30      	cmp	r4, #48	; 0x30
 800f324:	d0a5      	beq.n	800f272 <_strtol_l.constprop.0+0x46>
 800f326:	230a      	movs	r3, #10
 800f328:	e7ab      	b.n	800f282 <_strtol_l.constprop.0+0x56>
 800f32a:	bf00      	nop
 800f32c:	08012c65 	.word	0x08012c65

0800f330 <strtol>:
 800f330:	4613      	mov	r3, r2
 800f332:	460a      	mov	r2, r1
 800f334:	4601      	mov	r1, r0
 800f336:	4802      	ldr	r0, [pc, #8]	; (800f340 <strtol+0x10>)
 800f338:	6800      	ldr	r0, [r0, #0]
 800f33a:	f7ff bf77 	b.w	800f22c <_strtol_l.constprop.0>
 800f33e:	bf00      	nop
 800f340:	20000058 	.word	0x20000058

0800f344 <_vsniprintf_r>:
 800f344:	b530      	push	{r4, r5, lr}
 800f346:	4614      	mov	r4, r2
 800f348:	2c00      	cmp	r4, #0
 800f34a:	b09b      	sub	sp, #108	; 0x6c
 800f34c:	4605      	mov	r5, r0
 800f34e:	461a      	mov	r2, r3
 800f350:	da05      	bge.n	800f35e <_vsniprintf_r+0x1a>
 800f352:	238b      	movs	r3, #139	; 0x8b
 800f354:	6003      	str	r3, [r0, #0]
 800f356:	f04f 30ff 	mov.w	r0, #4294967295
 800f35a:	b01b      	add	sp, #108	; 0x6c
 800f35c:	bd30      	pop	{r4, r5, pc}
 800f35e:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f362:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f366:	bf14      	ite	ne
 800f368:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f36c:	4623      	moveq	r3, r4
 800f36e:	9302      	str	r3, [sp, #8]
 800f370:	9305      	str	r3, [sp, #20]
 800f372:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f376:	9100      	str	r1, [sp, #0]
 800f378:	9104      	str	r1, [sp, #16]
 800f37a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f37e:	4669      	mov	r1, sp
 800f380:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f382:	f002 f8a1 	bl	80114c8 <_svfiprintf_r>
 800f386:	1c43      	adds	r3, r0, #1
 800f388:	bfbc      	itt	lt
 800f38a:	238b      	movlt	r3, #139	; 0x8b
 800f38c:	602b      	strlt	r3, [r5, #0]
 800f38e:	2c00      	cmp	r4, #0
 800f390:	d0e3      	beq.n	800f35a <_vsniprintf_r+0x16>
 800f392:	9b00      	ldr	r3, [sp, #0]
 800f394:	2200      	movs	r2, #0
 800f396:	701a      	strb	r2, [r3, #0]
 800f398:	e7df      	b.n	800f35a <_vsniprintf_r+0x16>
	...

0800f39c <vsniprintf>:
 800f39c:	b507      	push	{r0, r1, r2, lr}
 800f39e:	9300      	str	r3, [sp, #0]
 800f3a0:	4613      	mov	r3, r2
 800f3a2:	460a      	mov	r2, r1
 800f3a4:	4601      	mov	r1, r0
 800f3a6:	4803      	ldr	r0, [pc, #12]	; (800f3b4 <vsniprintf+0x18>)
 800f3a8:	6800      	ldr	r0, [r0, #0]
 800f3aa:	f7ff ffcb 	bl	800f344 <_vsniprintf_r>
 800f3ae:	b003      	add	sp, #12
 800f3b0:	f85d fb04 	ldr.w	pc, [sp], #4
 800f3b4:	20000058 	.word	0x20000058

0800f3b8 <_vsiprintf_r>:
 800f3b8:	b500      	push	{lr}
 800f3ba:	b09b      	sub	sp, #108	; 0x6c
 800f3bc:	9100      	str	r1, [sp, #0]
 800f3be:	9104      	str	r1, [sp, #16]
 800f3c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f3c4:	9105      	str	r1, [sp, #20]
 800f3c6:	9102      	str	r1, [sp, #8]
 800f3c8:	4905      	ldr	r1, [pc, #20]	; (800f3e0 <_vsiprintf_r+0x28>)
 800f3ca:	9103      	str	r1, [sp, #12]
 800f3cc:	4669      	mov	r1, sp
 800f3ce:	f002 f87b 	bl	80114c8 <_svfiprintf_r>
 800f3d2:	9b00      	ldr	r3, [sp, #0]
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	701a      	strb	r2, [r3, #0]
 800f3d8:	b01b      	add	sp, #108	; 0x6c
 800f3da:	f85d fb04 	ldr.w	pc, [sp], #4
 800f3de:	bf00      	nop
 800f3e0:	ffff0208 	.word	0xffff0208

0800f3e4 <vsiprintf>:
 800f3e4:	4613      	mov	r3, r2
 800f3e6:	460a      	mov	r2, r1
 800f3e8:	4601      	mov	r1, r0
 800f3ea:	4802      	ldr	r0, [pc, #8]	; (800f3f4 <vsiprintf+0x10>)
 800f3ec:	6800      	ldr	r0, [r0, #0]
 800f3ee:	f7ff bfe3 	b.w	800f3b8 <_vsiprintf_r>
 800f3f2:	bf00      	nop
 800f3f4:	20000058 	.word	0x20000058

0800f3f8 <__assert_func>:
 800f3f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f3fa:	4614      	mov	r4, r2
 800f3fc:	461a      	mov	r2, r3
 800f3fe:	4b09      	ldr	r3, [pc, #36]	; (800f424 <__assert_func+0x2c>)
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	4605      	mov	r5, r0
 800f404:	68d8      	ldr	r0, [r3, #12]
 800f406:	b14c      	cbz	r4, 800f41c <__assert_func+0x24>
 800f408:	4b07      	ldr	r3, [pc, #28]	; (800f428 <__assert_func+0x30>)
 800f40a:	9100      	str	r1, [sp, #0]
 800f40c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f410:	4906      	ldr	r1, [pc, #24]	; (800f42c <__assert_func+0x34>)
 800f412:	462b      	mov	r3, r5
 800f414:	f000 ff60 	bl	80102d8 <fiprintf>
 800f418:	f7fe fa3a 	bl	800d890 <abort>
 800f41c:	4b04      	ldr	r3, [pc, #16]	; (800f430 <__assert_func+0x38>)
 800f41e:	461c      	mov	r4, r3
 800f420:	e7f3      	b.n	800f40a <__assert_func+0x12>
 800f422:	bf00      	nop
 800f424:	20000058 	.word	0x20000058
 800f428:	08012df0 	.word	0x08012df0
 800f42c:	08012dfd 	.word	0x08012dfd
 800f430:	08012e2b 	.word	0x08012e2b

0800f434 <quorem>:
 800f434:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f438:	6903      	ldr	r3, [r0, #16]
 800f43a:	690c      	ldr	r4, [r1, #16]
 800f43c:	42a3      	cmp	r3, r4
 800f43e:	4607      	mov	r7, r0
 800f440:	f2c0 8081 	blt.w	800f546 <quorem+0x112>
 800f444:	3c01      	subs	r4, #1
 800f446:	f101 0814 	add.w	r8, r1, #20
 800f44a:	f100 0514 	add.w	r5, r0, #20
 800f44e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f452:	9301      	str	r3, [sp, #4]
 800f454:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f458:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f45c:	3301      	adds	r3, #1
 800f45e:	429a      	cmp	r2, r3
 800f460:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f464:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f468:	fbb2 f6f3 	udiv	r6, r2, r3
 800f46c:	d331      	bcc.n	800f4d2 <quorem+0x9e>
 800f46e:	f04f 0e00 	mov.w	lr, #0
 800f472:	4640      	mov	r0, r8
 800f474:	46ac      	mov	ip, r5
 800f476:	46f2      	mov	sl, lr
 800f478:	f850 2b04 	ldr.w	r2, [r0], #4
 800f47c:	b293      	uxth	r3, r2
 800f47e:	fb06 e303 	mla	r3, r6, r3, lr
 800f482:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f486:	b29b      	uxth	r3, r3
 800f488:	ebaa 0303 	sub.w	r3, sl, r3
 800f48c:	f8dc a000 	ldr.w	sl, [ip]
 800f490:	0c12      	lsrs	r2, r2, #16
 800f492:	fa13 f38a 	uxtah	r3, r3, sl
 800f496:	fb06 e202 	mla	r2, r6, r2, lr
 800f49a:	9300      	str	r3, [sp, #0]
 800f49c:	9b00      	ldr	r3, [sp, #0]
 800f49e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f4a2:	b292      	uxth	r2, r2
 800f4a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f4a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f4ac:	f8bd 3000 	ldrh.w	r3, [sp]
 800f4b0:	4581      	cmp	r9, r0
 800f4b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f4b6:	f84c 3b04 	str.w	r3, [ip], #4
 800f4ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f4be:	d2db      	bcs.n	800f478 <quorem+0x44>
 800f4c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800f4c4:	b92b      	cbnz	r3, 800f4d2 <quorem+0x9e>
 800f4c6:	9b01      	ldr	r3, [sp, #4]
 800f4c8:	3b04      	subs	r3, #4
 800f4ca:	429d      	cmp	r5, r3
 800f4cc:	461a      	mov	r2, r3
 800f4ce:	d32e      	bcc.n	800f52e <quorem+0xfa>
 800f4d0:	613c      	str	r4, [r7, #16]
 800f4d2:	4638      	mov	r0, r7
 800f4d4:	f001 fd92 	bl	8010ffc <__mcmp>
 800f4d8:	2800      	cmp	r0, #0
 800f4da:	db24      	blt.n	800f526 <quorem+0xf2>
 800f4dc:	3601      	adds	r6, #1
 800f4de:	4628      	mov	r0, r5
 800f4e0:	f04f 0c00 	mov.w	ip, #0
 800f4e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800f4e8:	f8d0 e000 	ldr.w	lr, [r0]
 800f4ec:	b293      	uxth	r3, r2
 800f4ee:	ebac 0303 	sub.w	r3, ip, r3
 800f4f2:	0c12      	lsrs	r2, r2, #16
 800f4f4:	fa13 f38e 	uxtah	r3, r3, lr
 800f4f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f4fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f500:	b29b      	uxth	r3, r3
 800f502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f506:	45c1      	cmp	r9, r8
 800f508:	f840 3b04 	str.w	r3, [r0], #4
 800f50c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f510:	d2e8      	bcs.n	800f4e4 <quorem+0xb0>
 800f512:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f51a:	b922      	cbnz	r2, 800f526 <quorem+0xf2>
 800f51c:	3b04      	subs	r3, #4
 800f51e:	429d      	cmp	r5, r3
 800f520:	461a      	mov	r2, r3
 800f522:	d30a      	bcc.n	800f53a <quorem+0x106>
 800f524:	613c      	str	r4, [r7, #16]
 800f526:	4630      	mov	r0, r6
 800f528:	b003      	add	sp, #12
 800f52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f52e:	6812      	ldr	r2, [r2, #0]
 800f530:	3b04      	subs	r3, #4
 800f532:	2a00      	cmp	r2, #0
 800f534:	d1cc      	bne.n	800f4d0 <quorem+0x9c>
 800f536:	3c01      	subs	r4, #1
 800f538:	e7c7      	b.n	800f4ca <quorem+0x96>
 800f53a:	6812      	ldr	r2, [r2, #0]
 800f53c:	3b04      	subs	r3, #4
 800f53e:	2a00      	cmp	r2, #0
 800f540:	d1f0      	bne.n	800f524 <quorem+0xf0>
 800f542:	3c01      	subs	r4, #1
 800f544:	e7eb      	b.n	800f51e <quorem+0xea>
 800f546:	2000      	movs	r0, #0
 800f548:	e7ee      	b.n	800f528 <quorem+0xf4>
 800f54a:	0000      	movs	r0, r0
 800f54c:	0000      	movs	r0, r0
	...

0800f550 <_dtoa_r>:
 800f550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f554:	ed2d 8b04 	vpush	{d8-d9}
 800f558:	ec57 6b10 	vmov	r6, r7, d0
 800f55c:	b093      	sub	sp, #76	; 0x4c
 800f55e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f560:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f564:	9106      	str	r1, [sp, #24]
 800f566:	ee10 aa10 	vmov	sl, s0
 800f56a:	4604      	mov	r4, r0
 800f56c:	9209      	str	r2, [sp, #36]	; 0x24
 800f56e:	930c      	str	r3, [sp, #48]	; 0x30
 800f570:	46bb      	mov	fp, r7
 800f572:	b975      	cbnz	r5, 800f592 <_dtoa_r+0x42>
 800f574:	2010      	movs	r0, #16
 800f576:	f7fe f9c1 	bl	800d8fc <malloc>
 800f57a:	4602      	mov	r2, r0
 800f57c:	6260      	str	r0, [r4, #36]	; 0x24
 800f57e:	b920      	cbnz	r0, 800f58a <_dtoa_r+0x3a>
 800f580:	4ba7      	ldr	r3, [pc, #668]	; (800f820 <_dtoa_r+0x2d0>)
 800f582:	21ea      	movs	r1, #234	; 0xea
 800f584:	48a7      	ldr	r0, [pc, #668]	; (800f824 <_dtoa_r+0x2d4>)
 800f586:	f7ff ff37 	bl	800f3f8 <__assert_func>
 800f58a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f58e:	6005      	str	r5, [r0, #0]
 800f590:	60c5      	str	r5, [r0, #12]
 800f592:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f594:	6819      	ldr	r1, [r3, #0]
 800f596:	b151      	cbz	r1, 800f5ae <_dtoa_r+0x5e>
 800f598:	685a      	ldr	r2, [r3, #4]
 800f59a:	604a      	str	r2, [r1, #4]
 800f59c:	2301      	movs	r3, #1
 800f59e:	4093      	lsls	r3, r2
 800f5a0:	608b      	str	r3, [r1, #8]
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	f001 fa9e 	bl	8010ae4 <_Bfree>
 800f5a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	601a      	str	r2, [r3, #0]
 800f5ae:	1e3b      	subs	r3, r7, #0
 800f5b0:	bfaa      	itet	ge
 800f5b2:	2300      	movge	r3, #0
 800f5b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f5b8:	f8c8 3000 	strge.w	r3, [r8]
 800f5bc:	4b9a      	ldr	r3, [pc, #616]	; (800f828 <_dtoa_r+0x2d8>)
 800f5be:	bfbc      	itt	lt
 800f5c0:	2201      	movlt	r2, #1
 800f5c2:	f8c8 2000 	strlt.w	r2, [r8]
 800f5c6:	ea33 030b 	bics.w	r3, r3, fp
 800f5ca:	d11b      	bne.n	800f604 <_dtoa_r+0xb4>
 800f5cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f5ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800f5d2:	6013      	str	r3, [r2, #0]
 800f5d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f5d8:	4333      	orrs	r3, r6
 800f5da:	f000 8592 	beq.w	8010102 <_dtoa_r+0xbb2>
 800f5de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f5e0:	b963      	cbnz	r3, 800f5fc <_dtoa_r+0xac>
 800f5e2:	4b92      	ldr	r3, [pc, #584]	; (800f82c <_dtoa_r+0x2dc>)
 800f5e4:	e022      	b.n	800f62c <_dtoa_r+0xdc>
 800f5e6:	4b92      	ldr	r3, [pc, #584]	; (800f830 <_dtoa_r+0x2e0>)
 800f5e8:	9301      	str	r3, [sp, #4]
 800f5ea:	3308      	adds	r3, #8
 800f5ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f5ee:	6013      	str	r3, [r2, #0]
 800f5f0:	9801      	ldr	r0, [sp, #4]
 800f5f2:	b013      	add	sp, #76	; 0x4c
 800f5f4:	ecbd 8b04 	vpop	{d8-d9}
 800f5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5fc:	4b8b      	ldr	r3, [pc, #556]	; (800f82c <_dtoa_r+0x2dc>)
 800f5fe:	9301      	str	r3, [sp, #4]
 800f600:	3303      	adds	r3, #3
 800f602:	e7f3      	b.n	800f5ec <_dtoa_r+0x9c>
 800f604:	2200      	movs	r2, #0
 800f606:	2300      	movs	r3, #0
 800f608:	4650      	mov	r0, sl
 800f60a:	4659      	mov	r1, fp
 800f60c:	f7f1 fa6c 	bl	8000ae8 <__aeabi_dcmpeq>
 800f610:	ec4b ab19 	vmov	d9, sl, fp
 800f614:	4680      	mov	r8, r0
 800f616:	b158      	cbz	r0, 800f630 <_dtoa_r+0xe0>
 800f618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f61a:	2301      	movs	r3, #1
 800f61c:	6013      	str	r3, [r2, #0]
 800f61e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f620:	2b00      	cmp	r3, #0
 800f622:	f000 856b 	beq.w	80100fc <_dtoa_r+0xbac>
 800f626:	4883      	ldr	r0, [pc, #524]	; (800f834 <_dtoa_r+0x2e4>)
 800f628:	6018      	str	r0, [r3, #0]
 800f62a:	1e43      	subs	r3, r0, #1
 800f62c:	9301      	str	r3, [sp, #4]
 800f62e:	e7df      	b.n	800f5f0 <_dtoa_r+0xa0>
 800f630:	ec4b ab10 	vmov	d0, sl, fp
 800f634:	aa10      	add	r2, sp, #64	; 0x40
 800f636:	a911      	add	r1, sp, #68	; 0x44
 800f638:	4620      	mov	r0, r4
 800f63a:	f001 fe01 	bl	8011240 <__d2b>
 800f63e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f642:	ee08 0a10 	vmov	s16, r0
 800f646:	2d00      	cmp	r5, #0
 800f648:	f000 8084 	beq.w	800f754 <_dtoa_r+0x204>
 800f64c:	ee19 3a90 	vmov	r3, s19
 800f650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f654:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f658:	4656      	mov	r6, sl
 800f65a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f65e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f662:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f666:	4b74      	ldr	r3, [pc, #464]	; (800f838 <_dtoa_r+0x2e8>)
 800f668:	2200      	movs	r2, #0
 800f66a:	4630      	mov	r0, r6
 800f66c:	4639      	mov	r1, r7
 800f66e:	f7f0 fe1b 	bl	80002a8 <__aeabi_dsub>
 800f672:	a365      	add	r3, pc, #404	; (adr r3, 800f808 <_dtoa_r+0x2b8>)
 800f674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f678:	f7f0 ffce 	bl	8000618 <__aeabi_dmul>
 800f67c:	a364      	add	r3, pc, #400	; (adr r3, 800f810 <_dtoa_r+0x2c0>)
 800f67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f682:	f7f0 fe13 	bl	80002ac <__adddf3>
 800f686:	4606      	mov	r6, r0
 800f688:	4628      	mov	r0, r5
 800f68a:	460f      	mov	r7, r1
 800f68c:	f7f0 ff5a 	bl	8000544 <__aeabi_i2d>
 800f690:	a361      	add	r3, pc, #388	; (adr r3, 800f818 <_dtoa_r+0x2c8>)
 800f692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f696:	f7f0 ffbf 	bl	8000618 <__aeabi_dmul>
 800f69a:	4602      	mov	r2, r0
 800f69c:	460b      	mov	r3, r1
 800f69e:	4630      	mov	r0, r6
 800f6a0:	4639      	mov	r1, r7
 800f6a2:	f7f0 fe03 	bl	80002ac <__adddf3>
 800f6a6:	4606      	mov	r6, r0
 800f6a8:	460f      	mov	r7, r1
 800f6aa:	f7f1 fa65 	bl	8000b78 <__aeabi_d2iz>
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	9000      	str	r0, [sp, #0]
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	4630      	mov	r0, r6
 800f6b6:	4639      	mov	r1, r7
 800f6b8:	f7f1 fa20 	bl	8000afc <__aeabi_dcmplt>
 800f6bc:	b150      	cbz	r0, 800f6d4 <_dtoa_r+0x184>
 800f6be:	9800      	ldr	r0, [sp, #0]
 800f6c0:	f7f0 ff40 	bl	8000544 <__aeabi_i2d>
 800f6c4:	4632      	mov	r2, r6
 800f6c6:	463b      	mov	r3, r7
 800f6c8:	f7f1 fa0e 	bl	8000ae8 <__aeabi_dcmpeq>
 800f6cc:	b910      	cbnz	r0, 800f6d4 <_dtoa_r+0x184>
 800f6ce:	9b00      	ldr	r3, [sp, #0]
 800f6d0:	3b01      	subs	r3, #1
 800f6d2:	9300      	str	r3, [sp, #0]
 800f6d4:	9b00      	ldr	r3, [sp, #0]
 800f6d6:	2b16      	cmp	r3, #22
 800f6d8:	d85a      	bhi.n	800f790 <_dtoa_r+0x240>
 800f6da:	9a00      	ldr	r2, [sp, #0]
 800f6dc:	4b57      	ldr	r3, [pc, #348]	; (800f83c <_dtoa_r+0x2ec>)
 800f6de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6e6:	ec51 0b19 	vmov	r0, r1, d9
 800f6ea:	f7f1 fa07 	bl	8000afc <__aeabi_dcmplt>
 800f6ee:	2800      	cmp	r0, #0
 800f6f0:	d050      	beq.n	800f794 <_dtoa_r+0x244>
 800f6f2:	9b00      	ldr	r3, [sp, #0]
 800f6f4:	3b01      	subs	r3, #1
 800f6f6:	9300      	str	r3, [sp, #0]
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800f6fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f6fe:	1b5d      	subs	r5, r3, r5
 800f700:	1e6b      	subs	r3, r5, #1
 800f702:	9305      	str	r3, [sp, #20]
 800f704:	bf45      	ittet	mi
 800f706:	f1c5 0301 	rsbmi	r3, r5, #1
 800f70a:	9304      	strmi	r3, [sp, #16]
 800f70c:	2300      	movpl	r3, #0
 800f70e:	2300      	movmi	r3, #0
 800f710:	bf4c      	ite	mi
 800f712:	9305      	strmi	r3, [sp, #20]
 800f714:	9304      	strpl	r3, [sp, #16]
 800f716:	9b00      	ldr	r3, [sp, #0]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	db3d      	blt.n	800f798 <_dtoa_r+0x248>
 800f71c:	9b05      	ldr	r3, [sp, #20]
 800f71e:	9a00      	ldr	r2, [sp, #0]
 800f720:	920a      	str	r2, [sp, #40]	; 0x28
 800f722:	4413      	add	r3, r2
 800f724:	9305      	str	r3, [sp, #20]
 800f726:	2300      	movs	r3, #0
 800f728:	9307      	str	r3, [sp, #28]
 800f72a:	9b06      	ldr	r3, [sp, #24]
 800f72c:	2b09      	cmp	r3, #9
 800f72e:	f200 8089 	bhi.w	800f844 <_dtoa_r+0x2f4>
 800f732:	2b05      	cmp	r3, #5
 800f734:	bfc4      	itt	gt
 800f736:	3b04      	subgt	r3, #4
 800f738:	9306      	strgt	r3, [sp, #24]
 800f73a:	9b06      	ldr	r3, [sp, #24]
 800f73c:	f1a3 0302 	sub.w	r3, r3, #2
 800f740:	bfcc      	ite	gt
 800f742:	2500      	movgt	r5, #0
 800f744:	2501      	movle	r5, #1
 800f746:	2b03      	cmp	r3, #3
 800f748:	f200 8087 	bhi.w	800f85a <_dtoa_r+0x30a>
 800f74c:	e8df f003 	tbb	[pc, r3]
 800f750:	59383a2d 	.word	0x59383a2d
 800f754:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f758:	441d      	add	r5, r3
 800f75a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f75e:	2b20      	cmp	r3, #32
 800f760:	bfc1      	itttt	gt
 800f762:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f766:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f76a:	fa0b f303 	lslgt.w	r3, fp, r3
 800f76e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f772:	bfda      	itte	le
 800f774:	f1c3 0320 	rsble	r3, r3, #32
 800f778:	fa06 f003 	lslle.w	r0, r6, r3
 800f77c:	4318      	orrgt	r0, r3
 800f77e:	f7f0 fed1 	bl	8000524 <__aeabi_ui2d>
 800f782:	2301      	movs	r3, #1
 800f784:	4606      	mov	r6, r0
 800f786:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f78a:	3d01      	subs	r5, #1
 800f78c:	930e      	str	r3, [sp, #56]	; 0x38
 800f78e:	e76a      	b.n	800f666 <_dtoa_r+0x116>
 800f790:	2301      	movs	r3, #1
 800f792:	e7b2      	b.n	800f6fa <_dtoa_r+0x1aa>
 800f794:	900b      	str	r0, [sp, #44]	; 0x2c
 800f796:	e7b1      	b.n	800f6fc <_dtoa_r+0x1ac>
 800f798:	9b04      	ldr	r3, [sp, #16]
 800f79a:	9a00      	ldr	r2, [sp, #0]
 800f79c:	1a9b      	subs	r3, r3, r2
 800f79e:	9304      	str	r3, [sp, #16]
 800f7a0:	4253      	negs	r3, r2
 800f7a2:	9307      	str	r3, [sp, #28]
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	930a      	str	r3, [sp, #40]	; 0x28
 800f7a8:	e7bf      	b.n	800f72a <_dtoa_r+0x1da>
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	9308      	str	r3, [sp, #32]
 800f7ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	dc55      	bgt.n	800f860 <_dtoa_r+0x310>
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f7ba:	461a      	mov	r2, r3
 800f7bc:	9209      	str	r2, [sp, #36]	; 0x24
 800f7be:	e00c      	b.n	800f7da <_dtoa_r+0x28a>
 800f7c0:	2301      	movs	r3, #1
 800f7c2:	e7f3      	b.n	800f7ac <_dtoa_r+0x25c>
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7c8:	9308      	str	r3, [sp, #32]
 800f7ca:	9b00      	ldr	r3, [sp, #0]
 800f7cc:	4413      	add	r3, r2
 800f7ce:	9302      	str	r3, [sp, #8]
 800f7d0:	3301      	adds	r3, #1
 800f7d2:	2b01      	cmp	r3, #1
 800f7d4:	9303      	str	r3, [sp, #12]
 800f7d6:	bfb8      	it	lt
 800f7d8:	2301      	movlt	r3, #1
 800f7da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f7dc:	2200      	movs	r2, #0
 800f7de:	6042      	str	r2, [r0, #4]
 800f7e0:	2204      	movs	r2, #4
 800f7e2:	f102 0614 	add.w	r6, r2, #20
 800f7e6:	429e      	cmp	r6, r3
 800f7e8:	6841      	ldr	r1, [r0, #4]
 800f7ea:	d93d      	bls.n	800f868 <_dtoa_r+0x318>
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	f001 f939 	bl	8010a64 <_Balloc>
 800f7f2:	9001      	str	r0, [sp, #4]
 800f7f4:	2800      	cmp	r0, #0
 800f7f6:	d13b      	bne.n	800f870 <_dtoa_r+0x320>
 800f7f8:	4b11      	ldr	r3, [pc, #68]	; (800f840 <_dtoa_r+0x2f0>)
 800f7fa:	4602      	mov	r2, r0
 800f7fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f800:	e6c0      	b.n	800f584 <_dtoa_r+0x34>
 800f802:	2301      	movs	r3, #1
 800f804:	e7df      	b.n	800f7c6 <_dtoa_r+0x276>
 800f806:	bf00      	nop
 800f808:	636f4361 	.word	0x636f4361
 800f80c:	3fd287a7 	.word	0x3fd287a7
 800f810:	8b60c8b3 	.word	0x8b60c8b3
 800f814:	3fc68a28 	.word	0x3fc68a28
 800f818:	509f79fb 	.word	0x509f79fb
 800f81c:	3fd34413 	.word	0x3fd34413
 800f820:	08012e39 	.word	0x08012e39
 800f824:	08012e50 	.word	0x08012e50
 800f828:	7ff00000 	.word	0x7ff00000
 800f82c:	08012e35 	.word	0x08012e35
 800f830:	08012e2c 	.word	0x08012e2c
 800f834:	08012d7d 	.word	0x08012d7d
 800f838:	3ff80000 	.word	0x3ff80000
 800f83c:	08013020 	.word	0x08013020
 800f840:	08012eab 	.word	0x08012eab
 800f844:	2501      	movs	r5, #1
 800f846:	2300      	movs	r3, #0
 800f848:	9306      	str	r3, [sp, #24]
 800f84a:	9508      	str	r5, [sp, #32]
 800f84c:	f04f 33ff 	mov.w	r3, #4294967295
 800f850:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f854:	2200      	movs	r2, #0
 800f856:	2312      	movs	r3, #18
 800f858:	e7b0      	b.n	800f7bc <_dtoa_r+0x26c>
 800f85a:	2301      	movs	r3, #1
 800f85c:	9308      	str	r3, [sp, #32]
 800f85e:	e7f5      	b.n	800f84c <_dtoa_r+0x2fc>
 800f860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f862:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f866:	e7b8      	b.n	800f7da <_dtoa_r+0x28a>
 800f868:	3101      	adds	r1, #1
 800f86a:	6041      	str	r1, [r0, #4]
 800f86c:	0052      	lsls	r2, r2, #1
 800f86e:	e7b8      	b.n	800f7e2 <_dtoa_r+0x292>
 800f870:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f872:	9a01      	ldr	r2, [sp, #4]
 800f874:	601a      	str	r2, [r3, #0]
 800f876:	9b03      	ldr	r3, [sp, #12]
 800f878:	2b0e      	cmp	r3, #14
 800f87a:	f200 809d 	bhi.w	800f9b8 <_dtoa_r+0x468>
 800f87e:	2d00      	cmp	r5, #0
 800f880:	f000 809a 	beq.w	800f9b8 <_dtoa_r+0x468>
 800f884:	9b00      	ldr	r3, [sp, #0]
 800f886:	2b00      	cmp	r3, #0
 800f888:	dd32      	ble.n	800f8f0 <_dtoa_r+0x3a0>
 800f88a:	4ab7      	ldr	r2, [pc, #732]	; (800fb68 <_dtoa_r+0x618>)
 800f88c:	f003 030f 	and.w	r3, r3, #15
 800f890:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f894:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f898:	9b00      	ldr	r3, [sp, #0]
 800f89a:	05d8      	lsls	r0, r3, #23
 800f89c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f8a0:	d516      	bpl.n	800f8d0 <_dtoa_r+0x380>
 800f8a2:	4bb2      	ldr	r3, [pc, #712]	; (800fb6c <_dtoa_r+0x61c>)
 800f8a4:	ec51 0b19 	vmov	r0, r1, d9
 800f8a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f8ac:	f7f0 ffde 	bl	800086c <__aeabi_ddiv>
 800f8b0:	f007 070f 	and.w	r7, r7, #15
 800f8b4:	4682      	mov	sl, r0
 800f8b6:	468b      	mov	fp, r1
 800f8b8:	2503      	movs	r5, #3
 800f8ba:	4eac      	ldr	r6, [pc, #688]	; (800fb6c <_dtoa_r+0x61c>)
 800f8bc:	b957      	cbnz	r7, 800f8d4 <_dtoa_r+0x384>
 800f8be:	4642      	mov	r2, r8
 800f8c0:	464b      	mov	r3, r9
 800f8c2:	4650      	mov	r0, sl
 800f8c4:	4659      	mov	r1, fp
 800f8c6:	f7f0 ffd1 	bl	800086c <__aeabi_ddiv>
 800f8ca:	4682      	mov	sl, r0
 800f8cc:	468b      	mov	fp, r1
 800f8ce:	e028      	b.n	800f922 <_dtoa_r+0x3d2>
 800f8d0:	2502      	movs	r5, #2
 800f8d2:	e7f2      	b.n	800f8ba <_dtoa_r+0x36a>
 800f8d4:	07f9      	lsls	r1, r7, #31
 800f8d6:	d508      	bpl.n	800f8ea <_dtoa_r+0x39a>
 800f8d8:	4640      	mov	r0, r8
 800f8da:	4649      	mov	r1, r9
 800f8dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f8e0:	f7f0 fe9a 	bl	8000618 <__aeabi_dmul>
 800f8e4:	3501      	adds	r5, #1
 800f8e6:	4680      	mov	r8, r0
 800f8e8:	4689      	mov	r9, r1
 800f8ea:	107f      	asrs	r7, r7, #1
 800f8ec:	3608      	adds	r6, #8
 800f8ee:	e7e5      	b.n	800f8bc <_dtoa_r+0x36c>
 800f8f0:	f000 809b 	beq.w	800fa2a <_dtoa_r+0x4da>
 800f8f4:	9b00      	ldr	r3, [sp, #0]
 800f8f6:	4f9d      	ldr	r7, [pc, #628]	; (800fb6c <_dtoa_r+0x61c>)
 800f8f8:	425e      	negs	r6, r3
 800f8fa:	4b9b      	ldr	r3, [pc, #620]	; (800fb68 <_dtoa_r+0x618>)
 800f8fc:	f006 020f 	and.w	r2, r6, #15
 800f900:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f908:	ec51 0b19 	vmov	r0, r1, d9
 800f90c:	f7f0 fe84 	bl	8000618 <__aeabi_dmul>
 800f910:	1136      	asrs	r6, r6, #4
 800f912:	4682      	mov	sl, r0
 800f914:	468b      	mov	fp, r1
 800f916:	2300      	movs	r3, #0
 800f918:	2502      	movs	r5, #2
 800f91a:	2e00      	cmp	r6, #0
 800f91c:	d17a      	bne.n	800fa14 <_dtoa_r+0x4c4>
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d1d3      	bne.n	800f8ca <_dtoa_r+0x37a>
 800f922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f924:	2b00      	cmp	r3, #0
 800f926:	f000 8082 	beq.w	800fa2e <_dtoa_r+0x4de>
 800f92a:	4b91      	ldr	r3, [pc, #580]	; (800fb70 <_dtoa_r+0x620>)
 800f92c:	2200      	movs	r2, #0
 800f92e:	4650      	mov	r0, sl
 800f930:	4659      	mov	r1, fp
 800f932:	f7f1 f8e3 	bl	8000afc <__aeabi_dcmplt>
 800f936:	2800      	cmp	r0, #0
 800f938:	d079      	beq.n	800fa2e <_dtoa_r+0x4de>
 800f93a:	9b03      	ldr	r3, [sp, #12]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d076      	beq.n	800fa2e <_dtoa_r+0x4de>
 800f940:	9b02      	ldr	r3, [sp, #8]
 800f942:	2b00      	cmp	r3, #0
 800f944:	dd36      	ble.n	800f9b4 <_dtoa_r+0x464>
 800f946:	9b00      	ldr	r3, [sp, #0]
 800f948:	4650      	mov	r0, sl
 800f94a:	4659      	mov	r1, fp
 800f94c:	1e5f      	subs	r7, r3, #1
 800f94e:	2200      	movs	r2, #0
 800f950:	4b88      	ldr	r3, [pc, #544]	; (800fb74 <_dtoa_r+0x624>)
 800f952:	f7f0 fe61 	bl	8000618 <__aeabi_dmul>
 800f956:	9e02      	ldr	r6, [sp, #8]
 800f958:	4682      	mov	sl, r0
 800f95a:	468b      	mov	fp, r1
 800f95c:	3501      	adds	r5, #1
 800f95e:	4628      	mov	r0, r5
 800f960:	f7f0 fdf0 	bl	8000544 <__aeabi_i2d>
 800f964:	4652      	mov	r2, sl
 800f966:	465b      	mov	r3, fp
 800f968:	f7f0 fe56 	bl	8000618 <__aeabi_dmul>
 800f96c:	4b82      	ldr	r3, [pc, #520]	; (800fb78 <_dtoa_r+0x628>)
 800f96e:	2200      	movs	r2, #0
 800f970:	f7f0 fc9c 	bl	80002ac <__adddf3>
 800f974:	46d0      	mov	r8, sl
 800f976:	46d9      	mov	r9, fp
 800f978:	4682      	mov	sl, r0
 800f97a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f97e:	2e00      	cmp	r6, #0
 800f980:	d158      	bne.n	800fa34 <_dtoa_r+0x4e4>
 800f982:	4b7e      	ldr	r3, [pc, #504]	; (800fb7c <_dtoa_r+0x62c>)
 800f984:	2200      	movs	r2, #0
 800f986:	4640      	mov	r0, r8
 800f988:	4649      	mov	r1, r9
 800f98a:	f7f0 fc8d 	bl	80002a8 <__aeabi_dsub>
 800f98e:	4652      	mov	r2, sl
 800f990:	465b      	mov	r3, fp
 800f992:	4680      	mov	r8, r0
 800f994:	4689      	mov	r9, r1
 800f996:	f7f1 f8cf 	bl	8000b38 <__aeabi_dcmpgt>
 800f99a:	2800      	cmp	r0, #0
 800f99c:	f040 8295 	bne.w	800feca <_dtoa_r+0x97a>
 800f9a0:	4652      	mov	r2, sl
 800f9a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f9a6:	4640      	mov	r0, r8
 800f9a8:	4649      	mov	r1, r9
 800f9aa:	f7f1 f8a7 	bl	8000afc <__aeabi_dcmplt>
 800f9ae:	2800      	cmp	r0, #0
 800f9b0:	f040 8289 	bne.w	800fec6 <_dtoa_r+0x976>
 800f9b4:	ec5b ab19 	vmov	sl, fp, d9
 800f9b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	f2c0 8148 	blt.w	800fc50 <_dtoa_r+0x700>
 800f9c0:	9a00      	ldr	r2, [sp, #0]
 800f9c2:	2a0e      	cmp	r2, #14
 800f9c4:	f300 8144 	bgt.w	800fc50 <_dtoa_r+0x700>
 800f9c8:	4b67      	ldr	r3, [pc, #412]	; (800fb68 <_dtoa_r+0x618>)
 800f9ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f9ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f9d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	f280 80d5 	bge.w	800fb84 <_dtoa_r+0x634>
 800f9da:	9b03      	ldr	r3, [sp, #12]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	f300 80d1 	bgt.w	800fb84 <_dtoa_r+0x634>
 800f9e2:	f040 826f 	bne.w	800fec4 <_dtoa_r+0x974>
 800f9e6:	4b65      	ldr	r3, [pc, #404]	; (800fb7c <_dtoa_r+0x62c>)
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	4640      	mov	r0, r8
 800f9ec:	4649      	mov	r1, r9
 800f9ee:	f7f0 fe13 	bl	8000618 <__aeabi_dmul>
 800f9f2:	4652      	mov	r2, sl
 800f9f4:	465b      	mov	r3, fp
 800f9f6:	f7f1 f895 	bl	8000b24 <__aeabi_dcmpge>
 800f9fa:	9e03      	ldr	r6, [sp, #12]
 800f9fc:	4637      	mov	r7, r6
 800f9fe:	2800      	cmp	r0, #0
 800fa00:	f040 8245 	bne.w	800fe8e <_dtoa_r+0x93e>
 800fa04:	9d01      	ldr	r5, [sp, #4]
 800fa06:	2331      	movs	r3, #49	; 0x31
 800fa08:	f805 3b01 	strb.w	r3, [r5], #1
 800fa0c:	9b00      	ldr	r3, [sp, #0]
 800fa0e:	3301      	adds	r3, #1
 800fa10:	9300      	str	r3, [sp, #0]
 800fa12:	e240      	b.n	800fe96 <_dtoa_r+0x946>
 800fa14:	07f2      	lsls	r2, r6, #31
 800fa16:	d505      	bpl.n	800fa24 <_dtoa_r+0x4d4>
 800fa18:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa1c:	f7f0 fdfc 	bl	8000618 <__aeabi_dmul>
 800fa20:	3501      	adds	r5, #1
 800fa22:	2301      	movs	r3, #1
 800fa24:	1076      	asrs	r6, r6, #1
 800fa26:	3708      	adds	r7, #8
 800fa28:	e777      	b.n	800f91a <_dtoa_r+0x3ca>
 800fa2a:	2502      	movs	r5, #2
 800fa2c:	e779      	b.n	800f922 <_dtoa_r+0x3d2>
 800fa2e:	9f00      	ldr	r7, [sp, #0]
 800fa30:	9e03      	ldr	r6, [sp, #12]
 800fa32:	e794      	b.n	800f95e <_dtoa_r+0x40e>
 800fa34:	9901      	ldr	r1, [sp, #4]
 800fa36:	4b4c      	ldr	r3, [pc, #304]	; (800fb68 <_dtoa_r+0x618>)
 800fa38:	4431      	add	r1, r6
 800fa3a:	910d      	str	r1, [sp, #52]	; 0x34
 800fa3c:	9908      	ldr	r1, [sp, #32]
 800fa3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fa42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fa46:	2900      	cmp	r1, #0
 800fa48:	d043      	beq.n	800fad2 <_dtoa_r+0x582>
 800fa4a:	494d      	ldr	r1, [pc, #308]	; (800fb80 <_dtoa_r+0x630>)
 800fa4c:	2000      	movs	r0, #0
 800fa4e:	f7f0 ff0d 	bl	800086c <__aeabi_ddiv>
 800fa52:	4652      	mov	r2, sl
 800fa54:	465b      	mov	r3, fp
 800fa56:	f7f0 fc27 	bl	80002a8 <__aeabi_dsub>
 800fa5a:	9d01      	ldr	r5, [sp, #4]
 800fa5c:	4682      	mov	sl, r0
 800fa5e:	468b      	mov	fp, r1
 800fa60:	4649      	mov	r1, r9
 800fa62:	4640      	mov	r0, r8
 800fa64:	f7f1 f888 	bl	8000b78 <__aeabi_d2iz>
 800fa68:	4606      	mov	r6, r0
 800fa6a:	f7f0 fd6b 	bl	8000544 <__aeabi_i2d>
 800fa6e:	4602      	mov	r2, r0
 800fa70:	460b      	mov	r3, r1
 800fa72:	4640      	mov	r0, r8
 800fa74:	4649      	mov	r1, r9
 800fa76:	f7f0 fc17 	bl	80002a8 <__aeabi_dsub>
 800fa7a:	3630      	adds	r6, #48	; 0x30
 800fa7c:	f805 6b01 	strb.w	r6, [r5], #1
 800fa80:	4652      	mov	r2, sl
 800fa82:	465b      	mov	r3, fp
 800fa84:	4680      	mov	r8, r0
 800fa86:	4689      	mov	r9, r1
 800fa88:	f7f1 f838 	bl	8000afc <__aeabi_dcmplt>
 800fa8c:	2800      	cmp	r0, #0
 800fa8e:	d163      	bne.n	800fb58 <_dtoa_r+0x608>
 800fa90:	4642      	mov	r2, r8
 800fa92:	464b      	mov	r3, r9
 800fa94:	4936      	ldr	r1, [pc, #216]	; (800fb70 <_dtoa_r+0x620>)
 800fa96:	2000      	movs	r0, #0
 800fa98:	f7f0 fc06 	bl	80002a8 <__aeabi_dsub>
 800fa9c:	4652      	mov	r2, sl
 800fa9e:	465b      	mov	r3, fp
 800faa0:	f7f1 f82c 	bl	8000afc <__aeabi_dcmplt>
 800faa4:	2800      	cmp	r0, #0
 800faa6:	f040 80b5 	bne.w	800fc14 <_dtoa_r+0x6c4>
 800faaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800faac:	429d      	cmp	r5, r3
 800faae:	d081      	beq.n	800f9b4 <_dtoa_r+0x464>
 800fab0:	4b30      	ldr	r3, [pc, #192]	; (800fb74 <_dtoa_r+0x624>)
 800fab2:	2200      	movs	r2, #0
 800fab4:	4650      	mov	r0, sl
 800fab6:	4659      	mov	r1, fp
 800fab8:	f7f0 fdae 	bl	8000618 <__aeabi_dmul>
 800fabc:	4b2d      	ldr	r3, [pc, #180]	; (800fb74 <_dtoa_r+0x624>)
 800fabe:	4682      	mov	sl, r0
 800fac0:	468b      	mov	fp, r1
 800fac2:	4640      	mov	r0, r8
 800fac4:	4649      	mov	r1, r9
 800fac6:	2200      	movs	r2, #0
 800fac8:	f7f0 fda6 	bl	8000618 <__aeabi_dmul>
 800facc:	4680      	mov	r8, r0
 800face:	4689      	mov	r9, r1
 800fad0:	e7c6      	b.n	800fa60 <_dtoa_r+0x510>
 800fad2:	4650      	mov	r0, sl
 800fad4:	4659      	mov	r1, fp
 800fad6:	f7f0 fd9f 	bl	8000618 <__aeabi_dmul>
 800fada:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fadc:	9d01      	ldr	r5, [sp, #4]
 800fade:	930f      	str	r3, [sp, #60]	; 0x3c
 800fae0:	4682      	mov	sl, r0
 800fae2:	468b      	mov	fp, r1
 800fae4:	4649      	mov	r1, r9
 800fae6:	4640      	mov	r0, r8
 800fae8:	f7f1 f846 	bl	8000b78 <__aeabi_d2iz>
 800faec:	4606      	mov	r6, r0
 800faee:	f7f0 fd29 	bl	8000544 <__aeabi_i2d>
 800faf2:	3630      	adds	r6, #48	; 0x30
 800faf4:	4602      	mov	r2, r0
 800faf6:	460b      	mov	r3, r1
 800faf8:	4640      	mov	r0, r8
 800fafa:	4649      	mov	r1, r9
 800fafc:	f7f0 fbd4 	bl	80002a8 <__aeabi_dsub>
 800fb00:	f805 6b01 	strb.w	r6, [r5], #1
 800fb04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb06:	429d      	cmp	r5, r3
 800fb08:	4680      	mov	r8, r0
 800fb0a:	4689      	mov	r9, r1
 800fb0c:	f04f 0200 	mov.w	r2, #0
 800fb10:	d124      	bne.n	800fb5c <_dtoa_r+0x60c>
 800fb12:	4b1b      	ldr	r3, [pc, #108]	; (800fb80 <_dtoa_r+0x630>)
 800fb14:	4650      	mov	r0, sl
 800fb16:	4659      	mov	r1, fp
 800fb18:	f7f0 fbc8 	bl	80002ac <__adddf3>
 800fb1c:	4602      	mov	r2, r0
 800fb1e:	460b      	mov	r3, r1
 800fb20:	4640      	mov	r0, r8
 800fb22:	4649      	mov	r1, r9
 800fb24:	f7f1 f808 	bl	8000b38 <__aeabi_dcmpgt>
 800fb28:	2800      	cmp	r0, #0
 800fb2a:	d173      	bne.n	800fc14 <_dtoa_r+0x6c4>
 800fb2c:	4652      	mov	r2, sl
 800fb2e:	465b      	mov	r3, fp
 800fb30:	4913      	ldr	r1, [pc, #76]	; (800fb80 <_dtoa_r+0x630>)
 800fb32:	2000      	movs	r0, #0
 800fb34:	f7f0 fbb8 	bl	80002a8 <__aeabi_dsub>
 800fb38:	4602      	mov	r2, r0
 800fb3a:	460b      	mov	r3, r1
 800fb3c:	4640      	mov	r0, r8
 800fb3e:	4649      	mov	r1, r9
 800fb40:	f7f0 ffdc 	bl	8000afc <__aeabi_dcmplt>
 800fb44:	2800      	cmp	r0, #0
 800fb46:	f43f af35 	beq.w	800f9b4 <_dtoa_r+0x464>
 800fb4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fb4c:	1e6b      	subs	r3, r5, #1
 800fb4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fb54:	2b30      	cmp	r3, #48	; 0x30
 800fb56:	d0f8      	beq.n	800fb4a <_dtoa_r+0x5fa>
 800fb58:	9700      	str	r7, [sp, #0]
 800fb5a:	e049      	b.n	800fbf0 <_dtoa_r+0x6a0>
 800fb5c:	4b05      	ldr	r3, [pc, #20]	; (800fb74 <_dtoa_r+0x624>)
 800fb5e:	f7f0 fd5b 	bl	8000618 <__aeabi_dmul>
 800fb62:	4680      	mov	r8, r0
 800fb64:	4689      	mov	r9, r1
 800fb66:	e7bd      	b.n	800fae4 <_dtoa_r+0x594>
 800fb68:	08013020 	.word	0x08013020
 800fb6c:	08012ff8 	.word	0x08012ff8
 800fb70:	3ff00000 	.word	0x3ff00000
 800fb74:	40240000 	.word	0x40240000
 800fb78:	401c0000 	.word	0x401c0000
 800fb7c:	40140000 	.word	0x40140000
 800fb80:	3fe00000 	.word	0x3fe00000
 800fb84:	9d01      	ldr	r5, [sp, #4]
 800fb86:	4656      	mov	r6, sl
 800fb88:	465f      	mov	r7, fp
 800fb8a:	4642      	mov	r2, r8
 800fb8c:	464b      	mov	r3, r9
 800fb8e:	4630      	mov	r0, r6
 800fb90:	4639      	mov	r1, r7
 800fb92:	f7f0 fe6b 	bl	800086c <__aeabi_ddiv>
 800fb96:	f7f0 ffef 	bl	8000b78 <__aeabi_d2iz>
 800fb9a:	4682      	mov	sl, r0
 800fb9c:	f7f0 fcd2 	bl	8000544 <__aeabi_i2d>
 800fba0:	4642      	mov	r2, r8
 800fba2:	464b      	mov	r3, r9
 800fba4:	f7f0 fd38 	bl	8000618 <__aeabi_dmul>
 800fba8:	4602      	mov	r2, r0
 800fbaa:	460b      	mov	r3, r1
 800fbac:	4630      	mov	r0, r6
 800fbae:	4639      	mov	r1, r7
 800fbb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fbb4:	f7f0 fb78 	bl	80002a8 <__aeabi_dsub>
 800fbb8:	f805 6b01 	strb.w	r6, [r5], #1
 800fbbc:	9e01      	ldr	r6, [sp, #4]
 800fbbe:	9f03      	ldr	r7, [sp, #12]
 800fbc0:	1bae      	subs	r6, r5, r6
 800fbc2:	42b7      	cmp	r7, r6
 800fbc4:	4602      	mov	r2, r0
 800fbc6:	460b      	mov	r3, r1
 800fbc8:	d135      	bne.n	800fc36 <_dtoa_r+0x6e6>
 800fbca:	f7f0 fb6f 	bl	80002ac <__adddf3>
 800fbce:	4642      	mov	r2, r8
 800fbd0:	464b      	mov	r3, r9
 800fbd2:	4606      	mov	r6, r0
 800fbd4:	460f      	mov	r7, r1
 800fbd6:	f7f0 ffaf 	bl	8000b38 <__aeabi_dcmpgt>
 800fbda:	b9d0      	cbnz	r0, 800fc12 <_dtoa_r+0x6c2>
 800fbdc:	4642      	mov	r2, r8
 800fbde:	464b      	mov	r3, r9
 800fbe0:	4630      	mov	r0, r6
 800fbe2:	4639      	mov	r1, r7
 800fbe4:	f7f0 ff80 	bl	8000ae8 <__aeabi_dcmpeq>
 800fbe8:	b110      	cbz	r0, 800fbf0 <_dtoa_r+0x6a0>
 800fbea:	f01a 0f01 	tst.w	sl, #1
 800fbee:	d110      	bne.n	800fc12 <_dtoa_r+0x6c2>
 800fbf0:	4620      	mov	r0, r4
 800fbf2:	ee18 1a10 	vmov	r1, s16
 800fbf6:	f000 ff75 	bl	8010ae4 <_Bfree>
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	9800      	ldr	r0, [sp, #0]
 800fbfe:	702b      	strb	r3, [r5, #0]
 800fc00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fc02:	3001      	adds	r0, #1
 800fc04:	6018      	str	r0, [r3, #0]
 800fc06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	f43f acf1 	beq.w	800f5f0 <_dtoa_r+0xa0>
 800fc0e:	601d      	str	r5, [r3, #0]
 800fc10:	e4ee      	b.n	800f5f0 <_dtoa_r+0xa0>
 800fc12:	9f00      	ldr	r7, [sp, #0]
 800fc14:	462b      	mov	r3, r5
 800fc16:	461d      	mov	r5, r3
 800fc18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc1c:	2a39      	cmp	r2, #57	; 0x39
 800fc1e:	d106      	bne.n	800fc2e <_dtoa_r+0x6de>
 800fc20:	9a01      	ldr	r2, [sp, #4]
 800fc22:	429a      	cmp	r2, r3
 800fc24:	d1f7      	bne.n	800fc16 <_dtoa_r+0x6c6>
 800fc26:	9901      	ldr	r1, [sp, #4]
 800fc28:	2230      	movs	r2, #48	; 0x30
 800fc2a:	3701      	adds	r7, #1
 800fc2c:	700a      	strb	r2, [r1, #0]
 800fc2e:	781a      	ldrb	r2, [r3, #0]
 800fc30:	3201      	adds	r2, #1
 800fc32:	701a      	strb	r2, [r3, #0]
 800fc34:	e790      	b.n	800fb58 <_dtoa_r+0x608>
 800fc36:	4ba6      	ldr	r3, [pc, #664]	; (800fed0 <_dtoa_r+0x980>)
 800fc38:	2200      	movs	r2, #0
 800fc3a:	f7f0 fced 	bl	8000618 <__aeabi_dmul>
 800fc3e:	2200      	movs	r2, #0
 800fc40:	2300      	movs	r3, #0
 800fc42:	4606      	mov	r6, r0
 800fc44:	460f      	mov	r7, r1
 800fc46:	f7f0 ff4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800fc4a:	2800      	cmp	r0, #0
 800fc4c:	d09d      	beq.n	800fb8a <_dtoa_r+0x63a>
 800fc4e:	e7cf      	b.n	800fbf0 <_dtoa_r+0x6a0>
 800fc50:	9a08      	ldr	r2, [sp, #32]
 800fc52:	2a00      	cmp	r2, #0
 800fc54:	f000 80d7 	beq.w	800fe06 <_dtoa_r+0x8b6>
 800fc58:	9a06      	ldr	r2, [sp, #24]
 800fc5a:	2a01      	cmp	r2, #1
 800fc5c:	f300 80ba 	bgt.w	800fdd4 <_dtoa_r+0x884>
 800fc60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc62:	2a00      	cmp	r2, #0
 800fc64:	f000 80b2 	beq.w	800fdcc <_dtoa_r+0x87c>
 800fc68:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fc6c:	9e07      	ldr	r6, [sp, #28]
 800fc6e:	9d04      	ldr	r5, [sp, #16]
 800fc70:	9a04      	ldr	r2, [sp, #16]
 800fc72:	441a      	add	r2, r3
 800fc74:	9204      	str	r2, [sp, #16]
 800fc76:	9a05      	ldr	r2, [sp, #20]
 800fc78:	2101      	movs	r1, #1
 800fc7a:	441a      	add	r2, r3
 800fc7c:	4620      	mov	r0, r4
 800fc7e:	9205      	str	r2, [sp, #20]
 800fc80:	f001 f832 	bl	8010ce8 <__i2b>
 800fc84:	4607      	mov	r7, r0
 800fc86:	2d00      	cmp	r5, #0
 800fc88:	dd0c      	ble.n	800fca4 <_dtoa_r+0x754>
 800fc8a:	9b05      	ldr	r3, [sp, #20]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	dd09      	ble.n	800fca4 <_dtoa_r+0x754>
 800fc90:	42ab      	cmp	r3, r5
 800fc92:	9a04      	ldr	r2, [sp, #16]
 800fc94:	bfa8      	it	ge
 800fc96:	462b      	movge	r3, r5
 800fc98:	1ad2      	subs	r2, r2, r3
 800fc9a:	9204      	str	r2, [sp, #16]
 800fc9c:	9a05      	ldr	r2, [sp, #20]
 800fc9e:	1aed      	subs	r5, r5, r3
 800fca0:	1ad3      	subs	r3, r2, r3
 800fca2:	9305      	str	r3, [sp, #20]
 800fca4:	9b07      	ldr	r3, [sp, #28]
 800fca6:	b31b      	cbz	r3, 800fcf0 <_dtoa_r+0x7a0>
 800fca8:	9b08      	ldr	r3, [sp, #32]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	f000 80af 	beq.w	800fe0e <_dtoa_r+0x8be>
 800fcb0:	2e00      	cmp	r6, #0
 800fcb2:	dd13      	ble.n	800fcdc <_dtoa_r+0x78c>
 800fcb4:	4639      	mov	r1, r7
 800fcb6:	4632      	mov	r2, r6
 800fcb8:	4620      	mov	r0, r4
 800fcba:	f001 f8d5 	bl	8010e68 <__pow5mult>
 800fcbe:	ee18 2a10 	vmov	r2, s16
 800fcc2:	4601      	mov	r1, r0
 800fcc4:	4607      	mov	r7, r0
 800fcc6:	4620      	mov	r0, r4
 800fcc8:	f001 f824 	bl	8010d14 <__multiply>
 800fccc:	ee18 1a10 	vmov	r1, s16
 800fcd0:	4680      	mov	r8, r0
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	f000 ff06 	bl	8010ae4 <_Bfree>
 800fcd8:	ee08 8a10 	vmov	s16, r8
 800fcdc:	9b07      	ldr	r3, [sp, #28]
 800fcde:	1b9a      	subs	r2, r3, r6
 800fce0:	d006      	beq.n	800fcf0 <_dtoa_r+0x7a0>
 800fce2:	ee18 1a10 	vmov	r1, s16
 800fce6:	4620      	mov	r0, r4
 800fce8:	f001 f8be 	bl	8010e68 <__pow5mult>
 800fcec:	ee08 0a10 	vmov	s16, r0
 800fcf0:	2101      	movs	r1, #1
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	f000 fff8 	bl	8010ce8 <__i2b>
 800fcf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	4606      	mov	r6, r0
 800fcfe:	f340 8088 	ble.w	800fe12 <_dtoa_r+0x8c2>
 800fd02:	461a      	mov	r2, r3
 800fd04:	4601      	mov	r1, r0
 800fd06:	4620      	mov	r0, r4
 800fd08:	f001 f8ae 	bl	8010e68 <__pow5mult>
 800fd0c:	9b06      	ldr	r3, [sp, #24]
 800fd0e:	2b01      	cmp	r3, #1
 800fd10:	4606      	mov	r6, r0
 800fd12:	f340 8081 	ble.w	800fe18 <_dtoa_r+0x8c8>
 800fd16:	f04f 0800 	mov.w	r8, #0
 800fd1a:	6933      	ldr	r3, [r6, #16]
 800fd1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fd20:	6918      	ldr	r0, [r3, #16]
 800fd22:	f000 ff91 	bl	8010c48 <__hi0bits>
 800fd26:	f1c0 0020 	rsb	r0, r0, #32
 800fd2a:	9b05      	ldr	r3, [sp, #20]
 800fd2c:	4418      	add	r0, r3
 800fd2e:	f010 001f 	ands.w	r0, r0, #31
 800fd32:	f000 8092 	beq.w	800fe5a <_dtoa_r+0x90a>
 800fd36:	f1c0 0320 	rsb	r3, r0, #32
 800fd3a:	2b04      	cmp	r3, #4
 800fd3c:	f340 808a 	ble.w	800fe54 <_dtoa_r+0x904>
 800fd40:	f1c0 001c 	rsb	r0, r0, #28
 800fd44:	9b04      	ldr	r3, [sp, #16]
 800fd46:	4403      	add	r3, r0
 800fd48:	9304      	str	r3, [sp, #16]
 800fd4a:	9b05      	ldr	r3, [sp, #20]
 800fd4c:	4403      	add	r3, r0
 800fd4e:	4405      	add	r5, r0
 800fd50:	9305      	str	r3, [sp, #20]
 800fd52:	9b04      	ldr	r3, [sp, #16]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	dd07      	ble.n	800fd68 <_dtoa_r+0x818>
 800fd58:	ee18 1a10 	vmov	r1, s16
 800fd5c:	461a      	mov	r2, r3
 800fd5e:	4620      	mov	r0, r4
 800fd60:	f001 f8dc 	bl	8010f1c <__lshift>
 800fd64:	ee08 0a10 	vmov	s16, r0
 800fd68:	9b05      	ldr	r3, [sp, #20]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	dd05      	ble.n	800fd7a <_dtoa_r+0x82a>
 800fd6e:	4631      	mov	r1, r6
 800fd70:	461a      	mov	r2, r3
 800fd72:	4620      	mov	r0, r4
 800fd74:	f001 f8d2 	bl	8010f1c <__lshift>
 800fd78:	4606      	mov	r6, r0
 800fd7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d06e      	beq.n	800fe5e <_dtoa_r+0x90e>
 800fd80:	ee18 0a10 	vmov	r0, s16
 800fd84:	4631      	mov	r1, r6
 800fd86:	f001 f939 	bl	8010ffc <__mcmp>
 800fd8a:	2800      	cmp	r0, #0
 800fd8c:	da67      	bge.n	800fe5e <_dtoa_r+0x90e>
 800fd8e:	9b00      	ldr	r3, [sp, #0]
 800fd90:	3b01      	subs	r3, #1
 800fd92:	ee18 1a10 	vmov	r1, s16
 800fd96:	9300      	str	r3, [sp, #0]
 800fd98:	220a      	movs	r2, #10
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	4620      	mov	r0, r4
 800fd9e:	f000 fec3 	bl	8010b28 <__multadd>
 800fda2:	9b08      	ldr	r3, [sp, #32]
 800fda4:	ee08 0a10 	vmov	s16, r0
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	f000 81b1 	beq.w	8010110 <_dtoa_r+0xbc0>
 800fdae:	2300      	movs	r3, #0
 800fdb0:	4639      	mov	r1, r7
 800fdb2:	220a      	movs	r2, #10
 800fdb4:	4620      	mov	r0, r4
 800fdb6:	f000 feb7 	bl	8010b28 <__multadd>
 800fdba:	9b02      	ldr	r3, [sp, #8]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	4607      	mov	r7, r0
 800fdc0:	f300 808e 	bgt.w	800fee0 <_dtoa_r+0x990>
 800fdc4:	9b06      	ldr	r3, [sp, #24]
 800fdc6:	2b02      	cmp	r3, #2
 800fdc8:	dc51      	bgt.n	800fe6e <_dtoa_r+0x91e>
 800fdca:	e089      	b.n	800fee0 <_dtoa_r+0x990>
 800fdcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fdce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fdd2:	e74b      	b.n	800fc6c <_dtoa_r+0x71c>
 800fdd4:	9b03      	ldr	r3, [sp, #12]
 800fdd6:	1e5e      	subs	r6, r3, #1
 800fdd8:	9b07      	ldr	r3, [sp, #28]
 800fdda:	42b3      	cmp	r3, r6
 800fddc:	bfbf      	itttt	lt
 800fdde:	9b07      	ldrlt	r3, [sp, #28]
 800fde0:	9607      	strlt	r6, [sp, #28]
 800fde2:	1af2      	sublt	r2, r6, r3
 800fde4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fde6:	bfb6      	itet	lt
 800fde8:	189b      	addlt	r3, r3, r2
 800fdea:	1b9e      	subge	r6, r3, r6
 800fdec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fdee:	9b03      	ldr	r3, [sp, #12]
 800fdf0:	bfb8      	it	lt
 800fdf2:	2600      	movlt	r6, #0
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	bfb7      	itett	lt
 800fdf8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fdfc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fe00:	1a9d      	sublt	r5, r3, r2
 800fe02:	2300      	movlt	r3, #0
 800fe04:	e734      	b.n	800fc70 <_dtoa_r+0x720>
 800fe06:	9e07      	ldr	r6, [sp, #28]
 800fe08:	9d04      	ldr	r5, [sp, #16]
 800fe0a:	9f08      	ldr	r7, [sp, #32]
 800fe0c:	e73b      	b.n	800fc86 <_dtoa_r+0x736>
 800fe0e:	9a07      	ldr	r2, [sp, #28]
 800fe10:	e767      	b.n	800fce2 <_dtoa_r+0x792>
 800fe12:	9b06      	ldr	r3, [sp, #24]
 800fe14:	2b01      	cmp	r3, #1
 800fe16:	dc18      	bgt.n	800fe4a <_dtoa_r+0x8fa>
 800fe18:	f1ba 0f00 	cmp.w	sl, #0
 800fe1c:	d115      	bne.n	800fe4a <_dtoa_r+0x8fa>
 800fe1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fe22:	b993      	cbnz	r3, 800fe4a <_dtoa_r+0x8fa>
 800fe24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fe28:	0d1b      	lsrs	r3, r3, #20
 800fe2a:	051b      	lsls	r3, r3, #20
 800fe2c:	b183      	cbz	r3, 800fe50 <_dtoa_r+0x900>
 800fe2e:	9b04      	ldr	r3, [sp, #16]
 800fe30:	3301      	adds	r3, #1
 800fe32:	9304      	str	r3, [sp, #16]
 800fe34:	9b05      	ldr	r3, [sp, #20]
 800fe36:	3301      	adds	r3, #1
 800fe38:	9305      	str	r3, [sp, #20]
 800fe3a:	f04f 0801 	mov.w	r8, #1
 800fe3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	f47f af6a 	bne.w	800fd1a <_dtoa_r+0x7ca>
 800fe46:	2001      	movs	r0, #1
 800fe48:	e76f      	b.n	800fd2a <_dtoa_r+0x7da>
 800fe4a:	f04f 0800 	mov.w	r8, #0
 800fe4e:	e7f6      	b.n	800fe3e <_dtoa_r+0x8ee>
 800fe50:	4698      	mov	r8, r3
 800fe52:	e7f4      	b.n	800fe3e <_dtoa_r+0x8ee>
 800fe54:	f43f af7d 	beq.w	800fd52 <_dtoa_r+0x802>
 800fe58:	4618      	mov	r0, r3
 800fe5a:	301c      	adds	r0, #28
 800fe5c:	e772      	b.n	800fd44 <_dtoa_r+0x7f4>
 800fe5e:	9b03      	ldr	r3, [sp, #12]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	dc37      	bgt.n	800fed4 <_dtoa_r+0x984>
 800fe64:	9b06      	ldr	r3, [sp, #24]
 800fe66:	2b02      	cmp	r3, #2
 800fe68:	dd34      	ble.n	800fed4 <_dtoa_r+0x984>
 800fe6a:	9b03      	ldr	r3, [sp, #12]
 800fe6c:	9302      	str	r3, [sp, #8]
 800fe6e:	9b02      	ldr	r3, [sp, #8]
 800fe70:	b96b      	cbnz	r3, 800fe8e <_dtoa_r+0x93e>
 800fe72:	4631      	mov	r1, r6
 800fe74:	2205      	movs	r2, #5
 800fe76:	4620      	mov	r0, r4
 800fe78:	f000 fe56 	bl	8010b28 <__multadd>
 800fe7c:	4601      	mov	r1, r0
 800fe7e:	4606      	mov	r6, r0
 800fe80:	ee18 0a10 	vmov	r0, s16
 800fe84:	f001 f8ba 	bl	8010ffc <__mcmp>
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	f73f adbb 	bgt.w	800fa04 <_dtoa_r+0x4b4>
 800fe8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe90:	9d01      	ldr	r5, [sp, #4]
 800fe92:	43db      	mvns	r3, r3
 800fe94:	9300      	str	r3, [sp, #0]
 800fe96:	f04f 0800 	mov.w	r8, #0
 800fe9a:	4631      	mov	r1, r6
 800fe9c:	4620      	mov	r0, r4
 800fe9e:	f000 fe21 	bl	8010ae4 <_Bfree>
 800fea2:	2f00      	cmp	r7, #0
 800fea4:	f43f aea4 	beq.w	800fbf0 <_dtoa_r+0x6a0>
 800fea8:	f1b8 0f00 	cmp.w	r8, #0
 800feac:	d005      	beq.n	800feba <_dtoa_r+0x96a>
 800feae:	45b8      	cmp	r8, r7
 800feb0:	d003      	beq.n	800feba <_dtoa_r+0x96a>
 800feb2:	4641      	mov	r1, r8
 800feb4:	4620      	mov	r0, r4
 800feb6:	f000 fe15 	bl	8010ae4 <_Bfree>
 800feba:	4639      	mov	r1, r7
 800febc:	4620      	mov	r0, r4
 800febe:	f000 fe11 	bl	8010ae4 <_Bfree>
 800fec2:	e695      	b.n	800fbf0 <_dtoa_r+0x6a0>
 800fec4:	2600      	movs	r6, #0
 800fec6:	4637      	mov	r7, r6
 800fec8:	e7e1      	b.n	800fe8e <_dtoa_r+0x93e>
 800feca:	9700      	str	r7, [sp, #0]
 800fecc:	4637      	mov	r7, r6
 800fece:	e599      	b.n	800fa04 <_dtoa_r+0x4b4>
 800fed0:	40240000 	.word	0x40240000
 800fed4:	9b08      	ldr	r3, [sp, #32]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	f000 80ca 	beq.w	8010070 <_dtoa_r+0xb20>
 800fedc:	9b03      	ldr	r3, [sp, #12]
 800fede:	9302      	str	r3, [sp, #8]
 800fee0:	2d00      	cmp	r5, #0
 800fee2:	dd05      	ble.n	800fef0 <_dtoa_r+0x9a0>
 800fee4:	4639      	mov	r1, r7
 800fee6:	462a      	mov	r2, r5
 800fee8:	4620      	mov	r0, r4
 800feea:	f001 f817 	bl	8010f1c <__lshift>
 800feee:	4607      	mov	r7, r0
 800fef0:	f1b8 0f00 	cmp.w	r8, #0
 800fef4:	d05b      	beq.n	800ffae <_dtoa_r+0xa5e>
 800fef6:	6879      	ldr	r1, [r7, #4]
 800fef8:	4620      	mov	r0, r4
 800fefa:	f000 fdb3 	bl	8010a64 <_Balloc>
 800fefe:	4605      	mov	r5, r0
 800ff00:	b928      	cbnz	r0, 800ff0e <_dtoa_r+0x9be>
 800ff02:	4b87      	ldr	r3, [pc, #540]	; (8010120 <_dtoa_r+0xbd0>)
 800ff04:	4602      	mov	r2, r0
 800ff06:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ff0a:	f7ff bb3b 	b.w	800f584 <_dtoa_r+0x34>
 800ff0e:	693a      	ldr	r2, [r7, #16]
 800ff10:	3202      	adds	r2, #2
 800ff12:	0092      	lsls	r2, r2, #2
 800ff14:	f107 010c 	add.w	r1, r7, #12
 800ff18:	300c      	adds	r0, #12
 800ff1a:	f7fd fd0f 	bl	800d93c <memcpy>
 800ff1e:	2201      	movs	r2, #1
 800ff20:	4629      	mov	r1, r5
 800ff22:	4620      	mov	r0, r4
 800ff24:	f000 fffa 	bl	8010f1c <__lshift>
 800ff28:	9b01      	ldr	r3, [sp, #4]
 800ff2a:	f103 0901 	add.w	r9, r3, #1
 800ff2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ff32:	4413      	add	r3, r2
 800ff34:	9305      	str	r3, [sp, #20]
 800ff36:	f00a 0301 	and.w	r3, sl, #1
 800ff3a:	46b8      	mov	r8, r7
 800ff3c:	9304      	str	r3, [sp, #16]
 800ff3e:	4607      	mov	r7, r0
 800ff40:	4631      	mov	r1, r6
 800ff42:	ee18 0a10 	vmov	r0, s16
 800ff46:	f7ff fa75 	bl	800f434 <quorem>
 800ff4a:	4641      	mov	r1, r8
 800ff4c:	9002      	str	r0, [sp, #8]
 800ff4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ff52:	ee18 0a10 	vmov	r0, s16
 800ff56:	f001 f851 	bl	8010ffc <__mcmp>
 800ff5a:	463a      	mov	r2, r7
 800ff5c:	9003      	str	r0, [sp, #12]
 800ff5e:	4631      	mov	r1, r6
 800ff60:	4620      	mov	r0, r4
 800ff62:	f001 f867 	bl	8011034 <__mdiff>
 800ff66:	68c2      	ldr	r2, [r0, #12]
 800ff68:	f109 3bff 	add.w	fp, r9, #4294967295
 800ff6c:	4605      	mov	r5, r0
 800ff6e:	bb02      	cbnz	r2, 800ffb2 <_dtoa_r+0xa62>
 800ff70:	4601      	mov	r1, r0
 800ff72:	ee18 0a10 	vmov	r0, s16
 800ff76:	f001 f841 	bl	8010ffc <__mcmp>
 800ff7a:	4602      	mov	r2, r0
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	4620      	mov	r0, r4
 800ff80:	9207      	str	r2, [sp, #28]
 800ff82:	f000 fdaf 	bl	8010ae4 <_Bfree>
 800ff86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ff8a:	ea43 0102 	orr.w	r1, r3, r2
 800ff8e:	9b04      	ldr	r3, [sp, #16]
 800ff90:	430b      	orrs	r3, r1
 800ff92:	464d      	mov	r5, r9
 800ff94:	d10f      	bne.n	800ffb6 <_dtoa_r+0xa66>
 800ff96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ff9a:	d02a      	beq.n	800fff2 <_dtoa_r+0xaa2>
 800ff9c:	9b03      	ldr	r3, [sp, #12]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	dd02      	ble.n	800ffa8 <_dtoa_r+0xa58>
 800ffa2:	9b02      	ldr	r3, [sp, #8]
 800ffa4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ffa8:	f88b a000 	strb.w	sl, [fp]
 800ffac:	e775      	b.n	800fe9a <_dtoa_r+0x94a>
 800ffae:	4638      	mov	r0, r7
 800ffb0:	e7ba      	b.n	800ff28 <_dtoa_r+0x9d8>
 800ffb2:	2201      	movs	r2, #1
 800ffb4:	e7e2      	b.n	800ff7c <_dtoa_r+0xa2c>
 800ffb6:	9b03      	ldr	r3, [sp, #12]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	db04      	blt.n	800ffc6 <_dtoa_r+0xa76>
 800ffbc:	9906      	ldr	r1, [sp, #24]
 800ffbe:	430b      	orrs	r3, r1
 800ffc0:	9904      	ldr	r1, [sp, #16]
 800ffc2:	430b      	orrs	r3, r1
 800ffc4:	d122      	bne.n	801000c <_dtoa_r+0xabc>
 800ffc6:	2a00      	cmp	r2, #0
 800ffc8:	ddee      	ble.n	800ffa8 <_dtoa_r+0xa58>
 800ffca:	ee18 1a10 	vmov	r1, s16
 800ffce:	2201      	movs	r2, #1
 800ffd0:	4620      	mov	r0, r4
 800ffd2:	f000 ffa3 	bl	8010f1c <__lshift>
 800ffd6:	4631      	mov	r1, r6
 800ffd8:	ee08 0a10 	vmov	s16, r0
 800ffdc:	f001 f80e 	bl	8010ffc <__mcmp>
 800ffe0:	2800      	cmp	r0, #0
 800ffe2:	dc03      	bgt.n	800ffec <_dtoa_r+0xa9c>
 800ffe4:	d1e0      	bne.n	800ffa8 <_dtoa_r+0xa58>
 800ffe6:	f01a 0f01 	tst.w	sl, #1
 800ffea:	d0dd      	beq.n	800ffa8 <_dtoa_r+0xa58>
 800ffec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fff0:	d1d7      	bne.n	800ffa2 <_dtoa_r+0xa52>
 800fff2:	2339      	movs	r3, #57	; 0x39
 800fff4:	f88b 3000 	strb.w	r3, [fp]
 800fff8:	462b      	mov	r3, r5
 800fffa:	461d      	mov	r5, r3
 800fffc:	3b01      	subs	r3, #1
 800fffe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010002:	2a39      	cmp	r2, #57	; 0x39
 8010004:	d071      	beq.n	80100ea <_dtoa_r+0xb9a>
 8010006:	3201      	adds	r2, #1
 8010008:	701a      	strb	r2, [r3, #0]
 801000a:	e746      	b.n	800fe9a <_dtoa_r+0x94a>
 801000c:	2a00      	cmp	r2, #0
 801000e:	dd07      	ble.n	8010020 <_dtoa_r+0xad0>
 8010010:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010014:	d0ed      	beq.n	800fff2 <_dtoa_r+0xaa2>
 8010016:	f10a 0301 	add.w	r3, sl, #1
 801001a:	f88b 3000 	strb.w	r3, [fp]
 801001e:	e73c      	b.n	800fe9a <_dtoa_r+0x94a>
 8010020:	9b05      	ldr	r3, [sp, #20]
 8010022:	f809 ac01 	strb.w	sl, [r9, #-1]
 8010026:	4599      	cmp	r9, r3
 8010028:	d047      	beq.n	80100ba <_dtoa_r+0xb6a>
 801002a:	ee18 1a10 	vmov	r1, s16
 801002e:	2300      	movs	r3, #0
 8010030:	220a      	movs	r2, #10
 8010032:	4620      	mov	r0, r4
 8010034:	f000 fd78 	bl	8010b28 <__multadd>
 8010038:	45b8      	cmp	r8, r7
 801003a:	ee08 0a10 	vmov	s16, r0
 801003e:	f04f 0300 	mov.w	r3, #0
 8010042:	f04f 020a 	mov.w	r2, #10
 8010046:	4641      	mov	r1, r8
 8010048:	4620      	mov	r0, r4
 801004a:	d106      	bne.n	801005a <_dtoa_r+0xb0a>
 801004c:	f000 fd6c 	bl	8010b28 <__multadd>
 8010050:	4680      	mov	r8, r0
 8010052:	4607      	mov	r7, r0
 8010054:	f109 0901 	add.w	r9, r9, #1
 8010058:	e772      	b.n	800ff40 <_dtoa_r+0x9f0>
 801005a:	f000 fd65 	bl	8010b28 <__multadd>
 801005e:	4639      	mov	r1, r7
 8010060:	4680      	mov	r8, r0
 8010062:	2300      	movs	r3, #0
 8010064:	220a      	movs	r2, #10
 8010066:	4620      	mov	r0, r4
 8010068:	f000 fd5e 	bl	8010b28 <__multadd>
 801006c:	4607      	mov	r7, r0
 801006e:	e7f1      	b.n	8010054 <_dtoa_r+0xb04>
 8010070:	9b03      	ldr	r3, [sp, #12]
 8010072:	9302      	str	r3, [sp, #8]
 8010074:	9d01      	ldr	r5, [sp, #4]
 8010076:	ee18 0a10 	vmov	r0, s16
 801007a:	4631      	mov	r1, r6
 801007c:	f7ff f9da 	bl	800f434 <quorem>
 8010080:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010084:	9b01      	ldr	r3, [sp, #4]
 8010086:	f805 ab01 	strb.w	sl, [r5], #1
 801008a:	1aea      	subs	r2, r5, r3
 801008c:	9b02      	ldr	r3, [sp, #8]
 801008e:	4293      	cmp	r3, r2
 8010090:	dd09      	ble.n	80100a6 <_dtoa_r+0xb56>
 8010092:	ee18 1a10 	vmov	r1, s16
 8010096:	2300      	movs	r3, #0
 8010098:	220a      	movs	r2, #10
 801009a:	4620      	mov	r0, r4
 801009c:	f000 fd44 	bl	8010b28 <__multadd>
 80100a0:	ee08 0a10 	vmov	s16, r0
 80100a4:	e7e7      	b.n	8010076 <_dtoa_r+0xb26>
 80100a6:	9b02      	ldr	r3, [sp, #8]
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	bfc8      	it	gt
 80100ac:	461d      	movgt	r5, r3
 80100ae:	9b01      	ldr	r3, [sp, #4]
 80100b0:	bfd8      	it	le
 80100b2:	2501      	movle	r5, #1
 80100b4:	441d      	add	r5, r3
 80100b6:	f04f 0800 	mov.w	r8, #0
 80100ba:	ee18 1a10 	vmov	r1, s16
 80100be:	2201      	movs	r2, #1
 80100c0:	4620      	mov	r0, r4
 80100c2:	f000 ff2b 	bl	8010f1c <__lshift>
 80100c6:	4631      	mov	r1, r6
 80100c8:	ee08 0a10 	vmov	s16, r0
 80100cc:	f000 ff96 	bl	8010ffc <__mcmp>
 80100d0:	2800      	cmp	r0, #0
 80100d2:	dc91      	bgt.n	800fff8 <_dtoa_r+0xaa8>
 80100d4:	d102      	bne.n	80100dc <_dtoa_r+0xb8c>
 80100d6:	f01a 0f01 	tst.w	sl, #1
 80100da:	d18d      	bne.n	800fff8 <_dtoa_r+0xaa8>
 80100dc:	462b      	mov	r3, r5
 80100de:	461d      	mov	r5, r3
 80100e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80100e4:	2a30      	cmp	r2, #48	; 0x30
 80100e6:	d0fa      	beq.n	80100de <_dtoa_r+0xb8e>
 80100e8:	e6d7      	b.n	800fe9a <_dtoa_r+0x94a>
 80100ea:	9a01      	ldr	r2, [sp, #4]
 80100ec:	429a      	cmp	r2, r3
 80100ee:	d184      	bne.n	800fffa <_dtoa_r+0xaaa>
 80100f0:	9b00      	ldr	r3, [sp, #0]
 80100f2:	3301      	adds	r3, #1
 80100f4:	9300      	str	r3, [sp, #0]
 80100f6:	2331      	movs	r3, #49	; 0x31
 80100f8:	7013      	strb	r3, [r2, #0]
 80100fa:	e6ce      	b.n	800fe9a <_dtoa_r+0x94a>
 80100fc:	4b09      	ldr	r3, [pc, #36]	; (8010124 <_dtoa_r+0xbd4>)
 80100fe:	f7ff ba95 	b.w	800f62c <_dtoa_r+0xdc>
 8010102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010104:	2b00      	cmp	r3, #0
 8010106:	f47f aa6e 	bne.w	800f5e6 <_dtoa_r+0x96>
 801010a:	4b07      	ldr	r3, [pc, #28]	; (8010128 <_dtoa_r+0xbd8>)
 801010c:	f7ff ba8e 	b.w	800f62c <_dtoa_r+0xdc>
 8010110:	9b02      	ldr	r3, [sp, #8]
 8010112:	2b00      	cmp	r3, #0
 8010114:	dcae      	bgt.n	8010074 <_dtoa_r+0xb24>
 8010116:	9b06      	ldr	r3, [sp, #24]
 8010118:	2b02      	cmp	r3, #2
 801011a:	f73f aea8 	bgt.w	800fe6e <_dtoa_r+0x91e>
 801011e:	e7a9      	b.n	8010074 <_dtoa_r+0xb24>
 8010120:	08012eab 	.word	0x08012eab
 8010124:	08012d7c 	.word	0x08012d7c
 8010128:	08012e2c 	.word	0x08012e2c

0801012c <std>:
 801012c:	2300      	movs	r3, #0
 801012e:	b510      	push	{r4, lr}
 8010130:	4604      	mov	r4, r0
 8010132:	e9c0 3300 	strd	r3, r3, [r0]
 8010136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801013a:	6083      	str	r3, [r0, #8]
 801013c:	8181      	strh	r1, [r0, #12]
 801013e:	6643      	str	r3, [r0, #100]	; 0x64
 8010140:	81c2      	strh	r2, [r0, #14]
 8010142:	6183      	str	r3, [r0, #24]
 8010144:	4619      	mov	r1, r3
 8010146:	2208      	movs	r2, #8
 8010148:	305c      	adds	r0, #92	; 0x5c
 801014a:	f7fd fc1f 	bl	800d98c <memset>
 801014e:	4b05      	ldr	r3, [pc, #20]	; (8010164 <std+0x38>)
 8010150:	6263      	str	r3, [r4, #36]	; 0x24
 8010152:	4b05      	ldr	r3, [pc, #20]	; (8010168 <std+0x3c>)
 8010154:	62a3      	str	r3, [r4, #40]	; 0x28
 8010156:	4b05      	ldr	r3, [pc, #20]	; (801016c <std+0x40>)
 8010158:	62e3      	str	r3, [r4, #44]	; 0x2c
 801015a:	4b05      	ldr	r3, [pc, #20]	; (8010170 <std+0x44>)
 801015c:	6224      	str	r4, [r4, #32]
 801015e:	6323      	str	r3, [r4, #48]	; 0x30
 8010160:	bd10      	pop	{r4, pc}
 8010162:	bf00      	nop
 8010164:	08011a0d 	.word	0x08011a0d
 8010168:	08011a2f 	.word	0x08011a2f
 801016c:	08011a67 	.word	0x08011a67
 8010170:	08011a8b 	.word	0x08011a8b

08010174 <_cleanup_r>:
 8010174:	4901      	ldr	r1, [pc, #4]	; (801017c <_cleanup_r+0x8>)
 8010176:	f000 b8c1 	b.w	80102fc <_fwalk_reent>
 801017a:	bf00      	nop
 801017c:	08011da9 	.word	0x08011da9

08010180 <__sfmoreglue>:
 8010180:	b570      	push	{r4, r5, r6, lr}
 8010182:	2268      	movs	r2, #104	; 0x68
 8010184:	1e4d      	subs	r5, r1, #1
 8010186:	4355      	muls	r5, r2
 8010188:	460e      	mov	r6, r1
 801018a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801018e:	f7fd fc71 	bl	800da74 <_malloc_r>
 8010192:	4604      	mov	r4, r0
 8010194:	b140      	cbz	r0, 80101a8 <__sfmoreglue+0x28>
 8010196:	2100      	movs	r1, #0
 8010198:	e9c0 1600 	strd	r1, r6, [r0]
 801019c:	300c      	adds	r0, #12
 801019e:	60a0      	str	r0, [r4, #8]
 80101a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80101a4:	f7fd fbf2 	bl	800d98c <memset>
 80101a8:	4620      	mov	r0, r4
 80101aa:	bd70      	pop	{r4, r5, r6, pc}

080101ac <__sfp_lock_acquire>:
 80101ac:	4801      	ldr	r0, [pc, #4]	; (80101b4 <__sfp_lock_acquire+0x8>)
 80101ae:	f000 bc38 	b.w	8010a22 <__retarget_lock_acquire_recursive>
 80101b2:	bf00      	nop
 80101b4:	2000997d 	.word	0x2000997d

080101b8 <__sfp_lock_release>:
 80101b8:	4801      	ldr	r0, [pc, #4]	; (80101c0 <__sfp_lock_release+0x8>)
 80101ba:	f000 bc33 	b.w	8010a24 <__retarget_lock_release_recursive>
 80101be:	bf00      	nop
 80101c0:	2000997d 	.word	0x2000997d

080101c4 <__sinit_lock_acquire>:
 80101c4:	4801      	ldr	r0, [pc, #4]	; (80101cc <__sinit_lock_acquire+0x8>)
 80101c6:	f000 bc2c 	b.w	8010a22 <__retarget_lock_acquire_recursive>
 80101ca:	bf00      	nop
 80101cc:	2000997e 	.word	0x2000997e

080101d0 <__sinit_lock_release>:
 80101d0:	4801      	ldr	r0, [pc, #4]	; (80101d8 <__sinit_lock_release+0x8>)
 80101d2:	f000 bc27 	b.w	8010a24 <__retarget_lock_release_recursive>
 80101d6:	bf00      	nop
 80101d8:	2000997e 	.word	0x2000997e

080101dc <__sinit>:
 80101dc:	b510      	push	{r4, lr}
 80101de:	4604      	mov	r4, r0
 80101e0:	f7ff fff0 	bl	80101c4 <__sinit_lock_acquire>
 80101e4:	69a3      	ldr	r3, [r4, #24]
 80101e6:	b11b      	cbz	r3, 80101f0 <__sinit+0x14>
 80101e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101ec:	f7ff bff0 	b.w	80101d0 <__sinit_lock_release>
 80101f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80101f4:	6523      	str	r3, [r4, #80]	; 0x50
 80101f6:	4b13      	ldr	r3, [pc, #76]	; (8010244 <__sinit+0x68>)
 80101f8:	4a13      	ldr	r2, [pc, #76]	; (8010248 <__sinit+0x6c>)
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80101fe:	42a3      	cmp	r3, r4
 8010200:	bf04      	itt	eq
 8010202:	2301      	moveq	r3, #1
 8010204:	61a3      	streq	r3, [r4, #24]
 8010206:	4620      	mov	r0, r4
 8010208:	f000 f820 	bl	801024c <__sfp>
 801020c:	6060      	str	r0, [r4, #4]
 801020e:	4620      	mov	r0, r4
 8010210:	f000 f81c 	bl	801024c <__sfp>
 8010214:	60a0      	str	r0, [r4, #8]
 8010216:	4620      	mov	r0, r4
 8010218:	f000 f818 	bl	801024c <__sfp>
 801021c:	2200      	movs	r2, #0
 801021e:	60e0      	str	r0, [r4, #12]
 8010220:	2104      	movs	r1, #4
 8010222:	6860      	ldr	r0, [r4, #4]
 8010224:	f7ff ff82 	bl	801012c <std>
 8010228:	68a0      	ldr	r0, [r4, #8]
 801022a:	2201      	movs	r2, #1
 801022c:	2109      	movs	r1, #9
 801022e:	f7ff ff7d 	bl	801012c <std>
 8010232:	68e0      	ldr	r0, [r4, #12]
 8010234:	2202      	movs	r2, #2
 8010236:	2112      	movs	r1, #18
 8010238:	f7ff ff78 	bl	801012c <std>
 801023c:	2301      	movs	r3, #1
 801023e:	61a3      	str	r3, [r4, #24]
 8010240:	e7d2      	b.n	80101e8 <__sinit+0xc>
 8010242:	bf00      	nop
 8010244:	08012d68 	.word	0x08012d68
 8010248:	08010175 	.word	0x08010175

0801024c <__sfp>:
 801024c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801024e:	4607      	mov	r7, r0
 8010250:	f7ff ffac 	bl	80101ac <__sfp_lock_acquire>
 8010254:	4b1e      	ldr	r3, [pc, #120]	; (80102d0 <__sfp+0x84>)
 8010256:	681e      	ldr	r6, [r3, #0]
 8010258:	69b3      	ldr	r3, [r6, #24]
 801025a:	b913      	cbnz	r3, 8010262 <__sfp+0x16>
 801025c:	4630      	mov	r0, r6
 801025e:	f7ff ffbd 	bl	80101dc <__sinit>
 8010262:	3648      	adds	r6, #72	; 0x48
 8010264:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010268:	3b01      	subs	r3, #1
 801026a:	d503      	bpl.n	8010274 <__sfp+0x28>
 801026c:	6833      	ldr	r3, [r6, #0]
 801026e:	b30b      	cbz	r3, 80102b4 <__sfp+0x68>
 8010270:	6836      	ldr	r6, [r6, #0]
 8010272:	e7f7      	b.n	8010264 <__sfp+0x18>
 8010274:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010278:	b9d5      	cbnz	r5, 80102b0 <__sfp+0x64>
 801027a:	4b16      	ldr	r3, [pc, #88]	; (80102d4 <__sfp+0x88>)
 801027c:	60e3      	str	r3, [r4, #12]
 801027e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010282:	6665      	str	r5, [r4, #100]	; 0x64
 8010284:	f000 fbcc 	bl	8010a20 <__retarget_lock_init_recursive>
 8010288:	f7ff ff96 	bl	80101b8 <__sfp_lock_release>
 801028c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010290:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010294:	6025      	str	r5, [r4, #0]
 8010296:	61a5      	str	r5, [r4, #24]
 8010298:	2208      	movs	r2, #8
 801029a:	4629      	mov	r1, r5
 801029c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80102a0:	f7fd fb74 	bl	800d98c <memset>
 80102a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80102a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80102ac:	4620      	mov	r0, r4
 80102ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80102b0:	3468      	adds	r4, #104	; 0x68
 80102b2:	e7d9      	b.n	8010268 <__sfp+0x1c>
 80102b4:	2104      	movs	r1, #4
 80102b6:	4638      	mov	r0, r7
 80102b8:	f7ff ff62 	bl	8010180 <__sfmoreglue>
 80102bc:	4604      	mov	r4, r0
 80102be:	6030      	str	r0, [r6, #0]
 80102c0:	2800      	cmp	r0, #0
 80102c2:	d1d5      	bne.n	8010270 <__sfp+0x24>
 80102c4:	f7ff ff78 	bl	80101b8 <__sfp_lock_release>
 80102c8:	230c      	movs	r3, #12
 80102ca:	603b      	str	r3, [r7, #0]
 80102cc:	e7ee      	b.n	80102ac <__sfp+0x60>
 80102ce:	bf00      	nop
 80102d0:	08012d68 	.word	0x08012d68
 80102d4:	ffff0001 	.word	0xffff0001

080102d8 <fiprintf>:
 80102d8:	b40e      	push	{r1, r2, r3}
 80102da:	b503      	push	{r0, r1, lr}
 80102dc:	4601      	mov	r1, r0
 80102de:	ab03      	add	r3, sp, #12
 80102e0:	4805      	ldr	r0, [pc, #20]	; (80102f8 <fiprintf+0x20>)
 80102e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80102e6:	6800      	ldr	r0, [r0, #0]
 80102e8:	9301      	str	r3, [sp, #4]
 80102ea:	f001 fa17 	bl	801171c <_vfiprintf_r>
 80102ee:	b002      	add	sp, #8
 80102f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80102f4:	b003      	add	sp, #12
 80102f6:	4770      	bx	lr
 80102f8:	20000058 	.word	0x20000058

080102fc <_fwalk_reent>:
 80102fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010300:	4606      	mov	r6, r0
 8010302:	4688      	mov	r8, r1
 8010304:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010308:	2700      	movs	r7, #0
 801030a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801030e:	f1b9 0901 	subs.w	r9, r9, #1
 8010312:	d505      	bpl.n	8010320 <_fwalk_reent+0x24>
 8010314:	6824      	ldr	r4, [r4, #0]
 8010316:	2c00      	cmp	r4, #0
 8010318:	d1f7      	bne.n	801030a <_fwalk_reent+0xe>
 801031a:	4638      	mov	r0, r7
 801031c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010320:	89ab      	ldrh	r3, [r5, #12]
 8010322:	2b01      	cmp	r3, #1
 8010324:	d907      	bls.n	8010336 <_fwalk_reent+0x3a>
 8010326:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801032a:	3301      	adds	r3, #1
 801032c:	d003      	beq.n	8010336 <_fwalk_reent+0x3a>
 801032e:	4629      	mov	r1, r5
 8010330:	4630      	mov	r0, r6
 8010332:	47c0      	blx	r8
 8010334:	4307      	orrs	r7, r0
 8010336:	3568      	adds	r5, #104	; 0x68
 8010338:	e7e9      	b.n	801030e <_fwalk_reent+0x12>

0801033a <rshift>:
 801033a:	6903      	ldr	r3, [r0, #16]
 801033c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010344:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010348:	f100 0414 	add.w	r4, r0, #20
 801034c:	dd45      	ble.n	80103da <rshift+0xa0>
 801034e:	f011 011f 	ands.w	r1, r1, #31
 8010352:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010356:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801035a:	d10c      	bne.n	8010376 <rshift+0x3c>
 801035c:	f100 0710 	add.w	r7, r0, #16
 8010360:	4629      	mov	r1, r5
 8010362:	42b1      	cmp	r1, r6
 8010364:	d334      	bcc.n	80103d0 <rshift+0x96>
 8010366:	1a9b      	subs	r3, r3, r2
 8010368:	009b      	lsls	r3, r3, #2
 801036a:	1eea      	subs	r2, r5, #3
 801036c:	4296      	cmp	r6, r2
 801036e:	bf38      	it	cc
 8010370:	2300      	movcc	r3, #0
 8010372:	4423      	add	r3, r4
 8010374:	e015      	b.n	80103a2 <rshift+0x68>
 8010376:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801037a:	f1c1 0820 	rsb	r8, r1, #32
 801037e:	40cf      	lsrs	r7, r1
 8010380:	f105 0e04 	add.w	lr, r5, #4
 8010384:	46a1      	mov	r9, r4
 8010386:	4576      	cmp	r6, lr
 8010388:	46f4      	mov	ip, lr
 801038a:	d815      	bhi.n	80103b8 <rshift+0x7e>
 801038c:	1a9a      	subs	r2, r3, r2
 801038e:	0092      	lsls	r2, r2, #2
 8010390:	3a04      	subs	r2, #4
 8010392:	3501      	adds	r5, #1
 8010394:	42ae      	cmp	r6, r5
 8010396:	bf38      	it	cc
 8010398:	2200      	movcc	r2, #0
 801039a:	18a3      	adds	r3, r4, r2
 801039c:	50a7      	str	r7, [r4, r2]
 801039e:	b107      	cbz	r7, 80103a2 <rshift+0x68>
 80103a0:	3304      	adds	r3, #4
 80103a2:	1b1a      	subs	r2, r3, r4
 80103a4:	42a3      	cmp	r3, r4
 80103a6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80103aa:	bf08      	it	eq
 80103ac:	2300      	moveq	r3, #0
 80103ae:	6102      	str	r2, [r0, #16]
 80103b0:	bf08      	it	eq
 80103b2:	6143      	streq	r3, [r0, #20]
 80103b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80103b8:	f8dc c000 	ldr.w	ip, [ip]
 80103bc:	fa0c fc08 	lsl.w	ip, ip, r8
 80103c0:	ea4c 0707 	orr.w	r7, ip, r7
 80103c4:	f849 7b04 	str.w	r7, [r9], #4
 80103c8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80103cc:	40cf      	lsrs	r7, r1
 80103ce:	e7da      	b.n	8010386 <rshift+0x4c>
 80103d0:	f851 cb04 	ldr.w	ip, [r1], #4
 80103d4:	f847 cf04 	str.w	ip, [r7, #4]!
 80103d8:	e7c3      	b.n	8010362 <rshift+0x28>
 80103da:	4623      	mov	r3, r4
 80103dc:	e7e1      	b.n	80103a2 <rshift+0x68>

080103de <__hexdig_fun>:
 80103de:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80103e2:	2b09      	cmp	r3, #9
 80103e4:	d802      	bhi.n	80103ec <__hexdig_fun+0xe>
 80103e6:	3820      	subs	r0, #32
 80103e8:	b2c0      	uxtb	r0, r0
 80103ea:	4770      	bx	lr
 80103ec:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80103f0:	2b05      	cmp	r3, #5
 80103f2:	d801      	bhi.n	80103f8 <__hexdig_fun+0x1a>
 80103f4:	3847      	subs	r0, #71	; 0x47
 80103f6:	e7f7      	b.n	80103e8 <__hexdig_fun+0xa>
 80103f8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80103fc:	2b05      	cmp	r3, #5
 80103fe:	d801      	bhi.n	8010404 <__hexdig_fun+0x26>
 8010400:	3827      	subs	r0, #39	; 0x27
 8010402:	e7f1      	b.n	80103e8 <__hexdig_fun+0xa>
 8010404:	2000      	movs	r0, #0
 8010406:	4770      	bx	lr

08010408 <__gethex>:
 8010408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801040c:	ed2d 8b02 	vpush	{d8}
 8010410:	b089      	sub	sp, #36	; 0x24
 8010412:	ee08 0a10 	vmov	s16, r0
 8010416:	9304      	str	r3, [sp, #16]
 8010418:	4bb4      	ldr	r3, [pc, #720]	; (80106ec <__gethex+0x2e4>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	9301      	str	r3, [sp, #4]
 801041e:	4618      	mov	r0, r3
 8010420:	468b      	mov	fp, r1
 8010422:	4690      	mov	r8, r2
 8010424:	f7ef ff34 	bl	8000290 <strlen>
 8010428:	9b01      	ldr	r3, [sp, #4]
 801042a:	f8db 2000 	ldr.w	r2, [fp]
 801042e:	4403      	add	r3, r0
 8010430:	4682      	mov	sl, r0
 8010432:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010436:	9305      	str	r3, [sp, #20]
 8010438:	1c93      	adds	r3, r2, #2
 801043a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801043e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010442:	32fe      	adds	r2, #254	; 0xfe
 8010444:	18d1      	adds	r1, r2, r3
 8010446:	461f      	mov	r7, r3
 8010448:	f813 0b01 	ldrb.w	r0, [r3], #1
 801044c:	9100      	str	r1, [sp, #0]
 801044e:	2830      	cmp	r0, #48	; 0x30
 8010450:	d0f8      	beq.n	8010444 <__gethex+0x3c>
 8010452:	f7ff ffc4 	bl	80103de <__hexdig_fun>
 8010456:	4604      	mov	r4, r0
 8010458:	2800      	cmp	r0, #0
 801045a:	d13a      	bne.n	80104d2 <__gethex+0xca>
 801045c:	9901      	ldr	r1, [sp, #4]
 801045e:	4652      	mov	r2, sl
 8010460:	4638      	mov	r0, r7
 8010462:	f001 fb16 	bl	8011a92 <strncmp>
 8010466:	4605      	mov	r5, r0
 8010468:	2800      	cmp	r0, #0
 801046a:	d168      	bne.n	801053e <__gethex+0x136>
 801046c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010470:	eb07 060a 	add.w	r6, r7, sl
 8010474:	f7ff ffb3 	bl	80103de <__hexdig_fun>
 8010478:	2800      	cmp	r0, #0
 801047a:	d062      	beq.n	8010542 <__gethex+0x13a>
 801047c:	4633      	mov	r3, r6
 801047e:	7818      	ldrb	r0, [r3, #0]
 8010480:	2830      	cmp	r0, #48	; 0x30
 8010482:	461f      	mov	r7, r3
 8010484:	f103 0301 	add.w	r3, r3, #1
 8010488:	d0f9      	beq.n	801047e <__gethex+0x76>
 801048a:	f7ff ffa8 	bl	80103de <__hexdig_fun>
 801048e:	2301      	movs	r3, #1
 8010490:	fab0 f480 	clz	r4, r0
 8010494:	0964      	lsrs	r4, r4, #5
 8010496:	4635      	mov	r5, r6
 8010498:	9300      	str	r3, [sp, #0]
 801049a:	463a      	mov	r2, r7
 801049c:	4616      	mov	r6, r2
 801049e:	3201      	adds	r2, #1
 80104a0:	7830      	ldrb	r0, [r6, #0]
 80104a2:	f7ff ff9c 	bl	80103de <__hexdig_fun>
 80104a6:	2800      	cmp	r0, #0
 80104a8:	d1f8      	bne.n	801049c <__gethex+0x94>
 80104aa:	9901      	ldr	r1, [sp, #4]
 80104ac:	4652      	mov	r2, sl
 80104ae:	4630      	mov	r0, r6
 80104b0:	f001 faef 	bl	8011a92 <strncmp>
 80104b4:	b980      	cbnz	r0, 80104d8 <__gethex+0xd0>
 80104b6:	b94d      	cbnz	r5, 80104cc <__gethex+0xc4>
 80104b8:	eb06 050a 	add.w	r5, r6, sl
 80104bc:	462a      	mov	r2, r5
 80104be:	4616      	mov	r6, r2
 80104c0:	3201      	adds	r2, #1
 80104c2:	7830      	ldrb	r0, [r6, #0]
 80104c4:	f7ff ff8b 	bl	80103de <__hexdig_fun>
 80104c8:	2800      	cmp	r0, #0
 80104ca:	d1f8      	bne.n	80104be <__gethex+0xb6>
 80104cc:	1bad      	subs	r5, r5, r6
 80104ce:	00ad      	lsls	r5, r5, #2
 80104d0:	e004      	b.n	80104dc <__gethex+0xd4>
 80104d2:	2400      	movs	r4, #0
 80104d4:	4625      	mov	r5, r4
 80104d6:	e7e0      	b.n	801049a <__gethex+0x92>
 80104d8:	2d00      	cmp	r5, #0
 80104da:	d1f7      	bne.n	80104cc <__gethex+0xc4>
 80104dc:	7833      	ldrb	r3, [r6, #0]
 80104de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80104e2:	2b50      	cmp	r3, #80	; 0x50
 80104e4:	d13b      	bne.n	801055e <__gethex+0x156>
 80104e6:	7873      	ldrb	r3, [r6, #1]
 80104e8:	2b2b      	cmp	r3, #43	; 0x2b
 80104ea:	d02c      	beq.n	8010546 <__gethex+0x13e>
 80104ec:	2b2d      	cmp	r3, #45	; 0x2d
 80104ee:	d02e      	beq.n	801054e <__gethex+0x146>
 80104f0:	1c71      	adds	r1, r6, #1
 80104f2:	f04f 0900 	mov.w	r9, #0
 80104f6:	7808      	ldrb	r0, [r1, #0]
 80104f8:	f7ff ff71 	bl	80103de <__hexdig_fun>
 80104fc:	1e43      	subs	r3, r0, #1
 80104fe:	b2db      	uxtb	r3, r3
 8010500:	2b18      	cmp	r3, #24
 8010502:	d82c      	bhi.n	801055e <__gethex+0x156>
 8010504:	f1a0 0210 	sub.w	r2, r0, #16
 8010508:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801050c:	f7ff ff67 	bl	80103de <__hexdig_fun>
 8010510:	1e43      	subs	r3, r0, #1
 8010512:	b2db      	uxtb	r3, r3
 8010514:	2b18      	cmp	r3, #24
 8010516:	d91d      	bls.n	8010554 <__gethex+0x14c>
 8010518:	f1b9 0f00 	cmp.w	r9, #0
 801051c:	d000      	beq.n	8010520 <__gethex+0x118>
 801051e:	4252      	negs	r2, r2
 8010520:	4415      	add	r5, r2
 8010522:	f8cb 1000 	str.w	r1, [fp]
 8010526:	b1e4      	cbz	r4, 8010562 <__gethex+0x15a>
 8010528:	9b00      	ldr	r3, [sp, #0]
 801052a:	2b00      	cmp	r3, #0
 801052c:	bf14      	ite	ne
 801052e:	2700      	movne	r7, #0
 8010530:	2706      	moveq	r7, #6
 8010532:	4638      	mov	r0, r7
 8010534:	b009      	add	sp, #36	; 0x24
 8010536:	ecbd 8b02 	vpop	{d8}
 801053a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801053e:	463e      	mov	r6, r7
 8010540:	4625      	mov	r5, r4
 8010542:	2401      	movs	r4, #1
 8010544:	e7ca      	b.n	80104dc <__gethex+0xd4>
 8010546:	f04f 0900 	mov.w	r9, #0
 801054a:	1cb1      	adds	r1, r6, #2
 801054c:	e7d3      	b.n	80104f6 <__gethex+0xee>
 801054e:	f04f 0901 	mov.w	r9, #1
 8010552:	e7fa      	b.n	801054a <__gethex+0x142>
 8010554:	230a      	movs	r3, #10
 8010556:	fb03 0202 	mla	r2, r3, r2, r0
 801055a:	3a10      	subs	r2, #16
 801055c:	e7d4      	b.n	8010508 <__gethex+0x100>
 801055e:	4631      	mov	r1, r6
 8010560:	e7df      	b.n	8010522 <__gethex+0x11a>
 8010562:	1bf3      	subs	r3, r6, r7
 8010564:	3b01      	subs	r3, #1
 8010566:	4621      	mov	r1, r4
 8010568:	2b07      	cmp	r3, #7
 801056a:	dc0b      	bgt.n	8010584 <__gethex+0x17c>
 801056c:	ee18 0a10 	vmov	r0, s16
 8010570:	f000 fa78 	bl	8010a64 <_Balloc>
 8010574:	4604      	mov	r4, r0
 8010576:	b940      	cbnz	r0, 801058a <__gethex+0x182>
 8010578:	4b5d      	ldr	r3, [pc, #372]	; (80106f0 <__gethex+0x2e8>)
 801057a:	4602      	mov	r2, r0
 801057c:	21de      	movs	r1, #222	; 0xde
 801057e:	485d      	ldr	r0, [pc, #372]	; (80106f4 <__gethex+0x2ec>)
 8010580:	f7fe ff3a 	bl	800f3f8 <__assert_func>
 8010584:	3101      	adds	r1, #1
 8010586:	105b      	asrs	r3, r3, #1
 8010588:	e7ee      	b.n	8010568 <__gethex+0x160>
 801058a:	f100 0914 	add.w	r9, r0, #20
 801058e:	f04f 0b00 	mov.w	fp, #0
 8010592:	f1ca 0301 	rsb	r3, sl, #1
 8010596:	f8cd 9008 	str.w	r9, [sp, #8]
 801059a:	f8cd b000 	str.w	fp, [sp]
 801059e:	9306      	str	r3, [sp, #24]
 80105a0:	42b7      	cmp	r7, r6
 80105a2:	d340      	bcc.n	8010626 <__gethex+0x21e>
 80105a4:	9802      	ldr	r0, [sp, #8]
 80105a6:	9b00      	ldr	r3, [sp, #0]
 80105a8:	f840 3b04 	str.w	r3, [r0], #4
 80105ac:	eba0 0009 	sub.w	r0, r0, r9
 80105b0:	1080      	asrs	r0, r0, #2
 80105b2:	0146      	lsls	r6, r0, #5
 80105b4:	6120      	str	r0, [r4, #16]
 80105b6:	4618      	mov	r0, r3
 80105b8:	f000 fb46 	bl	8010c48 <__hi0bits>
 80105bc:	1a30      	subs	r0, r6, r0
 80105be:	f8d8 6000 	ldr.w	r6, [r8]
 80105c2:	42b0      	cmp	r0, r6
 80105c4:	dd63      	ble.n	801068e <__gethex+0x286>
 80105c6:	1b87      	subs	r7, r0, r6
 80105c8:	4639      	mov	r1, r7
 80105ca:	4620      	mov	r0, r4
 80105cc:	f000 feea 	bl	80113a4 <__any_on>
 80105d0:	4682      	mov	sl, r0
 80105d2:	b1a8      	cbz	r0, 8010600 <__gethex+0x1f8>
 80105d4:	1e7b      	subs	r3, r7, #1
 80105d6:	1159      	asrs	r1, r3, #5
 80105d8:	f003 021f 	and.w	r2, r3, #31
 80105dc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80105e0:	f04f 0a01 	mov.w	sl, #1
 80105e4:	fa0a f202 	lsl.w	r2, sl, r2
 80105e8:	420a      	tst	r2, r1
 80105ea:	d009      	beq.n	8010600 <__gethex+0x1f8>
 80105ec:	4553      	cmp	r3, sl
 80105ee:	dd05      	ble.n	80105fc <__gethex+0x1f4>
 80105f0:	1eb9      	subs	r1, r7, #2
 80105f2:	4620      	mov	r0, r4
 80105f4:	f000 fed6 	bl	80113a4 <__any_on>
 80105f8:	2800      	cmp	r0, #0
 80105fa:	d145      	bne.n	8010688 <__gethex+0x280>
 80105fc:	f04f 0a02 	mov.w	sl, #2
 8010600:	4639      	mov	r1, r7
 8010602:	4620      	mov	r0, r4
 8010604:	f7ff fe99 	bl	801033a <rshift>
 8010608:	443d      	add	r5, r7
 801060a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801060e:	42ab      	cmp	r3, r5
 8010610:	da4c      	bge.n	80106ac <__gethex+0x2a4>
 8010612:	ee18 0a10 	vmov	r0, s16
 8010616:	4621      	mov	r1, r4
 8010618:	f000 fa64 	bl	8010ae4 <_Bfree>
 801061c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801061e:	2300      	movs	r3, #0
 8010620:	6013      	str	r3, [r2, #0]
 8010622:	27a3      	movs	r7, #163	; 0xa3
 8010624:	e785      	b.n	8010532 <__gethex+0x12a>
 8010626:	1e73      	subs	r3, r6, #1
 8010628:	9a05      	ldr	r2, [sp, #20]
 801062a:	9303      	str	r3, [sp, #12]
 801062c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010630:	4293      	cmp	r3, r2
 8010632:	d019      	beq.n	8010668 <__gethex+0x260>
 8010634:	f1bb 0f20 	cmp.w	fp, #32
 8010638:	d107      	bne.n	801064a <__gethex+0x242>
 801063a:	9b02      	ldr	r3, [sp, #8]
 801063c:	9a00      	ldr	r2, [sp, #0]
 801063e:	f843 2b04 	str.w	r2, [r3], #4
 8010642:	9302      	str	r3, [sp, #8]
 8010644:	2300      	movs	r3, #0
 8010646:	9300      	str	r3, [sp, #0]
 8010648:	469b      	mov	fp, r3
 801064a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801064e:	f7ff fec6 	bl	80103de <__hexdig_fun>
 8010652:	9b00      	ldr	r3, [sp, #0]
 8010654:	f000 000f 	and.w	r0, r0, #15
 8010658:	fa00 f00b 	lsl.w	r0, r0, fp
 801065c:	4303      	orrs	r3, r0
 801065e:	9300      	str	r3, [sp, #0]
 8010660:	f10b 0b04 	add.w	fp, fp, #4
 8010664:	9b03      	ldr	r3, [sp, #12]
 8010666:	e00d      	b.n	8010684 <__gethex+0x27c>
 8010668:	9b03      	ldr	r3, [sp, #12]
 801066a:	9a06      	ldr	r2, [sp, #24]
 801066c:	4413      	add	r3, r2
 801066e:	42bb      	cmp	r3, r7
 8010670:	d3e0      	bcc.n	8010634 <__gethex+0x22c>
 8010672:	4618      	mov	r0, r3
 8010674:	9901      	ldr	r1, [sp, #4]
 8010676:	9307      	str	r3, [sp, #28]
 8010678:	4652      	mov	r2, sl
 801067a:	f001 fa0a 	bl	8011a92 <strncmp>
 801067e:	9b07      	ldr	r3, [sp, #28]
 8010680:	2800      	cmp	r0, #0
 8010682:	d1d7      	bne.n	8010634 <__gethex+0x22c>
 8010684:	461e      	mov	r6, r3
 8010686:	e78b      	b.n	80105a0 <__gethex+0x198>
 8010688:	f04f 0a03 	mov.w	sl, #3
 801068c:	e7b8      	b.n	8010600 <__gethex+0x1f8>
 801068e:	da0a      	bge.n	80106a6 <__gethex+0x29e>
 8010690:	1a37      	subs	r7, r6, r0
 8010692:	4621      	mov	r1, r4
 8010694:	ee18 0a10 	vmov	r0, s16
 8010698:	463a      	mov	r2, r7
 801069a:	f000 fc3f 	bl	8010f1c <__lshift>
 801069e:	1bed      	subs	r5, r5, r7
 80106a0:	4604      	mov	r4, r0
 80106a2:	f100 0914 	add.w	r9, r0, #20
 80106a6:	f04f 0a00 	mov.w	sl, #0
 80106aa:	e7ae      	b.n	801060a <__gethex+0x202>
 80106ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80106b0:	42a8      	cmp	r0, r5
 80106b2:	dd72      	ble.n	801079a <__gethex+0x392>
 80106b4:	1b45      	subs	r5, r0, r5
 80106b6:	42ae      	cmp	r6, r5
 80106b8:	dc36      	bgt.n	8010728 <__gethex+0x320>
 80106ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106be:	2b02      	cmp	r3, #2
 80106c0:	d02a      	beq.n	8010718 <__gethex+0x310>
 80106c2:	2b03      	cmp	r3, #3
 80106c4:	d02c      	beq.n	8010720 <__gethex+0x318>
 80106c6:	2b01      	cmp	r3, #1
 80106c8:	d11c      	bne.n	8010704 <__gethex+0x2fc>
 80106ca:	42ae      	cmp	r6, r5
 80106cc:	d11a      	bne.n	8010704 <__gethex+0x2fc>
 80106ce:	2e01      	cmp	r6, #1
 80106d0:	d112      	bne.n	80106f8 <__gethex+0x2f0>
 80106d2:	9a04      	ldr	r2, [sp, #16]
 80106d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80106d8:	6013      	str	r3, [r2, #0]
 80106da:	2301      	movs	r3, #1
 80106dc:	6123      	str	r3, [r4, #16]
 80106de:	f8c9 3000 	str.w	r3, [r9]
 80106e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80106e4:	2762      	movs	r7, #98	; 0x62
 80106e6:	601c      	str	r4, [r3, #0]
 80106e8:	e723      	b.n	8010532 <__gethex+0x12a>
 80106ea:	bf00      	nop
 80106ec:	08012f84 	.word	0x08012f84
 80106f0:	08012eab 	.word	0x08012eab
 80106f4:	08012f1c 	.word	0x08012f1c
 80106f8:	1e71      	subs	r1, r6, #1
 80106fa:	4620      	mov	r0, r4
 80106fc:	f000 fe52 	bl	80113a4 <__any_on>
 8010700:	2800      	cmp	r0, #0
 8010702:	d1e6      	bne.n	80106d2 <__gethex+0x2ca>
 8010704:	ee18 0a10 	vmov	r0, s16
 8010708:	4621      	mov	r1, r4
 801070a:	f000 f9eb 	bl	8010ae4 <_Bfree>
 801070e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010710:	2300      	movs	r3, #0
 8010712:	6013      	str	r3, [r2, #0]
 8010714:	2750      	movs	r7, #80	; 0x50
 8010716:	e70c      	b.n	8010532 <__gethex+0x12a>
 8010718:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801071a:	2b00      	cmp	r3, #0
 801071c:	d1f2      	bne.n	8010704 <__gethex+0x2fc>
 801071e:	e7d8      	b.n	80106d2 <__gethex+0x2ca>
 8010720:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010722:	2b00      	cmp	r3, #0
 8010724:	d1d5      	bne.n	80106d2 <__gethex+0x2ca>
 8010726:	e7ed      	b.n	8010704 <__gethex+0x2fc>
 8010728:	1e6f      	subs	r7, r5, #1
 801072a:	f1ba 0f00 	cmp.w	sl, #0
 801072e:	d131      	bne.n	8010794 <__gethex+0x38c>
 8010730:	b127      	cbz	r7, 801073c <__gethex+0x334>
 8010732:	4639      	mov	r1, r7
 8010734:	4620      	mov	r0, r4
 8010736:	f000 fe35 	bl	80113a4 <__any_on>
 801073a:	4682      	mov	sl, r0
 801073c:	117b      	asrs	r3, r7, #5
 801073e:	2101      	movs	r1, #1
 8010740:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010744:	f007 071f 	and.w	r7, r7, #31
 8010748:	fa01 f707 	lsl.w	r7, r1, r7
 801074c:	421f      	tst	r7, r3
 801074e:	4629      	mov	r1, r5
 8010750:	4620      	mov	r0, r4
 8010752:	bf18      	it	ne
 8010754:	f04a 0a02 	orrne.w	sl, sl, #2
 8010758:	1b76      	subs	r6, r6, r5
 801075a:	f7ff fdee 	bl	801033a <rshift>
 801075e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010762:	2702      	movs	r7, #2
 8010764:	f1ba 0f00 	cmp.w	sl, #0
 8010768:	d048      	beq.n	80107fc <__gethex+0x3f4>
 801076a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801076e:	2b02      	cmp	r3, #2
 8010770:	d015      	beq.n	801079e <__gethex+0x396>
 8010772:	2b03      	cmp	r3, #3
 8010774:	d017      	beq.n	80107a6 <__gethex+0x39e>
 8010776:	2b01      	cmp	r3, #1
 8010778:	d109      	bne.n	801078e <__gethex+0x386>
 801077a:	f01a 0f02 	tst.w	sl, #2
 801077e:	d006      	beq.n	801078e <__gethex+0x386>
 8010780:	f8d9 0000 	ldr.w	r0, [r9]
 8010784:	ea4a 0a00 	orr.w	sl, sl, r0
 8010788:	f01a 0f01 	tst.w	sl, #1
 801078c:	d10e      	bne.n	80107ac <__gethex+0x3a4>
 801078e:	f047 0710 	orr.w	r7, r7, #16
 8010792:	e033      	b.n	80107fc <__gethex+0x3f4>
 8010794:	f04f 0a01 	mov.w	sl, #1
 8010798:	e7d0      	b.n	801073c <__gethex+0x334>
 801079a:	2701      	movs	r7, #1
 801079c:	e7e2      	b.n	8010764 <__gethex+0x35c>
 801079e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107a0:	f1c3 0301 	rsb	r3, r3, #1
 80107a4:	9315      	str	r3, [sp, #84]	; 0x54
 80107a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d0f0      	beq.n	801078e <__gethex+0x386>
 80107ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80107b0:	f104 0314 	add.w	r3, r4, #20
 80107b4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80107b8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80107bc:	f04f 0c00 	mov.w	ip, #0
 80107c0:	4618      	mov	r0, r3
 80107c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80107c6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80107ca:	d01c      	beq.n	8010806 <__gethex+0x3fe>
 80107cc:	3201      	adds	r2, #1
 80107ce:	6002      	str	r2, [r0, #0]
 80107d0:	2f02      	cmp	r7, #2
 80107d2:	f104 0314 	add.w	r3, r4, #20
 80107d6:	d13f      	bne.n	8010858 <__gethex+0x450>
 80107d8:	f8d8 2000 	ldr.w	r2, [r8]
 80107dc:	3a01      	subs	r2, #1
 80107de:	42b2      	cmp	r2, r6
 80107e0:	d10a      	bne.n	80107f8 <__gethex+0x3f0>
 80107e2:	1171      	asrs	r1, r6, #5
 80107e4:	2201      	movs	r2, #1
 80107e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80107ea:	f006 061f 	and.w	r6, r6, #31
 80107ee:	fa02 f606 	lsl.w	r6, r2, r6
 80107f2:	421e      	tst	r6, r3
 80107f4:	bf18      	it	ne
 80107f6:	4617      	movne	r7, r2
 80107f8:	f047 0720 	orr.w	r7, r7, #32
 80107fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80107fe:	601c      	str	r4, [r3, #0]
 8010800:	9b04      	ldr	r3, [sp, #16]
 8010802:	601d      	str	r5, [r3, #0]
 8010804:	e695      	b.n	8010532 <__gethex+0x12a>
 8010806:	4299      	cmp	r1, r3
 8010808:	f843 cc04 	str.w	ip, [r3, #-4]
 801080c:	d8d8      	bhi.n	80107c0 <__gethex+0x3b8>
 801080e:	68a3      	ldr	r3, [r4, #8]
 8010810:	459b      	cmp	fp, r3
 8010812:	db19      	blt.n	8010848 <__gethex+0x440>
 8010814:	6861      	ldr	r1, [r4, #4]
 8010816:	ee18 0a10 	vmov	r0, s16
 801081a:	3101      	adds	r1, #1
 801081c:	f000 f922 	bl	8010a64 <_Balloc>
 8010820:	4681      	mov	r9, r0
 8010822:	b918      	cbnz	r0, 801082c <__gethex+0x424>
 8010824:	4b1a      	ldr	r3, [pc, #104]	; (8010890 <__gethex+0x488>)
 8010826:	4602      	mov	r2, r0
 8010828:	2184      	movs	r1, #132	; 0x84
 801082a:	e6a8      	b.n	801057e <__gethex+0x176>
 801082c:	6922      	ldr	r2, [r4, #16]
 801082e:	3202      	adds	r2, #2
 8010830:	f104 010c 	add.w	r1, r4, #12
 8010834:	0092      	lsls	r2, r2, #2
 8010836:	300c      	adds	r0, #12
 8010838:	f7fd f880 	bl	800d93c <memcpy>
 801083c:	4621      	mov	r1, r4
 801083e:	ee18 0a10 	vmov	r0, s16
 8010842:	f000 f94f 	bl	8010ae4 <_Bfree>
 8010846:	464c      	mov	r4, r9
 8010848:	6923      	ldr	r3, [r4, #16]
 801084a:	1c5a      	adds	r2, r3, #1
 801084c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010850:	6122      	str	r2, [r4, #16]
 8010852:	2201      	movs	r2, #1
 8010854:	615a      	str	r2, [r3, #20]
 8010856:	e7bb      	b.n	80107d0 <__gethex+0x3c8>
 8010858:	6922      	ldr	r2, [r4, #16]
 801085a:	455a      	cmp	r2, fp
 801085c:	dd0b      	ble.n	8010876 <__gethex+0x46e>
 801085e:	2101      	movs	r1, #1
 8010860:	4620      	mov	r0, r4
 8010862:	f7ff fd6a 	bl	801033a <rshift>
 8010866:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801086a:	3501      	adds	r5, #1
 801086c:	42ab      	cmp	r3, r5
 801086e:	f6ff aed0 	blt.w	8010612 <__gethex+0x20a>
 8010872:	2701      	movs	r7, #1
 8010874:	e7c0      	b.n	80107f8 <__gethex+0x3f0>
 8010876:	f016 061f 	ands.w	r6, r6, #31
 801087a:	d0fa      	beq.n	8010872 <__gethex+0x46a>
 801087c:	4453      	add	r3, sl
 801087e:	f1c6 0620 	rsb	r6, r6, #32
 8010882:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010886:	f000 f9df 	bl	8010c48 <__hi0bits>
 801088a:	42b0      	cmp	r0, r6
 801088c:	dbe7      	blt.n	801085e <__gethex+0x456>
 801088e:	e7f0      	b.n	8010872 <__gethex+0x46a>
 8010890:	08012eab 	.word	0x08012eab

08010894 <L_shift>:
 8010894:	f1c2 0208 	rsb	r2, r2, #8
 8010898:	0092      	lsls	r2, r2, #2
 801089a:	b570      	push	{r4, r5, r6, lr}
 801089c:	f1c2 0620 	rsb	r6, r2, #32
 80108a0:	6843      	ldr	r3, [r0, #4]
 80108a2:	6804      	ldr	r4, [r0, #0]
 80108a4:	fa03 f506 	lsl.w	r5, r3, r6
 80108a8:	432c      	orrs	r4, r5
 80108aa:	40d3      	lsrs	r3, r2
 80108ac:	6004      	str	r4, [r0, #0]
 80108ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80108b2:	4288      	cmp	r0, r1
 80108b4:	d3f4      	bcc.n	80108a0 <L_shift+0xc>
 80108b6:	bd70      	pop	{r4, r5, r6, pc}

080108b8 <__match>:
 80108b8:	b530      	push	{r4, r5, lr}
 80108ba:	6803      	ldr	r3, [r0, #0]
 80108bc:	3301      	adds	r3, #1
 80108be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108c2:	b914      	cbnz	r4, 80108ca <__match+0x12>
 80108c4:	6003      	str	r3, [r0, #0]
 80108c6:	2001      	movs	r0, #1
 80108c8:	bd30      	pop	{r4, r5, pc}
 80108ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80108d2:	2d19      	cmp	r5, #25
 80108d4:	bf98      	it	ls
 80108d6:	3220      	addls	r2, #32
 80108d8:	42a2      	cmp	r2, r4
 80108da:	d0f0      	beq.n	80108be <__match+0x6>
 80108dc:	2000      	movs	r0, #0
 80108de:	e7f3      	b.n	80108c8 <__match+0x10>

080108e0 <__hexnan>:
 80108e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108e4:	680b      	ldr	r3, [r1, #0]
 80108e6:	115e      	asrs	r6, r3, #5
 80108e8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80108ec:	f013 031f 	ands.w	r3, r3, #31
 80108f0:	b087      	sub	sp, #28
 80108f2:	bf18      	it	ne
 80108f4:	3604      	addne	r6, #4
 80108f6:	2500      	movs	r5, #0
 80108f8:	1f37      	subs	r7, r6, #4
 80108fa:	4690      	mov	r8, r2
 80108fc:	6802      	ldr	r2, [r0, #0]
 80108fe:	9301      	str	r3, [sp, #4]
 8010900:	4682      	mov	sl, r0
 8010902:	f846 5c04 	str.w	r5, [r6, #-4]
 8010906:	46b9      	mov	r9, r7
 8010908:	463c      	mov	r4, r7
 801090a:	9502      	str	r5, [sp, #8]
 801090c:	46ab      	mov	fp, r5
 801090e:	7851      	ldrb	r1, [r2, #1]
 8010910:	1c53      	adds	r3, r2, #1
 8010912:	9303      	str	r3, [sp, #12]
 8010914:	b341      	cbz	r1, 8010968 <__hexnan+0x88>
 8010916:	4608      	mov	r0, r1
 8010918:	9205      	str	r2, [sp, #20]
 801091a:	9104      	str	r1, [sp, #16]
 801091c:	f7ff fd5f 	bl	80103de <__hexdig_fun>
 8010920:	2800      	cmp	r0, #0
 8010922:	d14f      	bne.n	80109c4 <__hexnan+0xe4>
 8010924:	9904      	ldr	r1, [sp, #16]
 8010926:	9a05      	ldr	r2, [sp, #20]
 8010928:	2920      	cmp	r1, #32
 801092a:	d818      	bhi.n	801095e <__hexnan+0x7e>
 801092c:	9b02      	ldr	r3, [sp, #8]
 801092e:	459b      	cmp	fp, r3
 8010930:	dd13      	ble.n	801095a <__hexnan+0x7a>
 8010932:	454c      	cmp	r4, r9
 8010934:	d206      	bcs.n	8010944 <__hexnan+0x64>
 8010936:	2d07      	cmp	r5, #7
 8010938:	dc04      	bgt.n	8010944 <__hexnan+0x64>
 801093a:	462a      	mov	r2, r5
 801093c:	4649      	mov	r1, r9
 801093e:	4620      	mov	r0, r4
 8010940:	f7ff ffa8 	bl	8010894 <L_shift>
 8010944:	4544      	cmp	r4, r8
 8010946:	d950      	bls.n	80109ea <__hexnan+0x10a>
 8010948:	2300      	movs	r3, #0
 801094a:	f1a4 0904 	sub.w	r9, r4, #4
 801094e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010952:	f8cd b008 	str.w	fp, [sp, #8]
 8010956:	464c      	mov	r4, r9
 8010958:	461d      	mov	r5, r3
 801095a:	9a03      	ldr	r2, [sp, #12]
 801095c:	e7d7      	b.n	801090e <__hexnan+0x2e>
 801095e:	2929      	cmp	r1, #41	; 0x29
 8010960:	d156      	bne.n	8010a10 <__hexnan+0x130>
 8010962:	3202      	adds	r2, #2
 8010964:	f8ca 2000 	str.w	r2, [sl]
 8010968:	f1bb 0f00 	cmp.w	fp, #0
 801096c:	d050      	beq.n	8010a10 <__hexnan+0x130>
 801096e:	454c      	cmp	r4, r9
 8010970:	d206      	bcs.n	8010980 <__hexnan+0xa0>
 8010972:	2d07      	cmp	r5, #7
 8010974:	dc04      	bgt.n	8010980 <__hexnan+0xa0>
 8010976:	462a      	mov	r2, r5
 8010978:	4649      	mov	r1, r9
 801097a:	4620      	mov	r0, r4
 801097c:	f7ff ff8a 	bl	8010894 <L_shift>
 8010980:	4544      	cmp	r4, r8
 8010982:	d934      	bls.n	80109ee <__hexnan+0x10e>
 8010984:	f1a8 0204 	sub.w	r2, r8, #4
 8010988:	4623      	mov	r3, r4
 801098a:	f853 1b04 	ldr.w	r1, [r3], #4
 801098e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010992:	429f      	cmp	r7, r3
 8010994:	d2f9      	bcs.n	801098a <__hexnan+0xaa>
 8010996:	1b3b      	subs	r3, r7, r4
 8010998:	f023 0303 	bic.w	r3, r3, #3
 801099c:	3304      	adds	r3, #4
 801099e:	3401      	adds	r4, #1
 80109a0:	3e03      	subs	r6, #3
 80109a2:	42b4      	cmp	r4, r6
 80109a4:	bf88      	it	hi
 80109a6:	2304      	movhi	r3, #4
 80109a8:	4443      	add	r3, r8
 80109aa:	2200      	movs	r2, #0
 80109ac:	f843 2b04 	str.w	r2, [r3], #4
 80109b0:	429f      	cmp	r7, r3
 80109b2:	d2fb      	bcs.n	80109ac <__hexnan+0xcc>
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	b91b      	cbnz	r3, 80109c0 <__hexnan+0xe0>
 80109b8:	4547      	cmp	r7, r8
 80109ba:	d127      	bne.n	8010a0c <__hexnan+0x12c>
 80109bc:	2301      	movs	r3, #1
 80109be:	603b      	str	r3, [r7, #0]
 80109c0:	2005      	movs	r0, #5
 80109c2:	e026      	b.n	8010a12 <__hexnan+0x132>
 80109c4:	3501      	adds	r5, #1
 80109c6:	2d08      	cmp	r5, #8
 80109c8:	f10b 0b01 	add.w	fp, fp, #1
 80109cc:	dd06      	ble.n	80109dc <__hexnan+0xfc>
 80109ce:	4544      	cmp	r4, r8
 80109d0:	d9c3      	bls.n	801095a <__hexnan+0x7a>
 80109d2:	2300      	movs	r3, #0
 80109d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80109d8:	2501      	movs	r5, #1
 80109da:	3c04      	subs	r4, #4
 80109dc:	6822      	ldr	r2, [r4, #0]
 80109de:	f000 000f 	and.w	r0, r0, #15
 80109e2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80109e6:	6022      	str	r2, [r4, #0]
 80109e8:	e7b7      	b.n	801095a <__hexnan+0x7a>
 80109ea:	2508      	movs	r5, #8
 80109ec:	e7b5      	b.n	801095a <__hexnan+0x7a>
 80109ee:	9b01      	ldr	r3, [sp, #4]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d0df      	beq.n	80109b4 <__hexnan+0xd4>
 80109f4:	f04f 32ff 	mov.w	r2, #4294967295
 80109f8:	f1c3 0320 	rsb	r3, r3, #32
 80109fc:	fa22 f303 	lsr.w	r3, r2, r3
 8010a00:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010a04:	401a      	ands	r2, r3
 8010a06:	f846 2c04 	str.w	r2, [r6, #-4]
 8010a0a:	e7d3      	b.n	80109b4 <__hexnan+0xd4>
 8010a0c:	3f04      	subs	r7, #4
 8010a0e:	e7d1      	b.n	80109b4 <__hexnan+0xd4>
 8010a10:	2004      	movs	r0, #4
 8010a12:	b007      	add	sp, #28
 8010a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010a18 <_localeconv_r>:
 8010a18:	4800      	ldr	r0, [pc, #0]	; (8010a1c <_localeconv_r+0x4>)
 8010a1a:	4770      	bx	lr
 8010a1c:	200001b0 	.word	0x200001b0

08010a20 <__retarget_lock_init_recursive>:
 8010a20:	4770      	bx	lr

08010a22 <__retarget_lock_acquire_recursive>:
 8010a22:	4770      	bx	lr

08010a24 <__retarget_lock_release_recursive>:
 8010a24:	4770      	bx	lr

08010a26 <__ascii_mbtowc>:
 8010a26:	b082      	sub	sp, #8
 8010a28:	b901      	cbnz	r1, 8010a2c <__ascii_mbtowc+0x6>
 8010a2a:	a901      	add	r1, sp, #4
 8010a2c:	b142      	cbz	r2, 8010a40 <__ascii_mbtowc+0x1a>
 8010a2e:	b14b      	cbz	r3, 8010a44 <__ascii_mbtowc+0x1e>
 8010a30:	7813      	ldrb	r3, [r2, #0]
 8010a32:	600b      	str	r3, [r1, #0]
 8010a34:	7812      	ldrb	r2, [r2, #0]
 8010a36:	1e10      	subs	r0, r2, #0
 8010a38:	bf18      	it	ne
 8010a3a:	2001      	movne	r0, #1
 8010a3c:	b002      	add	sp, #8
 8010a3e:	4770      	bx	lr
 8010a40:	4610      	mov	r0, r2
 8010a42:	e7fb      	b.n	8010a3c <__ascii_mbtowc+0x16>
 8010a44:	f06f 0001 	mvn.w	r0, #1
 8010a48:	e7f8      	b.n	8010a3c <__ascii_mbtowc+0x16>
	...

08010a4c <__malloc_lock>:
 8010a4c:	4801      	ldr	r0, [pc, #4]	; (8010a54 <__malloc_lock+0x8>)
 8010a4e:	f7ff bfe8 	b.w	8010a22 <__retarget_lock_acquire_recursive>
 8010a52:	bf00      	nop
 8010a54:	2000997c 	.word	0x2000997c

08010a58 <__malloc_unlock>:
 8010a58:	4801      	ldr	r0, [pc, #4]	; (8010a60 <__malloc_unlock+0x8>)
 8010a5a:	f7ff bfe3 	b.w	8010a24 <__retarget_lock_release_recursive>
 8010a5e:	bf00      	nop
 8010a60:	2000997c 	.word	0x2000997c

08010a64 <_Balloc>:
 8010a64:	b570      	push	{r4, r5, r6, lr}
 8010a66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a68:	4604      	mov	r4, r0
 8010a6a:	460d      	mov	r5, r1
 8010a6c:	b976      	cbnz	r6, 8010a8c <_Balloc+0x28>
 8010a6e:	2010      	movs	r0, #16
 8010a70:	f7fc ff44 	bl	800d8fc <malloc>
 8010a74:	4602      	mov	r2, r0
 8010a76:	6260      	str	r0, [r4, #36]	; 0x24
 8010a78:	b920      	cbnz	r0, 8010a84 <_Balloc+0x20>
 8010a7a:	4b18      	ldr	r3, [pc, #96]	; (8010adc <_Balloc+0x78>)
 8010a7c:	4818      	ldr	r0, [pc, #96]	; (8010ae0 <_Balloc+0x7c>)
 8010a7e:	2166      	movs	r1, #102	; 0x66
 8010a80:	f7fe fcba 	bl	800f3f8 <__assert_func>
 8010a84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a88:	6006      	str	r6, [r0, #0]
 8010a8a:	60c6      	str	r6, [r0, #12]
 8010a8c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010a8e:	68f3      	ldr	r3, [r6, #12]
 8010a90:	b183      	cbz	r3, 8010ab4 <_Balloc+0x50>
 8010a92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a94:	68db      	ldr	r3, [r3, #12]
 8010a96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010a9a:	b9b8      	cbnz	r0, 8010acc <_Balloc+0x68>
 8010a9c:	2101      	movs	r1, #1
 8010a9e:	fa01 f605 	lsl.w	r6, r1, r5
 8010aa2:	1d72      	adds	r2, r6, #5
 8010aa4:	0092      	lsls	r2, r2, #2
 8010aa6:	4620      	mov	r0, r4
 8010aa8:	f000 fc9d 	bl	80113e6 <_calloc_r>
 8010aac:	b160      	cbz	r0, 8010ac8 <_Balloc+0x64>
 8010aae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010ab2:	e00e      	b.n	8010ad2 <_Balloc+0x6e>
 8010ab4:	2221      	movs	r2, #33	; 0x21
 8010ab6:	2104      	movs	r1, #4
 8010ab8:	4620      	mov	r0, r4
 8010aba:	f000 fc94 	bl	80113e6 <_calloc_r>
 8010abe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010ac0:	60f0      	str	r0, [r6, #12]
 8010ac2:	68db      	ldr	r3, [r3, #12]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d1e4      	bne.n	8010a92 <_Balloc+0x2e>
 8010ac8:	2000      	movs	r0, #0
 8010aca:	bd70      	pop	{r4, r5, r6, pc}
 8010acc:	6802      	ldr	r2, [r0, #0]
 8010ace:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010ad8:	e7f7      	b.n	8010aca <_Balloc+0x66>
 8010ada:	bf00      	nop
 8010adc:	08012e39 	.word	0x08012e39
 8010ae0:	08012f98 	.word	0x08012f98

08010ae4 <_Bfree>:
 8010ae4:	b570      	push	{r4, r5, r6, lr}
 8010ae6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010ae8:	4605      	mov	r5, r0
 8010aea:	460c      	mov	r4, r1
 8010aec:	b976      	cbnz	r6, 8010b0c <_Bfree+0x28>
 8010aee:	2010      	movs	r0, #16
 8010af0:	f7fc ff04 	bl	800d8fc <malloc>
 8010af4:	4602      	mov	r2, r0
 8010af6:	6268      	str	r0, [r5, #36]	; 0x24
 8010af8:	b920      	cbnz	r0, 8010b04 <_Bfree+0x20>
 8010afa:	4b09      	ldr	r3, [pc, #36]	; (8010b20 <_Bfree+0x3c>)
 8010afc:	4809      	ldr	r0, [pc, #36]	; (8010b24 <_Bfree+0x40>)
 8010afe:	218a      	movs	r1, #138	; 0x8a
 8010b00:	f7fe fc7a 	bl	800f3f8 <__assert_func>
 8010b04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010b08:	6006      	str	r6, [r0, #0]
 8010b0a:	60c6      	str	r6, [r0, #12]
 8010b0c:	b13c      	cbz	r4, 8010b1e <_Bfree+0x3a>
 8010b0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010b10:	6862      	ldr	r2, [r4, #4]
 8010b12:	68db      	ldr	r3, [r3, #12]
 8010b14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010b18:	6021      	str	r1, [r4, #0]
 8010b1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010b1e:	bd70      	pop	{r4, r5, r6, pc}
 8010b20:	08012e39 	.word	0x08012e39
 8010b24:	08012f98 	.word	0x08012f98

08010b28 <__multadd>:
 8010b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b2c:	690d      	ldr	r5, [r1, #16]
 8010b2e:	4607      	mov	r7, r0
 8010b30:	460c      	mov	r4, r1
 8010b32:	461e      	mov	r6, r3
 8010b34:	f101 0c14 	add.w	ip, r1, #20
 8010b38:	2000      	movs	r0, #0
 8010b3a:	f8dc 3000 	ldr.w	r3, [ip]
 8010b3e:	b299      	uxth	r1, r3
 8010b40:	fb02 6101 	mla	r1, r2, r1, r6
 8010b44:	0c1e      	lsrs	r6, r3, #16
 8010b46:	0c0b      	lsrs	r3, r1, #16
 8010b48:	fb02 3306 	mla	r3, r2, r6, r3
 8010b4c:	b289      	uxth	r1, r1
 8010b4e:	3001      	adds	r0, #1
 8010b50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010b54:	4285      	cmp	r5, r0
 8010b56:	f84c 1b04 	str.w	r1, [ip], #4
 8010b5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010b5e:	dcec      	bgt.n	8010b3a <__multadd+0x12>
 8010b60:	b30e      	cbz	r6, 8010ba6 <__multadd+0x7e>
 8010b62:	68a3      	ldr	r3, [r4, #8]
 8010b64:	42ab      	cmp	r3, r5
 8010b66:	dc19      	bgt.n	8010b9c <__multadd+0x74>
 8010b68:	6861      	ldr	r1, [r4, #4]
 8010b6a:	4638      	mov	r0, r7
 8010b6c:	3101      	adds	r1, #1
 8010b6e:	f7ff ff79 	bl	8010a64 <_Balloc>
 8010b72:	4680      	mov	r8, r0
 8010b74:	b928      	cbnz	r0, 8010b82 <__multadd+0x5a>
 8010b76:	4602      	mov	r2, r0
 8010b78:	4b0c      	ldr	r3, [pc, #48]	; (8010bac <__multadd+0x84>)
 8010b7a:	480d      	ldr	r0, [pc, #52]	; (8010bb0 <__multadd+0x88>)
 8010b7c:	21b5      	movs	r1, #181	; 0xb5
 8010b7e:	f7fe fc3b 	bl	800f3f8 <__assert_func>
 8010b82:	6922      	ldr	r2, [r4, #16]
 8010b84:	3202      	adds	r2, #2
 8010b86:	f104 010c 	add.w	r1, r4, #12
 8010b8a:	0092      	lsls	r2, r2, #2
 8010b8c:	300c      	adds	r0, #12
 8010b8e:	f7fc fed5 	bl	800d93c <memcpy>
 8010b92:	4621      	mov	r1, r4
 8010b94:	4638      	mov	r0, r7
 8010b96:	f7ff ffa5 	bl	8010ae4 <_Bfree>
 8010b9a:	4644      	mov	r4, r8
 8010b9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010ba0:	3501      	adds	r5, #1
 8010ba2:	615e      	str	r6, [r3, #20]
 8010ba4:	6125      	str	r5, [r4, #16]
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bac:	08012eab 	.word	0x08012eab
 8010bb0:	08012f98 	.word	0x08012f98

08010bb4 <__s2b>:
 8010bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bb8:	460c      	mov	r4, r1
 8010bba:	4615      	mov	r5, r2
 8010bbc:	461f      	mov	r7, r3
 8010bbe:	2209      	movs	r2, #9
 8010bc0:	3308      	adds	r3, #8
 8010bc2:	4606      	mov	r6, r0
 8010bc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8010bc8:	2100      	movs	r1, #0
 8010bca:	2201      	movs	r2, #1
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	db09      	blt.n	8010be4 <__s2b+0x30>
 8010bd0:	4630      	mov	r0, r6
 8010bd2:	f7ff ff47 	bl	8010a64 <_Balloc>
 8010bd6:	b940      	cbnz	r0, 8010bea <__s2b+0x36>
 8010bd8:	4602      	mov	r2, r0
 8010bda:	4b19      	ldr	r3, [pc, #100]	; (8010c40 <__s2b+0x8c>)
 8010bdc:	4819      	ldr	r0, [pc, #100]	; (8010c44 <__s2b+0x90>)
 8010bde:	21ce      	movs	r1, #206	; 0xce
 8010be0:	f7fe fc0a 	bl	800f3f8 <__assert_func>
 8010be4:	0052      	lsls	r2, r2, #1
 8010be6:	3101      	adds	r1, #1
 8010be8:	e7f0      	b.n	8010bcc <__s2b+0x18>
 8010bea:	9b08      	ldr	r3, [sp, #32]
 8010bec:	6143      	str	r3, [r0, #20]
 8010bee:	2d09      	cmp	r5, #9
 8010bf0:	f04f 0301 	mov.w	r3, #1
 8010bf4:	6103      	str	r3, [r0, #16]
 8010bf6:	dd16      	ble.n	8010c26 <__s2b+0x72>
 8010bf8:	f104 0909 	add.w	r9, r4, #9
 8010bfc:	46c8      	mov	r8, r9
 8010bfe:	442c      	add	r4, r5
 8010c00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010c04:	4601      	mov	r1, r0
 8010c06:	3b30      	subs	r3, #48	; 0x30
 8010c08:	220a      	movs	r2, #10
 8010c0a:	4630      	mov	r0, r6
 8010c0c:	f7ff ff8c 	bl	8010b28 <__multadd>
 8010c10:	45a0      	cmp	r8, r4
 8010c12:	d1f5      	bne.n	8010c00 <__s2b+0x4c>
 8010c14:	f1a5 0408 	sub.w	r4, r5, #8
 8010c18:	444c      	add	r4, r9
 8010c1a:	1b2d      	subs	r5, r5, r4
 8010c1c:	1963      	adds	r3, r4, r5
 8010c1e:	42bb      	cmp	r3, r7
 8010c20:	db04      	blt.n	8010c2c <__s2b+0x78>
 8010c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c26:	340a      	adds	r4, #10
 8010c28:	2509      	movs	r5, #9
 8010c2a:	e7f6      	b.n	8010c1a <__s2b+0x66>
 8010c2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010c30:	4601      	mov	r1, r0
 8010c32:	3b30      	subs	r3, #48	; 0x30
 8010c34:	220a      	movs	r2, #10
 8010c36:	4630      	mov	r0, r6
 8010c38:	f7ff ff76 	bl	8010b28 <__multadd>
 8010c3c:	e7ee      	b.n	8010c1c <__s2b+0x68>
 8010c3e:	bf00      	nop
 8010c40:	08012eab 	.word	0x08012eab
 8010c44:	08012f98 	.word	0x08012f98

08010c48 <__hi0bits>:
 8010c48:	0c03      	lsrs	r3, r0, #16
 8010c4a:	041b      	lsls	r3, r3, #16
 8010c4c:	b9d3      	cbnz	r3, 8010c84 <__hi0bits+0x3c>
 8010c4e:	0400      	lsls	r0, r0, #16
 8010c50:	2310      	movs	r3, #16
 8010c52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010c56:	bf04      	itt	eq
 8010c58:	0200      	lsleq	r0, r0, #8
 8010c5a:	3308      	addeq	r3, #8
 8010c5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010c60:	bf04      	itt	eq
 8010c62:	0100      	lsleq	r0, r0, #4
 8010c64:	3304      	addeq	r3, #4
 8010c66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010c6a:	bf04      	itt	eq
 8010c6c:	0080      	lsleq	r0, r0, #2
 8010c6e:	3302      	addeq	r3, #2
 8010c70:	2800      	cmp	r0, #0
 8010c72:	db05      	blt.n	8010c80 <__hi0bits+0x38>
 8010c74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010c78:	f103 0301 	add.w	r3, r3, #1
 8010c7c:	bf08      	it	eq
 8010c7e:	2320      	moveq	r3, #32
 8010c80:	4618      	mov	r0, r3
 8010c82:	4770      	bx	lr
 8010c84:	2300      	movs	r3, #0
 8010c86:	e7e4      	b.n	8010c52 <__hi0bits+0xa>

08010c88 <__lo0bits>:
 8010c88:	6803      	ldr	r3, [r0, #0]
 8010c8a:	f013 0207 	ands.w	r2, r3, #7
 8010c8e:	4601      	mov	r1, r0
 8010c90:	d00b      	beq.n	8010caa <__lo0bits+0x22>
 8010c92:	07da      	lsls	r2, r3, #31
 8010c94:	d423      	bmi.n	8010cde <__lo0bits+0x56>
 8010c96:	0798      	lsls	r0, r3, #30
 8010c98:	bf49      	itett	mi
 8010c9a:	085b      	lsrmi	r3, r3, #1
 8010c9c:	089b      	lsrpl	r3, r3, #2
 8010c9e:	2001      	movmi	r0, #1
 8010ca0:	600b      	strmi	r3, [r1, #0]
 8010ca2:	bf5c      	itt	pl
 8010ca4:	600b      	strpl	r3, [r1, #0]
 8010ca6:	2002      	movpl	r0, #2
 8010ca8:	4770      	bx	lr
 8010caa:	b298      	uxth	r0, r3
 8010cac:	b9a8      	cbnz	r0, 8010cda <__lo0bits+0x52>
 8010cae:	0c1b      	lsrs	r3, r3, #16
 8010cb0:	2010      	movs	r0, #16
 8010cb2:	b2da      	uxtb	r2, r3
 8010cb4:	b90a      	cbnz	r2, 8010cba <__lo0bits+0x32>
 8010cb6:	3008      	adds	r0, #8
 8010cb8:	0a1b      	lsrs	r3, r3, #8
 8010cba:	071a      	lsls	r2, r3, #28
 8010cbc:	bf04      	itt	eq
 8010cbe:	091b      	lsreq	r3, r3, #4
 8010cc0:	3004      	addeq	r0, #4
 8010cc2:	079a      	lsls	r2, r3, #30
 8010cc4:	bf04      	itt	eq
 8010cc6:	089b      	lsreq	r3, r3, #2
 8010cc8:	3002      	addeq	r0, #2
 8010cca:	07da      	lsls	r2, r3, #31
 8010ccc:	d403      	bmi.n	8010cd6 <__lo0bits+0x4e>
 8010cce:	085b      	lsrs	r3, r3, #1
 8010cd0:	f100 0001 	add.w	r0, r0, #1
 8010cd4:	d005      	beq.n	8010ce2 <__lo0bits+0x5a>
 8010cd6:	600b      	str	r3, [r1, #0]
 8010cd8:	4770      	bx	lr
 8010cda:	4610      	mov	r0, r2
 8010cdc:	e7e9      	b.n	8010cb2 <__lo0bits+0x2a>
 8010cde:	2000      	movs	r0, #0
 8010ce0:	4770      	bx	lr
 8010ce2:	2020      	movs	r0, #32
 8010ce4:	4770      	bx	lr
	...

08010ce8 <__i2b>:
 8010ce8:	b510      	push	{r4, lr}
 8010cea:	460c      	mov	r4, r1
 8010cec:	2101      	movs	r1, #1
 8010cee:	f7ff feb9 	bl	8010a64 <_Balloc>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	b928      	cbnz	r0, 8010d02 <__i2b+0x1a>
 8010cf6:	4b05      	ldr	r3, [pc, #20]	; (8010d0c <__i2b+0x24>)
 8010cf8:	4805      	ldr	r0, [pc, #20]	; (8010d10 <__i2b+0x28>)
 8010cfa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010cfe:	f7fe fb7b 	bl	800f3f8 <__assert_func>
 8010d02:	2301      	movs	r3, #1
 8010d04:	6144      	str	r4, [r0, #20]
 8010d06:	6103      	str	r3, [r0, #16]
 8010d08:	bd10      	pop	{r4, pc}
 8010d0a:	bf00      	nop
 8010d0c:	08012eab 	.word	0x08012eab
 8010d10:	08012f98 	.word	0x08012f98

08010d14 <__multiply>:
 8010d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d18:	4691      	mov	r9, r2
 8010d1a:	690a      	ldr	r2, [r1, #16]
 8010d1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010d20:	429a      	cmp	r2, r3
 8010d22:	bfb8      	it	lt
 8010d24:	460b      	movlt	r3, r1
 8010d26:	460c      	mov	r4, r1
 8010d28:	bfbc      	itt	lt
 8010d2a:	464c      	movlt	r4, r9
 8010d2c:	4699      	movlt	r9, r3
 8010d2e:	6927      	ldr	r7, [r4, #16]
 8010d30:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010d34:	68a3      	ldr	r3, [r4, #8]
 8010d36:	6861      	ldr	r1, [r4, #4]
 8010d38:	eb07 060a 	add.w	r6, r7, sl
 8010d3c:	42b3      	cmp	r3, r6
 8010d3e:	b085      	sub	sp, #20
 8010d40:	bfb8      	it	lt
 8010d42:	3101      	addlt	r1, #1
 8010d44:	f7ff fe8e 	bl	8010a64 <_Balloc>
 8010d48:	b930      	cbnz	r0, 8010d58 <__multiply+0x44>
 8010d4a:	4602      	mov	r2, r0
 8010d4c:	4b44      	ldr	r3, [pc, #272]	; (8010e60 <__multiply+0x14c>)
 8010d4e:	4845      	ldr	r0, [pc, #276]	; (8010e64 <__multiply+0x150>)
 8010d50:	f240 115d 	movw	r1, #349	; 0x15d
 8010d54:	f7fe fb50 	bl	800f3f8 <__assert_func>
 8010d58:	f100 0514 	add.w	r5, r0, #20
 8010d5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010d60:	462b      	mov	r3, r5
 8010d62:	2200      	movs	r2, #0
 8010d64:	4543      	cmp	r3, r8
 8010d66:	d321      	bcc.n	8010dac <__multiply+0x98>
 8010d68:	f104 0314 	add.w	r3, r4, #20
 8010d6c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010d70:	f109 0314 	add.w	r3, r9, #20
 8010d74:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010d78:	9202      	str	r2, [sp, #8]
 8010d7a:	1b3a      	subs	r2, r7, r4
 8010d7c:	3a15      	subs	r2, #21
 8010d7e:	f022 0203 	bic.w	r2, r2, #3
 8010d82:	3204      	adds	r2, #4
 8010d84:	f104 0115 	add.w	r1, r4, #21
 8010d88:	428f      	cmp	r7, r1
 8010d8a:	bf38      	it	cc
 8010d8c:	2204      	movcc	r2, #4
 8010d8e:	9201      	str	r2, [sp, #4]
 8010d90:	9a02      	ldr	r2, [sp, #8]
 8010d92:	9303      	str	r3, [sp, #12]
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d80c      	bhi.n	8010db2 <__multiply+0x9e>
 8010d98:	2e00      	cmp	r6, #0
 8010d9a:	dd03      	ble.n	8010da4 <__multiply+0x90>
 8010d9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d05a      	beq.n	8010e5a <__multiply+0x146>
 8010da4:	6106      	str	r6, [r0, #16]
 8010da6:	b005      	add	sp, #20
 8010da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dac:	f843 2b04 	str.w	r2, [r3], #4
 8010db0:	e7d8      	b.n	8010d64 <__multiply+0x50>
 8010db2:	f8b3 a000 	ldrh.w	sl, [r3]
 8010db6:	f1ba 0f00 	cmp.w	sl, #0
 8010dba:	d024      	beq.n	8010e06 <__multiply+0xf2>
 8010dbc:	f104 0e14 	add.w	lr, r4, #20
 8010dc0:	46a9      	mov	r9, r5
 8010dc2:	f04f 0c00 	mov.w	ip, #0
 8010dc6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010dca:	f8d9 1000 	ldr.w	r1, [r9]
 8010dce:	fa1f fb82 	uxth.w	fp, r2
 8010dd2:	b289      	uxth	r1, r1
 8010dd4:	fb0a 110b 	mla	r1, sl, fp, r1
 8010dd8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010ddc:	f8d9 2000 	ldr.w	r2, [r9]
 8010de0:	4461      	add	r1, ip
 8010de2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010de6:	fb0a c20b 	mla	r2, sl, fp, ip
 8010dea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010dee:	b289      	uxth	r1, r1
 8010df0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010df4:	4577      	cmp	r7, lr
 8010df6:	f849 1b04 	str.w	r1, [r9], #4
 8010dfa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010dfe:	d8e2      	bhi.n	8010dc6 <__multiply+0xb2>
 8010e00:	9a01      	ldr	r2, [sp, #4]
 8010e02:	f845 c002 	str.w	ip, [r5, r2]
 8010e06:	9a03      	ldr	r2, [sp, #12]
 8010e08:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010e0c:	3304      	adds	r3, #4
 8010e0e:	f1b9 0f00 	cmp.w	r9, #0
 8010e12:	d020      	beq.n	8010e56 <__multiply+0x142>
 8010e14:	6829      	ldr	r1, [r5, #0]
 8010e16:	f104 0c14 	add.w	ip, r4, #20
 8010e1a:	46ae      	mov	lr, r5
 8010e1c:	f04f 0a00 	mov.w	sl, #0
 8010e20:	f8bc b000 	ldrh.w	fp, [ip]
 8010e24:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010e28:	fb09 220b 	mla	r2, r9, fp, r2
 8010e2c:	4492      	add	sl, r2
 8010e2e:	b289      	uxth	r1, r1
 8010e30:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010e34:	f84e 1b04 	str.w	r1, [lr], #4
 8010e38:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010e3c:	f8be 1000 	ldrh.w	r1, [lr]
 8010e40:	0c12      	lsrs	r2, r2, #16
 8010e42:	fb09 1102 	mla	r1, r9, r2, r1
 8010e46:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010e4a:	4567      	cmp	r7, ip
 8010e4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010e50:	d8e6      	bhi.n	8010e20 <__multiply+0x10c>
 8010e52:	9a01      	ldr	r2, [sp, #4]
 8010e54:	50a9      	str	r1, [r5, r2]
 8010e56:	3504      	adds	r5, #4
 8010e58:	e79a      	b.n	8010d90 <__multiply+0x7c>
 8010e5a:	3e01      	subs	r6, #1
 8010e5c:	e79c      	b.n	8010d98 <__multiply+0x84>
 8010e5e:	bf00      	nop
 8010e60:	08012eab 	.word	0x08012eab
 8010e64:	08012f98 	.word	0x08012f98

08010e68 <__pow5mult>:
 8010e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e6c:	4615      	mov	r5, r2
 8010e6e:	f012 0203 	ands.w	r2, r2, #3
 8010e72:	4606      	mov	r6, r0
 8010e74:	460f      	mov	r7, r1
 8010e76:	d007      	beq.n	8010e88 <__pow5mult+0x20>
 8010e78:	4c25      	ldr	r4, [pc, #148]	; (8010f10 <__pow5mult+0xa8>)
 8010e7a:	3a01      	subs	r2, #1
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010e82:	f7ff fe51 	bl	8010b28 <__multadd>
 8010e86:	4607      	mov	r7, r0
 8010e88:	10ad      	asrs	r5, r5, #2
 8010e8a:	d03d      	beq.n	8010f08 <__pow5mult+0xa0>
 8010e8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010e8e:	b97c      	cbnz	r4, 8010eb0 <__pow5mult+0x48>
 8010e90:	2010      	movs	r0, #16
 8010e92:	f7fc fd33 	bl	800d8fc <malloc>
 8010e96:	4602      	mov	r2, r0
 8010e98:	6270      	str	r0, [r6, #36]	; 0x24
 8010e9a:	b928      	cbnz	r0, 8010ea8 <__pow5mult+0x40>
 8010e9c:	4b1d      	ldr	r3, [pc, #116]	; (8010f14 <__pow5mult+0xac>)
 8010e9e:	481e      	ldr	r0, [pc, #120]	; (8010f18 <__pow5mult+0xb0>)
 8010ea0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010ea4:	f7fe faa8 	bl	800f3f8 <__assert_func>
 8010ea8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010eac:	6004      	str	r4, [r0, #0]
 8010eae:	60c4      	str	r4, [r0, #12]
 8010eb0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010eb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010eb8:	b94c      	cbnz	r4, 8010ece <__pow5mult+0x66>
 8010eba:	f240 2171 	movw	r1, #625	; 0x271
 8010ebe:	4630      	mov	r0, r6
 8010ec0:	f7ff ff12 	bl	8010ce8 <__i2b>
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	f8c8 0008 	str.w	r0, [r8, #8]
 8010eca:	4604      	mov	r4, r0
 8010ecc:	6003      	str	r3, [r0, #0]
 8010ece:	f04f 0900 	mov.w	r9, #0
 8010ed2:	07eb      	lsls	r3, r5, #31
 8010ed4:	d50a      	bpl.n	8010eec <__pow5mult+0x84>
 8010ed6:	4639      	mov	r1, r7
 8010ed8:	4622      	mov	r2, r4
 8010eda:	4630      	mov	r0, r6
 8010edc:	f7ff ff1a 	bl	8010d14 <__multiply>
 8010ee0:	4639      	mov	r1, r7
 8010ee2:	4680      	mov	r8, r0
 8010ee4:	4630      	mov	r0, r6
 8010ee6:	f7ff fdfd 	bl	8010ae4 <_Bfree>
 8010eea:	4647      	mov	r7, r8
 8010eec:	106d      	asrs	r5, r5, #1
 8010eee:	d00b      	beq.n	8010f08 <__pow5mult+0xa0>
 8010ef0:	6820      	ldr	r0, [r4, #0]
 8010ef2:	b938      	cbnz	r0, 8010f04 <__pow5mult+0x9c>
 8010ef4:	4622      	mov	r2, r4
 8010ef6:	4621      	mov	r1, r4
 8010ef8:	4630      	mov	r0, r6
 8010efa:	f7ff ff0b 	bl	8010d14 <__multiply>
 8010efe:	6020      	str	r0, [r4, #0]
 8010f00:	f8c0 9000 	str.w	r9, [r0]
 8010f04:	4604      	mov	r4, r0
 8010f06:	e7e4      	b.n	8010ed2 <__pow5mult+0x6a>
 8010f08:	4638      	mov	r0, r7
 8010f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f0e:	bf00      	nop
 8010f10:	080130e8 	.word	0x080130e8
 8010f14:	08012e39 	.word	0x08012e39
 8010f18:	08012f98 	.word	0x08012f98

08010f1c <__lshift>:
 8010f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f20:	460c      	mov	r4, r1
 8010f22:	6849      	ldr	r1, [r1, #4]
 8010f24:	6923      	ldr	r3, [r4, #16]
 8010f26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010f2a:	68a3      	ldr	r3, [r4, #8]
 8010f2c:	4607      	mov	r7, r0
 8010f2e:	4691      	mov	r9, r2
 8010f30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010f34:	f108 0601 	add.w	r6, r8, #1
 8010f38:	42b3      	cmp	r3, r6
 8010f3a:	db0b      	blt.n	8010f54 <__lshift+0x38>
 8010f3c:	4638      	mov	r0, r7
 8010f3e:	f7ff fd91 	bl	8010a64 <_Balloc>
 8010f42:	4605      	mov	r5, r0
 8010f44:	b948      	cbnz	r0, 8010f5a <__lshift+0x3e>
 8010f46:	4602      	mov	r2, r0
 8010f48:	4b2a      	ldr	r3, [pc, #168]	; (8010ff4 <__lshift+0xd8>)
 8010f4a:	482b      	ldr	r0, [pc, #172]	; (8010ff8 <__lshift+0xdc>)
 8010f4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010f50:	f7fe fa52 	bl	800f3f8 <__assert_func>
 8010f54:	3101      	adds	r1, #1
 8010f56:	005b      	lsls	r3, r3, #1
 8010f58:	e7ee      	b.n	8010f38 <__lshift+0x1c>
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	f100 0114 	add.w	r1, r0, #20
 8010f60:	f100 0210 	add.w	r2, r0, #16
 8010f64:	4618      	mov	r0, r3
 8010f66:	4553      	cmp	r3, sl
 8010f68:	db37      	blt.n	8010fda <__lshift+0xbe>
 8010f6a:	6920      	ldr	r0, [r4, #16]
 8010f6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010f70:	f104 0314 	add.w	r3, r4, #20
 8010f74:	f019 091f 	ands.w	r9, r9, #31
 8010f78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010f7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010f80:	d02f      	beq.n	8010fe2 <__lshift+0xc6>
 8010f82:	f1c9 0e20 	rsb	lr, r9, #32
 8010f86:	468a      	mov	sl, r1
 8010f88:	f04f 0c00 	mov.w	ip, #0
 8010f8c:	681a      	ldr	r2, [r3, #0]
 8010f8e:	fa02 f209 	lsl.w	r2, r2, r9
 8010f92:	ea42 020c 	orr.w	r2, r2, ip
 8010f96:	f84a 2b04 	str.w	r2, [sl], #4
 8010f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f9e:	4298      	cmp	r0, r3
 8010fa0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010fa4:	d8f2      	bhi.n	8010f8c <__lshift+0x70>
 8010fa6:	1b03      	subs	r3, r0, r4
 8010fa8:	3b15      	subs	r3, #21
 8010faa:	f023 0303 	bic.w	r3, r3, #3
 8010fae:	3304      	adds	r3, #4
 8010fb0:	f104 0215 	add.w	r2, r4, #21
 8010fb4:	4290      	cmp	r0, r2
 8010fb6:	bf38      	it	cc
 8010fb8:	2304      	movcc	r3, #4
 8010fba:	f841 c003 	str.w	ip, [r1, r3]
 8010fbe:	f1bc 0f00 	cmp.w	ip, #0
 8010fc2:	d001      	beq.n	8010fc8 <__lshift+0xac>
 8010fc4:	f108 0602 	add.w	r6, r8, #2
 8010fc8:	3e01      	subs	r6, #1
 8010fca:	4638      	mov	r0, r7
 8010fcc:	612e      	str	r6, [r5, #16]
 8010fce:	4621      	mov	r1, r4
 8010fd0:	f7ff fd88 	bl	8010ae4 <_Bfree>
 8010fd4:	4628      	mov	r0, r5
 8010fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fda:	f842 0f04 	str.w	r0, [r2, #4]!
 8010fde:	3301      	adds	r3, #1
 8010fe0:	e7c1      	b.n	8010f66 <__lshift+0x4a>
 8010fe2:	3904      	subs	r1, #4
 8010fe4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fe8:	f841 2f04 	str.w	r2, [r1, #4]!
 8010fec:	4298      	cmp	r0, r3
 8010fee:	d8f9      	bhi.n	8010fe4 <__lshift+0xc8>
 8010ff0:	e7ea      	b.n	8010fc8 <__lshift+0xac>
 8010ff2:	bf00      	nop
 8010ff4:	08012eab 	.word	0x08012eab
 8010ff8:	08012f98 	.word	0x08012f98

08010ffc <__mcmp>:
 8010ffc:	b530      	push	{r4, r5, lr}
 8010ffe:	6902      	ldr	r2, [r0, #16]
 8011000:	690c      	ldr	r4, [r1, #16]
 8011002:	1b12      	subs	r2, r2, r4
 8011004:	d10e      	bne.n	8011024 <__mcmp+0x28>
 8011006:	f100 0314 	add.w	r3, r0, #20
 801100a:	3114      	adds	r1, #20
 801100c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011010:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011014:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011018:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801101c:	42a5      	cmp	r5, r4
 801101e:	d003      	beq.n	8011028 <__mcmp+0x2c>
 8011020:	d305      	bcc.n	801102e <__mcmp+0x32>
 8011022:	2201      	movs	r2, #1
 8011024:	4610      	mov	r0, r2
 8011026:	bd30      	pop	{r4, r5, pc}
 8011028:	4283      	cmp	r3, r0
 801102a:	d3f3      	bcc.n	8011014 <__mcmp+0x18>
 801102c:	e7fa      	b.n	8011024 <__mcmp+0x28>
 801102e:	f04f 32ff 	mov.w	r2, #4294967295
 8011032:	e7f7      	b.n	8011024 <__mcmp+0x28>

08011034 <__mdiff>:
 8011034:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011038:	460c      	mov	r4, r1
 801103a:	4606      	mov	r6, r0
 801103c:	4611      	mov	r1, r2
 801103e:	4620      	mov	r0, r4
 8011040:	4690      	mov	r8, r2
 8011042:	f7ff ffdb 	bl	8010ffc <__mcmp>
 8011046:	1e05      	subs	r5, r0, #0
 8011048:	d110      	bne.n	801106c <__mdiff+0x38>
 801104a:	4629      	mov	r1, r5
 801104c:	4630      	mov	r0, r6
 801104e:	f7ff fd09 	bl	8010a64 <_Balloc>
 8011052:	b930      	cbnz	r0, 8011062 <__mdiff+0x2e>
 8011054:	4b3a      	ldr	r3, [pc, #232]	; (8011140 <__mdiff+0x10c>)
 8011056:	4602      	mov	r2, r0
 8011058:	f240 2132 	movw	r1, #562	; 0x232
 801105c:	4839      	ldr	r0, [pc, #228]	; (8011144 <__mdiff+0x110>)
 801105e:	f7fe f9cb 	bl	800f3f8 <__assert_func>
 8011062:	2301      	movs	r3, #1
 8011064:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011068:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801106c:	bfa4      	itt	ge
 801106e:	4643      	movge	r3, r8
 8011070:	46a0      	movge	r8, r4
 8011072:	4630      	mov	r0, r6
 8011074:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011078:	bfa6      	itte	ge
 801107a:	461c      	movge	r4, r3
 801107c:	2500      	movge	r5, #0
 801107e:	2501      	movlt	r5, #1
 8011080:	f7ff fcf0 	bl	8010a64 <_Balloc>
 8011084:	b920      	cbnz	r0, 8011090 <__mdiff+0x5c>
 8011086:	4b2e      	ldr	r3, [pc, #184]	; (8011140 <__mdiff+0x10c>)
 8011088:	4602      	mov	r2, r0
 801108a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801108e:	e7e5      	b.n	801105c <__mdiff+0x28>
 8011090:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011094:	6926      	ldr	r6, [r4, #16]
 8011096:	60c5      	str	r5, [r0, #12]
 8011098:	f104 0914 	add.w	r9, r4, #20
 801109c:	f108 0514 	add.w	r5, r8, #20
 80110a0:	f100 0e14 	add.w	lr, r0, #20
 80110a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80110a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80110ac:	f108 0210 	add.w	r2, r8, #16
 80110b0:	46f2      	mov	sl, lr
 80110b2:	2100      	movs	r1, #0
 80110b4:	f859 3b04 	ldr.w	r3, [r9], #4
 80110b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80110bc:	fa1f f883 	uxth.w	r8, r3
 80110c0:	fa11 f18b 	uxtah	r1, r1, fp
 80110c4:	0c1b      	lsrs	r3, r3, #16
 80110c6:	eba1 0808 	sub.w	r8, r1, r8
 80110ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80110ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80110d2:	fa1f f888 	uxth.w	r8, r8
 80110d6:	1419      	asrs	r1, r3, #16
 80110d8:	454e      	cmp	r6, r9
 80110da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80110de:	f84a 3b04 	str.w	r3, [sl], #4
 80110e2:	d8e7      	bhi.n	80110b4 <__mdiff+0x80>
 80110e4:	1b33      	subs	r3, r6, r4
 80110e6:	3b15      	subs	r3, #21
 80110e8:	f023 0303 	bic.w	r3, r3, #3
 80110ec:	3304      	adds	r3, #4
 80110ee:	3415      	adds	r4, #21
 80110f0:	42a6      	cmp	r6, r4
 80110f2:	bf38      	it	cc
 80110f4:	2304      	movcc	r3, #4
 80110f6:	441d      	add	r5, r3
 80110f8:	4473      	add	r3, lr
 80110fa:	469e      	mov	lr, r3
 80110fc:	462e      	mov	r6, r5
 80110fe:	4566      	cmp	r6, ip
 8011100:	d30e      	bcc.n	8011120 <__mdiff+0xec>
 8011102:	f10c 0203 	add.w	r2, ip, #3
 8011106:	1b52      	subs	r2, r2, r5
 8011108:	f022 0203 	bic.w	r2, r2, #3
 801110c:	3d03      	subs	r5, #3
 801110e:	45ac      	cmp	ip, r5
 8011110:	bf38      	it	cc
 8011112:	2200      	movcc	r2, #0
 8011114:	441a      	add	r2, r3
 8011116:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801111a:	b17b      	cbz	r3, 801113c <__mdiff+0x108>
 801111c:	6107      	str	r7, [r0, #16]
 801111e:	e7a3      	b.n	8011068 <__mdiff+0x34>
 8011120:	f856 8b04 	ldr.w	r8, [r6], #4
 8011124:	fa11 f288 	uxtah	r2, r1, r8
 8011128:	1414      	asrs	r4, r2, #16
 801112a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801112e:	b292      	uxth	r2, r2
 8011130:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011134:	f84e 2b04 	str.w	r2, [lr], #4
 8011138:	1421      	asrs	r1, r4, #16
 801113a:	e7e0      	b.n	80110fe <__mdiff+0xca>
 801113c:	3f01      	subs	r7, #1
 801113e:	e7ea      	b.n	8011116 <__mdiff+0xe2>
 8011140:	08012eab 	.word	0x08012eab
 8011144:	08012f98 	.word	0x08012f98

08011148 <__ulp>:
 8011148:	b082      	sub	sp, #8
 801114a:	ed8d 0b00 	vstr	d0, [sp]
 801114e:	9b01      	ldr	r3, [sp, #4]
 8011150:	4912      	ldr	r1, [pc, #72]	; (801119c <__ulp+0x54>)
 8011152:	4019      	ands	r1, r3
 8011154:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8011158:	2900      	cmp	r1, #0
 801115a:	dd05      	ble.n	8011168 <__ulp+0x20>
 801115c:	2200      	movs	r2, #0
 801115e:	460b      	mov	r3, r1
 8011160:	ec43 2b10 	vmov	d0, r2, r3
 8011164:	b002      	add	sp, #8
 8011166:	4770      	bx	lr
 8011168:	4249      	negs	r1, r1
 801116a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801116e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011172:	f04f 0200 	mov.w	r2, #0
 8011176:	f04f 0300 	mov.w	r3, #0
 801117a:	da04      	bge.n	8011186 <__ulp+0x3e>
 801117c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011180:	fa41 f300 	asr.w	r3, r1, r0
 8011184:	e7ec      	b.n	8011160 <__ulp+0x18>
 8011186:	f1a0 0114 	sub.w	r1, r0, #20
 801118a:	291e      	cmp	r1, #30
 801118c:	bfda      	itte	le
 801118e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011192:	fa20 f101 	lsrle.w	r1, r0, r1
 8011196:	2101      	movgt	r1, #1
 8011198:	460a      	mov	r2, r1
 801119a:	e7e1      	b.n	8011160 <__ulp+0x18>
 801119c:	7ff00000 	.word	0x7ff00000

080111a0 <__b2d>:
 80111a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111a2:	6905      	ldr	r5, [r0, #16]
 80111a4:	f100 0714 	add.w	r7, r0, #20
 80111a8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80111ac:	1f2e      	subs	r6, r5, #4
 80111ae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80111b2:	4620      	mov	r0, r4
 80111b4:	f7ff fd48 	bl	8010c48 <__hi0bits>
 80111b8:	f1c0 0320 	rsb	r3, r0, #32
 80111bc:	280a      	cmp	r0, #10
 80111be:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801123c <__b2d+0x9c>
 80111c2:	600b      	str	r3, [r1, #0]
 80111c4:	dc14      	bgt.n	80111f0 <__b2d+0x50>
 80111c6:	f1c0 0e0b 	rsb	lr, r0, #11
 80111ca:	fa24 f10e 	lsr.w	r1, r4, lr
 80111ce:	42b7      	cmp	r7, r6
 80111d0:	ea41 030c 	orr.w	r3, r1, ip
 80111d4:	bf34      	ite	cc
 80111d6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80111da:	2100      	movcs	r1, #0
 80111dc:	3015      	adds	r0, #21
 80111de:	fa04 f000 	lsl.w	r0, r4, r0
 80111e2:	fa21 f10e 	lsr.w	r1, r1, lr
 80111e6:	ea40 0201 	orr.w	r2, r0, r1
 80111ea:	ec43 2b10 	vmov	d0, r2, r3
 80111ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111f0:	42b7      	cmp	r7, r6
 80111f2:	bf3a      	itte	cc
 80111f4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80111f8:	f1a5 0608 	subcc.w	r6, r5, #8
 80111fc:	2100      	movcs	r1, #0
 80111fe:	380b      	subs	r0, #11
 8011200:	d017      	beq.n	8011232 <__b2d+0x92>
 8011202:	f1c0 0c20 	rsb	ip, r0, #32
 8011206:	fa04 f500 	lsl.w	r5, r4, r0
 801120a:	42be      	cmp	r6, r7
 801120c:	fa21 f40c 	lsr.w	r4, r1, ip
 8011210:	ea45 0504 	orr.w	r5, r5, r4
 8011214:	bf8c      	ite	hi
 8011216:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801121a:	2400      	movls	r4, #0
 801121c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8011220:	fa01 f000 	lsl.w	r0, r1, r0
 8011224:	fa24 f40c 	lsr.w	r4, r4, ip
 8011228:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801122c:	ea40 0204 	orr.w	r2, r0, r4
 8011230:	e7db      	b.n	80111ea <__b2d+0x4a>
 8011232:	ea44 030c 	orr.w	r3, r4, ip
 8011236:	460a      	mov	r2, r1
 8011238:	e7d7      	b.n	80111ea <__b2d+0x4a>
 801123a:	bf00      	nop
 801123c:	3ff00000 	.word	0x3ff00000

08011240 <__d2b>:
 8011240:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011244:	4689      	mov	r9, r1
 8011246:	2101      	movs	r1, #1
 8011248:	ec57 6b10 	vmov	r6, r7, d0
 801124c:	4690      	mov	r8, r2
 801124e:	f7ff fc09 	bl	8010a64 <_Balloc>
 8011252:	4604      	mov	r4, r0
 8011254:	b930      	cbnz	r0, 8011264 <__d2b+0x24>
 8011256:	4602      	mov	r2, r0
 8011258:	4b25      	ldr	r3, [pc, #148]	; (80112f0 <__d2b+0xb0>)
 801125a:	4826      	ldr	r0, [pc, #152]	; (80112f4 <__d2b+0xb4>)
 801125c:	f240 310a 	movw	r1, #778	; 0x30a
 8011260:	f7fe f8ca 	bl	800f3f8 <__assert_func>
 8011264:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011268:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801126c:	bb35      	cbnz	r5, 80112bc <__d2b+0x7c>
 801126e:	2e00      	cmp	r6, #0
 8011270:	9301      	str	r3, [sp, #4]
 8011272:	d028      	beq.n	80112c6 <__d2b+0x86>
 8011274:	4668      	mov	r0, sp
 8011276:	9600      	str	r6, [sp, #0]
 8011278:	f7ff fd06 	bl	8010c88 <__lo0bits>
 801127c:	9900      	ldr	r1, [sp, #0]
 801127e:	b300      	cbz	r0, 80112c2 <__d2b+0x82>
 8011280:	9a01      	ldr	r2, [sp, #4]
 8011282:	f1c0 0320 	rsb	r3, r0, #32
 8011286:	fa02 f303 	lsl.w	r3, r2, r3
 801128a:	430b      	orrs	r3, r1
 801128c:	40c2      	lsrs	r2, r0
 801128e:	6163      	str	r3, [r4, #20]
 8011290:	9201      	str	r2, [sp, #4]
 8011292:	9b01      	ldr	r3, [sp, #4]
 8011294:	61a3      	str	r3, [r4, #24]
 8011296:	2b00      	cmp	r3, #0
 8011298:	bf14      	ite	ne
 801129a:	2202      	movne	r2, #2
 801129c:	2201      	moveq	r2, #1
 801129e:	6122      	str	r2, [r4, #16]
 80112a0:	b1d5      	cbz	r5, 80112d8 <__d2b+0x98>
 80112a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80112a6:	4405      	add	r5, r0
 80112a8:	f8c9 5000 	str.w	r5, [r9]
 80112ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80112b0:	f8c8 0000 	str.w	r0, [r8]
 80112b4:	4620      	mov	r0, r4
 80112b6:	b003      	add	sp, #12
 80112b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80112c0:	e7d5      	b.n	801126e <__d2b+0x2e>
 80112c2:	6161      	str	r1, [r4, #20]
 80112c4:	e7e5      	b.n	8011292 <__d2b+0x52>
 80112c6:	a801      	add	r0, sp, #4
 80112c8:	f7ff fcde 	bl	8010c88 <__lo0bits>
 80112cc:	9b01      	ldr	r3, [sp, #4]
 80112ce:	6163      	str	r3, [r4, #20]
 80112d0:	2201      	movs	r2, #1
 80112d2:	6122      	str	r2, [r4, #16]
 80112d4:	3020      	adds	r0, #32
 80112d6:	e7e3      	b.n	80112a0 <__d2b+0x60>
 80112d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80112dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80112e0:	f8c9 0000 	str.w	r0, [r9]
 80112e4:	6918      	ldr	r0, [r3, #16]
 80112e6:	f7ff fcaf 	bl	8010c48 <__hi0bits>
 80112ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80112ee:	e7df      	b.n	80112b0 <__d2b+0x70>
 80112f0:	08012eab 	.word	0x08012eab
 80112f4:	08012f98 	.word	0x08012f98

080112f8 <__ratio>:
 80112f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112fc:	4688      	mov	r8, r1
 80112fe:	4669      	mov	r1, sp
 8011300:	4681      	mov	r9, r0
 8011302:	f7ff ff4d 	bl	80111a0 <__b2d>
 8011306:	a901      	add	r1, sp, #4
 8011308:	4640      	mov	r0, r8
 801130a:	ec55 4b10 	vmov	r4, r5, d0
 801130e:	f7ff ff47 	bl	80111a0 <__b2d>
 8011312:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011316:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801131a:	eba3 0c02 	sub.w	ip, r3, r2
 801131e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011322:	1a9b      	subs	r3, r3, r2
 8011324:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011328:	ec51 0b10 	vmov	r0, r1, d0
 801132c:	2b00      	cmp	r3, #0
 801132e:	bfd6      	itet	le
 8011330:	460a      	movle	r2, r1
 8011332:	462a      	movgt	r2, r5
 8011334:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011338:	468b      	mov	fp, r1
 801133a:	462f      	mov	r7, r5
 801133c:	bfd4      	ite	le
 801133e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011342:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011346:	4620      	mov	r0, r4
 8011348:	ee10 2a10 	vmov	r2, s0
 801134c:	465b      	mov	r3, fp
 801134e:	4639      	mov	r1, r7
 8011350:	f7ef fa8c 	bl	800086c <__aeabi_ddiv>
 8011354:	ec41 0b10 	vmov	d0, r0, r1
 8011358:	b003      	add	sp, #12
 801135a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801135e <__copybits>:
 801135e:	3901      	subs	r1, #1
 8011360:	b570      	push	{r4, r5, r6, lr}
 8011362:	1149      	asrs	r1, r1, #5
 8011364:	6914      	ldr	r4, [r2, #16]
 8011366:	3101      	adds	r1, #1
 8011368:	f102 0314 	add.w	r3, r2, #20
 801136c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011370:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011374:	1f05      	subs	r5, r0, #4
 8011376:	42a3      	cmp	r3, r4
 8011378:	d30c      	bcc.n	8011394 <__copybits+0x36>
 801137a:	1aa3      	subs	r3, r4, r2
 801137c:	3b11      	subs	r3, #17
 801137e:	f023 0303 	bic.w	r3, r3, #3
 8011382:	3211      	adds	r2, #17
 8011384:	42a2      	cmp	r2, r4
 8011386:	bf88      	it	hi
 8011388:	2300      	movhi	r3, #0
 801138a:	4418      	add	r0, r3
 801138c:	2300      	movs	r3, #0
 801138e:	4288      	cmp	r0, r1
 8011390:	d305      	bcc.n	801139e <__copybits+0x40>
 8011392:	bd70      	pop	{r4, r5, r6, pc}
 8011394:	f853 6b04 	ldr.w	r6, [r3], #4
 8011398:	f845 6f04 	str.w	r6, [r5, #4]!
 801139c:	e7eb      	b.n	8011376 <__copybits+0x18>
 801139e:	f840 3b04 	str.w	r3, [r0], #4
 80113a2:	e7f4      	b.n	801138e <__copybits+0x30>

080113a4 <__any_on>:
 80113a4:	f100 0214 	add.w	r2, r0, #20
 80113a8:	6900      	ldr	r0, [r0, #16]
 80113aa:	114b      	asrs	r3, r1, #5
 80113ac:	4298      	cmp	r0, r3
 80113ae:	b510      	push	{r4, lr}
 80113b0:	db11      	blt.n	80113d6 <__any_on+0x32>
 80113b2:	dd0a      	ble.n	80113ca <__any_on+0x26>
 80113b4:	f011 011f 	ands.w	r1, r1, #31
 80113b8:	d007      	beq.n	80113ca <__any_on+0x26>
 80113ba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80113be:	fa24 f001 	lsr.w	r0, r4, r1
 80113c2:	fa00 f101 	lsl.w	r1, r0, r1
 80113c6:	428c      	cmp	r4, r1
 80113c8:	d10b      	bne.n	80113e2 <__any_on+0x3e>
 80113ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80113ce:	4293      	cmp	r3, r2
 80113d0:	d803      	bhi.n	80113da <__any_on+0x36>
 80113d2:	2000      	movs	r0, #0
 80113d4:	bd10      	pop	{r4, pc}
 80113d6:	4603      	mov	r3, r0
 80113d8:	e7f7      	b.n	80113ca <__any_on+0x26>
 80113da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80113de:	2900      	cmp	r1, #0
 80113e0:	d0f5      	beq.n	80113ce <__any_on+0x2a>
 80113e2:	2001      	movs	r0, #1
 80113e4:	e7f6      	b.n	80113d4 <__any_on+0x30>

080113e6 <_calloc_r>:
 80113e6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80113e8:	fba1 2402 	umull	r2, r4, r1, r2
 80113ec:	b94c      	cbnz	r4, 8011402 <_calloc_r+0x1c>
 80113ee:	4611      	mov	r1, r2
 80113f0:	9201      	str	r2, [sp, #4]
 80113f2:	f7fc fb3f 	bl	800da74 <_malloc_r>
 80113f6:	9a01      	ldr	r2, [sp, #4]
 80113f8:	4605      	mov	r5, r0
 80113fa:	b930      	cbnz	r0, 801140a <_calloc_r+0x24>
 80113fc:	4628      	mov	r0, r5
 80113fe:	b003      	add	sp, #12
 8011400:	bd30      	pop	{r4, r5, pc}
 8011402:	220c      	movs	r2, #12
 8011404:	6002      	str	r2, [r0, #0]
 8011406:	2500      	movs	r5, #0
 8011408:	e7f8      	b.n	80113fc <_calloc_r+0x16>
 801140a:	4621      	mov	r1, r4
 801140c:	f7fc fabe 	bl	800d98c <memset>
 8011410:	e7f4      	b.n	80113fc <_calloc_r+0x16>

08011412 <__ssputs_r>:
 8011412:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011416:	688e      	ldr	r6, [r1, #8]
 8011418:	429e      	cmp	r6, r3
 801141a:	4682      	mov	sl, r0
 801141c:	460c      	mov	r4, r1
 801141e:	4690      	mov	r8, r2
 8011420:	461f      	mov	r7, r3
 8011422:	d838      	bhi.n	8011496 <__ssputs_r+0x84>
 8011424:	898a      	ldrh	r2, [r1, #12]
 8011426:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801142a:	d032      	beq.n	8011492 <__ssputs_r+0x80>
 801142c:	6825      	ldr	r5, [r4, #0]
 801142e:	6909      	ldr	r1, [r1, #16]
 8011430:	eba5 0901 	sub.w	r9, r5, r1
 8011434:	6965      	ldr	r5, [r4, #20]
 8011436:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801143a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801143e:	3301      	adds	r3, #1
 8011440:	444b      	add	r3, r9
 8011442:	106d      	asrs	r5, r5, #1
 8011444:	429d      	cmp	r5, r3
 8011446:	bf38      	it	cc
 8011448:	461d      	movcc	r5, r3
 801144a:	0553      	lsls	r3, r2, #21
 801144c:	d531      	bpl.n	80114b2 <__ssputs_r+0xa0>
 801144e:	4629      	mov	r1, r5
 8011450:	f7fc fb10 	bl	800da74 <_malloc_r>
 8011454:	4606      	mov	r6, r0
 8011456:	b950      	cbnz	r0, 801146e <__ssputs_r+0x5c>
 8011458:	230c      	movs	r3, #12
 801145a:	f8ca 3000 	str.w	r3, [sl]
 801145e:	89a3      	ldrh	r3, [r4, #12]
 8011460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011464:	81a3      	strh	r3, [r4, #12]
 8011466:	f04f 30ff 	mov.w	r0, #4294967295
 801146a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801146e:	6921      	ldr	r1, [r4, #16]
 8011470:	464a      	mov	r2, r9
 8011472:	f7fc fa63 	bl	800d93c <memcpy>
 8011476:	89a3      	ldrh	r3, [r4, #12]
 8011478:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801147c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011480:	81a3      	strh	r3, [r4, #12]
 8011482:	6126      	str	r6, [r4, #16]
 8011484:	6165      	str	r5, [r4, #20]
 8011486:	444e      	add	r6, r9
 8011488:	eba5 0509 	sub.w	r5, r5, r9
 801148c:	6026      	str	r6, [r4, #0]
 801148e:	60a5      	str	r5, [r4, #8]
 8011490:	463e      	mov	r6, r7
 8011492:	42be      	cmp	r6, r7
 8011494:	d900      	bls.n	8011498 <__ssputs_r+0x86>
 8011496:	463e      	mov	r6, r7
 8011498:	6820      	ldr	r0, [r4, #0]
 801149a:	4632      	mov	r2, r6
 801149c:	4641      	mov	r1, r8
 801149e:	f7fc fa5b 	bl	800d958 <memmove>
 80114a2:	68a3      	ldr	r3, [r4, #8]
 80114a4:	1b9b      	subs	r3, r3, r6
 80114a6:	60a3      	str	r3, [r4, #8]
 80114a8:	6823      	ldr	r3, [r4, #0]
 80114aa:	4433      	add	r3, r6
 80114ac:	6023      	str	r3, [r4, #0]
 80114ae:	2000      	movs	r0, #0
 80114b0:	e7db      	b.n	801146a <__ssputs_r+0x58>
 80114b2:	462a      	mov	r2, r5
 80114b4:	f000 fd2c 	bl	8011f10 <_realloc_r>
 80114b8:	4606      	mov	r6, r0
 80114ba:	2800      	cmp	r0, #0
 80114bc:	d1e1      	bne.n	8011482 <__ssputs_r+0x70>
 80114be:	6921      	ldr	r1, [r4, #16]
 80114c0:	4650      	mov	r0, sl
 80114c2:	f7fc fa6b 	bl	800d99c <_free_r>
 80114c6:	e7c7      	b.n	8011458 <__ssputs_r+0x46>

080114c8 <_svfiprintf_r>:
 80114c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114cc:	4698      	mov	r8, r3
 80114ce:	898b      	ldrh	r3, [r1, #12]
 80114d0:	061b      	lsls	r3, r3, #24
 80114d2:	b09d      	sub	sp, #116	; 0x74
 80114d4:	4607      	mov	r7, r0
 80114d6:	460d      	mov	r5, r1
 80114d8:	4614      	mov	r4, r2
 80114da:	d50e      	bpl.n	80114fa <_svfiprintf_r+0x32>
 80114dc:	690b      	ldr	r3, [r1, #16]
 80114de:	b963      	cbnz	r3, 80114fa <_svfiprintf_r+0x32>
 80114e0:	2140      	movs	r1, #64	; 0x40
 80114e2:	f7fc fac7 	bl	800da74 <_malloc_r>
 80114e6:	6028      	str	r0, [r5, #0]
 80114e8:	6128      	str	r0, [r5, #16]
 80114ea:	b920      	cbnz	r0, 80114f6 <_svfiprintf_r+0x2e>
 80114ec:	230c      	movs	r3, #12
 80114ee:	603b      	str	r3, [r7, #0]
 80114f0:	f04f 30ff 	mov.w	r0, #4294967295
 80114f4:	e0d1      	b.n	801169a <_svfiprintf_r+0x1d2>
 80114f6:	2340      	movs	r3, #64	; 0x40
 80114f8:	616b      	str	r3, [r5, #20]
 80114fa:	2300      	movs	r3, #0
 80114fc:	9309      	str	r3, [sp, #36]	; 0x24
 80114fe:	2320      	movs	r3, #32
 8011500:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011504:	f8cd 800c 	str.w	r8, [sp, #12]
 8011508:	2330      	movs	r3, #48	; 0x30
 801150a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80116b4 <_svfiprintf_r+0x1ec>
 801150e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011512:	f04f 0901 	mov.w	r9, #1
 8011516:	4623      	mov	r3, r4
 8011518:	469a      	mov	sl, r3
 801151a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801151e:	b10a      	cbz	r2, 8011524 <_svfiprintf_r+0x5c>
 8011520:	2a25      	cmp	r2, #37	; 0x25
 8011522:	d1f9      	bne.n	8011518 <_svfiprintf_r+0x50>
 8011524:	ebba 0b04 	subs.w	fp, sl, r4
 8011528:	d00b      	beq.n	8011542 <_svfiprintf_r+0x7a>
 801152a:	465b      	mov	r3, fp
 801152c:	4622      	mov	r2, r4
 801152e:	4629      	mov	r1, r5
 8011530:	4638      	mov	r0, r7
 8011532:	f7ff ff6e 	bl	8011412 <__ssputs_r>
 8011536:	3001      	adds	r0, #1
 8011538:	f000 80aa 	beq.w	8011690 <_svfiprintf_r+0x1c8>
 801153c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801153e:	445a      	add	r2, fp
 8011540:	9209      	str	r2, [sp, #36]	; 0x24
 8011542:	f89a 3000 	ldrb.w	r3, [sl]
 8011546:	2b00      	cmp	r3, #0
 8011548:	f000 80a2 	beq.w	8011690 <_svfiprintf_r+0x1c8>
 801154c:	2300      	movs	r3, #0
 801154e:	f04f 32ff 	mov.w	r2, #4294967295
 8011552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011556:	f10a 0a01 	add.w	sl, sl, #1
 801155a:	9304      	str	r3, [sp, #16]
 801155c:	9307      	str	r3, [sp, #28]
 801155e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011562:	931a      	str	r3, [sp, #104]	; 0x68
 8011564:	4654      	mov	r4, sl
 8011566:	2205      	movs	r2, #5
 8011568:	f814 1b01 	ldrb.w	r1, [r4], #1
 801156c:	4851      	ldr	r0, [pc, #324]	; (80116b4 <_svfiprintf_r+0x1ec>)
 801156e:	f7ee fe3f 	bl	80001f0 <memchr>
 8011572:	9a04      	ldr	r2, [sp, #16]
 8011574:	b9d8      	cbnz	r0, 80115ae <_svfiprintf_r+0xe6>
 8011576:	06d0      	lsls	r0, r2, #27
 8011578:	bf44      	itt	mi
 801157a:	2320      	movmi	r3, #32
 801157c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011580:	0711      	lsls	r1, r2, #28
 8011582:	bf44      	itt	mi
 8011584:	232b      	movmi	r3, #43	; 0x2b
 8011586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801158a:	f89a 3000 	ldrb.w	r3, [sl]
 801158e:	2b2a      	cmp	r3, #42	; 0x2a
 8011590:	d015      	beq.n	80115be <_svfiprintf_r+0xf6>
 8011592:	9a07      	ldr	r2, [sp, #28]
 8011594:	4654      	mov	r4, sl
 8011596:	2000      	movs	r0, #0
 8011598:	f04f 0c0a 	mov.w	ip, #10
 801159c:	4621      	mov	r1, r4
 801159e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80115a2:	3b30      	subs	r3, #48	; 0x30
 80115a4:	2b09      	cmp	r3, #9
 80115a6:	d94e      	bls.n	8011646 <_svfiprintf_r+0x17e>
 80115a8:	b1b0      	cbz	r0, 80115d8 <_svfiprintf_r+0x110>
 80115aa:	9207      	str	r2, [sp, #28]
 80115ac:	e014      	b.n	80115d8 <_svfiprintf_r+0x110>
 80115ae:	eba0 0308 	sub.w	r3, r0, r8
 80115b2:	fa09 f303 	lsl.w	r3, r9, r3
 80115b6:	4313      	orrs	r3, r2
 80115b8:	9304      	str	r3, [sp, #16]
 80115ba:	46a2      	mov	sl, r4
 80115bc:	e7d2      	b.n	8011564 <_svfiprintf_r+0x9c>
 80115be:	9b03      	ldr	r3, [sp, #12]
 80115c0:	1d19      	adds	r1, r3, #4
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	9103      	str	r1, [sp, #12]
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	bfbb      	ittet	lt
 80115ca:	425b      	neglt	r3, r3
 80115cc:	f042 0202 	orrlt.w	r2, r2, #2
 80115d0:	9307      	strge	r3, [sp, #28]
 80115d2:	9307      	strlt	r3, [sp, #28]
 80115d4:	bfb8      	it	lt
 80115d6:	9204      	strlt	r2, [sp, #16]
 80115d8:	7823      	ldrb	r3, [r4, #0]
 80115da:	2b2e      	cmp	r3, #46	; 0x2e
 80115dc:	d10c      	bne.n	80115f8 <_svfiprintf_r+0x130>
 80115de:	7863      	ldrb	r3, [r4, #1]
 80115e0:	2b2a      	cmp	r3, #42	; 0x2a
 80115e2:	d135      	bne.n	8011650 <_svfiprintf_r+0x188>
 80115e4:	9b03      	ldr	r3, [sp, #12]
 80115e6:	1d1a      	adds	r2, r3, #4
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	9203      	str	r2, [sp, #12]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	bfb8      	it	lt
 80115f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80115f4:	3402      	adds	r4, #2
 80115f6:	9305      	str	r3, [sp, #20]
 80115f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80116c4 <_svfiprintf_r+0x1fc>
 80115fc:	7821      	ldrb	r1, [r4, #0]
 80115fe:	2203      	movs	r2, #3
 8011600:	4650      	mov	r0, sl
 8011602:	f7ee fdf5 	bl	80001f0 <memchr>
 8011606:	b140      	cbz	r0, 801161a <_svfiprintf_r+0x152>
 8011608:	2340      	movs	r3, #64	; 0x40
 801160a:	eba0 000a 	sub.w	r0, r0, sl
 801160e:	fa03 f000 	lsl.w	r0, r3, r0
 8011612:	9b04      	ldr	r3, [sp, #16]
 8011614:	4303      	orrs	r3, r0
 8011616:	3401      	adds	r4, #1
 8011618:	9304      	str	r3, [sp, #16]
 801161a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801161e:	4826      	ldr	r0, [pc, #152]	; (80116b8 <_svfiprintf_r+0x1f0>)
 8011620:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011624:	2206      	movs	r2, #6
 8011626:	f7ee fde3 	bl	80001f0 <memchr>
 801162a:	2800      	cmp	r0, #0
 801162c:	d038      	beq.n	80116a0 <_svfiprintf_r+0x1d8>
 801162e:	4b23      	ldr	r3, [pc, #140]	; (80116bc <_svfiprintf_r+0x1f4>)
 8011630:	bb1b      	cbnz	r3, 801167a <_svfiprintf_r+0x1b2>
 8011632:	9b03      	ldr	r3, [sp, #12]
 8011634:	3307      	adds	r3, #7
 8011636:	f023 0307 	bic.w	r3, r3, #7
 801163a:	3308      	adds	r3, #8
 801163c:	9303      	str	r3, [sp, #12]
 801163e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011640:	4433      	add	r3, r6
 8011642:	9309      	str	r3, [sp, #36]	; 0x24
 8011644:	e767      	b.n	8011516 <_svfiprintf_r+0x4e>
 8011646:	fb0c 3202 	mla	r2, ip, r2, r3
 801164a:	460c      	mov	r4, r1
 801164c:	2001      	movs	r0, #1
 801164e:	e7a5      	b.n	801159c <_svfiprintf_r+0xd4>
 8011650:	2300      	movs	r3, #0
 8011652:	3401      	adds	r4, #1
 8011654:	9305      	str	r3, [sp, #20]
 8011656:	4619      	mov	r1, r3
 8011658:	f04f 0c0a 	mov.w	ip, #10
 801165c:	4620      	mov	r0, r4
 801165e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011662:	3a30      	subs	r2, #48	; 0x30
 8011664:	2a09      	cmp	r2, #9
 8011666:	d903      	bls.n	8011670 <_svfiprintf_r+0x1a8>
 8011668:	2b00      	cmp	r3, #0
 801166a:	d0c5      	beq.n	80115f8 <_svfiprintf_r+0x130>
 801166c:	9105      	str	r1, [sp, #20]
 801166e:	e7c3      	b.n	80115f8 <_svfiprintf_r+0x130>
 8011670:	fb0c 2101 	mla	r1, ip, r1, r2
 8011674:	4604      	mov	r4, r0
 8011676:	2301      	movs	r3, #1
 8011678:	e7f0      	b.n	801165c <_svfiprintf_r+0x194>
 801167a:	ab03      	add	r3, sp, #12
 801167c:	9300      	str	r3, [sp, #0]
 801167e:	462a      	mov	r2, r5
 8011680:	4b0f      	ldr	r3, [pc, #60]	; (80116c0 <_svfiprintf_r+0x1f8>)
 8011682:	a904      	add	r1, sp, #16
 8011684:	4638      	mov	r0, r7
 8011686:	f7fc fb09 	bl	800dc9c <_printf_float>
 801168a:	1c42      	adds	r2, r0, #1
 801168c:	4606      	mov	r6, r0
 801168e:	d1d6      	bne.n	801163e <_svfiprintf_r+0x176>
 8011690:	89ab      	ldrh	r3, [r5, #12]
 8011692:	065b      	lsls	r3, r3, #25
 8011694:	f53f af2c 	bmi.w	80114f0 <_svfiprintf_r+0x28>
 8011698:	9809      	ldr	r0, [sp, #36]	; 0x24
 801169a:	b01d      	add	sp, #116	; 0x74
 801169c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a0:	ab03      	add	r3, sp, #12
 80116a2:	9300      	str	r3, [sp, #0]
 80116a4:	462a      	mov	r2, r5
 80116a6:	4b06      	ldr	r3, [pc, #24]	; (80116c0 <_svfiprintf_r+0x1f8>)
 80116a8:	a904      	add	r1, sp, #16
 80116aa:	4638      	mov	r0, r7
 80116ac:	f7fc fd9a 	bl	800e1e4 <_printf_i>
 80116b0:	e7eb      	b.n	801168a <_svfiprintf_r+0x1c2>
 80116b2:	bf00      	nop
 80116b4:	080130f4 	.word	0x080130f4
 80116b8:	080130fe 	.word	0x080130fe
 80116bc:	0800dc9d 	.word	0x0800dc9d
 80116c0:	08011413 	.word	0x08011413
 80116c4:	080130fa 	.word	0x080130fa

080116c8 <__sfputc_r>:
 80116c8:	6893      	ldr	r3, [r2, #8]
 80116ca:	3b01      	subs	r3, #1
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	b410      	push	{r4}
 80116d0:	6093      	str	r3, [r2, #8]
 80116d2:	da08      	bge.n	80116e6 <__sfputc_r+0x1e>
 80116d4:	6994      	ldr	r4, [r2, #24]
 80116d6:	42a3      	cmp	r3, r4
 80116d8:	db01      	blt.n	80116de <__sfputc_r+0x16>
 80116da:	290a      	cmp	r1, #10
 80116dc:	d103      	bne.n	80116e6 <__sfputc_r+0x1e>
 80116de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116e2:	f000 b9eb 	b.w	8011abc <__swbuf_r>
 80116e6:	6813      	ldr	r3, [r2, #0]
 80116e8:	1c58      	adds	r0, r3, #1
 80116ea:	6010      	str	r0, [r2, #0]
 80116ec:	7019      	strb	r1, [r3, #0]
 80116ee:	4608      	mov	r0, r1
 80116f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116f4:	4770      	bx	lr

080116f6 <__sfputs_r>:
 80116f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116f8:	4606      	mov	r6, r0
 80116fa:	460f      	mov	r7, r1
 80116fc:	4614      	mov	r4, r2
 80116fe:	18d5      	adds	r5, r2, r3
 8011700:	42ac      	cmp	r4, r5
 8011702:	d101      	bne.n	8011708 <__sfputs_r+0x12>
 8011704:	2000      	movs	r0, #0
 8011706:	e007      	b.n	8011718 <__sfputs_r+0x22>
 8011708:	f814 1b01 	ldrb.w	r1, [r4], #1
 801170c:	463a      	mov	r2, r7
 801170e:	4630      	mov	r0, r6
 8011710:	f7ff ffda 	bl	80116c8 <__sfputc_r>
 8011714:	1c43      	adds	r3, r0, #1
 8011716:	d1f3      	bne.n	8011700 <__sfputs_r+0xa>
 8011718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801171c <_vfiprintf_r>:
 801171c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011720:	460d      	mov	r5, r1
 8011722:	b09d      	sub	sp, #116	; 0x74
 8011724:	4614      	mov	r4, r2
 8011726:	4698      	mov	r8, r3
 8011728:	4606      	mov	r6, r0
 801172a:	b118      	cbz	r0, 8011734 <_vfiprintf_r+0x18>
 801172c:	6983      	ldr	r3, [r0, #24]
 801172e:	b90b      	cbnz	r3, 8011734 <_vfiprintf_r+0x18>
 8011730:	f7fe fd54 	bl	80101dc <__sinit>
 8011734:	4b89      	ldr	r3, [pc, #548]	; (801195c <_vfiprintf_r+0x240>)
 8011736:	429d      	cmp	r5, r3
 8011738:	d11b      	bne.n	8011772 <_vfiprintf_r+0x56>
 801173a:	6875      	ldr	r5, [r6, #4]
 801173c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801173e:	07d9      	lsls	r1, r3, #31
 8011740:	d405      	bmi.n	801174e <_vfiprintf_r+0x32>
 8011742:	89ab      	ldrh	r3, [r5, #12]
 8011744:	059a      	lsls	r2, r3, #22
 8011746:	d402      	bmi.n	801174e <_vfiprintf_r+0x32>
 8011748:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801174a:	f7ff f96a 	bl	8010a22 <__retarget_lock_acquire_recursive>
 801174e:	89ab      	ldrh	r3, [r5, #12]
 8011750:	071b      	lsls	r3, r3, #28
 8011752:	d501      	bpl.n	8011758 <_vfiprintf_r+0x3c>
 8011754:	692b      	ldr	r3, [r5, #16]
 8011756:	b9eb      	cbnz	r3, 8011794 <_vfiprintf_r+0x78>
 8011758:	4629      	mov	r1, r5
 801175a:	4630      	mov	r0, r6
 801175c:	f000 fa20 	bl	8011ba0 <__swsetup_r>
 8011760:	b1c0      	cbz	r0, 8011794 <_vfiprintf_r+0x78>
 8011762:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011764:	07dc      	lsls	r4, r3, #31
 8011766:	d50e      	bpl.n	8011786 <_vfiprintf_r+0x6a>
 8011768:	f04f 30ff 	mov.w	r0, #4294967295
 801176c:	b01d      	add	sp, #116	; 0x74
 801176e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011772:	4b7b      	ldr	r3, [pc, #492]	; (8011960 <_vfiprintf_r+0x244>)
 8011774:	429d      	cmp	r5, r3
 8011776:	d101      	bne.n	801177c <_vfiprintf_r+0x60>
 8011778:	68b5      	ldr	r5, [r6, #8]
 801177a:	e7df      	b.n	801173c <_vfiprintf_r+0x20>
 801177c:	4b79      	ldr	r3, [pc, #484]	; (8011964 <_vfiprintf_r+0x248>)
 801177e:	429d      	cmp	r5, r3
 8011780:	bf08      	it	eq
 8011782:	68f5      	ldreq	r5, [r6, #12]
 8011784:	e7da      	b.n	801173c <_vfiprintf_r+0x20>
 8011786:	89ab      	ldrh	r3, [r5, #12]
 8011788:	0598      	lsls	r0, r3, #22
 801178a:	d4ed      	bmi.n	8011768 <_vfiprintf_r+0x4c>
 801178c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801178e:	f7ff f949 	bl	8010a24 <__retarget_lock_release_recursive>
 8011792:	e7e9      	b.n	8011768 <_vfiprintf_r+0x4c>
 8011794:	2300      	movs	r3, #0
 8011796:	9309      	str	r3, [sp, #36]	; 0x24
 8011798:	2320      	movs	r3, #32
 801179a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801179e:	f8cd 800c 	str.w	r8, [sp, #12]
 80117a2:	2330      	movs	r3, #48	; 0x30
 80117a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011968 <_vfiprintf_r+0x24c>
 80117a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80117ac:	f04f 0901 	mov.w	r9, #1
 80117b0:	4623      	mov	r3, r4
 80117b2:	469a      	mov	sl, r3
 80117b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80117b8:	b10a      	cbz	r2, 80117be <_vfiprintf_r+0xa2>
 80117ba:	2a25      	cmp	r2, #37	; 0x25
 80117bc:	d1f9      	bne.n	80117b2 <_vfiprintf_r+0x96>
 80117be:	ebba 0b04 	subs.w	fp, sl, r4
 80117c2:	d00b      	beq.n	80117dc <_vfiprintf_r+0xc0>
 80117c4:	465b      	mov	r3, fp
 80117c6:	4622      	mov	r2, r4
 80117c8:	4629      	mov	r1, r5
 80117ca:	4630      	mov	r0, r6
 80117cc:	f7ff ff93 	bl	80116f6 <__sfputs_r>
 80117d0:	3001      	adds	r0, #1
 80117d2:	f000 80aa 	beq.w	801192a <_vfiprintf_r+0x20e>
 80117d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80117d8:	445a      	add	r2, fp
 80117da:	9209      	str	r2, [sp, #36]	; 0x24
 80117dc:	f89a 3000 	ldrb.w	r3, [sl]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	f000 80a2 	beq.w	801192a <_vfiprintf_r+0x20e>
 80117e6:	2300      	movs	r3, #0
 80117e8:	f04f 32ff 	mov.w	r2, #4294967295
 80117ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117f0:	f10a 0a01 	add.w	sl, sl, #1
 80117f4:	9304      	str	r3, [sp, #16]
 80117f6:	9307      	str	r3, [sp, #28]
 80117f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80117fc:	931a      	str	r3, [sp, #104]	; 0x68
 80117fe:	4654      	mov	r4, sl
 8011800:	2205      	movs	r2, #5
 8011802:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011806:	4858      	ldr	r0, [pc, #352]	; (8011968 <_vfiprintf_r+0x24c>)
 8011808:	f7ee fcf2 	bl	80001f0 <memchr>
 801180c:	9a04      	ldr	r2, [sp, #16]
 801180e:	b9d8      	cbnz	r0, 8011848 <_vfiprintf_r+0x12c>
 8011810:	06d1      	lsls	r1, r2, #27
 8011812:	bf44      	itt	mi
 8011814:	2320      	movmi	r3, #32
 8011816:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801181a:	0713      	lsls	r3, r2, #28
 801181c:	bf44      	itt	mi
 801181e:	232b      	movmi	r3, #43	; 0x2b
 8011820:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011824:	f89a 3000 	ldrb.w	r3, [sl]
 8011828:	2b2a      	cmp	r3, #42	; 0x2a
 801182a:	d015      	beq.n	8011858 <_vfiprintf_r+0x13c>
 801182c:	9a07      	ldr	r2, [sp, #28]
 801182e:	4654      	mov	r4, sl
 8011830:	2000      	movs	r0, #0
 8011832:	f04f 0c0a 	mov.w	ip, #10
 8011836:	4621      	mov	r1, r4
 8011838:	f811 3b01 	ldrb.w	r3, [r1], #1
 801183c:	3b30      	subs	r3, #48	; 0x30
 801183e:	2b09      	cmp	r3, #9
 8011840:	d94e      	bls.n	80118e0 <_vfiprintf_r+0x1c4>
 8011842:	b1b0      	cbz	r0, 8011872 <_vfiprintf_r+0x156>
 8011844:	9207      	str	r2, [sp, #28]
 8011846:	e014      	b.n	8011872 <_vfiprintf_r+0x156>
 8011848:	eba0 0308 	sub.w	r3, r0, r8
 801184c:	fa09 f303 	lsl.w	r3, r9, r3
 8011850:	4313      	orrs	r3, r2
 8011852:	9304      	str	r3, [sp, #16]
 8011854:	46a2      	mov	sl, r4
 8011856:	e7d2      	b.n	80117fe <_vfiprintf_r+0xe2>
 8011858:	9b03      	ldr	r3, [sp, #12]
 801185a:	1d19      	adds	r1, r3, #4
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	9103      	str	r1, [sp, #12]
 8011860:	2b00      	cmp	r3, #0
 8011862:	bfbb      	ittet	lt
 8011864:	425b      	neglt	r3, r3
 8011866:	f042 0202 	orrlt.w	r2, r2, #2
 801186a:	9307      	strge	r3, [sp, #28]
 801186c:	9307      	strlt	r3, [sp, #28]
 801186e:	bfb8      	it	lt
 8011870:	9204      	strlt	r2, [sp, #16]
 8011872:	7823      	ldrb	r3, [r4, #0]
 8011874:	2b2e      	cmp	r3, #46	; 0x2e
 8011876:	d10c      	bne.n	8011892 <_vfiprintf_r+0x176>
 8011878:	7863      	ldrb	r3, [r4, #1]
 801187a:	2b2a      	cmp	r3, #42	; 0x2a
 801187c:	d135      	bne.n	80118ea <_vfiprintf_r+0x1ce>
 801187e:	9b03      	ldr	r3, [sp, #12]
 8011880:	1d1a      	adds	r2, r3, #4
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	9203      	str	r2, [sp, #12]
 8011886:	2b00      	cmp	r3, #0
 8011888:	bfb8      	it	lt
 801188a:	f04f 33ff 	movlt.w	r3, #4294967295
 801188e:	3402      	adds	r4, #2
 8011890:	9305      	str	r3, [sp, #20]
 8011892:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011978 <_vfiprintf_r+0x25c>
 8011896:	7821      	ldrb	r1, [r4, #0]
 8011898:	2203      	movs	r2, #3
 801189a:	4650      	mov	r0, sl
 801189c:	f7ee fca8 	bl	80001f0 <memchr>
 80118a0:	b140      	cbz	r0, 80118b4 <_vfiprintf_r+0x198>
 80118a2:	2340      	movs	r3, #64	; 0x40
 80118a4:	eba0 000a 	sub.w	r0, r0, sl
 80118a8:	fa03 f000 	lsl.w	r0, r3, r0
 80118ac:	9b04      	ldr	r3, [sp, #16]
 80118ae:	4303      	orrs	r3, r0
 80118b0:	3401      	adds	r4, #1
 80118b2:	9304      	str	r3, [sp, #16]
 80118b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80118b8:	482c      	ldr	r0, [pc, #176]	; (801196c <_vfiprintf_r+0x250>)
 80118ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80118be:	2206      	movs	r2, #6
 80118c0:	f7ee fc96 	bl	80001f0 <memchr>
 80118c4:	2800      	cmp	r0, #0
 80118c6:	d03f      	beq.n	8011948 <_vfiprintf_r+0x22c>
 80118c8:	4b29      	ldr	r3, [pc, #164]	; (8011970 <_vfiprintf_r+0x254>)
 80118ca:	bb1b      	cbnz	r3, 8011914 <_vfiprintf_r+0x1f8>
 80118cc:	9b03      	ldr	r3, [sp, #12]
 80118ce:	3307      	adds	r3, #7
 80118d0:	f023 0307 	bic.w	r3, r3, #7
 80118d4:	3308      	adds	r3, #8
 80118d6:	9303      	str	r3, [sp, #12]
 80118d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118da:	443b      	add	r3, r7
 80118dc:	9309      	str	r3, [sp, #36]	; 0x24
 80118de:	e767      	b.n	80117b0 <_vfiprintf_r+0x94>
 80118e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80118e4:	460c      	mov	r4, r1
 80118e6:	2001      	movs	r0, #1
 80118e8:	e7a5      	b.n	8011836 <_vfiprintf_r+0x11a>
 80118ea:	2300      	movs	r3, #0
 80118ec:	3401      	adds	r4, #1
 80118ee:	9305      	str	r3, [sp, #20]
 80118f0:	4619      	mov	r1, r3
 80118f2:	f04f 0c0a 	mov.w	ip, #10
 80118f6:	4620      	mov	r0, r4
 80118f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118fc:	3a30      	subs	r2, #48	; 0x30
 80118fe:	2a09      	cmp	r2, #9
 8011900:	d903      	bls.n	801190a <_vfiprintf_r+0x1ee>
 8011902:	2b00      	cmp	r3, #0
 8011904:	d0c5      	beq.n	8011892 <_vfiprintf_r+0x176>
 8011906:	9105      	str	r1, [sp, #20]
 8011908:	e7c3      	b.n	8011892 <_vfiprintf_r+0x176>
 801190a:	fb0c 2101 	mla	r1, ip, r1, r2
 801190e:	4604      	mov	r4, r0
 8011910:	2301      	movs	r3, #1
 8011912:	e7f0      	b.n	80118f6 <_vfiprintf_r+0x1da>
 8011914:	ab03      	add	r3, sp, #12
 8011916:	9300      	str	r3, [sp, #0]
 8011918:	462a      	mov	r2, r5
 801191a:	4b16      	ldr	r3, [pc, #88]	; (8011974 <_vfiprintf_r+0x258>)
 801191c:	a904      	add	r1, sp, #16
 801191e:	4630      	mov	r0, r6
 8011920:	f7fc f9bc 	bl	800dc9c <_printf_float>
 8011924:	4607      	mov	r7, r0
 8011926:	1c78      	adds	r0, r7, #1
 8011928:	d1d6      	bne.n	80118d8 <_vfiprintf_r+0x1bc>
 801192a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801192c:	07d9      	lsls	r1, r3, #31
 801192e:	d405      	bmi.n	801193c <_vfiprintf_r+0x220>
 8011930:	89ab      	ldrh	r3, [r5, #12]
 8011932:	059a      	lsls	r2, r3, #22
 8011934:	d402      	bmi.n	801193c <_vfiprintf_r+0x220>
 8011936:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011938:	f7ff f874 	bl	8010a24 <__retarget_lock_release_recursive>
 801193c:	89ab      	ldrh	r3, [r5, #12]
 801193e:	065b      	lsls	r3, r3, #25
 8011940:	f53f af12 	bmi.w	8011768 <_vfiprintf_r+0x4c>
 8011944:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011946:	e711      	b.n	801176c <_vfiprintf_r+0x50>
 8011948:	ab03      	add	r3, sp, #12
 801194a:	9300      	str	r3, [sp, #0]
 801194c:	462a      	mov	r2, r5
 801194e:	4b09      	ldr	r3, [pc, #36]	; (8011974 <_vfiprintf_r+0x258>)
 8011950:	a904      	add	r1, sp, #16
 8011952:	4630      	mov	r0, r6
 8011954:	f7fc fc46 	bl	800e1e4 <_printf_i>
 8011958:	e7e4      	b.n	8011924 <_vfiprintf_r+0x208>
 801195a:	bf00      	nop
 801195c:	08012edc 	.word	0x08012edc
 8011960:	08012efc 	.word	0x08012efc
 8011964:	08012ebc 	.word	0x08012ebc
 8011968:	080130f4 	.word	0x080130f4
 801196c:	080130fe 	.word	0x080130fe
 8011970:	0800dc9d 	.word	0x0800dc9d
 8011974:	080116f7 	.word	0x080116f7
 8011978:	080130fa 	.word	0x080130fa

0801197c <_putc_r>:
 801197c:	b570      	push	{r4, r5, r6, lr}
 801197e:	460d      	mov	r5, r1
 8011980:	4614      	mov	r4, r2
 8011982:	4606      	mov	r6, r0
 8011984:	b118      	cbz	r0, 801198e <_putc_r+0x12>
 8011986:	6983      	ldr	r3, [r0, #24]
 8011988:	b90b      	cbnz	r3, 801198e <_putc_r+0x12>
 801198a:	f7fe fc27 	bl	80101dc <__sinit>
 801198e:	4b1c      	ldr	r3, [pc, #112]	; (8011a00 <_putc_r+0x84>)
 8011990:	429c      	cmp	r4, r3
 8011992:	d124      	bne.n	80119de <_putc_r+0x62>
 8011994:	6874      	ldr	r4, [r6, #4]
 8011996:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011998:	07d8      	lsls	r0, r3, #31
 801199a:	d405      	bmi.n	80119a8 <_putc_r+0x2c>
 801199c:	89a3      	ldrh	r3, [r4, #12]
 801199e:	0599      	lsls	r1, r3, #22
 80119a0:	d402      	bmi.n	80119a8 <_putc_r+0x2c>
 80119a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80119a4:	f7ff f83d 	bl	8010a22 <__retarget_lock_acquire_recursive>
 80119a8:	68a3      	ldr	r3, [r4, #8]
 80119aa:	3b01      	subs	r3, #1
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	60a3      	str	r3, [r4, #8]
 80119b0:	da05      	bge.n	80119be <_putc_r+0x42>
 80119b2:	69a2      	ldr	r2, [r4, #24]
 80119b4:	4293      	cmp	r3, r2
 80119b6:	db1c      	blt.n	80119f2 <_putc_r+0x76>
 80119b8:	b2eb      	uxtb	r3, r5
 80119ba:	2b0a      	cmp	r3, #10
 80119bc:	d019      	beq.n	80119f2 <_putc_r+0x76>
 80119be:	6823      	ldr	r3, [r4, #0]
 80119c0:	1c5a      	adds	r2, r3, #1
 80119c2:	6022      	str	r2, [r4, #0]
 80119c4:	701d      	strb	r5, [r3, #0]
 80119c6:	b2ed      	uxtb	r5, r5
 80119c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80119ca:	07da      	lsls	r2, r3, #31
 80119cc:	d405      	bmi.n	80119da <_putc_r+0x5e>
 80119ce:	89a3      	ldrh	r3, [r4, #12]
 80119d0:	059b      	lsls	r3, r3, #22
 80119d2:	d402      	bmi.n	80119da <_putc_r+0x5e>
 80119d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80119d6:	f7ff f825 	bl	8010a24 <__retarget_lock_release_recursive>
 80119da:	4628      	mov	r0, r5
 80119dc:	bd70      	pop	{r4, r5, r6, pc}
 80119de:	4b09      	ldr	r3, [pc, #36]	; (8011a04 <_putc_r+0x88>)
 80119e0:	429c      	cmp	r4, r3
 80119e2:	d101      	bne.n	80119e8 <_putc_r+0x6c>
 80119e4:	68b4      	ldr	r4, [r6, #8]
 80119e6:	e7d6      	b.n	8011996 <_putc_r+0x1a>
 80119e8:	4b07      	ldr	r3, [pc, #28]	; (8011a08 <_putc_r+0x8c>)
 80119ea:	429c      	cmp	r4, r3
 80119ec:	bf08      	it	eq
 80119ee:	68f4      	ldreq	r4, [r6, #12]
 80119f0:	e7d1      	b.n	8011996 <_putc_r+0x1a>
 80119f2:	4629      	mov	r1, r5
 80119f4:	4622      	mov	r2, r4
 80119f6:	4630      	mov	r0, r6
 80119f8:	f000 f860 	bl	8011abc <__swbuf_r>
 80119fc:	4605      	mov	r5, r0
 80119fe:	e7e3      	b.n	80119c8 <_putc_r+0x4c>
 8011a00:	08012edc 	.word	0x08012edc
 8011a04:	08012efc 	.word	0x08012efc
 8011a08:	08012ebc 	.word	0x08012ebc

08011a0c <__sread>:
 8011a0c:	b510      	push	{r4, lr}
 8011a0e:	460c      	mov	r4, r1
 8011a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a14:	f000 faac 	bl	8011f70 <_read_r>
 8011a18:	2800      	cmp	r0, #0
 8011a1a:	bfab      	itete	ge
 8011a1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011a1e:	89a3      	ldrhlt	r3, [r4, #12]
 8011a20:	181b      	addge	r3, r3, r0
 8011a22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011a26:	bfac      	ite	ge
 8011a28:	6563      	strge	r3, [r4, #84]	; 0x54
 8011a2a:	81a3      	strhlt	r3, [r4, #12]
 8011a2c:	bd10      	pop	{r4, pc}

08011a2e <__swrite>:
 8011a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a32:	461f      	mov	r7, r3
 8011a34:	898b      	ldrh	r3, [r1, #12]
 8011a36:	05db      	lsls	r3, r3, #23
 8011a38:	4605      	mov	r5, r0
 8011a3a:	460c      	mov	r4, r1
 8011a3c:	4616      	mov	r6, r2
 8011a3e:	d505      	bpl.n	8011a4c <__swrite+0x1e>
 8011a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a44:	2302      	movs	r3, #2
 8011a46:	2200      	movs	r2, #0
 8011a48:	f000 f9ea 	bl	8011e20 <_lseek_r>
 8011a4c:	89a3      	ldrh	r3, [r4, #12]
 8011a4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011a56:	81a3      	strh	r3, [r4, #12]
 8011a58:	4632      	mov	r2, r6
 8011a5a:	463b      	mov	r3, r7
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a62:	f000 b88b 	b.w	8011b7c <_write_r>

08011a66 <__sseek>:
 8011a66:	b510      	push	{r4, lr}
 8011a68:	460c      	mov	r4, r1
 8011a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a6e:	f000 f9d7 	bl	8011e20 <_lseek_r>
 8011a72:	1c43      	adds	r3, r0, #1
 8011a74:	89a3      	ldrh	r3, [r4, #12]
 8011a76:	bf15      	itete	ne
 8011a78:	6560      	strne	r0, [r4, #84]	; 0x54
 8011a7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011a7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011a82:	81a3      	strheq	r3, [r4, #12]
 8011a84:	bf18      	it	ne
 8011a86:	81a3      	strhne	r3, [r4, #12]
 8011a88:	bd10      	pop	{r4, pc}

08011a8a <__sclose>:
 8011a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a8e:	f000 b8f5 	b.w	8011c7c <_close_r>

08011a92 <strncmp>:
 8011a92:	b510      	push	{r4, lr}
 8011a94:	b17a      	cbz	r2, 8011ab6 <strncmp+0x24>
 8011a96:	4603      	mov	r3, r0
 8011a98:	3901      	subs	r1, #1
 8011a9a:	1884      	adds	r4, r0, r2
 8011a9c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011aa0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011aa4:	4290      	cmp	r0, r2
 8011aa6:	d101      	bne.n	8011aac <strncmp+0x1a>
 8011aa8:	42a3      	cmp	r3, r4
 8011aaa:	d101      	bne.n	8011ab0 <strncmp+0x1e>
 8011aac:	1a80      	subs	r0, r0, r2
 8011aae:	bd10      	pop	{r4, pc}
 8011ab0:	2800      	cmp	r0, #0
 8011ab2:	d1f3      	bne.n	8011a9c <strncmp+0xa>
 8011ab4:	e7fa      	b.n	8011aac <strncmp+0x1a>
 8011ab6:	4610      	mov	r0, r2
 8011ab8:	e7f9      	b.n	8011aae <strncmp+0x1c>
	...

08011abc <__swbuf_r>:
 8011abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011abe:	460e      	mov	r6, r1
 8011ac0:	4614      	mov	r4, r2
 8011ac2:	4605      	mov	r5, r0
 8011ac4:	b118      	cbz	r0, 8011ace <__swbuf_r+0x12>
 8011ac6:	6983      	ldr	r3, [r0, #24]
 8011ac8:	b90b      	cbnz	r3, 8011ace <__swbuf_r+0x12>
 8011aca:	f7fe fb87 	bl	80101dc <__sinit>
 8011ace:	4b21      	ldr	r3, [pc, #132]	; (8011b54 <__swbuf_r+0x98>)
 8011ad0:	429c      	cmp	r4, r3
 8011ad2:	d12b      	bne.n	8011b2c <__swbuf_r+0x70>
 8011ad4:	686c      	ldr	r4, [r5, #4]
 8011ad6:	69a3      	ldr	r3, [r4, #24]
 8011ad8:	60a3      	str	r3, [r4, #8]
 8011ada:	89a3      	ldrh	r3, [r4, #12]
 8011adc:	071a      	lsls	r2, r3, #28
 8011ade:	d52f      	bpl.n	8011b40 <__swbuf_r+0x84>
 8011ae0:	6923      	ldr	r3, [r4, #16]
 8011ae2:	b36b      	cbz	r3, 8011b40 <__swbuf_r+0x84>
 8011ae4:	6923      	ldr	r3, [r4, #16]
 8011ae6:	6820      	ldr	r0, [r4, #0]
 8011ae8:	1ac0      	subs	r0, r0, r3
 8011aea:	6963      	ldr	r3, [r4, #20]
 8011aec:	b2f6      	uxtb	r6, r6
 8011aee:	4283      	cmp	r3, r0
 8011af0:	4637      	mov	r7, r6
 8011af2:	dc04      	bgt.n	8011afe <__swbuf_r+0x42>
 8011af4:	4621      	mov	r1, r4
 8011af6:	4628      	mov	r0, r5
 8011af8:	f000 f956 	bl	8011da8 <_fflush_r>
 8011afc:	bb30      	cbnz	r0, 8011b4c <__swbuf_r+0x90>
 8011afe:	68a3      	ldr	r3, [r4, #8]
 8011b00:	3b01      	subs	r3, #1
 8011b02:	60a3      	str	r3, [r4, #8]
 8011b04:	6823      	ldr	r3, [r4, #0]
 8011b06:	1c5a      	adds	r2, r3, #1
 8011b08:	6022      	str	r2, [r4, #0]
 8011b0a:	701e      	strb	r6, [r3, #0]
 8011b0c:	6963      	ldr	r3, [r4, #20]
 8011b0e:	3001      	adds	r0, #1
 8011b10:	4283      	cmp	r3, r0
 8011b12:	d004      	beq.n	8011b1e <__swbuf_r+0x62>
 8011b14:	89a3      	ldrh	r3, [r4, #12]
 8011b16:	07db      	lsls	r3, r3, #31
 8011b18:	d506      	bpl.n	8011b28 <__swbuf_r+0x6c>
 8011b1a:	2e0a      	cmp	r6, #10
 8011b1c:	d104      	bne.n	8011b28 <__swbuf_r+0x6c>
 8011b1e:	4621      	mov	r1, r4
 8011b20:	4628      	mov	r0, r5
 8011b22:	f000 f941 	bl	8011da8 <_fflush_r>
 8011b26:	b988      	cbnz	r0, 8011b4c <__swbuf_r+0x90>
 8011b28:	4638      	mov	r0, r7
 8011b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b2c:	4b0a      	ldr	r3, [pc, #40]	; (8011b58 <__swbuf_r+0x9c>)
 8011b2e:	429c      	cmp	r4, r3
 8011b30:	d101      	bne.n	8011b36 <__swbuf_r+0x7a>
 8011b32:	68ac      	ldr	r4, [r5, #8]
 8011b34:	e7cf      	b.n	8011ad6 <__swbuf_r+0x1a>
 8011b36:	4b09      	ldr	r3, [pc, #36]	; (8011b5c <__swbuf_r+0xa0>)
 8011b38:	429c      	cmp	r4, r3
 8011b3a:	bf08      	it	eq
 8011b3c:	68ec      	ldreq	r4, [r5, #12]
 8011b3e:	e7ca      	b.n	8011ad6 <__swbuf_r+0x1a>
 8011b40:	4621      	mov	r1, r4
 8011b42:	4628      	mov	r0, r5
 8011b44:	f000 f82c 	bl	8011ba0 <__swsetup_r>
 8011b48:	2800      	cmp	r0, #0
 8011b4a:	d0cb      	beq.n	8011ae4 <__swbuf_r+0x28>
 8011b4c:	f04f 37ff 	mov.w	r7, #4294967295
 8011b50:	e7ea      	b.n	8011b28 <__swbuf_r+0x6c>
 8011b52:	bf00      	nop
 8011b54:	08012edc 	.word	0x08012edc
 8011b58:	08012efc 	.word	0x08012efc
 8011b5c:	08012ebc 	.word	0x08012ebc

08011b60 <__ascii_wctomb>:
 8011b60:	b149      	cbz	r1, 8011b76 <__ascii_wctomb+0x16>
 8011b62:	2aff      	cmp	r2, #255	; 0xff
 8011b64:	bf85      	ittet	hi
 8011b66:	238a      	movhi	r3, #138	; 0x8a
 8011b68:	6003      	strhi	r3, [r0, #0]
 8011b6a:	700a      	strbls	r2, [r1, #0]
 8011b6c:	f04f 30ff 	movhi.w	r0, #4294967295
 8011b70:	bf98      	it	ls
 8011b72:	2001      	movls	r0, #1
 8011b74:	4770      	bx	lr
 8011b76:	4608      	mov	r0, r1
 8011b78:	4770      	bx	lr
	...

08011b7c <_write_r>:
 8011b7c:	b538      	push	{r3, r4, r5, lr}
 8011b7e:	4d07      	ldr	r5, [pc, #28]	; (8011b9c <_write_r+0x20>)
 8011b80:	4604      	mov	r4, r0
 8011b82:	4608      	mov	r0, r1
 8011b84:	4611      	mov	r1, r2
 8011b86:	2200      	movs	r2, #0
 8011b88:	602a      	str	r2, [r5, #0]
 8011b8a:	461a      	mov	r2, r3
 8011b8c:	f7f4 fe5b 	bl	8006846 <_write>
 8011b90:	1c43      	adds	r3, r0, #1
 8011b92:	d102      	bne.n	8011b9a <_write_r+0x1e>
 8011b94:	682b      	ldr	r3, [r5, #0]
 8011b96:	b103      	cbz	r3, 8011b9a <_write_r+0x1e>
 8011b98:	6023      	str	r3, [r4, #0]
 8011b9a:	bd38      	pop	{r3, r4, r5, pc}
 8011b9c:	20009980 	.word	0x20009980

08011ba0 <__swsetup_r>:
 8011ba0:	4b32      	ldr	r3, [pc, #200]	; (8011c6c <__swsetup_r+0xcc>)
 8011ba2:	b570      	push	{r4, r5, r6, lr}
 8011ba4:	681d      	ldr	r5, [r3, #0]
 8011ba6:	4606      	mov	r6, r0
 8011ba8:	460c      	mov	r4, r1
 8011baa:	b125      	cbz	r5, 8011bb6 <__swsetup_r+0x16>
 8011bac:	69ab      	ldr	r3, [r5, #24]
 8011bae:	b913      	cbnz	r3, 8011bb6 <__swsetup_r+0x16>
 8011bb0:	4628      	mov	r0, r5
 8011bb2:	f7fe fb13 	bl	80101dc <__sinit>
 8011bb6:	4b2e      	ldr	r3, [pc, #184]	; (8011c70 <__swsetup_r+0xd0>)
 8011bb8:	429c      	cmp	r4, r3
 8011bba:	d10f      	bne.n	8011bdc <__swsetup_r+0x3c>
 8011bbc:	686c      	ldr	r4, [r5, #4]
 8011bbe:	89a3      	ldrh	r3, [r4, #12]
 8011bc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011bc4:	0719      	lsls	r1, r3, #28
 8011bc6:	d42c      	bmi.n	8011c22 <__swsetup_r+0x82>
 8011bc8:	06dd      	lsls	r5, r3, #27
 8011bca:	d411      	bmi.n	8011bf0 <__swsetup_r+0x50>
 8011bcc:	2309      	movs	r3, #9
 8011bce:	6033      	str	r3, [r6, #0]
 8011bd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011bd4:	81a3      	strh	r3, [r4, #12]
 8011bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8011bda:	e03e      	b.n	8011c5a <__swsetup_r+0xba>
 8011bdc:	4b25      	ldr	r3, [pc, #148]	; (8011c74 <__swsetup_r+0xd4>)
 8011bde:	429c      	cmp	r4, r3
 8011be0:	d101      	bne.n	8011be6 <__swsetup_r+0x46>
 8011be2:	68ac      	ldr	r4, [r5, #8]
 8011be4:	e7eb      	b.n	8011bbe <__swsetup_r+0x1e>
 8011be6:	4b24      	ldr	r3, [pc, #144]	; (8011c78 <__swsetup_r+0xd8>)
 8011be8:	429c      	cmp	r4, r3
 8011bea:	bf08      	it	eq
 8011bec:	68ec      	ldreq	r4, [r5, #12]
 8011bee:	e7e6      	b.n	8011bbe <__swsetup_r+0x1e>
 8011bf0:	0758      	lsls	r0, r3, #29
 8011bf2:	d512      	bpl.n	8011c1a <__swsetup_r+0x7a>
 8011bf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011bf6:	b141      	cbz	r1, 8011c0a <__swsetup_r+0x6a>
 8011bf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011bfc:	4299      	cmp	r1, r3
 8011bfe:	d002      	beq.n	8011c06 <__swsetup_r+0x66>
 8011c00:	4630      	mov	r0, r6
 8011c02:	f7fb fecb 	bl	800d99c <_free_r>
 8011c06:	2300      	movs	r3, #0
 8011c08:	6363      	str	r3, [r4, #52]	; 0x34
 8011c0a:	89a3      	ldrh	r3, [r4, #12]
 8011c0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011c10:	81a3      	strh	r3, [r4, #12]
 8011c12:	2300      	movs	r3, #0
 8011c14:	6063      	str	r3, [r4, #4]
 8011c16:	6923      	ldr	r3, [r4, #16]
 8011c18:	6023      	str	r3, [r4, #0]
 8011c1a:	89a3      	ldrh	r3, [r4, #12]
 8011c1c:	f043 0308 	orr.w	r3, r3, #8
 8011c20:	81a3      	strh	r3, [r4, #12]
 8011c22:	6923      	ldr	r3, [r4, #16]
 8011c24:	b94b      	cbnz	r3, 8011c3a <__swsetup_r+0x9a>
 8011c26:	89a3      	ldrh	r3, [r4, #12]
 8011c28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011c30:	d003      	beq.n	8011c3a <__swsetup_r+0x9a>
 8011c32:	4621      	mov	r1, r4
 8011c34:	4630      	mov	r0, r6
 8011c36:	f000 f92b 	bl	8011e90 <__smakebuf_r>
 8011c3a:	89a0      	ldrh	r0, [r4, #12]
 8011c3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011c40:	f010 0301 	ands.w	r3, r0, #1
 8011c44:	d00a      	beq.n	8011c5c <__swsetup_r+0xbc>
 8011c46:	2300      	movs	r3, #0
 8011c48:	60a3      	str	r3, [r4, #8]
 8011c4a:	6963      	ldr	r3, [r4, #20]
 8011c4c:	425b      	negs	r3, r3
 8011c4e:	61a3      	str	r3, [r4, #24]
 8011c50:	6923      	ldr	r3, [r4, #16]
 8011c52:	b943      	cbnz	r3, 8011c66 <__swsetup_r+0xc6>
 8011c54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011c58:	d1ba      	bne.n	8011bd0 <__swsetup_r+0x30>
 8011c5a:	bd70      	pop	{r4, r5, r6, pc}
 8011c5c:	0781      	lsls	r1, r0, #30
 8011c5e:	bf58      	it	pl
 8011c60:	6963      	ldrpl	r3, [r4, #20]
 8011c62:	60a3      	str	r3, [r4, #8]
 8011c64:	e7f4      	b.n	8011c50 <__swsetup_r+0xb0>
 8011c66:	2000      	movs	r0, #0
 8011c68:	e7f7      	b.n	8011c5a <__swsetup_r+0xba>
 8011c6a:	bf00      	nop
 8011c6c:	20000058 	.word	0x20000058
 8011c70:	08012edc 	.word	0x08012edc
 8011c74:	08012efc 	.word	0x08012efc
 8011c78:	08012ebc 	.word	0x08012ebc

08011c7c <_close_r>:
 8011c7c:	b538      	push	{r3, r4, r5, lr}
 8011c7e:	4d06      	ldr	r5, [pc, #24]	; (8011c98 <_close_r+0x1c>)
 8011c80:	2300      	movs	r3, #0
 8011c82:	4604      	mov	r4, r0
 8011c84:	4608      	mov	r0, r1
 8011c86:	602b      	str	r3, [r5, #0]
 8011c88:	f7f4 fdf9 	bl	800687e <_close>
 8011c8c:	1c43      	adds	r3, r0, #1
 8011c8e:	d102      	bne.n	8011c96 <_close_r+0x1a>
 8011c90:	682b      	ldr	r3, [r5, #0]
 8011c92:	b103      	cbz	r3, 8011c96 <_close_r+0x1a>
 8011c94:	6023      	str	r3, [r4, #0]
 8011c96:	bd38      	pop	{r3, r4, r5, pc}
 8011c98:	20009980 	.word	0x20009980

08011c9c <__sflush_r>:
 8011c9c:	898a      	ldrh	r2, [r1, #12]
 8011c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ca2:	4605      	mov	r5, r0
 8011ca4:	0710      	lsls	r0, r2, #28
 8011ca6:	460c      	mov	r4, r1
 8011ca8:	d458      	bmi.n	8011d5c <__sflush_r+0xc0>
 8011caa:	684b      	ldr	r3, [r1, #4]
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	dc05      	bgt.n	8011cbc <__sflush_r+0x20>
 8011cb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	dc02      	bgt.n	8011cbc <__sflush_r+0x20>
 8011cb6:	2000      	movs	r0, #0
 8011cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011cbe:	2e00      	cmp	r6, #0
 8011cc0:	d0f9      	beq.n	8011cb6 <__sflush_r+0x1a>
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011cc8:	682f      	ldr	r7, [r5, #0]
 8011cca:	602b      	str	r3, [r5, #0]
 8011ccc:	d032      	beq.n	8011d34 <__sflush_r+0x98>
 8011cce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011cd0:	89a3      	ldrh	r3, [r4, #12]
 8011cd2:	075a      	lsls	r2, r3, #29
 8011cd4:	d505      	bpl.n	8011ce2 <__sflush_r+0x46>
 8011cd6:	6863      	ldr	r3, [r4, #4]
 8011cd8:	1ac0      	subs	r0, r0, r3
 8011cda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011cdc:	b10b      	cbz	r3, 8011ce2 <__sflush_r+0x46>
 8011cde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011ce0:	1ac0      	subs	r0, r0, r3
 8011ce2:	2300      	movs	r3, #0
 8011ce4:	4602      	mov	r2, r0
 8011ce6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011ce8:	6a21      	ldr	r1, [r4, #32]
 8011cea:	4628      	mov	r0, r5
 8011cec:	47b0      	blx	r6
 8011cee:	1c43      	adds	r3, r0, #1
 8011cf0:	89a3      	ldrh	r3, [r4, #12]
 8011cf2:	d106      	bne.n	8011d02 <__sflush_r+0x66>
 8011cf4:	6829      	ldr	r1, [r5, #0]
 8011cf6:	291d      	cmp	r1, #29
 8011cf8:	d82c      	bhi.n	8011d54 <__sflush_r+0xb8>
 8011cfa:	4a2a      	ldr	r2, [pc, #168]	; (8011da4 <__sflush_r+0x108>)
 8011cfc:	40ca      	lsrs	r2, r1
 8011cfe:	07d6      	lsls	r6, r2, #31
 8011d00:	d528      	bpl.n	8011d54 <__sflush_r+0xb8>
 8011d02:	2200      	movs	r2, #0
 8011d04:	6062      	str	r2, [r4, #4]
 8011d06:	04d9      	lsls	r1, r3, #19
 8011d08:	6922      	ldr	r2, [r4, #16]
 8011d0a:	6022      	str	r2, [r4, #0]
 8011d0c:	d504      	bpl.n	8011d18 <__sflush_r+0x7c>
 8011d0e:	1c42      	adds	r2, r0, #1
 8011d10:	d101      	bne.n	8011d16 <__sflush_r+0x7a>
 8011d12:	682b      	ldr	r3, [r5, #0]
 8011d14:	b903      	cbnz	r3, 8011d18 <__sflush_r+0x7c>
 8011d16:	6560      	str	r0, [r4, #84]	; 0x54
 8011d18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d1a:	602f      	str	r7, [r5, #0]
 8011d1c:	2900      	cmp	r1, #0
 8011d1e:	d0ca      	beq.n	8011cb6 <__sflush_r+0x1a>
 8011d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d24:	4299      	cmp	r1, r3
 8011d26:	d002      	beq.n	8011d2e <__sflush_r+0x92>
 8011d28:	4628      	mov	r0, r5
 8011d2a:	f7fb fe37 	bl	800d99c <_free_r>
 8011d2e:	2000      	movs	r0, #0
 8011d30:	6360      	str	r0, [r4, #52]	; 0x34
 8011d32:	e7c1      	b.n	8011cb8 <__sflush_r+0x1c>
 8011d34:	6a21      	ldr	r1, [r4, #32]
 8011d36:	2301      	movs	r3, #1
 8011d38:	4628      	mov	r0, r5
 8011d3a:	47b0      	blx	r6
 8011d3c:	1c41      	adds	r1, r0, #1
 8011d3e:	d1c7      	bne.n	8011cd0 <__sflush_r+0x34>
 8011d40:	682b      	ldr	r3, [r5, #0]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d0c4      	beq.n	8011cd0 <__sflush_r+0x34>
 8011d46:	2b1d      	cmp	r3, #29
 8011d48:	d001      	beq.n	8011d4e <__sflush_r+0xb2>
 8011d4a:	2b16      	cmp	r3, #22
 8011d4c:	d101      	bne.n	8011d52 <__sflush_r+0xb6>
 8011d4e:	602f      	str	r7, [r5, #0]
 8011d50:	e7b1      	b.n	8011cb6 <__sflush_r+0x1a>
 8011d52:	89a3      	ldrh	r3, [r4, #12]
 8011d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d58:	81a3      	strh	r3, [r4, #12]
 8011d5a:	e7ad      	b.n	8011cb8 <__sflush_r+0x1c>
 8011d5c:	690f      	ldr	r7, [r1, #16]
 8011d5e:	2f00      	cmp	r7, #0
 8011d60:	d0a9      	beq.n	8011cb6 <__sflush_r+0x1a>
 8011d62:	0793      	lsls	r3, r2, #30
 8011d64:	680e      	ldr	r6, [r1, #0]
 8011d66:	bf08      	it	eq
 8011d68:	694b      	ldreq	r3, [r1, #20]
 8011d6a:	600f      	str	r7, [r1, #0]
 8011d6c:	bf18      	it	ne
 8011d6e:	2300      	movne	r3, #0
 8011d70:	eba6 0807 	sub.w	r8, r6, r7
 8011d74:	608b      	str	r3, [r1, #8]
 8011d76:	f1b8 0f00 	cmp.w	r8, #0
 8011d7a:	dd9c      	ble.n	8011cb6 <__sflush_r+0x1a>
 8011d7c:	6a21      	ldr	r1, [r4, #32]
 8011d7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011d80:	4643      	mov	r3, r8
 8011d82:	463a      	mov	r2, r7
 8011d84:	4628      	mov	r0, r5
 8011d86:	47b0      	blx	r6
 8011d88:	2800      	cmp	r0, #0
 8011d8a:	dc06      	bgt.n	8011d9a <__sflush_r+0xfe>
 8011d8c:	89a3      	ldrh	r3, [r4, #12]
 8011d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d92:	81a3      	strh	r3, [r4, #12]
 8011d94:	f04f 30ff 	mov.w	r0, #4294967295
 8011d98:	e78e      	b.n	8011cb8 <__sflush_r+0x1c>
 8011d9a:	4407      	add	r7, r0
 8011d9c:	eba8 0800 	sub.w	r8, r8, r0
 8011da0:	e7e9      	b.n	8011d76 <__sflush_r+0xda>
 8011da2:	bf00      	nop
 8011da4:	20400001 	.word	0x20400001

08011da8 <_fflush_r>:
 8011da8:	b538      	push	{r3, r4, r5, lr}
 8011daa:	690b      	ldr	r3, [r1, #16]
 8011dac:	4605      	mov	r5, r0
 8011dae:	460c      	mov	r4, r1
 8011db0:	b913      	cbnz	r3, 8011db8 <_fflush_r+0x10>
 8011db2:	2500      	movs	r5, #0
 8011db4:	4628      	mov	r0, r5
 8011db6:	bd38      	pop	{r3, r4, r5, pc}
 8011db8:	b118      	cbz	r0, 8011dc2 <_fflush_r+0x1a>
 8011dba:	6983      	ldr	r3, [r0, #24]
 8011dbc:	b90b      	cbnz	r3, 8011dc2 <_fflush_r+0x1a>
 8011dbe:	f7fe fa0d 	bl	80101dc <__sinit>
 8011dc2:	4b14      	ldr	r3, [pc, #80]	; (8011e14 <_fflush_r+0x6c>)
 8011dc4:	429c      	cmp	r4, r3
 8011dc6:	d11b      	bne.n	8011e00 <_fflush_r+0x58>
 8011dc8:	686c      	ldr	r4, [r5, #4]
 8011dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d0ef      	beq.n	8011db2 <_fflush_r+0xa>
 8011dd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011dd4:	07d0      	lsls	r0, r2, #31
 8011dd6:	d404      	bmi.n	8011de2 <_fflush_r+0x3a>
 8011dd8:	0599      	lsls	r1, r3, #22
 8011dda:	d402      	bmi.n	8011de2 <_fflush_r+0x3a>
 8011ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011dde:	f7fe fe20 	bl	8010a22 <__retarget_lock_acquire_recursive>
 8011de2:	4628      	mov	r0, r5
 8011de4:	4621      	mov	r1, r4
 8011de6:	f7ff ff59 	bl	8011c9c <__sflush_r>
 8011dea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011dec:	07da      	lsls	r2, r3, #31
 8011dee:	4605      	mov	r5, r0
 8011df0:	d4e0      	bmi.n	8011db4 <_fflush_r+0xc>
 8011df2:	89a3      	ldrh	r3, [r4, #12]
 8011df4:	059b      	lsls	r3, r3, #22
 8011df6:	d4dd      	bmi.n	8011db4 <_fflush_r+0xc>
 8011df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011dfa:	f7fe fe13 	bl	8010a24 <__retarget_lock_release_recursive>
 8011dfe:	e7d9      	b.n	8011db4 <_fflush_r+0xc>
 8011e00:	4b05      	ldr	r3, [pc, #20]	; (8011e18 <_fflush_r+0x70>)
 8011e02:	429c      	cmp	r4, r3
 8011e04:	d101      	bne.n	8011e0a <_fflush_r+0x62>
 8011e06:	68ac      	ldr	r4, [r5, #8]
 8011e08:	e7df      	b.n	8011dca <_fflush_r+0x22>
 8011e0a:	4b04      	ldr	r3, [pc, #16]	; (8011e1c <_fflush_r+0x74>)
 8011e0c:	429c      	cmp	r4, r3
 8011e0e:	bf08      	it	eq
 8011e10:	68ec      	ldreq	r4, [r5, #12]
 8011e12:	e7da      	b.n	8011dca <_fflush_r+0x22>
 8011e14:	08012edc 	.word	0x08012edc
 8011e18:	08012efc 	.word	0x08012efc
 8011e1c:	08012ebc 	.word	0x08012ebc

08011e20 <_lseek_r>:
 8011e20:	b538      	push	{r3, r4, r5, lr}
 8011e22:	4d07      	ldr	r5, [pc, #28]	; (8011e40 <_lseek_r+0x20>)
 8011e24:	4604      	mov	r4, r0
 8011e26:	4608      	mov	r0, r1
 8011e28:	4611      	mov	r1, r2
 8011e2a:	2200      	movs	r2, #0
 8011e2c:	602a      	str	r2, [r5, #0]
 8011e2e:	461a      	mov	r2, r3
 8011e30:	f7f4 fd4c 	bl	80068cc <_lseek>
 8011e34:	1c43      	adds	r3, r0, #1
 8011e36:	d102      	bne.n	8011e3e <_lseek_r+0x1e>
 8011e38:	682b      	ldr	r3, [r5, #0]
 8011e3a:	b103      	cbz	r3, 8011e3e <_lseek_r+0x1e>
 8011e3c:	6023      	str	r3, [r4, #0]
 8011e3e:	bd38      	pop	{r3, r4, r5, pc}
 8011e40:	20009980 	.word	0x20009980

08011e44 <__swhatbuf_r>:
 8011e44:	b570      	push	{r4, r5, r6, lr}
 8011e46:	460e      	mov	r6, r1
 8011e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e4c:	2900      	cmp	r1, #0
 8011e4e:	b096      	sub	sp, #88	; 0x58
 8011e50:	4614      	mov	r4, r2
 8011e52:	461d      	mov	r5, r3
 8011e54:	da08      	bge.n	8011e68 <__swhatbuf_r+0x24>
 8011e56:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	602a      	str	r2, [r5, #0]
 8011e5e:	061a      	lsls	r2, r3, #24
 8011e60:	d410      	bmi.n	8011e84 <__swhatbuf_r+0x40>
 8011e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011e66:	e00e      	b.n	8011e86 <__swhatbuf_r+0x42>
 8011e68:	466a      	mov	r2, sp
 8011e6a:	f000 f893 	bl	8011f94 <_fstat_r>
 8011e6e:	2800      	cmp	r0, #0
 8011e70:	dbf1      	blt.n	8011e56 <__swhatbuf_r+0x12>
 8011e72:	9a01      	ldr	r2, [sp, #4]
 8011e74:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011e78:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011e7c:	425a      	negs	r2, r3
 8011e7e:	415a      	adcs	r2, r3
 8011e80:	602a      	str	r2, [r5, #0]
 8011e82:	e7ee      	b.n	8011e62 <__swhatbuf_r+0x1e>
 8011e84:	2340      	movs	r3, #64	; 0x40
 8011e86:	2000      	movs	r0, #0
 8011e88:	6023      	str	r3, [r4, #0]
 8011e8a:	b016      	add	sp, #88	; 0x58
 8011e8c:	bd70      	pop	{r4, r5, r6, pc}
	...

08011e90 <__smakebuf_r>:
 8011e90:	898b      	ldrh	r3, [r1, #12]
 8011e92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011e94:	079d      	lsls	r5, r3, #30
 8011e96:	4606      	mov	r6, r0
 8011e98:	460c      	mov	r4, r1
 8011e9a:	d507      	bpl.n	8011eac <__smakebuf_r+0x1c>
 8011e9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011ea0:	6023      	str	r3, [r4, #0]
 8011ea2:	6123      	str	r3, [r4, #16]
 8011ea4:	2301      	movs	r3, #1
 8011ea6:	6163      	str	r3, [r4, #20]
 8011ea8:	b002      	add	sp, #8
 8011eaa:	bd70      	pop	{r4, r5, r6, pc}
 8011eac:	ab01      	add	r3, sp, #4
 8011eae:	466a      	mov	r2, sp
 8011eb0:	f7ff ffc8 	bl	8011e44 <__swhatbuf_r>
 8011eb4:	9900      	ldr	r1, [sp, #0]
 8011eb6:	4605      	mov	r5, r0
 8011eb8:	4630      	mov	r0, r6
 8011eba:	f7fb fddb 	bl	800da74 <_malloc_r>
 8011ebe:	b948      	cbnz	r0, 8011ed4 <__smakebuf_r+0x44>
 8011ec0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ec4:	059a      	lsls	r2, r3, #22
 8011ec6:	d4ef      	bmi.n	8011ea8 <__smakebuf_r+0x18>
 8011ec8:	f023 0303 	bic.w	r3, r3, #3
 8011ecc:	f043 0302 	orr.w	r3, r3, #2
 8011ed0:	81a3      	strh	r3, [r4, #12]
 8011ed2:	e7e3      	b.n	8011e9c <__smakebuf_r+0xc>
 8011ed4:	4b0d      	ldr	r3, [pc, #52]	; (8011f0c <__smakebuf_r+0x7c>)
 8011ed6:	62b3      	str	r3, [r6, #40]	; 0x28
 8011ed8:	89a3      	ldrh	r3, [r4, #12]
 8011eda:	6020      	str	r0, [r4, #0]
 8011edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ee0:	81a3      	strh	r3, [r4, #12]
 8011ee2:	9b00      	ldr	r3, [sp, #0]
 8011ee4:	6163      	str	r3, [r4, #20]
 8011ee6:	9b01      	ldr	r3, [sp, #4]
 8011ee8:	6120      	str	r0, [r4, #16]
 8011eea:	b15b      	cbz	r3, 8011f04 <__smakebuf_r+0x74>
 8011eec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ef0:	4630      	mov	r0, r6
 8011ef2:	f000 f861 	bl	8011fb8 <_isatty_r>
 8011ef6:	b128      	cbz	r0, 8011f04 <__smakebuf_r+0x74>
 8011ef8:	89a3      	ldrh	r3, [r4, #12]
 8011efa:	f023 0303 	bic.w	r3, r3, #3
 8011efe:	f043 0301 	orr.w	r3, r3, #1
 8011f02:	81a3      	strh	r3, [r4, #12]
 8011f04:	89a0      	ldrh	r0, [r4, #12]
 8011f06:	4305      	orrs	r5, r0
 8011f08:	81a5      	strh	r5, [r4, #12]
 8011f0a:	e7cd      	b.n	8011ea8 <__smakebuf_r+0x18>
 8011f0c:	08010175 	.word	0x08010175

08011f10 <_realloc_r>:
 8011f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f14:	4680      	mov	r8, r0
 8011f16:	4614      	mov	r4, r2
 8011f18:	460e      	mov	r6, r1
 8011f1a:	b921      	cbnz	r1, 8011f26 <_realloc_r+0x16>
 8011f1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f20:	4611      	mov	r1, r2
 8011f22:	f7fb bda7 	b.w	800da74 <_malloc_r>
 8011f26:	b92a      	cbnz	r2, 8011f34 <_realloc_r+0x24>
 8011f28:	f7fb fd38 	bl	800d99c <_free_r>
 8011f2c:	4625      	mov	r5, r4
 8011f2e:	4628      	mov	r0, r5
 8011f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f34:	f000 f850 	bl	8011fd8 <_malloc_usable_size_r>
 8011f38:	4284      	cmp	r4, r0
 8011f3a:	4607      	mov	r7, r0
 8011f3c:	d802      	bhi.n	8011f44 <_realloc_r+0x34>
 8011f3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011f42:	d812      	bhi.n	8011f6a <_realloc_r+0x5a>
 8011f44:	4621      	mov	r1, r4
 8011f46:	4640      	mov	r0, r8
 8011f48:	f7fb fd94 	bl	800da74 <_malloc_r>
 8011f4c:	4605      	mov	r5, r0
 8011f4e:	2800      	cmp	r0, #0
 8011f50:	d0ed      	beq.n	8011f2e <_realloc_r+0x1e>
 8011f52:	42bc      	cmp	r4, r7
 8011f54:	4622      	mov	r2, r4
 8011f56:	4631      	mov	r1, r6
 8011f58:	bf28      	it	cs
 8011f5a:	463a      	movcs	r2, r7
 8011f5c:	f7fb fcee 	bl	800d93c <memcpy>
 8011f60:	4631      	mov	r1, r6
 8011f62:	4640      	mov	r0, r8
 8011f64:	f7fb fd1a 	bl	800d99c <_free_r>
 8011f68:	e7e1      	b.n	8011f2e <_realloc_r+0x1e>
 8011f6a:	4635      	mov	r5, r6
 8011f6c:	e7df      	b.n	8011f2e <_realloc_r+0x1e>
	...

08011f70 <_read_r>:
 8011f70:	b538      	push	{r3, r4, r5, lr}
 8011f72:	4d07      	ldr	r5, [pc, #28]	; (8011f90 <_read_r+0x20>)
 8011f74:	4604      	mov	r4, r0
 8011f76:	4608      	mov	r0, r1
 8011f78:	4611      	mov	r1, r2
 8011f7a:	2200      	movs	r2, #0
 8011f7c:	602a      	str	r2, [r5, #0]
 8011f7e:	461a      	mov	r2, r3
 8011f80:	f7f4 fc44 	bl	800680c <_read>
 8011f84:	1c43      	adds	r3, r0, #1
 8011f86:	d102      	bne.n	8011f8e <_read_r+0x1e>
 8011f88:	682b      	ldr	r3, [r5, #0]
 8011f8a:	b103      	cbz	r3, 8011f8e <_read_r+0x1e>
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	bd38      	pop	{r3, r4, r5, pc}
 8011f90:	20009980 	.word	0x20009980

08011f94 <_fstat_r>:
 8011f94:	b538      	push	{r3, r4, r5, lr}
 8011f96:	4d07      	ldr	r5, [pc, #28]	; (8011fb4 <_fstat_r+0x20>)
 8011f98:	2300      	movs	r3, #0
 8011f9a:	4604      	mov	r4, r0
 8011f9c:	4608      	mov	r0, r1
 8011f9e:	4611      	mov	r1, r2
 8011fa0:	602b      	str	r3, [r5, #0]
 8011fa2:	f7f4 fc78 	bl	8006896 <_fstat>
 8011fa6:	1c43      	adds	r3, r0, #1
 8011fa8:	d102      	bne.n	8011fb0 <_fstat_r+0x1c>
 8011faa:	682b      	ldr	r3, [r5, #0]
 8011fac:	b103      	cbz	r3, 8011fb0 <_fstat_r+0x1c>
 8011fae:	6023      	str	r3, [r4, #0]
 8011fb0:	bd38      	pop	{r3, r4, r5, pc}
 8011fb2:	bf00      	nop
 8011fb4:	20009980 	.word	0x20009980

08011fb8 <_isatty_r>:
 8011fb8:	b538      	push	{r3, r4, r5, lr}
 8011fba:	4d06      	ldr	r5, [pc, #24]	; (8011fd4 <_isatty_r+0x1c>)
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	4604      	mov	r4, r0
 8011fc0:	4608      	mov	r0, r1
 8011fc2:	602b      	str	r3, [r5, #0]
 8011fc4:	f7f4 fc77 	bl	80068b6 <_isatty>
 8011fc8:	1c43      	adds	r3, r0, #1
 8011fca:	d102      	bne.n	8011fd2 <_isatty_r+0x1a>
 8011fcc:	682b      	ldr	r3, [r5, #0]
 8011fce:	b103      	cbz	r3, 8011fd2 <_isatty_r+0x1a>
 8011fd0:	6023      	str	r3, [r4, #0]
 8011fd2:	bd38      	pop	{r3, r4, r5, pc}
 8011fd4:	20009980 	.word	0x20009980

08011fd8 <_malloc_usable_size_r>:
 8011fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011fdc:	1f18      	subs	r0, r3, #4
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	bfbc      	itt	lt
 8011fe2:	580b      	ldrlt	r3, [r1, r0]
 8011fe4:	18c0      	addlt	r0, r0, r3
 8011fe6:	4770      	bx	lr

08011fe8 <_init>:
 8011fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fea:	bf00      	nop
 8011fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011fee:	bc08      	pop	{r3}
 8011ff0:	469e      	mov	lr, r3
 8011ff2:	4770      	bx	lr

08011ff4 <_fini>:
 8011ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ff6:	bf00      	nop
 8011ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ffa:	bc08      	pop	{r3}
 8011ffc:	469e      	mov	lr, r3
 8011ffe:	4770      	bx	lr
