## Folder Organisation

Lab3 is organised in the following folders:

- material: the directory containing all the provided material

- src: the directory containing the VHDL files of the processor

- tb: the directory containing the VHDL and the verilog files of the test-bench

- sim: the directory containing the project files created by modelsim and the simulation scripts

- syn: the directory containing the synthesis scripts and the working files produced by the logic synthesizer

- netlist: the directory containing the verilog output netlists of the synthesis and the place & route processes

- vcd: the directory containing the vcd files (record switching activity from modelsim)

- saif: the directory containing the saif files (converted switching activity for synthesis)

- innovus: the directory containing the place and route files and results

![alt text](https://github.com/drvladbancila/ISA_GR16/LAB3/innovus/snapshot/basic_version/ss_riscv_lite.place.gif)

