Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 18 21:11:01 2020
| Host         : umma running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_cdc -details -verbose -file ./Impl/TopDown/top-post-link-cdc.txt
| Design       : mkPcieTop
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------

CDC Report

ID      Severity  Count  Description
------  --------  -----  ----------------------------------------------
CDC-1   Critical      2  1-bit unknown CDC circuitry
CDC-3   Info         92  1-bit synchronized with ASYNC_REG property
CDC-7   Critical     11  Asynchronous reset unknown CDC circuitry
CDC-15  Warning     521  Clock enable controlled CDC structure detected

Source Clock: userclk2
Destination Clock: clkgen_pll_CLKOUT0
CDC Type: Safely Timed

Row  ID     Severity  Description                  Depth  Exception                Source (From)                                                Destination (To)
---  -----  --------  ---------------------------  -----  -----------------------  -----------------------------------------------------------  --------------------------------------------------
  1  CDC-1  Critical  1-bit unknown CDC circuitry      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C  host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D

Source Clock: userclk2
Destination Clock: clkgen_pll_CLKOUT1
CDC Type: Safely Timed

Row  ID      Severity  Description                                     Depth  Exception                Source (From)                                                                Destination (To)
---  ------  --------  ----------------------------------------------  -----  -----------------------  ---------------------------------------------------------------------------  ----------------------------------------------------------------------------
  1  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[1]/C  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[0]/D
  2  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[2]/C  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[1]/D
  3  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[3]/C  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[2]/D
  4  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[4]/C  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[3]/D
  5  CDC-1   Critical  1-bit unknown CDC circuitry                         0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  host_pcieHostTop_ep7/portalReset/reset_meta_reg/D
  6  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK         memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[0]/D
  7  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK      memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[1]/D
  8  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK         memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[2]/D
  9  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK      memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[3]/D
 10  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK         memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[4]/D
 11  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK      memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[5]/D
 12  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK        memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[6]/D
 13  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK     memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[7]/D
 14  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK        memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[8]/D
 15  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK     memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[9]/D
 16  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK        memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[10]/D
 17  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK     memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[11]/D
 18  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[12]/D
 19  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[13]/D
 20  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[14]/D
 21  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[15]/D
 22  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[16]/D
 23  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[17]/D
 24  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[18]/D
 25  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[19]/D
 26  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[20]/D
 27  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[21]/D
 28  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[22]/D
 29  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[23]/D
 30  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[24]/D
 31  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[25]/D
 32  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[26]/D
 33  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[27]/D
 34  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[28]/D
 35  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[29]/D
 36  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[30]/D
 37  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[31]/D
 38  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[32]/D
 39  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[33]/D
 40  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[34]/D
 41  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[35]/D
 42  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[36]/D
 43  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[37]/D
 44  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[38]/D
 45  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[39]/D
 46  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[40]/D
 47  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[41]/D
 48  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[42]/D
 49  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[43]/D
 50  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[44]/D
 51  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[45]/D
 52  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[46]/D
 53  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[47]/D
 54  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[48]/D
 55  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[49]/D
 56  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[50]/D
 57  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[51]/D
 58  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[52]/D
 59  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[53]/D
 60  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[54]/D
 61  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[55]/D
 62  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[56]/D
 63  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[57]/D
 64  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[58]/D
 65  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[59]/D
 66  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[60]/D
 67  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[61]/D
 68  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[62]/D
 69  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[63]/D
 70  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[64]/D
 71  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMC_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[65]/D
 72  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMA/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[66]/D
 73  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMA_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[67]/D
 74  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMB/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[68]/D
 75  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMB_D1/CLK    memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[69]/D
 76  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMC/CLK       memCnx_1_0_readCnx_dataCnx_synchronizer/dDoutReg_reg[70]/D
 77  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
 78  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
 79  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
 80  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
 81  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
 82  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[0]/CLR
 83  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/CLR
 84  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_readCnx_dataCnx_synchronizer/dNotEmptyReg_reg/CLR
 85  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[1]/C                    memCnx_1_0_readCnx_dataCnx_synchronizer/dSyncReg1_reg[0]/D
 86  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[2]/C                    memCnx_1_0_readCnx_dataCnx_synchronizer/dSyncReg1_reg[1]/D
 87  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[3]/C                    memCnx_1_0_readCnx_dataCnx_synchronizer/dSyncReg1_reg[2]/D
 88  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[4]/C                    memCnx_1_0_readCnx_dataCnx_synchronizer/dSyncReg1_reg[3]/D
 89  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/C                     memCnx_1_0_readCnx_reqCnx_synchronizer/sSyncReg1_reg[0]/D
 90  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[2]/C                     memCnx_1_0_readCnx_reqCnx_synchronizer/sSyncReg1_reg[1]/D
 91  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[3]/C                     memCnx_1_0_readCnx_reqCnx_synchronizer/sSyncReg1_reg[2]/D
 92  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[4]/C                     memCnx_1_0_readCnx_reqCnx_synchronizer/sSyncReg1_reg[3]/D
 93  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/C                   memCnx_1_0_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[0]/D
 94  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[2]/C                   memCnx_1_0_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[1]/D
 95  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[3]/C                   memCnx_1_0_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[2]/D
 96  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[4]/C                   memCnx_1_0_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[3]/D
 97  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK        memCnx_1_0_writeCnx_doneCnx_synchronizer/dDoutReg_reg[0]/D
 98  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK     memCnx_1_0_writeCnx_doneCnx_synchronizer/dDoutReg_reg[1]/D
 99  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK        memCnx_1_0_writeCnx_doneCnx_synchronizer/dDoutReg_reg[2]/D
100  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK     memCnx_1_0_writeCnx_doneCnx_synchronizer/dDoutReg_reg[3]/D
101  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK        memCnx_1_0_writeCnx_doneCnx_synchronizer/dDoutReg_reg[4]/D
102  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK     memCnx_1_0_writeCnx_doneCnx_synchronizer/dDoutReg_reg[5]/D
103  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
104  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
105  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
106  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
107  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
108  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[0]/CLR
109  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[1]/CLR
110  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  memCnx_1_0_writeCnx_doneCnx_synchronizer/dNotEmptyReg_reg/CLR
111  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[1]/C                   memCnx_1_0_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[0]/D
112  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[2]/C                   memCnx_1_0_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[1]/D
113  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[3]/C                   memCnx_1_0_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[2]/D
114  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[4]/C                   memCnx_1_0_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[3]/D
115  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/C                    memCnx_1_0_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[0]/D
116  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[2]/C                    memCnx_1_0_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[1]/D
117  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[3]/C                    memCnx_1_0_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[2]/D
118  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[4]/C                    memCnx_1_0_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[3]/D
119  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/C                     portalCnx_readCnx_dataCnx_synchronizer/sSyncReg1_reg[0]/D
120  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[2]/C                     portalCnx_readCnx_dataCnx_synchronizer/sSyncReg1_reg[1]/D
121  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[3]/C                     portalCnx_readCnx_dataCnx_synchronizer/sSyncReg1_reg[2]/D
122  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[4]/C                     portalCnx_readCnx_dataCnx_synchronizer/sSyncReg1_reg[3]/D
123  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK           portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[0]/D
124  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK        portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[1]/D
125  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK           portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[2]/D
126  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK        portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[3]/D
127  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK           portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[4]/D
128  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK        portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[5]/D
129  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK          portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[6]/D
130  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK       portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[7]/D
131  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK          portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[8]/D
132  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK       portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[9]/D
133  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK          portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[10]/D
134  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK       portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[11]/D
135  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[12]/D
136  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[13]/D
137  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[14]/D
138  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[15]/D
139  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[16]/D
140  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[17]/D
141  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[18]/D
142  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[19]/D
143  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[20]/D
144  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[21]/D
145  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[22]/D
146  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[23]/D
147  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[24]/D
148  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[25]/D
149  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[26]/D
150  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[27]/D
151  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[28]/D
152  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[29]/D
153  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[30]/D
154  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[31]/D
155  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[32]/D
156  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[33]/D
157  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[34]/D
158  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[35]/D
159  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[36]/D
160  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[37]/D
161  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[38]/D
162  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[39]/D
163  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[40]/D
164  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[41]/D
165  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[42]/D
166  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[43]/D
167  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[44]/D
168  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[45]/D
169  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC/CLK         portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[46]/D
170  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC_D1/CLK      portalCnx_readCnx_reqCnx_synchronizer/dDoutReg_reg[47]/D
171  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
172  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
173  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
174  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
175  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
176  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]/CLR
177  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/CLR
178  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_readCnx_reqCnx_synchronizer/dNotEmptyReg_reg/CLR
179  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[1]/C                      portalCnx_readCnx_reqCnx_synchronizer/dSyncReg1_reg[0]/D
180  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[2]/C                      portalCnx_readCnx_reqCnx_synchronizer/dSyncReg1_reg[1]/D
181  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[3]/C                      portalCnx_readCnx_reqCnx_synchronizer/dSyncReg1_reg[2]/D
182  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[4]/C                      portalCnx_readCnx_reqCnx_synchronizer/dSyncReg1_reg[3]/D
183  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK         portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[0]/D
184  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK      portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[1]/D
185  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK         portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[2]/D
186  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK      portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[3]/D
187  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK         portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[4]/D
188  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK      portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[5]/D
189  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK        portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[6]/D
190  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK     portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[7]/D
191  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK        portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[8]/D
192  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK     portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[9]/D
193  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK        portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[10]/D
194  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK     portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[11]/D
195  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[12]/D
196  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[13]/D
197  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[14]/D
198  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[15]/D
199  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[16]/D
200  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[17]/D
201  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[18]/D
202  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[19]/D
203  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[20]/D
204  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[21]/D
205  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[22]/D
206  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[23]/D
207  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[24]/D
208  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[25]/D
209  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[26]/D
210  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[27]/D
211  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[28]/D
212  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[29]/D
213  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[30]/D
214  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[31]/D
215  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[32]/D
216  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[33]/D
217  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[34]/D
218  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[35]/D
219  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_38/RAMA/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[36]/D
220  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_38/RAMA_D1/CLK    portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[37]/D
221  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_38/RAMB/CLK       portalCnx_writeCnx_dataCnx_synchronizer/dDoutReg_reg[38]/D
222  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
223  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
224  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
225  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
226  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
227  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[0]/CLR
228  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/CLR
229  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg/CLR
230  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[1]/C                    portalCnx_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[0]/D
231  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[2]/C                    portalCnx_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[1]/D
232  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[3]/C                    portalCnx_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[2]/D
233  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[4]/C                    portalCnx_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[3]/D
234  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[1]/C                    portalCnx_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[0]/D
235  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[2]/C                    portalCnx_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[1]/D
236  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[3]/C                    portalCnx_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[2]/D
237  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[4]/C                    portalCnx_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[3]/D
238  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK          portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[0]/D
239  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK       portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[1]/D
240  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK          portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[2]/D
241  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK       portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[3]/D
242  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK          portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[4]/D
243  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK       portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[5]/D
244  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK         portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[6]/D
245  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK      portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[7]/D
246  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK         portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[8]/D
247  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK      portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[9]/D
248  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK         portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[10]/D
249  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK      portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[11]/D
250  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[12]/D
251  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[13]/D
252  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[14]/D
253  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[15]/D
254  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[16]/D
255  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[17]/D
256  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[18]/D
257  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[19]/D
258  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[20]/D
259  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[21]/D
260  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[22]/D
261  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[23]/D
262  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[24]/D
263  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[25]/D
264  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[26]/D
265  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[27]/D
266  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[28]/D
267  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[29]/D
268  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[30]/D
269  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[31]/D
270  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[32]/D
271  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[33]/D
272  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[34]/D
273  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[35]/D
274  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[36]/D
275  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[37]/D
276  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[38]/D
277  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[39]/D
278  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[40]/D
279  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[41]/D
280  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[42]/D
281  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[43]/D
282  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[44]/D
283  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[45]/D
284  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC/CLK        portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[46]/D
285  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC_D1/CLK     portalCnx_writeCnx_reqCnx_synchronizer/dDoutReg_reg[47]/D
286  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
287  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
288  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
289  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
290  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
291  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]/CLR
292  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/CLR
293  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C                  portalCnx_writeCnx_reqCnx_synchronizer/dNotEmptyReg_reg/CLR
294  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[1]/C                     portalCnx_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[0]/D
295  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[2]/C                     portalCnx_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[1]/D
296  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[3]/C                     portalCnx_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[2]/D
297  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[4]/C                     portalCnx_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[3]/D

Source Clock: clk_125mhz_mux_x1y0
Destination Clock: userclk2
CDC Type: User Ignored

Row  ID     Severity  Description                                 Depth  Exception   Source (From)                                                                     Destination (To)
---  -----  --------  ------------------------------------------  -----  ----------  --------------------------------------------------------------------------------  -------------------------------------------------------------------------------------
  1  CDC-3  Info      1-bit synchronized with ASYNC_REG property      3  False Path  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK  host_pcieHostTop_ep7/pcie_ep/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  2  CDC-3  Info      1-bit synchronized with ASYNC_REG property      3  False Path  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D

Source Clock: clk_250mhz_mux_x1y0
Destination Clock: userclk2
CDC Type: User Ignored

Row  ID     Severity  Description                                 Depth  Exception   Source (From)                                                                     Destination (To)
---  -----  --------  ------------------------------------------  -----  ----------  --------------------------------------------------------------------------------  -------------------------------------------------------------------------------------
  1  CDC-3  Info      1-bit synchronized with ASYNC_REG property      3  False Path  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK  host_pcieHostTop_ep7/pcie_ep/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  2  CDC-3  Info      1-bit synchronized with ASYNC_REG property      3  False Path  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D

Source Clock: clkgen_pll_CLKOUT1
Destination Clock: userclk2
CDC Type: Safely Timed

Row  ID      Severity  Description                                     Depth  Exception                Source (From)                                                                              Destination (To)
---  ------  --------  ----------------------------------------------  -----  -----------------------  -----------------------------------------------------------------------------------------  ------------------------------------------------------------------------------
  1  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/fifoMem_reg_0_7_0_3/RAMA/CLK     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dDoutReg_reg[0]/D
  2  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/fifoMem_reg_0_7_0_3/RAMA_D1/CLK  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dDoutReg_reg[1]/D
  3  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/fifoMem_reg_0_7_0_3/RAMB/CLK     GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dDoutReg_reg[2]/D
  4  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/fifoMem_reg_0_7_0_3/RAMB_D1/CLK  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dDoutReg_reg[3]/D
  5  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[0]/PRE
  6  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[1]/PRE
  7  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[2]/CLR
  8  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[3]/CLR
  9  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[4]/CLR
 10  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[0]/CLR
 11  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[1]/CLR
 12  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dNotEmptyReg_reg/CLR
 13  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[1]/C                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[0]/D
 14  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[2]/C                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[1]/D
 15  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[3]/C                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[2]/D
 16  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[4]/C                GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[3]/D
 17  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/C                                  memCnx_1_0_readCnx_dataCnx_synchronizer/sSyncReg1_reg[0]/D
 18  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[2]/C                                  memCnx_1_0_readCnx_dataCnx_synchronizer/sSyncReg1_reg[1]/D
 19  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[3]/C                                  memCnx_1_0_readCnx_dataCnx_synchronizer/sSyncReg1_reg[2]/D
 20  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[4]/C                                  memCnx_1_0_readCnx_dataCnx_synchronizer/sSyncReg1_reg[3]/D
 21  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK                        memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[0]/D
 22  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK                     memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[1]/D
 23  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK                        memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[2]/D
 24  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK                     memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[3]/D
 25  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK                        memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[4]/D
 26  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK                     memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[5]/D
 27  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK                       memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[6]/D
 28  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK                    memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[7]/D
 29  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK                       memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[8]/D
 30  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK                    memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[9]/D
 31  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK                       memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[10]/D
 32  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK                    memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[11]/D
 33  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[12]/D
 34  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[13]/D
 35  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[14]/D
 36  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[15]/D
 37  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[16]/D
 38  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[17]/D
 39  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[18]/D
 40  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[19]/D
 41  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[20]/D
 42  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[21]/D
 43  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[22]/D
 44  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[23]/D
 45  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[24]/D
 46  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[25]/D
 47  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[26]/D
 48  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[27]/D
 49  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[28]/D
 50  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[29]/D
 51  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[30]/D
 52  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[31]/D
 53  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[32]/D
 54  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[33]/D
 55  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[34]/D
 56  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[35]/D
 57  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[36]/D
 58  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[37]/D
 59  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[38]/D
 60  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[39]/D
 61  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[40]/D
 62  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[41]/D
 63  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[42]/D
 64  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[43]/D
 65  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[44]/D
 66  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[45]/D
 67  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[46]/D
 68  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[47]/D
 69  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[48]/D
 70  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[49]/D
 71  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[50]/D
 72  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[51]/D
 73  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[52]/D
 74  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[53]/D
 75  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_54_55/RAMA/CLK                      memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[54]/D
 76  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/fifoMem_reg_0_7_54_55/RAMA_D1/CLK                   memCnx_1_0_readCnx_reqCnx_synchronizer/dDoutReg_reg[55]/D
 77  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
 78  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
 79  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
 80  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
 81  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
 82  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]/CLR
 83  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/CLR
 84  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_readCnx_reqCnx_synchronizer/dNotEmptyReg_reg/CLR
 85  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[1]/C                                   memCnx_1_0_readCnx_reqCnx_synchronizer/dSyncReg1_reg[0]/D
 86  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[2]/C                                   memCnx_1_0_readCnx_reqCnx_synchronizer/dSyncReg1_reg[1]/D
 87  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[3]/C                                   memCnx_1_0_readCnx_reqCnx_synchronizer/dSyncReg1_reg[2]/D
 88  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_readCnx_reqCnx_synchronizer/sGEnqPtr_reg[4]/C                                   memCnx_1_0_readCnx_reqCnx_synchronizer/dSyncReg1_reg[3]/D
 89  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK                      memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[0]/D
 90  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK                   memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[1]/D
 91  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK                      memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[2]/D
 92  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK                   memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[3]/D
 93  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK                      memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[4]/D
 94  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK                   memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[5]/D
 95  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK                     memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[6]/D
 96  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK                  memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[7]/D
 97  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK                     memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[8]/D
 98  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK                  memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[9]/D
 99  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK                     memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[10]/D
100  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK                  memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[11]/D
101  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[12]/D
102  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[13]/D
103  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[14]/D
104  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[15]/D
105  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[16]/D
106  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[17]/D
107  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[18]/D
108  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[19]/D
109  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[20]/D
110  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[21]/D
111  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[22]/D
112  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[23]/D
113  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[24]/D
114  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[25]/D
115  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[26]/D
116  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[27]/D
117  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[28]/D
118  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[29]/D
119  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[30]/D
120  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[31]/D
121  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[32]/D
122  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[33]/D
123  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[34]/D
124  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[35]/D
125  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[36]/D
126  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[37]/D
127  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[38]/D
128  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[39]/D
129  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[40]/D
130  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[41]/D
131  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[42]/D
132  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[43]/D
133  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[44]/D
134  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[45]/D
135  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[46]/D
136  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[47]/D
137  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[48]/D
138  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[49]/D
139  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[50]/D
140  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[51]/D
141  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[52]/D
142  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[53]/D
143  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[54]/D
144  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[55]/D
145  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[56]/D
146  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[57]/D
147  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[58]/D
148  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_54_59/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[59]/D
149  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[60]/D
150  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[61]/D
151  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[62]/D
152  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[63]/D
153  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[64]/D
154  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_60_65/RAMC_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[65]/D
155  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMA/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[66]/D
156  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMA_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[67]/D
157  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMB/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[68]/D
158  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMB_D1/CLK                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[69]/D
159  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/fifoMem_reg_0_7_66_70/RAMC/CLK                    memCnx_1_0_writeCnx_dataCnx_synchronizer/dDoutReg_reg[70]/D
160  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
161  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
162  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
163  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
164  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
165  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[0]/CLR
166  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/CLR
167  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_dataCnx_synchronizer/dNotEmptyReg_reg/CLR
168  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[1]/C                                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[0]/D
169  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[2]/C                                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[1]/D
170  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[3]/C                                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[2]/D
171  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_dataCnx_synchronizer/sGEnqPtr_reg[4]/C                                 memCnx_1_0_writeCnx_dataCnx_synchronizer/dSyncReg1_reg[3]/D
172  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[1]/C                                 memCnx_1_0_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[0]/D
173  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[2]/C                                 memCnx_1_0_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[1]/D
174  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[3]/C                                 memCnx_1_0_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[2]/D
175  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[4]/C                                 memCnx_1_0_writeCnx_doneCnx_synchronizer/sSyncReg1_reg[3]/D
176  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[0]/D
177  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK                    memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[1]/D
178  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[2]/D
179  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK                    memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[3]/D
180  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[4]/D
181  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK                    memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[5]/D
182  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK                      memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[6]/D
183  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK                   memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[7]/D
184  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK                      memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[8]/D
185  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK                   memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[9]/D
186  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK                      memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[10]/D
187  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK                   memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[11]/D
188  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[12]/D
189  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[13]/D
190  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[14]/D
191  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[15]/D
192  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[16]/D
193  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[17]/D
194  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[18]/D
195  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[19]/D
196  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[20]/D
197  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[21]/D
198  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[22]/D
199  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[23]/D
200  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[24]/D
201  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[25]/D
202  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[26]/D
203  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[27]/D
204  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[28]/D
205  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[29]/D
206  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[30]/D
207  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[31]/D
208  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[32]/D
209  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[33]/D
210  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[34]/D
211  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[35]/D
212  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[36]/D
213  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[37]/D
214  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[38]/D
215  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[39]/D
216  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[40]/D
217  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_36_41/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[41]/D
218  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[42]/D
219  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[43]/D
220  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[44]/D
221  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[45]/D
222  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[46]/D
223  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_42_47/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[47]/D
224  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[48]/D
225  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[49]/D
226  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[50]/D
227  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMB_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[51]/D
228  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[52]/D
229  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_48_53/RAMC_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[53]/D
230  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_54_55/RAMA/CLK                     memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[54]/D
231  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/fifoMem_reg_0_7_54_55/RAMA_D1/CLK                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dDoutReg_reg[55]/D
232  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
233  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
234  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
235  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
236  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
237  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[0]/CLR
238  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/CLR
239  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C                                       memCnx_1_0_writeCnx_reqCnx_synchronizer/dNotEmptyReg_reg/CLR
240  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[1]/C                                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[0]/D
241  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[2]/C                                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[1]/D
242  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[3]/C                                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[2]/D
243  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  memCnx_1_0_writeCnx_reqCnx_synchronizer/sGEnqPtr_reg[4]/C                                  memCnx_1_0_writeCnx_reqCnx_synchronizer/dSyncReg1_reg[3]/D
244  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK                        portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[0]/D
245  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK                     portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[1]/D
246  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK                        portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[2]/D
247  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK                     portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[3]/D
248  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK                        portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[4]/D
249  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK                     portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[5]/D
250  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA/CLK                       portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[6]/D
251  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMA_D1/CLK                    portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[7]/D
252  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB/CLK                       portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[8]/D
253  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMB_D1/CLK                    portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[9]/D
254  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC/CLK                       portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[10]/D
255  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_6_11/RAMC_D1/CLK                    portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[11]/D
256  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[12]/D
257  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMA_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[13]/D
258  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[14]/D
259  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMB_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[15]/D
260  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[16]/D
261  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_12_17/RAMC_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[17]/D
262  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[18]/D
263  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMA_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[19]/D
264  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[20]/D
265  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMB_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[21]/D
266  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[22]/D
267  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_18_23/RAMC_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[23]/D
268  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[24]/D
269  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMA_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[25]/D
270  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[26]/D
271  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMB_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[27]/D
272  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[28]/D
273  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_24_29/RAMC_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[29]/D
274  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[30]/D
275  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMA_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[31]/D
276  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[32]/D
277  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMB_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[33]/D
278  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[34]/D
279  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_30_35/RAMC_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[35]/D
280  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_38/RAMA/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[36]/D
281  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_38/RAMA_D1/CLK                   portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[37]/D
282  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/fifoMem_reg_0_7_36_38/RAMB/CLK                      portalCnx_readCnx_dataCnx_synchronizer/dDoutReg_reg[38]/D
283  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
284  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
285  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
286  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
287  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
288  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[0]/CLR
289  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/CLR
290  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_readCnx_dataCnx_synchronizer/dNotEmptyReg_reg/CLR
291  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[1]/C                                   portalCnx_readCnx_dataCnx_synchronizer/dSyncReg1_reg[0]/D
292  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[2]/C                                   portalCnx_readCnx_dataCnx_synchronizer/dSyncReg1_reg[1]/D
293  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[3]/C                                   portalCnx_readCnx_dataCnx_synchronizer/dSyncReg1_reg[2]/D
294  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_dataCnx_synchronizer/sGEnqPtr_reg[4]/C                                   portalCnx_readCnx_dataCnx_synchronizer/dSyncReg1_reg[3]/D
295  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/C                                    portalCnx_readCnx_reqCnx_synchronizer/sSyncReg1_reg[0]/D
296  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[2]/C                                    portalCnx_readCnx_reqCnx_synchronizer/sSyncReg1_reg[1]/D
297  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[3]/C                                    portalCnx_readCnx_reqCnx_synchronizer/sSyncReg1_reg[2]/D
298  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_readCnx_reqCnx_synchronizer/dGDeqPtr_reg[4]/C                                    portalCnx_readCnx_reqCnx_synchronizer/sSyncReg1_reg[3]/D
299  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[1]/C                                  portalCnx_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[0]/D
300  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[2]/C                                  portalCnx_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[1]/D
301  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[3]/C                                  portalCnx_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[2]/D
302  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_dataCnx_synchronizer/dGDeqPtr_reg[4]/C                                  portalCnx_writeCnx_dataCnx_synchronizer/sSyncReg1_reg[3]/D
303  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA/CLK                       portalCnx_writeCnx_doneCnx_synchronizer/dDoutReg_reg[0]/D
304  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMA_D1/CLK                    portalCnx_writeCnx_doneCnx_synchronizer/dDoutReg_reg[1]/D
305  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB/CLK                       portalCnx_writeCnx_doneCnx_synchronizer/dDoutReg_reg[2]/D
306  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMB_D1/CLK                    portalCnx_writeCnx_doneCnx_synchronizer/dDoutReg_reg[3]/D
307  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC/CLK                       portalCnx_writeCnx_doneCnx_synchronizer/dDoutReg_reg[4]/D
308  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/fifoMem_reg_0_7_0_5/RAMC_D1/CLK                    portalCnx_writeCnx_doneCnx_synchronizer/dDoutReg_reg[5]/D
309  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[0]/PRE
310  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[1]/PRE
311  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[2]/CLR
312  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[3]/CLR
313  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr1_reg[4]/CLR
314  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[0]/CLR
315  CDC-15  Warning   Clock enable controlled CDC structure detected      0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dGDeqPtr_reg[1]/CLR
316  CDC-7   Critical  Asynchronous reset unknown CDC circuitry            0  Max Delay Datapath Only  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__2/C                                portalCnx_writeCnx_doneCnx_synchronizer/dNotEmptyReg_reg/CLR
317  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[1]/C                                  portalCnx_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[0]/D
318  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[2]/C                                  portalCnx_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[1]/D
319  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[3]/C                                  portalCnx_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[2]/D
320  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_doneCnx_synchronizer/sGEnqPtr_reg[4]/C                                  portalCnx_writeCnx_doneCnx_synchronizer/dSyncReg1_reg[3]/D
321  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[1]/C                                   portalCnx_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[0]/D
322  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[2]/C                                   portalCnx_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[1]/D
323  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[3]/C                                   portalCnx_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[2]/D
324  CDC-3   Info      1-bit synchronized with ASYNC_REG property          2  Max Delay Datapath Only  portalCnx_writeCnx_reqCnx_synchronizer/dGDeqPtr_reg[4]/C                                   portalCnx_writeCnx_reqCnx_synchronizer/sSyncReg1_reg[3]/D

