SH SERIES C/C++ Compiler (V.9.02.00.003)                                                         08-Sep-2023 13:46:31  PAGE    1

************ OBJECT LISTING ************

FILE NAME: C:\Users\SeijiYamazaki\Documents\Quickgene\Soft_Firm\QuickGene_Project2\apsh2a2a.c

SCT OFFSET   CODE       C LABEL     INSTRUCTION OPERAND    COMMENT

           apsh2a2a.c          1    /****************************************************************************
           apsh2a2a.c          2    * NORTi ボード依存 サンプルサブルーチン (AP-SH2A-2A)                        *
           apsh2a2a.c          3    *                                                                           *
           apsh2a2a.c          4    *  Copyright (c) 2010, MiSPO Co., Ltd.                                      *
           apsh2a2a.c          5    *  All rights reserved.                                                     *
           apsh2a2a.c          6    *                                                                           *
           apsh2a2a.c          7    * 2010-11-04 Created                                                     SZ *
           apsh2a2a.c          8    ****************************************************************************/
           apsh2a2a.c          9    
           apsh2a2a.c         10    #include <machine.h>
           apsh2a2a.c         11    #include "kernel.h"
           apsh2a2a.c         12    #include "sh7237.h"
           apsh2a2a.c         13    #include "iodefine.h"
           apsh2a2a.c         14    #include "sub.h"
           apsh2a2a.c         15    
           apsh2a2a.c         16    #ifdef __HITACHI__
           apsh2a2a.c         17    #pragma noregsave(ini_cpu)
           apsh2a2a.c         18    #endif
           apsh2a2a.c         19    
           apsh2a2a.c         20    /*****************************************************************************
           apsh2a2a.c         21    * Initialize port (★ Please customize !!)
           apsh2a2a.c         22    *
           apsh2a2a.c         23    ******************************************************************************/
           apsh2a2a.c         24    
           apsh2a2a.c         25    //#define sdram_mode  (*(volatile unsigned short *)(0xFFFC5040))
           apsh2a2a.c         26    
           apsh2a2a.c         27    void ini_cpu(void)
P   00000000              _ini_cpu:                        ; function: ini_cpu
                                                           ; frame size=0
           apsh2a2a.c         28    {
           apsh2a2a.c         29        /* ==== CPG setting ==== */
           apsh2a2a.c         30        CPG.FRQCR.WORD  = 0x0303;     /* Clock-in =  10MHz */
    00000000 06E00010               MOVI20      #-131056,R6; H'FFFE0010
    00000004 01000303               MOVI20      #771,R1    ; H'00000303
    00000008 2611                   MOV.W       R1,@R6
           apsh2a2a.c         31                                        /* I-clock  = 160MHz */
           apsh2a2a.c         32                                        /* B-clock  =  40MHz */
           apsh2a2a.c         33                                        /* P-clock  =  40MHz */
           apsh2a2a.c         34        
           apsh2a2a.c         35    
           apsh2a2a.c         36        /* ---- Inserting 32 NOP instructions ---- */
           apsh2a2a.c         37        nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
    0000000A 0009                   NOP
    0000000C 0009                   NOP
    0000000E 0009                   NOP
    00000010 0009                   NOP
    00000012 0009                   NOP
    00000014 0009                   NOP
    00000016 0009                   NOP
    00000018 0009                   NOP
           apsh2a2a.c         38        nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
    0000001A 0009                   NOP
    0000001C 0009                   NOP
    0000001E 0009                   NOP
    00000020 0009                   NOP
    00000022 0009                   NOP
    00000024 0009                   NOP
    00000026 0009                   NOP
    00000028 0009                   NOP
           apsh2a2a.c         39        nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
    0000002A 0009                   NOP
    0000002C 0009                   NOP
    0000002E 0009                   NOP
    00000030 0009                   NOP
    00000032 0009                   NOP
    00000034 0009                   NOP
    00000036 0009                   NOP
    00000038 0009                   NOP
           apsh2a2a.c         40        nop(); nop(); nop(); nop(); nop(); nop(); nop(); nop();
    0000003A 0009                   NOP
    0000003C 0009                   NOP
    0000003E 0009                   NOP
    00000040 0009                   NOP
    00000042 0009                   NOP
    00000044 0009                   NOP
    00000046 0009                   NOP
    00000048 0009                   NOP
           apsh2a2a.c         41        
           apsh2a2a.c         42        CPG.MCLKCR.BYTE = 0x41;           /* MTU2S = 80MHz */
    0000004A E441                   MOV         #65,R4     ; H'00000041
           apsh2a2a.c         43        CPG.ACLKCR.BYTE = 0x43;           /* AD    = 40MHz */
    0000004C E543                   MOV         #67,R5     ; H'00000043
    0000004E E71A                   MOV         #26,R7     ; H'0000001A
    00000050 36410400               MOV.B       R4,@(1024:12,R6)
    00000054 36510404               MOV.B       R5,@(1028:12,R6)
           apsh2a2a.c         44    
           apsh2a2a.c         45    
           apsh2a2a.c         46        /* ==== Enable module clock ==== */
           apsh2a2a.c         47        STB.CR3.BYTE = 0x1A;            /* Module Standby Clear */
    00000058 7604                   ADD         #4,R6
           apsh2a2a.c         48                                        /* HIZ,MTU2S,MTU2,Reserve(1),Reserve(1),ADC0,Reserve(1),FLASH */
           apsh2a2a.c         49    
           apsh2a2a.c         50        STB.CR4.BYTE = 0xE3;            /* Module Standby Clear */
    0000005A E1E3                   MOV         #-29,R1    ; H'FFFFFFE3
    0000005C 367103F4               MOV.B       R7,@(1012:12,R6)
    00000060 361103F8               MOV.B       R1,@(1016:12,R6)
           apsh2a2a.c         51                                        /* Reserve(1),Reserve(1),Reserve(1),SCIF3,Reserve(0),CMT,Reserve(1),Reserve(1) */
           apsh2a2a.c         52    
           apsh2a2a.c         53        STB.CR5.BYTE = 0x18;            /* Module Standby Clear */
    00000064 E418                   MOV         #24,R4     ; H'00000018
           apsh2a2a.c         54                                        /* SCI0,SCI1,SCI2,Reserve(1),Reserve(1),ADC1,ADC2,RSPI */
           apsh2a2a.c         55        
           apsh2a2a.c         56        STB.CR6.BYTE = 0xCF;            /* USB: Using USBXTAL/USBEXTAL for USBCLK. */
    00000066 71EC                   ADD         #-20,R1
    00000068 36410404               MOV.B       R4,@(1028:12,R6)
    0000006C 36110408               MOV.B       R1,@(1032:12,R6)
           apsh2a2a.c         57                                        /* RCAN-ET */                               
           apsh2a2a.c         58    
           apsh2a2a.c         59    
           apsh2a2a.c         60    
           apsh2a2a.c         61      /* ==== Init SRAM ==== */
           apsh2a2a.c         62      /* Configure Pin Function Controller (PFC) */
           apsh2a2a.c         63      BSC.CS3BCR.BIT.BSZ = 1;                     // BSZ = 1      : CS3空間 = 8ビット
    00000070 06C00000               MOVI20      #-262144,R6; H'FFFC0000
           apsh2a2a.c         64      BSC.CS3WCR.BIT.WR  = 0x04;                  // 4cycle
           apsh2a2a.c         65    //    BSC.CS3WCR.BIT.WM  = 1;                 // 
           apsh2a2a.c         66    
           apsh2a2a.c         67      PFC.PACRH1.BIT.PA17MD = 1;                  // Set RD#
           apsh2a2a.c         68      PFC.PACRH1.BIT.PA16MD = 1;                  // Set WRL#
           apsh2a2a.c         69      PFC.PACRL4.BIT.PA15MD = 1;                  // Set WRH#
           apsh2a2a.c         70      PFC.PACRL3.BIT.PA9MD  = 1;                  // Set CS3#
           apsh2a2a.c         71    
           apsh2a2a.c         72      PFC.PBCRL1.WORD = 0x0011;                   // Set A17:A16
    00000074 E111                   MOV         #17,R1     ; H'00000011
    00000076 05F0F9FF               MOVI20      #-1537,R5  ; H'FFFFF9FF
    0000007A 5464                   MOV.L       @(16,R6),R4
    0000007C 02F0F87F               MOVI20      #-1921,R2  ; H'FFFFF87F
    00000080 2459                   AND         R5,R4
    00000082 E502                   MOV         #2,R5      ; H'00000002
    00000084 4518                   SHLL8       R5
    00000086 245B                   OR          R5,R4
    00000088 1644                   MOV.L       R4,@(16,R6)
    0000008A 576D                   MOV.L       @(52,R6),R7
           apsh2a2a.c         73      PFC.PCCRL4.WORD = 0x1111;                   // Set A15:A12
           apsh2a2a.c         74      PFC.PCCRL3.WORD = 0x1111;                   // Set A11:A8
           apsh2a2a.c         75      PFC.PCCRL2.WORD = 0x1111;                   // Set A7:A4
           apsh2a2a.c         76      PFC.PCCRL1.WORD = 0x1111;                   // Set A3:A0
           apsh2a2a.c         77    
           apsh2a2a.c         78      PFC.PDCRL2.WORD = 0x1111;                   // Set D7:D4
           apsh2a2a.c         79      PFC.PDCRL1.WORD = 0x1111;                   // Set D3:D0
           apsh2a2a.c         80    
           apsh2a2a.c         81    //    BSC.CS3BCR.LONG = 0x02400200;               // 8bitアクセス
           apsh2a2a.c         82    //    BSC.CS3WCR.LONG = 0x00000940;
           apsh2a2a.c         83    
           apsh2a2a.c         84      // USART設定
           apsh2a2a.c         85      PFC.PACRL1.BIT.PA1MD    = 0x6;  /* Set TXD0 */
           apsh2a2a.c         86      PFC.PACRL1.BIT.PA0MD    = 0x6;  /* Set RXD0 */
           apsh2a2a.c         87      
           apsh2a2a.c         88      // SIO2
           apsh2a2a.c         89      PFC.PECRL3.BIT.PE10MD = 6;                  // PE10モード : TXD2出力    (SCI)
    0000008C 0300020E               MOVI20      #526,R3    ; H'0000020E
    00000090 2729                   AND         R2,R7
           apsh2a2a.c         90      PFC.PECRL2.BIT.PE7MD  = 6;                  // PE7 モード : RXD2入力    (SCI)
           apsh2a2a.c         91    
           apsh2a2a.c         92      // EEPROM設定
           apsh2a2a.c         93      PFC.PACRL2.BIT.PA6MD    = 0x05; /* Set RSPCK*/
           apsh2a2a.c         94      PFC.PACRL2.BIT.PA7MD    = 0x05; /* Set MOSI */
           apsh2a2a.c         95      PFC.PACRL3.BIT.PA8MD    = 0x05; /* Set MISO */
           apsh2a2a.c         96      PFC.PECRL3.BIT.PE8MD    = 0x05; /* Set SSL0 */
           apsh2a2a.c         97    
           apsh2a2a.c         98      
           apsh2a2a.c         99      
           apsh2a2a.c        100      // MTU2
           apsh2a2a.c        101      
           apsh2a2a.c        102      
           apsh2a2a.c        103      
           apsh2a2a.c        104      
           apsh2a2a.c        105      
           apsh2a2a.c        106      
           apsh2a2a.c        107      
           apsh2a2a.c        108      
           apsh2a2a.c        109      
           apsh2a2a.c        110      // WDT設定
           apsh2a2a.c        111      PE.DR.BIT.B1 = 0;                           // PE1 : 出力初期値 = L
    00000092 02E03A00               MOVI20      #-116224,R2; H'FFFE3A00
    00000096 275B                   OR          R5,R7
    00000098 167D                   MOV.L       R7,@(52,R6)
    0000009A 06E03804               MOVI20      #-116732,R6; H'FFFE3804
    0000009E 07001111               MOVI20      #4369,R7   ; H'00001111
    000000A2 846B                   MOV.B       @(11,R6),R0
    000000A4 336C                   ADD         R6,R3
    000000A6 C98F                   AND         #143,R0
    000000A8 860C                   BSET        #4,R0
    000000AA 806B                   MOV.B       R0,@(11,R6)
    000000AC 846B                   MOV.B       @(11,R6),R0
    000000AE C9F8                   AND         #248,R0
    000000B0 8608                   BSET        #0,R0
    000000B2 806B                   MOV.B       R0,@(11,R6)
    000000B4 846C                   MOV.B       @(12,R6),R0
    000000B6 C98F                   AND         #143,R0
    000000B8 860C                   BSET        #4,R0
    000000BA 806C                   MOV.B       R0,@(12,R6)
    000000BC 846F                   MOV.B       @(15,R6),R0
    000000BE C98F                   AND         #143,R0
    000000C0 860C                   BSET        #4,R0
    000000C2 806F                   MOV.B       R0,@(15,R6)
    000000C4 36111049               MOV.W       R1,@(146:12,R6)
    000000C8 E110                   MOV         #16,R1     ; H'00000010
    000000CA 316C                   ADD         R6,R1
    000000CC 36711086               MOV.W       R7,@(268:12,R6)
    000000D0 36711087               MOV.W       R7,@(270:12,R6)
    000000D4 36711088               MOV.W       R7,@(272:12,R6)
    000000D8 36711089               MOV.W       R7,@(274:12,R6)
    000000DC 367110C8               MOV.W       R7,@(400:12,R6)
    000000E0 367110C9               MOV.W       R7,@(402:12,R6)
    000000E4 8413                   MOV.B       @(3,R1),R0
    000000E6 C98F                   AND         #143,R0
    000000E8 CB60                   OR          #96,R0
    000000EA 8013                   MOV.B       R0,@(3,R1)
    000000EC 8413                   MOV.B       @(3,R1),R0
    000000EE C9F8                   AND         #248,R0
    000000F0 CB06                   OR          #6,R0
    000000F2 8013                   MOV.B       R0,@(3,R1)
    000000F4 6030                   MOV.B       @R3,R0
    000000F6 C9F8                   AND         #248,R0
    000000F8 CB06                   OR          #6,R0
    000000FA 2300                   MOV.B       R0,@R3
    000000FC 8432                   MOV.B       @(2,R3),R0
    000000FE C98F                   AND         #143,R0
    00000100 CB60                   OR          #96,R0
    00000102 8032                   MOV.B       R0,@(2,R3)
    00000104 6010                   MOV.B       @R1,R0
    00000106 C9F8                   AND         #248,R0
    00000108 CB05                   OR          #5,R0
    0000010A 2100                   MOV.B       R0,@R1
    0000010C 6010                   MOV.B       @R1,R0
    0000010E C98F                   AND         #143,R0
    00000110 CB50                   OR          #80,R0
    00000112 2100                   MOV.B       R0,@R1
    00000114 846F                   MOV.B       @(15,R6),R0
    00000116 C9F8                   AND         #248,R0
    00000118 CB05                   OR          #5,R0
    0000011A 806F                   MOV.B       R0,@(15,R6)
    0000011C 8431                   MOV.B       @(1,R3),R0
    0000011E C9F8                   AND         #248,R0
    00000120 CB05                   OR          #5,R0
    00000122 8031                   MOV.B       R0,@(1,R3)
    00000124 32190003               BCLR.B      #1,@(3,R2)
           apsh2a2a.c        112      PE.DR.BIT.B0 = 0;                           // PE0 : 出力初期値 = L
    00000128 32090003               BCLR.B      #0,@(3,R2)
           apsh2a2a.c        113      PFC.PEIORL.BIT.B1 = 1;                      // PE1 : 汎用出力
    0000012C 36191203               BSET.B      #1,@(515,R6)
           apsh2a2a.c        114      PFC.PEIORL.BIT.B0 = 1;                      // PE0 : 汎用出力
           apsh2a2a.c        115      
           apsh2a2a.c        116      // WDT設定
           apsh2a2a.c        117      // WdgStop、WdgStartにて対応
           apsh2a2a.c        118      
           apsh2a2a.c        119      
           apsh2a2a.c        120        /* ==== RAM access ==== */
           apsh2a2a.c        121      
           apsh2a2a.c        122      SYS.CR1.BIT.RAME5 = 1;
    00000130 02E00402               MOVI20      #-130046,R2; H'FFFE0402
    00000134 36091203               BSET.B      #0,@(515,R6)
    00000138 32591000               BSET.B      #5,@(0,R2)
           apsh2a2a.c        123      SYS.CR1.BIT.RAME4 = 1;
    0000013C 32491000               BSET.B      #4,@(0,R2)
           apsh2a2a.c        124      SYS.CR2.BIT.RAMWE5 = 1;
    00000140 32591002               BSET.B      #5,@(2,R2)
           apsh2a2a.c        125      SYS.CR2.BIT.RAMWE4 = 1;
    00000144 32491002               BSET.B      #4,@(2,R2)
           apsh2a2a.c        126    }
    00000148 006B                   RTS/N
           apsh2a2a.c        127    
           apsh2a2a.c        128    /* end */
SH SERIES C/C++ Compiler (V.9.02.00.003)                                                         08-Sep-2023 13:46:31  PAGE    1


******** STATISTICS INFORMATION ********


********** ERROR INFORMATION ***********

NUMBER OF ERRORS:           0
NUMBER OF WARNINGS:         0




******* SOURCE LINE INFORMATION ********

COMPILED SOURCE LINE:      128



******* SECTION SIZE INFORMATION *******

PROGRAM  SECTION (P):                                 0000014A Byte(s)
CONSTANT SECTION (C):                                 00000000 Byte(s)
DATA     SECTION (D):                                 00000000 Byte(s)
BSS      SECTION (B):                                 00000000 Byte(s)

TOTAL PROGRAM  SECTION: 0000014A Byte(s)
TOTAL CONSTANT SECTION: 00000000 Byte(s)
TOTAL DATA     SECTION: 00000000 Byte(s)
TOTAL BSS      SECTION: 00000000 Byte(s)

    TOTAL PROGRAM SIZE: 0000014A Byte(s)



********** LABEL INFORMATION ***********

NUMBER OF EXTERNAL REFERENCE SYMBOLS:            0
NUMBER OF EXTERNAL DEFINITION SYMBOLS:           1
NUMBER OF INTERNAL/EXTERNAL SYMBOLS:             1



*** COMMAND PARAMETER ***

-subcommand=C:\Users\SeijiYamazaki\Documents\Quickgene\Soft_Firm\QuickGene_Project2\Debug\apsh2a2a.shc
-cpu=sh2a
-include="C:\NORTi\INC","C:\NORTi\INC\Dummy","C:\NORTi\INC","C:\NORTi\LIB"
-object="C:\Users\SeijiYamazaki\Documents\Quickgene\Soft_Firm\QuickGene_Project2\Debug\apsh2a2a.obj"
-debug
-listfile="C:\Users\SeijiYamazaki\Documents\Quickgene\Soft_Firm\QuickGene_Project2\Debug\apsh2a2a.lst"
-show=source,tab=4
-gbr=auto
-chgincpath
-errorpath
"C:\Users\SeijiYamazaki\Documents\Quickgene\Soft_Firm\QuickGene_Project2\apsh2a2a.c"
-global_volatile=0
-opt_range=all
-infinite_loop=0
-del_vacant_loop=0
-struct_alloc=1
-lang=c
-nologo
