#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029e01a7af20 .scope module, "tb_risc_processor" "tb_risc_processor" 2 4;
 .timescale -9 -12;
L_0000029e01a69ec0 .functor BUFZ 8, v0000029e01a76da0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029e01a692f0 .functor BUFZ 16, L_0000029e01a69590, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000029e01a699f0 .functor BUFZ 3, L_0000029e01adf0d0, C4<000>, C4<000>, C4<000>;
v0000029e01a75860_0 .array/port v0000029e01a75860, 0;
L_0000029e01a69f30 .functor BUFZ 8, v0000029e01a75860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029e01a75860_1 .array/port v0000029e01a75860, 1;
L_0000029e01a69bb0 .functor BUFZ 8, v0000029e01a75860_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029e01a75860_2 .array/port v0000029e01a75860, 2;
L_0000029e01a69360 .functor BUFZ 8, v0000029e01a75860_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029e01a75860_3 .array/port v0000029e01a75860, 3;
L_0000029e01a693d0 .functor BUFZ 8, v0000029e01a75860_3, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000029e01a698a0 .functor BUFZ 1, v0000029e01a75e00_0, C4<0>, C4<0>, C4<0>;
v0000029e01ade130_0 .var "clk", 0 0;
v0000029e01ade9f0_0 .net "data_out", 7 0, L_0000029e01ae1fe0;  1 drivers
v0000029e01ade1d0_0 .var "external_data_in", 7 0;
v0000029e01adf8f0_0 .net "instruction", 15 0, L_0000029e01a692f0;  1 drivers
v0000029e01adfd50_0 .net "opcode", 2 0, L_0000029e01a699f0;  1 drivers
v0000029e01adea90_0 .net "pc_current", 7 0, L_0000029e01a69ec0;  1 drivers
v0000029e01adff30_0 .net "pc_src", 0 0, L_0000029e01a698a0;  1 drivers
v0000029e01adfdf0_0 .net "regs_0", 7 0, L_0000029e01a69f30;  1 drivers
v0000029e01ade270_0 .net "regs_1", 7 0, L_0000029e01a69bb0;  1 drivers
v0000029e01adf3f0_0 .net "regs_2", 7 0, L_0000029e01a69360;  1 drivers
v0000029e01adf490_0 .net "regs_3", 7 0, L_0000029e01a693d0;  1 drivers
v0000029e01ade310_0 .var "reset", 0 0;
S_0000029e01a81790 .scope module, "uut" "risc_processor" 2 11, 3 6 0, S_0000029e01a7af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "external_data_in";
    .port_info 3 /OUTPUT 8 "data_out";
L_0000029e01a69c90 .functor AND 1, v0000029e01a761c0_0, L_0000029e01ae0b40, C4<1>, C4<1>;
L_0000029e01af0088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000029e01a76300_0 .net/2u *"_ivl_0", 7 0, L_0000029e01af0088;  1 drivers
L_0000029e01af0160 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000029e01a763a0_0 .net/2u *"_ivl_24", 2 0, L_0000029e01af0160;  1 drivers
v0000029e01a76760_0 .net *"_ivl_26", 0 0, L_0000029e01ae1720;  1 drivers
L_0000029e01af01a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000029e01a5f770_0 .net/2u *"_ivl_30", 7 0, L_0000029e01af01a8;  1 drivers
v0000029e01a5ee10_0 .net *"_ivl_32", 0 0, L_0000029e01ae0b40;  1 drivers
v0000029e01adf7b0_0 .net *"_ivl_35", 0 0, L_0000029e01a69c90;  1 drivers
L_0000029e01af01f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029e01adf990_0 .net/2u *"_ivl_36", 7 0, L_0000029e01af01f0;  1 drivers
L_0000029e01af00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029e01adf670_0 .net/2u *"_ivl_4", 0 0, L_0000029e01af00d0;  1 drivers
v0000029e01ade590_0 .net *"_ivl_7", 6 0, L_0000029e01adebd0;  1 drivers
v0000029e01ade630_0 .net *"_ivl_8", 7 0, L_0000029e01adf530;  1 drivers
v0000029e01adf710_0 .net "alu_b", 7 0, L_0000029e01ae0d20;  1 drivers
v0000029e01adf210_0 .net "alu_op", 0 0, v0000029e01a75d60_0;  1 drivers
v0000029e01adf2b0_0 .net "alu_result", 7 0, v0000029e01a75180_0;  1 drivers
v0000029e01adfa30_0 .net "alu_src", 0 0, v0000029e01a755e0_0;  1 drivers
v0000029e01adfad0_0 .net "clk", 0 0, v0000029e01ade130_0;  1 drivers
v0000029e01adffd0_0 .net "data_out", 7 0, L_0000029e01ae1fe0;  alias, 1 drivers
v0000029e01adf350_0 .net "external_data_in", 7 0, v0000029e01ade1d0_0;  1 drivers
v0000029e01adedb0_0 .net "immediate", 7 0, L_0000029e01ae06e0;  1 drivers
v0000029e01adfb70_0 .net "instruction", 15 0, L_0000029e01a69590;  1 drivers
v0000029e01ade810_0 .net "mem_read", 0 0, v0000029e01a76620_0;  1 drivers
v0000029e01adf5d0_0 .net "mem_read_data", 7 0, v0000029e01a75900_0;  1 drivers
v0000029e01aded10_0 .net "mem_write", 0 0, v0000029e01a761c0_0;  1 drivers
v0000029e01adfc10_0 .net "opcode", 2 0, L_0000029e01adf0d0;  1 drivers
v0000029e01adfe90_0 .net "pc_current", 7 0, v0000029e01a76da0_0;  1 drivers
v0000029e01adfcb0_0 .net "pc_next", 7 0, L_0000029e01adec70;  1 drivers
v0000029e01adee50_0 .net "pc_plus1", 7 0, L_0000029e01adeb30;  1 drivers
v0000029e01ade450_0 .net "pc_src", 0 0, v0000029e01a75e00_0;  1 drivers
v0000029e01adf850_0 .net "rd", 1 0, L_0000029e01adf170;  1 drivers
v0000029e01ade4f0_0 .net "read_data1", 7 0, v0000029e01a75360_0;  1 drivers
v0000029e01adeef0_0 .net "read_data2", 7 0, v0000029e01a766c0_0;  1 drivers
v0000029e01ade8b0_0 .net "reg_write", 0 0, v0000029e01a76f80_0;  1 drivers
v0000029e01ade3b0_0 .net "reset", 0 0, v0000029e01ade310_0;  1 drivers
v0000029e01ade6d0_0 .net "rs1", 1 0, L_0000029e01ae1400;  1 drivers
v0000029e01ade770_0 .net "rs2", 1 0, L_0000029e01ae1360;  1 drivers
v0000029e01ade950_0 .net "write_data_reg", 7 0, L_0000029e01ae1f40;  1 drivers
L_0000029e01adeb30 .arith/sum 8, v0000029e01a76da0_0, L_0000029e01af0088;
L_0000029e01adebd0 .part L_0000029e01a69590, 0, 7;
L_0000029e01adf530 .concat [ 7 1 0 0], L_0000029e01adebd0, L_0000029e01af00d0;
L_0000029e01adec70 .functor MUXZ 8, L_0000029e01adeb30, L_0000029e01adf530, v0000029e01a75e00_0, C4<>;
L_0000029e01adf0d0 .part L_0000029e01a69590, 13, 3;
L_0000029e01adf170 .part L_0000029e01a69590, 11, 2;
L_0000029e01ae1400 .part L_0000029e01a69590, 9, 2;
L_0000029e01ae1360 .part L_0000029e01a69590, 7, 2;
L_0000029e01ae06e0 .part L_0000029e01a69590, 0, 8;
L_0000029e01ae0d20 .functor MUXZ 8, v0000029e01a766c0_0, L_0000029e01ae06e0, v0000029e01a755e0_0, C4<>;
L_0000029e01ae1720 .cmp/eq 3, L_0000029e01adf0d0, L_0000029e01af0160;
L_0000029e01ae1f40 .functor MUXZ 8, v0000029e01a75180_0, v0000029e01a75900_0, L_0000029e01ae1720, C4<>;
L_0000029e01ae0b40 .cmp/eq 8, v0000029e01a75180_0, L_0000029e01af01a8;
L_0000029e01ae1fe0 .functor MUXZ 8, L_0000029e01af01f0, v0000029e01a766c0_0, L_0000029e01a69c90, C4<>;
S_0000029e01a83000 .scope module, "alu_inst" "alu" 3 103, 3 272 0, S_0000029e01a81790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 8 "result";
v0000029e01a75220_0 .net "a", 7 0, v0000029e01a75360_0;  alias, 1 drivers
v0000029e01a76ee0_0 .net "b", 7 0, L_0000029e01ae0d20;  alias, 1 drivers
v0000029e01a75540_0 .net "op", 0 0, v0000029e01a75d60_0;  alias, 1 drivers
v0000029e01a75180_0 .var "result", 7 0;
E_0000029e01a66040 .event anyedge, v0000029e01a75540_0, v0000029e01a75220_0, v0000029e01a76ee0_0;
S_0000029e01a34590 .scope module, "ctrl" "control_unit" 3 76, 3 177 0, S_0000029e01a81790;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "alu_op";
    .port_info 6 /OUTPUT 1 "pc_src";
v0000029e01a75d60_0 .var "alu_op", 0 0;
v0000029e01a755e0_0 .var "alu_src", 0 0;
v0000029e01a76620_0 .var "mem_read", 0 0;
v0000029e01a761c0_0 .var "mem_write", 0 0;
v0000029e01a76260_0 .net "opcode", 2 0, L_0000029e01adf0d0;  alias, 1 drivers
v0000029e01a75e00_0 .var "pc_src", 0 0;
v0000029e01a76f80_0 .var "reg_write", 0 0;
E_0000029e01a66180 .event anyedge, v0000029e01a76260_0;
S_0000029e01a4b040 .scope module, "dmem" "data_memory" 3 111, 3 292 0, S_0000029e01a81790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /INPUT 8 "external_data_in";
v0000029e01a757c0_0 .net "address", 7 0, v0000029e01a75180_0;  alias, 1 drivers
v0000029e01a76e40_0 .net "clk", 0 0, v0000029e01ade130_0;  alias, 1 drivers
v0000029e01a76bc0_0 .net "external_data_in", 7 0, v0000029e01ade1d0_0;  alias, 1 drivers
v0000029e01a75ae0_0 .net "mem_read", 0 0, v0000029e01a76620_0;  alias, 1 drivers
v0000029e01a75400_0 .net "mem_write", 0 0, v0000029e01a761c0_0;  alias, 1 drivers
v0000029e01a768a0 .array "ram", 255 0, 7 0;
v0000029e01a75900_0 .var "read_data", 7 0;
v0000029e01a76800_0 .net "write_data", 7 0, v0000029e01a766c0_0;  alias, 1 drivers
v0000029e01a768a0_0 .array/port v0000029e01a768a0, 0;
E_0000029e01a66740/0 .event anyedge, v0000029e01a76620_0, v0000029e01a75180_0, v0000029e01a76bc0_0, v0000029e01a768a0_0;
v0000029e01a768a0_1 .array/port v0000029e01a768a0, 1;
v0000029e01a768a0_2 .array/port v0000029e01a768a0, 2;
v0000029e01a768a0_3 .array/port v0000029e01a768a0, 3;
v0000029e01a768a0_4 .array/port v0000029e01a768a0, 4;
E_0000029e01a66740/1 .event anyedge, v0000029e01a768a0_1, v0000029e01a768a0_2, v0000029e01a768a0_3, v0000029e01a768a0_4;
v0000029e01a768a0_5 .array/port v0000029e01a768a0, 5;
v0000029e01a768a0_6 .array/port v0000029e01a768a0, 6;
v0000029e01a768a0_7 .array/port v0000029e01a768a0, 7;
v0000029e01a768a0_8 .array/port v0000029e01a768a0, 8;
E_0000029e01a66740/2 .event anyedge, v0000029e01a768a0_5, v0000029e01a768a0_6, v0000029e01a768a0_7, v0000029e01a768a0_8;
v0000029e01a768a0_9 .array/port v0000029e01a768a0, 9;
v0000029e01a768a0_10 .array/port v0000029e01a768a0, 10;
v0000029e01a768a0_11 .array/port v0000029e01a768a0, 11;
v0000029e01a768a0_12 .array/port v0000029e01a768a0, 12;
E_0000029e01a66740/3 .event anyedge, v0000029e01a768a0_9, v0000029e01a768a0_10, v0000029e01a768a0_11, v0000029e01a768a0_12;
v0000029e01a768a0_13 .array/port v0000029e01a768a0, 13;
v0000029e01a768a0_14 .array/port v0000029e01a768a0, 14;
v0000029e01a768a0_15 .array/port v0000029e01a768a0, 15;
v0000029e01a768a0_16 .array/port v0000029e01a768a0, 16;
E_0000029e01a66740/4 .event anyedge, v0000029e01a768a0_13, v0000029e01a768a0_14, v0000029e01a768a0_15, v0000029e01a768a0_16;
v0000029e01a768a0_17 .array/port v0000029e01a768a0, 17;
v0000029e01a768a0_18 .array/port v0000029e01a768a0, 18;
v0000029e01a768a0_19 .array/port v0000029e01a768a0, 19;
v0000029e01a768a0_20 .array/port v0000029e01a768a0, 20;
E_0000029e01a66740/5 .event anyedge, v0000029e01a768a0_17, v0000029e01a768a0_18, v0000029e01a768a0_19, v0000029e01a768a0_20;
v0000029e01a768a0_21 .array/port v0000029e01a768a0, 21;
v0000029e01a768a0_22 .array/port v0000029e01a768a0, 22;
v0000029e01a768a0_23 .array/port v0000029e01a768a0, 23;
v0000029e01a768a0_24 .array/port v0000029e01a768a0, 24;
E_0000029e01a66740/6 .event anyedge, v0000029e01a768a0_21, v0000029e01a768a0_22, v0000029e01a768a0_23, v0000029e01a768a0_24;
v0000029e01a768a0_25 .array/port v0000029e01a768a0, 25;
v0000029e01a768a0_26 .array/port v0000029e01a768a0, 26;
v0000029e01a768a0_27 .array/port v0000029e01a768a0, 27;
v0000029e01a768a0_28 .array/port v0000029e01a768a0, 28;
E_0000029e01a66740/7 .event anyedge, v0000029e01a768a0_25, v0000029e01a768a0_26, v0000029e01a768a0_27, v0000029e01a768a0_28;
v0000029e01a768a0_29 .array/port v0000029e01a768a0, 29;
v0000029e01a768a0_30 .array/port v0000029e01a768a0, 30;
v0000029e01a768a0_31 .array/port v0000029e01a768a0, 31;
v0000029e01a768a0_32 .array/port v0000029e01a768a0, 32;
E_0000029e01a66740/8 .event anyedge, v0000029e01a768a0_29, v0000029e01a768a0_30, v0000029e01a768a0_31, v0000029e01a768a0_32;
v0000029e01a768a0_33 .array/port v0000029e01a768a0, 33;
v0000029e01a768a0_34 .array/port v0000029e01a768a0, 34;
v0000029e01a768a0_35 .array/port v0000029e01a768a0, 35;
v0000029e01a768a0_36 .array/port v0000029e01a768a0, 36;
E_0000029e01a66740/9 .event anyedge, v0000029e01a768a0_33, v0000029e01a768a0_34, v0000029e01a768a0_35, v0000029e01a768a0_36;
v0000029e01a768a0_37 .array/port v0000029e01a768a0, 37;
v0000029e01a768a0_38 .array/port v0000029e01a768a0, 38;
v0000029e01a768a0_39 .array/port v0000029e01a768a0, 39;
v0000029e01a768a0_40 .array/port v0000029e01a768a0, 40;
E_0000029e01a66740/10 .event anyedge, v0000029e01a768a0_37, v0000029e01a768a0_38, v0000029e01a768a0_39, v0000029e01a768a0_40;
v0000029e01a768a0_41 .array/port v0000029e01a768a0, 41;
v0000029e01a768a0_42 .array/port v0000029e01a768a0, 42;
v0000029e01a768a0_43 .array/port v0000029e01a768a0, 43;
v0000029e01a768a0_44 .array/port v0000029e01a768a0, 44;
E_0000029e01a66740/11 .event anyedge, v0000029e01a768a0_41, v0000029e01a768a0_42, v0000029e01a768a0_43, v0000029e01a768a0_44;
v0000029e01a768a0_45 .array/port v0000029e01a768a0, 45;
v0000029e01a768a0_46 .array/port v0000029e01a768a0, 46;
v0000029e01a768a0_47 .array/port v0000029e01a768a0, 47;
v0000029e01a768a0_48 .array/port v0000029e01a768a0, 48;
E_0000029e01a66740/12 .event anyedge, v0000029e01a768a0_45, v0000029e01a768a0_46, v0000029e01a768a0_47, v0000029e01a768a0_48;
v0000029e01a768a0_49 .array/port v0000029e01a768a0, 49;
v0000029e01a768a0_50 .array/port v0000029e01a768a0, 50;
v0000029e01a768a0_51 .array/port v0000029e01a768a0, 51;
v0000029e01a768a0_52 .array/port v0000029e01a768a0, 52;
E_0000029e01a66740/13 .event anyedge, v0000029e01a768a0_49, v0000029e01a768a0_50, v0000029e01a768a0_51, v0000029e01a768a0_52;
v0000029e01a768a0_53 .array/port v0000029e01a768a0, 53;
v0000029e01a768a0_54 .array/port v0000029e01a768a0, 54;
v0000029e01a768a0_55 .array/port v0000029e01a768a0, 55;
v0000029e01a768a0_56 .array/port v0000029e01a768a0, 56;
E_0000029e01a66740/14 .event anyedge, v0000029e01a768a0_53, v0000029e01a768a0_54, v0000029e01a768a0_55, v0000029e01a768a0_56;
v0000029e01a768a0_57 .array/port v0000029e01a768a0, 57;
v0000029e01a768a0_58 .array/port v0000029e01a768a0, 58;
v0000029e01a768a0_59 .array/port v0000029e01a768a0, 59;
v0000029e01a768a0_60 .array/port v0000029e01a768a0, 60;
E_0000029e01a66740/15 .event anyedge, v0000029e01a768a0_57, v0000029e01a768a0_58, v0000029e01a768a0_59, v0000029e01a768a0_60;
v0000029e01a768a0_61 .array/port v0000029e01a768a0, 61;
v0000029e01a768a0_62 .array/port v0000029e01a768a0, 62;
v0000029e01a768a0_63 .array/port v0000029e01a768a0, 63;
v0000029e01a768a0_64 .array/port v0000029e01a768a0, 64;
E_0000029e01a66740/16 .event anyedge, v0000029e01a768a0_61, v0000029e01a768a0_62, v0000029e01a768a0_63, v0000029e01a768a0_64;
v0000029e01a768a0_65 .array/port v0000029e01a768a0, 65;
v0000029e01a768a0_66 .array/port v0000029e01a768a0, 66;
v0000029e01a768a0_67 .array/port v0000029e01a768a0, 67;
v0000029e01a768a0_68 .array/port v0000029e01a768a0, 68;
E_0000029e01a66740/17 .event anyedge, v0000029e01a768a0_65, v0000029e01a768a0_66, v0000029e01a768a0_67, v0000029e01a768a0_68;
v0000029e01a768a0_69 .array/port v0000029e01a768a0, 69;
v0000029e01a768a0_70 .array/port v0000029e01a768a0, 70;
v0000029e01a768a0_71 .array/port v0000029e01a768a0, 71;
v0000029e01a768a0_72 .array/port v0000029e01a768a0, 72;
E_0000029e01a66740/18 .event anyedge, v0000029e01a768a0_69, v0000029e01a768a0_70, v0000029e01a768a0_71, v0000029e01a768a0_72;
v0000029e01a768a0_73 .array/port v0000029e01a768a0, 73;
v0000029e01a768a0_74 .array/port v0000029e01a768a0, 74;
v0000029e01a768a0_75 .array/port v0000029e01a768a0, 75;
v0000029e01a768a0_76 .array/port v0000029e01a768a0, 76;
E_0000029e01a66740/19 .event anyedge, v0000029e01a768a0_73, v0000029e01a768a0_74, v0000029e01a768a0_75, v0000029e01a768a0_76;
v0000029e01a768a0_77 .array/port v0000029e01a768a0, 77;
v0000029e01a768a0_78 .array/port v0000029e01a768a0, 78;
v0000029e01a768a0_79 .array/port v0000029e01a768a0, 79;
v0000029e01a768a0_80 .array/port v0000029e01a768a0, 80;
E_0000029e01a66740/20 .event anyedge, v0000029e01a768a0_77, v0000029e01a768a0_78, v0000029e01a768a0_79, v0000029e01a768a0_80;
v0000029e01a768a0_81 .array/port v0000029e01a768a0, 81;
v0000029e01a768a0_82 .array/port v0000029e01a768a0, 82;
v0000029e01a768a0_83 .array/port v0000029e01a768a0, 83;
v0000029e01a768a0_84 .array/port v0000029e01a768a0, 84;
E_0000029e01a66740/21 .event anyedge, v0000029e01a768a0_81, v0000029e01a768a0_82, v0000029e01a768a0_83, v0000029e01a768a0_84;
v0000029e01a768a0_85 .array/port v0000029e01a768a0, 85;
v0000029e01a768a0_86 .array/port v0000029e01a768a0, 86;
v0000029e01a768a0_87 .array/port v0000029e01a768a0, 87;
v0000029e01a768a0_88 .array/port v0000029e01a768a0, 88;
E_0000029e01a66740/22 .event anyedge, v0000029e01a768a0_85, v0000029e01a768a0_86, v0000029e01a768a0_87, v0000029e01a768a0_88;
v0000029e01a768a0_89 .array/port v0000029e01a768a0, 89;
v0000029e01a768a0_90 .array/port v0000029e01a768a0, 90;
v0000029e01a768a0_91 .array/port v0000029e01a768a0, 91;
v0000029e01a768a0_92 .array/port v0000029e01a768a0, 92;
E_0000029e01a66740/23 .event anyedge, v0000029e01a768a0_89, v0000029e01a768a0_90, v0000029e01a768a0_91, v0000029e01a768a0_92;
v0000029e01a768a0_93 .array/port v0000029e01a768a0, 93;
v0000029e01a768a0_94 .array/port v0000029e01a768a0, 94;
v0000029e01a768a0_95 .array/port v0000029e01a768a0, 95;
v0000029e01a768a0_96 .array/port v0000029e01a768a0, 96;
E_0000029e01a66740/24 .event anyedge, v0000029e01a768a0_93, v0000029e01a768a0_94, v0000029e01a768a0_95, v0000029e01a768a0_96;
v0000029e01a768a0_97 .array/port v0000029e01a768a0, 97;
v0000029e01a768a0_98 .array/port v0000029e01a768a0, 98;
v0000029e01a768a0_99 .array/port v0000029e01a768a0, 99;
v0000029e01a768a0_100 .array/port v0000029e01a768a0, 100;
E_0000029e01a66740/25 .event anyedge, v0000029e01a768a0_97, v0000029e01a768a0_98, v0000029e01a768a0_99, v0000029e01a768a0_100;
v0000029e01a768a0_101 .array/port v0000029e01a768a0, 101;
v0000029e01a768a0_102 .array/port v0000029e01a768a0, 102;
v0000029e01a768a0_103 .array/port v0000029e01a768a0, 103;
v0000029e01a768a0_104 .array/port v0000029e01a768a0, 104;
E_0000029e01a66740/26 .event anyedge, v0000029e01a768a0_101, v0000029e01a768a0_102, v0000029e01a768a0_103, v0000029e01a768a0_104;
v0000029e01a768a0_105 .array/port v0000029e01a768a0, 105;
v0000029e01a768a0_106 .array/port v0000029e01a768a0, 106;
v0000029e01a768a0_107 .array/port v0000029e01a768a0, 107;
v0000029e01a768a0_108 .array/port v0000029e01a768a0, 108;
E_0000029e01a66740/27 .event anyedge, v0000029e01a768a0_105, v0000029e01a768a0_106, v0000029e01a768a0_107, v0000029e01a768a0_108;
v0000029e01a768a0_109 .array/port v0000029e01a768a0, 109;
v0000029e01a768a0_110 .array/port v0000029e01a768a0, 110;
v0000029e01a768a0_111 .array/port v0000029e01a768a0, 111;
v0000029e01a768a0_112 .array/port v0000029e01a768a0, 112;
E_0000029e01a66740/28 .event anyedge, v0000029e01a768a0_109, v0000029e01a768a0_110, v0000029e01a768a0_111, v0000029e01a768a0_112;
v0000029e01a768a0_113 .array/port v0000029e01a768a0, 113;
v0000029e01a768a0_114 .array/port v0000029e01a768a0, 114;
v0000029e01a768a0_115 .array/port v0000029e01a768a0, 115;
v0000029e01a768a0_116 .array/port v0000029e01a768a0, 116;
E_0000029e01a66740/29 .event anyedge, v0000029e01a768a0_113, v0000029e01a768a0_114, v0000029e01a768a0_115, v0000029e01a768a0_116;
v0000029e01a768a0_117 .array/port v0000029e01a768a0, 117;
v0000029e01a768a0_118 .array/port v0000029e01a768a0, 118;
v0000029e01a768a0_119 .array/port v0000029e01a768a0, 119;
v0000029e01a768a0_120 .array/port v0000029e01a768a0, 120;
E_0000029e01a66740/30 .event anyedge, v0000029e01a768a0_117, v0000029e01a768a0_118, v0000029e01a768a0_119, v0000029e01a768a0_120;
v0000029e01a768a0_121 .array/port v0000029e01a768a0, 121;
v0000029e01a768a0_122 .array/port v0000029e01a768a0, 122;
v0000029e01a768a0_123 .array/port v0000029e01a768a0, 123;
v0000029e01a768a0_124 .array/port v0000029e01a768a0, 124;
E_0000029e01a66740/31 .event anyedge, v0000029e01a768a0_121, v0000029e01a768a0_122, v0000029e01a768a0_123, v0000029e01a768a0_124;
v0000029e01a768a0_125 .array/port v0000029e01a768a0, 125;
v0000029e01a768a0_126 .array/port v0000029e01a768a0, 126;
v0000029e01a768a0_127 .array/port v0000029e01a768a0, 127;
v0000029e01a768a0_128 .array/port v0000029e01a768a0, 128;
E_0000029e01a66740/32 .event anyedge, v0000029e01a768a0_125, v0000029e01a768a0_126, v0000029e01a768a0_127, v0000029e01a768a0_128;
v0000029e01a768a0_129 .array/port v0000029e01a768a0, 129;
v0000029e01a768a0_130 .array/port v0000029e01a768a0, 130;
v0000029e01a768a0_131 .array/port v0000029e01a768a0, 131;
v0000029e01a768a0_132 .array/port v0000029e01a768a0, 132;
E_0000029e01a66740/33 .event anyedge, v0000029e01a768a0_129, v0000029e01a768a0_130, v0000029e01a768a0_131, v0000029e01a768a0_132;
v0000029e01a768a0_133 .array/port v0000029e01a768a0, 133;
v0000029e01a768a0_134 .array/port v0000029e01a768a0, 134;
v0000029e01a768a0_135 .array/port v0000029e01a768a0, 135;
v0000029e01a768a0_136 .array/port v0000029e01a768a0, 136;
E_0000029e01a66740/34 .event anyedge, v0000029e01a768a0_133, v0000029e01a768a0_134, v0000029e01a768a0_135, v0000029e01a768a0_136;
v0000029e01a768a0_137 .array/port v0000029e01a768a0, 137;
v0000029e01a768a0_138 .array/port v0000029e01a768a0, 138;
v0000029e01a768a0_139 .array/port v0000029e01a768a0, 139;
v0000029e01a768a0_140 .array/port v0000029e01a768a0, 140;
E_0000029e01a66740/35 .event anyedge, v0000029e01a768a0_137, v0000029e01a768a0_138, v0000029e01a768a0_139, v0000029e01a768a0_140;
v0000029e01a768a0_141 .array/port v0000029e01a768a0, 141;
v0000029e01a768a0_142 .array/port v0000029e01a768a0, 142;
v0000029e01a768a0_143 .array/port v0000029e01a768a0, 143;
v0000029e01a768a0_144 .array/port v0000029e01a768a0, 144;
E_0000029e01a66740/36 .event anyedge, v0000029e01a768a0_141, v0000029e01a768a0_142, v0000029e01a768a0_143, v0000029e01a768a0_144;
v0000029e01a768a0_145 .array/port v0000029e01a768a0, 145;
v0000029e01a768a0_146 .array/port v0000029e01a768a0, 146;
v0000029e01a768a0_147 .array/port v0000029e01a768a0, 147;
v0000029e01a768a0_148 .array/port v0000029e01a768a0, 148;
E_0000029e01a66740/37 .event anyedge, v0000029e01a768a0_145, v0000029e01a768a0_146, v0000029e01a768a0_147, v0000029e01a768a0_148;
v0000029e01a768a0_149 .array/port v0000029e01a768a0, 149;
v0000029e01a768a0_150 .array/port v0000029e01a768a0, 150;
v0000029e01a768a0_151 .array/port v0000029e01a768a0, 151;
v0000029e01a768a0_152 .array/port v0000029e01a768a0, 152;
E_0000029e01a66740/38 .event anyedge, v0000029e01a768a0_149, v0000029e01a768a0_150, v0000029e01a768a0_151, v0000029e01a768a0_152;
v0000029e01a768a0_153 .array/port v0000029e01a768a0, 153;
v0000029e01a768a0_154 .array/port v0000029e01a768a0, 154;
v0000029e01a768a0_155 .array/port v0000029e01a768a0, 155;
v0000029e01a768a0_156 .array/port v0000029e01a768a0, 156;
E_0000029e01a66740/39 .event anyedge, v0000029e01a768a0_153, v0000029e01a768a0_154, v0000029e01a768a0_155, v0000029e01a768a0_156;
v0000029e01a768a0_157 .array/port v0000029e01a768a0, 157;
v0000029e01a768a0_158 .array/port v0000029e01a768a0, 158;
v0000029e01a768a0_159 .array/port v0000029e01a768a0, 159;
v0000029e01a768a0_160 .array/port v0000029e01a768a0, 160;
E_0000029e01a66740/40 .event anyedge, v0000029e01a768a0_157, v0000029e01a768a0_158, v0000029e01a768a0_159, v0000029e01a768a0_160;
v0000029e01a768a0_161 .array/port v0000029e01a768a0, 161;
v0000029e01a768a0_162 .array/port v0000029e01a768a0, 162;
v0000029e01a768a0_163 .array/port v0000029e01a768a0, 163;
v0000029e01a768a0_164 .array/port v0000029e01a768a0, 164;
E_0000029e01a66740/41 .event anyedge, v0000029e01a768a0_161, v0000029e01a768a0_162, v0000029e01a768a0_163, v0000029e01a768a0_164;
v0000029e01a768a0_165 .array/port v0000029e01a768a0, 165;
v0000029e01a768a0_166 .array/port v0000029e01a768a0, 166;
v0000029e01a768a0_167 .array/port v0000029e01a768a0, 167;
v0000029e01a768a0_168 .array/port v0000029e01a768a0, 168;
E_0000029e01a66740/42 .event anyedge, v0000029e01a768a0_165, v0000029e01a768a0_166, v0000029e01a768a0_167, v0000029e01a768a0_168;
v0000029e01a768a0_169 .array/port v0000029e01a768a0, 169;
v0000029e01a768a0_170 .array/port v0000029e01a768a0, 170;
v0000029e01a768a0_171 .array/port v0000029e01a768a0, 171;
v0000029e01a768a0_172 .array/port v0000029e01a768a0, 172;
E_0000029e01a66740/43 .event anyedge, v0000029e01a768a0_169, v0000029e01a768a0_170, v0000029e01a768a0_171, v0000029e01a768a0_172;
v0000029e01a768a0_173 .array/port v0000029e01a768a0, 173;
v0000029e01a768a0_174 .array/port v0000029e01a768a0, 174;
v0000029e01a768a0_175 .array/port v0000029e01a768a0, 175;
v0000029e01a768a0_176 .array/port v0000029e01a768a0, 176;
E_0000029e01a66740/44 .event anyedge, v0000029e01a768a0_173, v0000029e01a768a0_174, v0000029e01a768a0_175, v0000029e01a768a0_176;
v0000029e01a768a0_177 .array/port v0000029e01a768a0, 177;
v0000029e01a768a0_178 .array/port v0000029e01a768a0, 178;
v0000029e01a768a0_179 .array/port v0000029e01a768a0, 179;
v0000029e01a768a0_180 .array/port v0000029e01a768a0, 180;
E_0000029e01a66740/45 .event anyedge, v0000029e01a768a0_177, v0000029e01a768a0_178, v0000029e01a768a0_179, v0000029e01a768a0_180;
v0000029e01a768a0_181 .array/port v0000029e01a768a0, 181;
v0000029e01a768a0_182 .array/port v0000029e01a768a0, 182;
v0000029e01a768a0_183 .array/port v0000029e01a768a0, 183;
v0000029e01a768a0_184 .array/port v0000029e01a768a0, 184;
E_0000029e01a66740/46 .event anyedge, v0000029e01a768a0_181, v0000029e01a768a0_182, v0000029e01a768a0_183, v0000029e01a768a0_184;
v0000029e01a768a0_185 .array/port v0000029e01a768a0, 185;
v0000029e01a768a0_186 .array/port v0000029e01a768a0, 186;
v0000029e01a768a0_187 .array/port v0000029e01a768a0, 187;
v0000029e01a768a0_188 .array/port v0000029e01a768a0, 188;
E_0000029e01a66740/47 .event anyedge, v0000029e01a768a0_185, v0000029e01a768a0_186, v0000029e01a768a0_187, v0000029e01a768a0_188;
v0000029e01a768a0_189 .array/port v0000029e01a768a0, 189;
v0000029e01a768a0_190 .array/port v0000029e01a768a0, 190;
v0000029e01a768a0_191 .array/port v0000029e01a768a0, 191;
v0000029e01a768a0_192 .array/port v0000029e01a768a0, 192;
E_0000029e01a66740/48 .event anyedge, v0000029e01a768a0_189, v0000029e01a768a0_190, v0000029e01a768a0_191, v0000029e01a768a0_192;
v0000029e01a768a0_193 .array/port v0000029e01a768a0, 193;
v0000029e01a768a0_194 .array/port v0000029e01a768a0, 194;
v0000029e01a768a0_195 .array/port v0000029e01a768a0, 195;
v0000029e01a768a0_196 .array/port v0000029e01a768a0, 196;
E_0000029e01a66740/49 .event anyedge, v0000029e01a768a0_193, v0000029e01a768a0_194, v0000029e01a768a0_195, v0000029e01a768a0_196;
v0000029e01a768a0_197 .array/port v0000029e01a768a0, 197;
v0000029e01a768a0_198 .array/port v0000029e01a768a0, 198;
v0000029e01a768a0_199 .array/port v0000029e01a768a0, 199;
v0000029e01a768a0_200 .array/port v0000029e01a768a0, 200;
E_0000029e01a66740/50 .event anyedge, v0000029e01a768a0_197, v0000029e01a768a0_198, v0000029e01a768a0_199, v0000029e01a768a0_200;
v0000029e01a768a0_201 .array/port v0000029e01a768a0, 201;
v0000029e01a768a0_202 .array/port v0000029e01a768a0, 202;
v0000029e01a768a0_203 .array/port v0000029e01a768a0, 203;
v0000029e01a768a0_204 .array/port v0000029e01a768a0, 204;
E_0000029e01a66740/51 .event anyedge, v0000029e01a768a0_201, v0000029e01a768a0_202, v0000029e01a768a0_203, v0000029e01a768a0_204;
v0000029e01a768a0_205 .array/port v0000029e01a768a0, 205;
v0000029e01a768a0_206 .array/port v0000029e01a768a0, 206;
v0000029e01a768a0_207 .array/port v0000029e01a768a0, 207;
v0000029e01a768a0_208 .array/port v0000029e01a768a0, 208;
E_0000029e01a66740/52 .event anyedge, v0000029e01a768a0_205, v0000029e01a768a0_206, v0000029e01a768a0_207, v0000029e01a768a0_208;
v0000029e01a768a0_209 .array/port v0000029e01a768a0, 209;
v0000029e01a768a0_210 .array/port v0000029e01a768a0, 210;
v0000029e01a768a0_211 .array/port v0000029e01a768a0, 211;
v0000029e01a768a0_212 .array/port v0000029e01a768a0, 212;
E_0000029e01a66740/53 .event anyedge, v0000029e01a768a0_209, v0000029e01a768a0_210, v0000029e01a768a0_211, v0000029e01a768a0_212;
v0000029e01a768a0_213 .array/port v0000029e01a768a0, 213;
v0000029e01a768a0_214 .array/port v0000029e01a768a0, 214;
v0000029e01a768a0_215 .array/port v0000029e01a768a0, 215;
v0000029e01a768a0_216 .array/port v0000029e01a768a0, 216;
E_0000029e01a66740/54 .event anyedge, v0000029e01a768a0_213, v0000029e01a768a0_214, v0000029e01a768a0_215, v0000029e01a768a0_216;
v0000029e01a768a0_217 .array/port v0000029e01a768a0, 217;
v0000029e01a768a0_218 .array/port v0000029e01a768a0, 218;
v0000029e01a768a0_219 .array/port v0000029e01a768a0, 219;
v0000029e01a768a0_220 .array/port v0000029e01a768a0, 220;
E_0000029e01a66740/55 .event anyedge, v0000029e01a768a0_217, v0000029e01a768a0_218, v0000029e01a768a0_219, v0000029e01a768a0_220;
v0000029e01a768a0_221 .array/port v0000029e01a768a0, 221;
v0000029e01a768a0_222 .array/port v0000029e01a768a0, 222;
v0000029e01a768a0_223 .array/port v0000029e01a768a0, 223;
v0000029e01a768a0_224 .array/port v0000029e01a768a0, 224;
E_0000029e01a66740/56 .event anyedge, v0000029e01a768a0_221, v0000029e01a768a0_222, v0000029e01a768a0_223, v0000029e01a768a0_224;
v0000029e01a768a0_225 .array/port v0000029e01a768a0, 225;
v0000029e01a768a0_226 .array/port v0000029e01a768a0, 226;
v0000029e01a768a0_227 .array/port v0000029e01a768a0, 227;
v0000029e01a768a0_228 .array/port v0000029e01a768a0, 228;
E_0000029e01a66740/57 .event anyedge, v0000029e01a768a0_225, v0000029e01a768a0_226, v0000029e01a768a0_227, v0000029e01a768a0_228;
v0000029e01a768a0_229 .array/port v0000029e01a768a0, 229;
v0000029e01a768a0_230 .array/port v0000029e01a768a0, 230;
v0000029e01a768a0_231 .array/port v0000029e01a768a0, 231;
v0000029e01a768a0_232 .array/port v0000029e01a768a0, 232;
E_0000029e01a66740/58 .event anyedge, v0000029e01a768a0_229, v0000029e01a768a0_230, v0000029e01a768a0_231, v0000029e01a768a0_232;
v0000029e01a768a0_233 .array/port v0000029e01a768a0, 233;
v0000029e01a768a0_234 .array/port v0000029e01a768a0, 234;
v0000029e01a768a0_235 .array/port v0000029e01a768a0, 235;
v0000029e01a768a0_236 .array/port v0000029e01a768a0, 236;
E_0000029e01a66740/59 .event anyedge, v0000029e01a768a0_233, v0000029e01a768a0_234, v0000029e01a768a0_235, v0000029e01a768a0_236;
v0000029e01a768a0_237 .array/port v0000029e01a768a0, 237;
v0000029e01a768a0_238 .array/port v0000029e01a768a0, 238;
v0000029e01a768a0_239 .array/port v0000029e01a768a0, 239;
v0000029e01a768a0_240 .array/port v0000029e01a768a0, 240;
E_0000029e01a66740/60 .event anyedge, v0000029e01a768a0_237, v0000029e01a768a0_238, v0000029e01a768a0_239, v0000029e01a768a0_240;
v0000029e01a768a0_241 .array/port v0000029e01a768a0, 241;
v0000029e01a768a0_242 .array/port v0000029e01a768a0, 242;
v0000029e01a768a0_243 .array/port v0000029e01a768a0, 243;
v0000029e01a768a0_244 .array/port v0000029e01a768a0, 244;
E_0000029e01a66740/61 .event anyedge, v0000029e01a768a0_241, v0000029e01a768a0_242, v0000029e01a768a0_243, v0000029e01a768a0_244;
v0000029e01a768a0_245 .array/port v0000029e01a768a0, 245;
v0000029e01a768a0_246 .array/port v0000029e01a768a0, 246;
v0000029e01a768a0_247 .array/port v0000029e01a768a0, 247;
v0000029e01a768a0_248 .array/port v0000029e01a768a0, 248;
E_0000029e01a66740/62 .event anyedge, v0000029e01a768a0_245, v0000029e01a768a0_246, v0000029e01a768a0_247, v0000029e01a768a0_248;
v0000029e01a768a0_249 .array/port v0000029e01a768a0, 249;
v0000029e01a768a0_250 .array/port v0000029e01a768a0, 250;
v0000029e01a768a0_251 .array/port v0000029e01a768a0, 251;
v0000029e01a768a0_252 .array/port v0000029e01a768a0, 252;
E_0000029e01a66740/63 .event anyedge, v0000029e01a768a0_249, v0000029e01a768a0_250, v0000029e01a768a0_251, v0000029e01a768a0_252;
v0000029e01a768a0_253 .array/port v0000029e01a768a0, 253;
v0000029e01a768a0_254 .array/port v0000029e01a768a0, 254;
v0000029e01a768a0_255 .array/port v0000029e01a768a0, 255;
E_0000029e01a66740/64 .event anyedge, v0000029e01a768a0_253, v0000029e01a768a0_254, v0000029e01a768a0_255;
E_0000029e01a66740 .event/or E_0000029e01a66740/0, E_0000029e01a66740/1, E_0000029e01a66740/2, E_0000029e01a66740/3, E_0000029e01a66740/4, E_0000029e01a66740/5, E_0000029e01a66740/6, E_0000029e01a66740/7, E_0000029e01a66740/8, E_0000029e01a66740/9, E_0000029e01a66740/10, E_0000029e01a66740/11, E_0000029e01a66740/12, E_0000029e01a66740/13, E_0000029e01a66740/14, E_0000029e01a66740/15, E_0000029e01a66740/16, E_0000029e01a66740/17, E_0000029e01a66740/18, E_0000029e01a66740/19, E_0000029e01a66740/20, E_0000029e01a66740/21, E_0000029e01a66740/22, E_0000029e01a66740/23, E_0000029e01a66740/24, E_0000029e01a66740/25, E_0000029e01a66740/26, E_0000029e01a66740/27, E_0000029e01a66740/28, E_0000029e01a66740/29, E_0000029e01a66740/30, E_0000029e01a66740/31, E_0000029e01a66740/32, E_0000029e01a66740/33, E_0000029e01a66740/34, E_0000029e01a66740/35, E_0000029e01a66740/36, E_0000029e01a66740/37, E_0000029e01a66740/38, E_0000029e01a66740/39, E_0000029e01a66740/40, E_0000029e01a66740/41, E_0000029e01a66740/42, E_0000029e01a66740/43, E_0000029e01a66740/44, E_0000029e01a66740/45, E_0000029e01a66740/46, E_0000029e01a66740/47, E_0000029e01a66740/48, E_0000029e01a66740/49, E_0000029e01a66740/50, E_0000029e01a66740/51, E_0000029e01a66740/52, E_0000029e01a66740/53, E_0000029e01a66740/54, E_0000029e01a66740/55, E_0000029e01a66740/56, E_0000029e01a66740/57, E_0000029e01a66740/58, E_0000029e01a66740/59, E_0000029e01a66740/60, E_0000029e01a66740/61, E_0000029e01a66740/62, E_0000029e01a66740/63, E_0000029e01a66740/64;
E_0000029e01a660c0 .event posedge, v0000029e01a76e40_0;
S_0000029e01a4b1d0 .scope module, "imem" "instruction_memory" 3 63, 3 154 0, S_0000029e01a81790;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
L_0000029e01a69590 .functor BUFZ 16, L_0000029e01adef90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000029e01a75680_0 .net *"_ivl_0", 15 0, L_0000029e01adef90;  1 drivers
v0000029e01a76440_0 .net *"_ivl_2", 9 0, L_0000029e01adf030;  1 drivers
L_0000029e01af0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029e01a76a80_0 .net *"_ivl_5", 1 0, L_0000029e01af0118;  1 drivers
v0000029e01a769e0_0 .net "address", 7 0, v0000029e01a76da0_0;  alias, 1 drivers
v0000029e01a76d00_0 .var/i "i", 31 0;
v0000029e01a75b80_0 .net "instruction", 15 0, L_0000029e01a69590;  alias, 1 drivers
v0000029e01a750e0 .array "rom", 255 0, 15 0;
L_0000029e01adef90 .array/port v0000029e01a750e0, L_0000029e01adf030;
L_0000029e01adf030 .concat [ 8 2 0 0], v0000029e01a76da0_0, L_0000029e01af0118;
S_0000029e01a4b360 .scope module, "pc_inst" "pc" 3 49, 3 136 0, S_0000029e01a81790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "next_pc";
    .port_info 3 /OUTPUT 8 "current_pc";
v0000029e01a76b20_0 .net "clk", 0 0, v0000029e01ade130_0;  alias, 1 drivers
v0000029e01a76da0_0 .var "current_pc", 7 0;
v0000029e01a752c0_0 .net "next_pc", 7 0, L_0000029e01adec70;  alias, 1 drivers
v0000029e01a76c60_0 .net "reset", 0 0, v0000029e01ade310_0;  alias, 1 drivers
E_0000029e01a66500 .event posedge, v0000029e01a76c60_0, v0000029e01a76e40_0;
S_0000029e01a3e280 .scope module, "rf" "register_file" 3 87, 3 231 0, S_0000029e01a81790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 2 "read_reg1";
    .port_info 4 /INPUT 2 "read_reg2";
    .port_info 5 /INPUT 2 "write_reg";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
v0000029e01a764e0_0 .net "clk", 0 0, v0000029e01ade130_0;  alias, 1 drivers
v0000029e01a75360_0 .var "read_data1", 7 0;
v0000029e01a766c0_0 .var "read_data2", 7 0;
v0000029e01a75fe0_0 .net "read_reg1", 1 0, L_0000029e01ae1400;  alias, 1 drivers
v0000029e01a75ea0_0 .net "read_reg2", 1 0, L_0000029e01ae1360;  alias, 1 drivers
v0000029e01a754a0_0 .net "reg_write", 0 0, v0000029e01a76f80_0;  alias, 1 drivers
v0000029e01a75860 .array "regs", 3 0, 7 0;
v0000029e01a75f40_0 .net "reset", 0 0, v0000029e01ade310_0;  alias, 1 drivers
v0000029e01a76080_0 .net "write_data", 7 0, L_0000029e01ae1f40;  alias, 1 drivers
v0000029e01a76580_0 .net "write_reg", 1 0, L_0000029e01adf170;  alias, 1 drivers
E_0000029e01a667c0/0 .event anyedge, v0000029e01a75fe0_0, v0000029e01a75860_0, v0000029e01a75860_1, v0000029e01a75860_2;
E_0000029e01a667c0/1 .event anyedge, v0000029e01a75860_3, v0000029e01a75ea0_0;
E_0000029e01a667c0 .event/or E_0000029e01a667c0/0, E_0000029e01a667c0/1;
    .scope S_0000029e01a4b360;
T_0 ;
    %wait E_0000029e01a66500;
    %load/vec4 v0000029e01a76c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029e01a76da0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029e01a752c0_0;
    %assign/vec4 v0000029e01a76da0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029e01a4b1d0;
T_1 ;
    %pushi/vec4 18448, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %pushi/vec4 28704, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %pushi/vec4 32773, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000029e01a76d00_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000029e01a76d00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000029e01a76d00_0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %load/vec4 v0000029e01a76d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029e01a76d00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0000029e01a34590;
T_2 ;
    %wait E_0000029e01a66180;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v0000029e01a75e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029e01a75d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029e01a755e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029e01a761c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029e01a76620_0, 0, 1;
    %store/vec4 v0000029e01a76f80_0, 0, 1;
    %load/vec4 v0000029e01a76260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a76f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a76620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a761c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a755e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a75d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a75e00_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a76f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a75d60_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a76f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a75d60_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a76f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a76620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a755e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a75d60_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a761c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a755e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01a75d60_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01a75e00_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029e01a3e280;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a75860, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a75860, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a75860, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a75860, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000029e01a3e280;
T_4 ;
    %wait E_0000029e01a66500;
    %load/vec4 v0000029e01a75f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e01a75860, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e01a75860, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e01a75860, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e01a75860, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029e01a754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000029e01a76080_0;
    %load/vec4 v0000029e01a76580_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e01a75860, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029e01a3e280;
T_5 ;
    %wait E_0000029e01a667c0;
    %load/vec4 v0000029e01a75fe0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000029e01a75860, 4;
    %store/vec4 v0000029e01a75360_0, 0, 8;
    %load/vec4 v0000029e01a75ea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000029e01a75860, 4;
    %store/vec4 v0000029e01a766c0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000029e01a83000;
T_6 ;
    %wait E_0000029e01a66040;
    %load/vec4 v0000029e01a75540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029e01a75180_0, 0, 8;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0000029e01a75220_0;
    %load/vec4 v0000029e01a76ee0_0;
    %add;
    %store/vec4 v0000029e01a75180_0, 0, 8;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0000029e01a75220_0;
    %load/vec4 v0000029e01a76ee0_0;
    %sub;
    %store/vec4 v0000029e01a75180_0, 0, 8;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029e01a4b040;
T_7 ;
    %wait E_0000029e01a660c0;
    %load/vec4 v0000029e01a75400_0;
    %load/vec4 v0000029e01a757c0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029e01a76800_0;
    %load/vec4 v0000029e01a757c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029e01a768a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029e01a4b040;
T_8 ;
    %wait E_0000029e01a66740;
    %load/vec4 v0000029e01a75ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000029e01a757c0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000029e01a76bc0_0;
    %store/vec4 v0000029e01a75900_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000029e01a757c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000029e01a768a0, 4;
    %store/vec4 v0000029e01a75900_0, 0, 8;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029e01a75900_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029e01a7af20;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000029e01ade130_0;
    %inv;
    %store/vec4 v0000029e01ade130_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029e01a7af20;
T_10 ;
    %vpi_call 2 33 "$dumpfile", "risc_processor_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029e01a7af20 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000029e01a7af20;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01ade130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01ade310_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029e01ade1d0_0, 0, 8;
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a768a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a768a0, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01ade310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01ade310_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01ade310_0, 0, 1;
    %vpi_call 2 53 "$display", "--- [TEST 1: RESET] ---" {0 0 0};
    %vpi_call 2 54 "$display", "PC after reset: %h (expected: 00)", v0000029e01adea90_0 {0 0 0};
    %vpi_call 2 55 "$display", "Registers after reset: R0=%h, R1=%h, R2=%h, R3=%h", v0000029e01adfdf0_0, v0000029e01ade270_0, v0000029e01adf3f0_0, v0000029e01adf490_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "\012--- [TEST 2: LOAD] ---" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 62 "$display", "After LOAD: R1 = %h (expected: A5)", v0000029e01ade270_0 {0 0 0};
    %load/vec4 v0000029e01ade270_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_11.0, 6;
    %vpi_call 2 63 "$error", "LOAD test failed!" {0 0 0};
T_11.0 ;
    %vpi_call 2 66 "$display", "\012--- [TEST 3: ADD] ---" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 68 "$display", "After ADD: R2 = %h (expected: A5)", v0000029e01adf3f0_0 {0 0 0};
    %load/vec4 v0000029e01adf3f0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 69 "$error", "ADD test failed!" {0 0 0};
T_11.2 ;
    %vpi_call 2 72 "$display", "\012--- [TEST 4: STORE] ---" {0 0 0};
    %delay 20000, 0;
    %wait E_0000029e01a660c0;
    %delay 5000, 0;
    %vpi_call 2 76 "$display", "Data at 0x20: %h (expected: A5)", &A<v0000029e01a768a0, 32> {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029e01a768a0, 4;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_11.4, 6;
    %vpi_call 2 77 "$error", "STORE test failed!" {0 0 0};
T_11.4 ;
    %vpi_call 2 80 "$display", "\012--- [TEST 5: JUMP] ---" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 82 "$display", "PC after JUMP: %h (expected: 05)", v0000029e01adea90_0 {0 0 0};
    %vpi_call 2 83 "$display", "pc_src = %b, instruction = %h", v0000029e01adff30_0, v0000029e01adf8f0_0 {0 0 0};
    %load/vec4 v0000029e01adea90_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_11.6, 6;
    %vpi_call 2 84 "$error", "JUMP test failed!" {0 0 0};
T_11.6 ;
    %vpi_call 2 87 "$display", "\012--- [TEST 6: I/O READ] ---" {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000029e01ade1d0_0, 0, 8;
    %pushi/vec4 18687, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %delay 20000, 0;
    %vpi_call 2 91 "$display", "R1 after I/O read: %h (expected: F0)", v0000029e01ade270_0 {0 0 0};
    %load/vec4 v0000029e01ade270_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_11.8, 6;
    %vpi_call 2 92 "$error", "I/O read test failed!" {0 0 0};
T_11.8 ;
    %vpi_call 2 95 "$display", "\012--- [TEST 7: SUB] ---" {0 0 0};
    %pushi/vec4 7552, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029e01a750e0, 4, 0;
    %delay 20000, 0;
    %vpi_call 2 98 "$display", "After SUB: R3 = %h (expected: 4B)", v0000029e01adf490_0 {0 0 0};
    %load/vec4 v0000029e01adf490_0;
    %cmpi/ne 75, 0, 8;
    %jmp/0xz  T_11.10, 6;
    %vpi_call 2 99 "$error", "SUB test failed!" {0 0 0};
T_11.10 ;
    %vpi_call 2 102 "$display", "\012--- [TEST 8: RESET RECOVERY] ---" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029e01ade310_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029e01ade310_0, 0, 1;
    %vpi_call 2 105 "$display", "PC after reset: %h (expected: 00)", v0000029e01adea90_0 {0 0 0};
    %load/vec4 v0000029e01adea90_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_11.12, 6;
    %vpi_call 2 106 "$error", "Reset recovery failed!" {0 0 0};
T_11.12 ;
    %vpi_call 2 108 "$display", "\012All tests completed!" {0 0 0};
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000029e01a7af20;
T_12 ;
    %wait E_0000029e01a660c0;
    %vpi_call 2 114 "$display", "[%t] CLK: PC=%h, OPCODE=%b, R1=%h, R2=%h", $time, v0000029e01adea90_0, v0000029e01adfd50_0, v0000029e01ade270_0, v0000029e01adf3f0_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "risc_processor_tb.v";
    "./risc_processor.v";
