INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/gate3versions/gate3versions.srcs/sources_1/imports/gate3versions/Gate3Table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate3Table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/gate3versions/gate3versions.srcs/sources_1/imports/gate3versions/Gate3gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate3Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/gate3versions/gate3versions.srcs/sources_1/imports/gate3versions/Gate3expression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate3Expression
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/gate3versions/gate3versions.srcs/sources_1/imports/gate3versions/Gate3Assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate3Assign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/gate3versions/gate3versions.srcs/sim_1/imports/gate3versions/Gate3TestAbsolute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate3TestAbsolute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SHCodesign2021/gate3versions/gate3versions.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
