Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 11 14:34:28 2024
| Host         : Acer-Spin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_synth_timing_summary.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.222        0.000                      0                 2575        0.007        0.000                      0                 2575        2.000        0.000                       0                  2195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 4.000}        8.000           125.000         
  pll_clk_100_o  {0.000 5.000}        10.000          100.000         
  pll_clk_50_o   {0.000 10.000}       20.000          50.000          
  pll_clk_fb_o   {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        2.000        0.000                       0                     1  
  pll_clk_100_o                                                                                                                                                    7.845        0.000                       0                     2  
  pll_clk_50_o        10.222        0.000                      0                 2575        0.007        0.000                      0                 2575        8.750        0.000                       0                  2190  
  pll_clk_fb_o                                                                                                                                                    12.633        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751                inst_pll/inst_plle2_base/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633               inst_pll/inst_plle2_base/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                inst_pll/inst_plle2_base/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                inst_pll/inst_plle2_base/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_100_o
  To Clock:  pll_clk_100_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_100_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                inst_pll/inst_bufg_clk1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000              inst_pll/inst_plle2_base/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :            0  Failing Endpoints,  Worst Slack       10.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk_50_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (pll_clk_50_o rise@20.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 2.363ns (24.803%)  route 7.164ns (75.197%))
  Logic Levels:           14  (LUT1=3 LUT2=1 LUT3=6 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 23.233 - 20.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.584     2.076    inst_pll/ibuf_sysclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.164 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.963    inst_pll/pll_clk_50_o
                         BUFG (Prop_bufg_I_O)         0.101     3.064 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2188, unplaced)      0.584     3.648    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[11]_0
                         FDCE                                         r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     4.104 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[10]/Q
                         net (fo=2, unplaced)         0.752     4.856    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s0/i_data[10]
                         LUT3 (Prop_lut3_I0_O)        0.295     5.151 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s0/o_y_inferred_i_14/O
                         net (fo=1, unplaced)         0.449     5.600    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s1/o_y_inferred_i_5_0[2]
                         LUT3 (Prop_lut3_I2_O)        0.124     5.724 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s1/o_y_inferred_i_14/O
                         net (fo=2, unplaced)         0.460     6.184    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s2/o_y_inferred_i_3_0[2]
                         LUT3 (Prop_lut3_I2_O)        0.124     6.308 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s2/o_y_inferred_i_14/O
                         net (fo=2, unplaced)         0.460     6.768    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s3/o_s_inferred_i_2[2]
                         LUT3 (Prop_lut3_I2_O)        0.124     6.892 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/inst_r_mux_s3/o_y_inferred_i_14/O
                         net (fo=1, unplaced)         0.449     7.341    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/o_y__2[2]
                         LUT1 (Prop_lut1_I0_O)        0.124     7.465 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_shifter/o_y_inst__12/O
                         net (fo=5, unplaced)         0.477     7.942    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_0/i_b[2]
                         LUT4 (Prop_lut4_I2_O)        0.124     8.066 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_0/o_p_inferred_i_2/O
                         net (fo=1, unplaced)         0.449     8.515    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_0/o_p_inferred_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     8.639 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_0/o_p_inferred_i_1__0/O
                         net (fo=3, unplaced)         0.920     9.559    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_4/o_c_inferred_i_3__0_2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.683 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_4/o_c_inferred_i_5__0/O
                         net (fo=3, unplaced)         0.467    10.150    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_4_n_3
                         LUT3 (Prop_lut3_I1_O)        0.124    10.274 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_c_inferred_i_6/O
                         net (fo=1, unplaced)         0.449    10.723    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_c_inferred_i_6_n_0
                         LUT1 (Prop_lut1_I0_O)        0.124    10.847 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_c_inferred_i_2/O
                         net (fo=3, unplaced)         0.467    11.314    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3/o_s_inferred_i_3[0]
                         LUT5 (Prop_lut5_I0_O)        0.124    11.438 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3/o_c_inferred_i_5__3/O
                         net (fo=3, unplaced)         0.467    11.905    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/inst_gp4_3_n_5
                         LUT1 (Prop_lut1_I0_O)        0.124    12.029 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_c_inferred_i_3__3/O
                         net (fo=1, unplaced)         0.449    12.478    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_c_inferred_i_3__3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124    12.602 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/inst_calc_adder/o_s_inferred_i_2/O
                         net (fo=1, unplaced)         0.449    13.051    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/o_s[14]
                         LUT2 (Prop_lut2_I0_O)        0.124    13.175 r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu[14]_i_1/O
                         net (fo=1, unplaced)         0.000    13.175    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/ri_calc_accu[14]
                         FDCE                                         r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.439    21.860    inst_pll/ibuf_sysclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.943 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.703    inst_pll/pll_clk_50_o
                         BUFG (Prop_bufg_I_O)         0.091    22.794 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2188, unplaced)      0.439    23.233    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_frequency_reg[11]_0
                         FDCE                                         r  inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[14]/C
                         clock pessimism              0.271    23.503    
                         clock uncertainty           -0.135    23.368    
                         FDCE (Setup_fdce_C_D)        0.029    23.397    inst_signal_generator/inst_sin_cos_generator_top/inst_phase_accumulator/r_calc_accu_reg[14]
  -------------------------------------------------------------------
                         required time                         23.397    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 10.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 inst_sync_uart_rx/r_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_sync_uart_rx/r_sync_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pll_clk_50_o  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             pll_clk_50_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_50_o rise@0.000ns - pll_clk_50_o rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.114     0.373    inst_pll/ibuf_sysclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.424 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.761    inst_pll/pll_clk_50_o
                         BUFG (Prop_bufg_I_O)         0.026     0.787 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2188, unplaced)      0.114     0.901    inst_sync_uart_rx/r_sync_reg[0]_0
                         FDPE                                         r  inst_sync_uart_rx/r_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.042 r  inst_sync_uart_rx/r_sync_reg[0]/Q
                         net (fo=1, unplaced)         0.081     1.123    inst_sync_uart_rx/r_sync[0]
                         FDPE                                         r  inst_sync_uart_rx/r_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_50_o rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, unplaced)         0.259     0.706    inst_pll/ibuf_sysclk_o
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.759 r  inst_pll/inst_plle2_base/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.114    inst_pll/pll_clk_50_o
                         BUFG (Prop_bufg_I_O)         0.029     1.143 r  inst_pll/inst_bufg_clk0/O
                         net (fo=2188, unplaced)      0.259     1.402    inst_sync_uart_rx/r_sync_reg[0]_0
                         FDPE                                         r  inst_sync_uart_rx/r_sync_reg[1]/C
                         clock pessimism             -0.357     1.046    
                         FDPE (Hold_fdpe_C_D)         0.070     1.116    inst_sync_uart_rx/r_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_50_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845               inst_pll/inst_bufg_clk0/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000              inst_pll/inst_plle2_base/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750                inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750                inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_o
  To Clock:  pll_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_o
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pll/inst_plle2_base/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751               inst_pll/inst_plle2_base/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633               inst_pll/inst_plle2_base/CLKFBIN



