// Seed: 2018034264
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    output id_5
);
  type_8(
      id_4, 1
  );
  logic id_6;
  assign id_4 = 1;
  assign id_5 = 1;
endmodule
