{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637629262404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637629262405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:01:02 2021 " "Processing started: Mon Nov 22 21:01:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637629262405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629262405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CrapsGame -c CrapsGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off CrapsGame -c CrapsGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629262405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637629262843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637629262843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CrapsGame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CrapsGame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CrapsGame-rtl " "Found design unit 1: CrapsGame-rtl" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279094 ""} { "Info" "ISGN_ENTITY_NAME" "1 CrapsGame " "Found entity 1: CrapsGame" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629279094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rtl " "Found design unit 1: Adder-rtl" {  } { { "Adder.vhd" "" { Text "/home/sean/Documents/ECED4260Project/Adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "/home/sean/Documents/ECED4260Project/Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629279095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DFlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-gate " "Found design unit 1: DFlipFlop-gate" {  } { { "DFlipFlop.vhd" "" { Text "/home/sean/Documents/ECED4260Project/DFlipFlop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279096 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "/home/sean/Documents/ECED4260Project/DFlipFlop.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629279096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FallingEdgeDetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FallingEdgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdgeDetector-gate " "Found design unit 1: FallingEdgeDetector-gate" {  } { { "FallingEdgeDetector.vhd" "" { Text "/home/sean/Documents/ECED4260Project/FallingEdgeDetector.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279097 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdgeDetector " "Found entity 1: FallingEdgeDetector" {  } { { "FallingEdgeDetector.vhd" "" { Text "/home/sean/Documents/ECED4260Project/FallingEdgeDetector.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629279097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-rtl " "Found design unit 1: Counter-rtl" {  } { { "Counter.vhd" "" { Text "/home/sean/Documents/ECED4260Project/Counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "/home/sean/Documents/ECED4260Project/Counter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637629279097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629279097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CrapsGame " "Elaborating entity \"CrapsGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637629279179 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "win CrapsGame.vhd(16) " "VHDL Signal Declaration warning at CrapsGame.vhd(16): used implicit default value for signal \"win\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637629279181 "|CrapsGame"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loss CrapsGame.vhd(17) " "VHDL Signal Declaration warning at CrapsGame.vhd(17): used implicit default value for signal \"loss\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637629279182 "|CrapsGame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout CrapsGame.vhd(28) " "Verilog HDL or VHDL warning at CrapsGame.vhd(28): object \"cout\" assigned a value but never read" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637629279182 "|CrapsGame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:U1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:U1\"" {  } { { "CrapsGame.vhd" "U1" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637629279208 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y Counter.vhd(15) " "VHDL Signal Declaration warning at Counter.vhd(15): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Counter.vhd" "" { Text "/home/sean/Documents/ECED4260Project/Counter.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637629279208 "|CrapsGame|Counter:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop Counter:U1\|DFlipFlop:U1 " "Elaborating entity \"DFlipFlop\" for hierarchy \"Counter:U1\|DFlipFlop:U1\"" {  } { { "Counter.vhd" "U1" { Text "/home/sean/Documents/ECED4260Project/Counter.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637629279213 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q DFlipFlop.vhd(17) " "VHDL Signal Declaration warning at DFlipFlop.vhd(17): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DFlipFlop.vhd" "" { Text "/home/sean/Documents/ECED4260Project/DFlipFlop.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637629279213 "|CrapsGame|Counter:U1|DFlipFlop:U1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "win GND " "Pin \"win\" is stuck at GND" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637629279907 "|CrapsGame|win"} { "Warning" "WMLS_MLS_STUCK_PIN" "loss GND " "Pin \"loss\" is stuck at GND" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637629279907 "|CrapsGame|loss"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637629279907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637629280085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637629280085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "roll " "No output dependent on input pin \"roll\"" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637629280222 "|CrapsGame|roll"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CrapsGame.vhd" "" { Text "/home/sean/Documents/ECED4260Project/CrapsGame.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637629280222 "|CrapsGame|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637629280222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637629280223 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637629280223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637629280223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637629280232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:01:20 2021 " "Processing ended: Mon Nov 22 21:01:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637629280232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637629280232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637629280232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637629280232 ""}
