# FPGA

FPGA labs

# Lab0

## Task 1 Multiplexer
[mux](./mux/)

| Signal      | Direction | Bit size | Comment                                |
|-------------|-----------|----------|----------------------------------------|
| data0_i     | input     | 2        | Input data #0                          |
| data1_i     | input     | 2        | Input data #1                          |
| data2_i     | input     | 2        | Input data #2                          |
| data3_i     | input     | 2        | Input data #3                          |
| direction_i | input     | 2        | The input number for use at the output |
| data_o      | output    | 2        | Output data                            |
