Command: vcs -full64 -R testbench.v -debug_access+all +incdir+../src+./ -l cpu.log \

                         Chronologic VCS (TM)
         Version W-2024.09_Full64 -- Mon Nov 18 13:09:28 2024

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Command: /home/summer/work_dir/CPU/SingleCycle/tb/./simv -a cpu.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  Nov 18 13:09 2024
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'cpu_tb.fsdb'
*Verdi* : Begin traversing the scope (CPU_Testbench), layer (0).
*Verdi* : End of traversing.
Checking Register File...
PASS:   x1 = 0x0000000a
PASS:   x2 = 0x00000014
PASS:   x3 = 0x0000001e
PASS:   x4 = 0x0000000a
PASS:   x5 = 0x12345000
PASS:   x6 = 0x00000000
PASS:   x7 = 0x0000001e
PASS:   x8 = 0x0000001e
PASS:   x9 = 0x0000000a
PASS:  x10 = 0x0000000f
PASS:  x11 = 0x00000005
PASS:  x12 = 0x00000028
PASS:  x13 = 0x00000005
PASS:  x14 = 0x00000005
PASS:  x15 = 0x00000001
PASS:  x16 = 0x00000000
PASS:  x17 = 0x00000001
PASS:  x18 = 0x00000000
PASS:  x19 = 0x00000001
PASS:  x20 = 0x00001000
PASS:  x21 = 0x0000000a
PASS:  x22 = 0x00000014
PASS:  x23 = 0x00001004
PASS:  x31 = 0x00000000
Checking Data Memory...
PASS: 000] = 0x0000000a
PASS: 004] = 0x00000014
$finish called from file "testbench.v", line 39.
$finish at simulation time            100015000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100015000 ps
CPU Time:      0.070 seconds;       Data structure size:   0.0Mb
Mon Nov 18 13:09:29 2024
CPU time: .089 seconds in simulation
