.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
001001110000000100
000000000000000000
000000000000000000
000000000000000000
000001011000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001010000110010
000000001000110000
000000000000000100
000000000000000001
000010000000000010
000010010000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000001100
000000001000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000011010000010000
000000000001100100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000001000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000100001111000000000000000001000000001000000000
000000000000000111100000000000001111000000000000001000
000000000000000111000010100000000001000000001000000000
000000000000000000100100000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100111000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001001000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001101000000000000000000
000000000000000111000011100101000001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000001000000010000011100001000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000001001000000000011000001000000001000000000
000000000000000011000000000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001110000000000000000000

.ramb_tile 6 1
000000000000000000000000001000011110000000
000000010000000000000000001111000000000000
111000000000000111000000001000011100000000
100000000000000111100000001101000000000000
110000000000100111100000000000011110000000
010000000000000000000000000101000000000000
000000000000001000000000011000011100000000
000000000000001111000011110101000000000000
000000000000000000000000000000011110000000
000000000000000000000011101111000000000000
000000000000000000000000001000011100000000
000000000000000101000000001111000000000000
000001000000000000000111001000011110000000
000000000000000000000100000001000000000000
110000000000000001000010001000011100000000
110000000000000101100010110001000000000000

.logic_tile 7 1
000000000000000111000011100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000101000111000111100000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000101000010100001000000000000001000000000
000000000000000000100100000000000000000000000000000000
000001000000000000000000000111100001000000001000000000
000000100000000000000000000000001000000000000000000000
000000000000001111000000000011000000000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 8 1
000000000000100000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000001101000100000000100000000000000000000000
000001000000000101000010100000000001000000001000000000
000000000000000101100100000000001101000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000100010100000101100000000000000000000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000010000000000000000000000000000000

.logic_tile 10 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100010000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011100000000000000100000000
100000000000001111000000000000000000000001000000000000
110000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100111100000000011000000000000000100000000
000000000000010000000000000000000000000001000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000000000000000000000001110000011110100000000
010000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000001000000000010110100100000000
000000000000001111000000000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000001000011110000000
000000010000000111000000001011000000000000
111000000000001111100000000000011100000000
100000000000001011000011111101000000000000
110000000000000000000000011000011110000000
110000000000000000000011111001000000000000
000000000000000000000000011000011100000000
000000000000000000000011110001000000000000
000000000000000000000000001000011110000000
000010000000000000000000000111000000000000
000000000000000001000000011000011100000000
000000000000001101000011010011000000000000
000000000000000000000111100000011110000000
000000000000000000000100000001000000000000
010000000000000011100000001000011100000000
010000000000001101000000001101000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001101000000000000001000
000000000000000000000110000111000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000110110000101110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000010110000001110000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000001011100000000111100001000000001000000000
000000000000001011100000000000001110000000000000000000
000000000000000011100000001001001000110011110000000000
000000000000000000100000001001001011110111110010000000
000000000000001111000000000000000000001111000000000000
000000000000000011000000000000001011001111000000000000

.logic_tile 5 2
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000010001100000000000001000111100001010000000
000000001110100000000000000000000000111100000000000000
000000100000000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000001000001111000100000010000001
000000000010000000000000001111001010001000000000000011
000000000000000000000000000101000000010110100010000000
000000000000000000000000000000000000010110100000000000
000000000000001000000000011111000001000000000001000001
000000000000101011000011010101101111001001000010000011
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000001000000000000000111111110000000
000000000000000001000000000101100000000000
111000000000000000000000000011011100000000
100000000000001001000000001101000000100000
110000000000000111100111100011111110000000
010001000010000000100111101101000000010000
000000000000000111100011101111011100000001
000000000000000000000000001011000000000000
000000000000001111100011110111011110000000
000000000000000111000010101111100000100000
000000000000001111000111000001011100000000
000000000000000101100100001011000000100000
000000000000001001000010011011011110000000
000000000010001011000111100101000000000100
010000000000001000000000000101111100000100
010000000000000101000010010111100000000000

.logic_tile 7 2
000000000000010000000010111011101000000100000010000000
000000100000100000000111111101001101011100000000010000
000000000000000000000000010000011100000011110000000001
000000000000000111000010000000010000000011110001000000
000000000000100000000000001101100000100000010000000000
000000001000010000000000000001001001000000000000000000
000000000000000000000110000000011110000011110000000001
000000000000000001000000000000010000000011110000000100
000000000000000000000000010101100001011111100000000000
000001001110000000000011111001001000111111110000000000
000000000000000101100000000111100000010110100010000000
000000000000000000000010100000000000010110100000000000
000000000000000000000010100111101111000000000000000000
000000000100000000000010101111011110000000100000000000
000000000000000101000010111000011000100000000000000000
000000000000000101000010101111011001010000000000000000

.logic_tile 8 2
000000000000001000000000000111100001000000001000000000
000000000000011111000010110000001101000000000000010000
101010100000000001100000010001000000000000001000000000
100001000000000000000010000000000000000000000000000000
110100000001000000000000000111101000111100001000000001
010000000010100000000000000000100000111100000001000001
000000001110100011100000000111001000101000000010000000
000000000001010000000000000111000000111100000010000011
000000000000001000000000010000000000010110100000000000
000000000000000101000011111001000000101001010001000000
000000000000100000000000010001100001001100110101000000
000000000001000000000011000000101000110011000000000001
000000000000001001000000000000000000000000000100000110
000010100000000011000000000011000000000010000000000000
010001001110000000000000010000000001001111000000000000
110000100000001101000011000000001000001111000001000000

.logic_tile 9 2
000000000000000000000000000101100000010110100000000000
000010000000000000000000000000100000010110100000000000
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010100111100000010110100010000000
000000000000000000000100000000000000010110100001000000
000000000000000000000000000000001110000011110010000000
000001000000001101000000000000010000000011110001000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000101000010100001111110101010100100100000
000000000000000000000100000011010000101001010000000000
101000000000000101000000001000011011110110000100000000
100000000000000000000000001011001111111001000001000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101000010101000011100110010100100100000
000000000000000000100000000011011001110001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000001101100110100101101111100011010100000000
000000100000000101000010100000101111100011010001000000
000001000000000101100110100001011110101011000110000000
000000000000000000000000000000011111101011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 14 2
000000000000000000000000010011000000000000000100000000
000000000000000000000010000000100000000001000000000000
111000000000000000000000010000000000010110100100000000
100000000000000111000011101111000000101001010000000000
010000000000001000000000001000001010000001010000000000
010000000000000111000000001111000000000010100000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000111000000101001010000000000
000000000000100000000011101000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000001100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000011100000001000001010101000000000000100
000000000000000000100011111111000000010100000000000001
000000000000000000000011100000001110000011110100000000
000000000000100001000000000000000000000011110000000000

.logic_tile 15 2
000000000000000101000000001000011011100010110100000000
000010100000000000100000001011011100010001110001000000
101000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001000011100101011000100000000
000000000000001001100010110011011011010111000010000000
000000000000000001100000000000000000000000000000000000
000000001101010000100000000000000000000000000000000000
010000000000000000000000000111011100101011000110000000
010000000000000000000000000000011000101011000000000000

.logic_tile 16 2
000001000100000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000001010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110100000000000000001
000000000000000000000000001011011111010000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111000111001101011111110000000000
000000000000000000000000000000111111011111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 19 2
000010000000000111100010000001111010000000
000001001010000000100111100011000000000000
111000000000001011100000001111111000001000
100000000000000101100000000111000000000000
010000000001010000000011100011011010000000
110000000000100000000000000111000000000100
000000000000001000000011000001011000000000
000000000000000101000100001111100000010000
000000000000001001000000001001011010100000
000010100000000011100000001011100000000000
000000000000001000000111100101111000001000
000000000000001101000011100111100000000000
000000000000001111100111100011111010001000
000000000000000111000010011111100000000000
110000000000001011000010000111111000000000
010100000000100111100000000001100000000100

.logic_tile 20 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000011100000100000010000000000
000000000000000000000000000000101101100000010000000000
101000000000000000000000000111101101000001000000000000
100000000000001111000000001111111101000000000000000000
000000000010001000000000000111100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000111100000100000010000000000
000000000000000000000000001111101010000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000010110100000000000
000000000000000000000011000000100000010110100000100000
010000000000000000000110100000000001000000100100000000
010000000000000000000010100000001100000000000000000010

.logic_tile 5 3
000000000000000111000000000011100000000000001000000000
000001000000001111000010110000100000000000000000001000
101000000000001000000000000101000000000000001000000000
100000000000000111000011110000101000000000000000000000
000000000000000000000111100001000001000000001000000000
000010000000000000000100000000001011000000000000000000
000000000000000101000111110001000000000000001000000000
000000000000001111000111100000001000000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000111001001101001000011100000000001
000000000000001011000100001101101010000011110010000000
000000000000000000000000000000011111001100110110000000
000000000000000000000000000000011000110011000000000000
110000000000000000000000011001011001100000000000000000
010000000000001101000010001111101110000000000000000000

.ramb_tile 6 3
000000001100000000000011101000011100000000
000000010000000000000000001111000000000000
111000000000001000000000000000011110000000
100000000000001011000000000111000000000000
010000000000000000000011100000011100000000
110000000000000000000100000111000000000000
000000100000000000000000000000011110000000
000001000000000000000000001001000000000000
000001000000100000000000000000011100000000
000010100010000000000000001111000000000000
000000000000000101100111001000011110000000
000000000000001001000000001111000000000000
000000000000000011100111101000011100000000
000000001010100001100000000001000000000000
110000000000010101100010011000011110000000
010000000000100000000110011011000000000000

.logic_tile 7 3
000000000010000000000111100001001011100000000000000000
000000000000000000000000000000101110100000000010000000
101000000000000001100000010101111011100101010000000000
100000000000000111100010010111101101010101100000000010
000000000000000000000000000111000000010110100110000001
000010001010001001000000000000100000010110100001000000
000000000000000101000010100111111100001000000000000000
000000000000000000100100000111111100000000000001000000
000000000110000101000000010000000000010110100010000000
000000000000000101000010100011000000101001010000100000
000010100000000101100010110000011110011111110000000000
000001000000000000000010100101001001101111110000000000
000000100000100000000110111001100000101001010010000000
000000000000000101000010001001000000000000000000000000
010000000000001111000110101111001101001000000010000000
010000000000000101100000000111111100000000000000000000

.logic_tile 8 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000000101000000000000000001000000001000000000
100000000000000000000010100000001000000000000000000000
010000000000000000000010010101001000001100111100000010
110000000000000000000010000000100000110011000000000000
000010000000001101000000000000001000001100111100000000
000000000000000001100000000000001101110011000000000100
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000000111101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000100000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000100000001100110010111101000001100111100000000
110000000001010000000010000000100000110011000000000000

.logic_tile 9 3
000000000110000111000000001000011010101000000100000000
000000000000000000100000001011010000010100000010000101
111000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110010000000000111000110111000000000001100110000000000
000001001110000000100011100001001011110011000000000001
000000100000100000000000001000011101100000000000000000
000000000001000000000011111101011101010000000001000000
000001000000000000000000000101001110010000000000000000
000000000000000000000000001101111010101000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111100000000000011110000100000010000011
000000000000000000100000001101001000001000000011000001

.logic_tile 10 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000101100001100000010000000000
000000100000000000000000000000001010100000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000001000000000000000001000011111100000000000000000
000000000000000000000000000001011001010000000010000000
111000000000001000000000010000000000000000100100000000
100000000000001111000011010000001101000000000010000000
110000000000000000000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000111100000000000000000000000
000001000000000000000000000000001101110000000000000001
000010000000001111000000000000011001110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 12 3
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100001000000101001010000000000
000000000000000000000100001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001100000010000000000
000000000000000000000000000000001110100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000011100000000000000000000000000000
000000100000000000000010010000000000000000000000000000
111000000000000000000111100000000000000000000000000000
100001000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000001010000000000000000011101010101000000000000000
000000000001010000000000000000110000101000000000000000
111000000000100111100000010000000000000000000000000000
100000000001010000000011010000000000000000000000000000
110001000000000000000011100000000000000000000000000000
000010000000001111000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111101101011001010111100000000001
000000000000000000000000000001111110000111010000000000
000011000000000000000000000111101011111110110100000000
000010000000000000000000001011101010010100100000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000

.logic_tile 15 3
000001000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
111000000000000000000000000000001110000011110100000000
100000000000000000000000000000000000000011110000000000
110000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000101010000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000001111011111110000000000
000000000000000000000000000011011110101111110010000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000011011110100000000000000001
000001000000000000000000000000001111100000000000000000

.ramb_tile 19 3
000000101010000111100000001000001010000000
000001010000000000100000000001000000000000
111000000000000001000111101000011010000000
100001000000010111100100000101000000000000
010000000000011111000111100000001010000000
110000000000100101100000000111000000000000
000001000000001111100000000000011010000000
000000000000101011000000000001000000000000
000000000000000000000000000000001010000000
000000001100000000000000000101000000000000
000000000000000000000000001000011010000000
000000000000000111000011101001000000000000
000000000000100011100000001000001010000000
000000000000010000000000001011000000000000
110000000000000000000000001000011010000000
010000001000000000000000000001000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000001000000001000000000
000000000000001101000010100000001101000000000000001000
101000000000000000000110000001000000000000001000000000
100000000000000000000100000000000000000000000000000000
000000000000000111100010100101100000000000001000000000
000000001000000101100110000000001010000000000000000000
000000000000000001000010101101101000000011100000000000
000000000000001101000100001001101010000011110010100011
000000010000000000000010100000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010000000000000010111000000000010110100000000000
000000010000000000000010001011000000101001010000100000
000000110000000000000110100011000000010110100000000000
000000010000000000000000000000100000010110100000100000
010000010000000000000000001101001000000001000000000101
110000010000000000000000001001111011000000000011000011

.logic_tile 5 4
000000000000000000000010100101100000000000001000000000
000000000100000000000100000000000000000000000000001000
101000000000001000000000000000000001000000001000000000
100000000000000101000000000000001011000000000000000000
000000000001010000000000000111001000001100111100000000
000000001010100000000000000000100000110011000000000001
000000000000001011100010100001101000001100111000000000
000000000000000111000110100000000000110011000000000000
000000010000000000000000010000001001001100111000000000
000000010000000000000010010000001011110011000000100000
000000010000000000000000000111101000001100111000000000
000000010000000000000000000000100000110011000000100000
000000010000000000000000010000001000001100111000000000
000000010000000000000010000000001101110011000000000001
010000010000000000000110000000001000001100111000000000
110000010000000000000100000000001001110011000010000000

.ramt_tile 6 4
000000000000000000000011110111111000000000
000000000000010000000011101001100000000000
111000000000001001100111000111111010000000
100000001100001011100100000011100000010000
110000000000000000000000001111011000000000
110000000000000000000011111011000000100000
000010100000010001100111111011111010000000
000001000000000000100011101001000000010000
000000110001000001000111100011011000000000
000000011000000000100011100111100000100000
000000010000000000000000010101111010000000
000000010000001001000011001001100000010000
000000010000101001000010001101111000000001
000000010001010111000100000001100000000000
110000010000000111000011100011011010000001
110000010000000000100110001101100000000000

.logic_tile 7 4
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000001000
000000000001010001100000010000000001000000001000000000
000000000000100000100010010000001010000000000000000000
000000000001010000000110000001101000001100111000000000
000000000100110000000100000000000000110011000010000001
000010001100001111000110001001101000000010101000000000
000001000000001001100100001011100000111110100000000000
000001010001011101100000001000001001011011001000000000
000010010000000101000000001111001011100111000000000100
000000010000000000000110100011001000001100111000000000
000000010000000000000000000000000000110011000000000000
000010110100000000000000001011001000111101011000000100
000001010000000000000000001111000000000001010000000000
000000010000100000000110100101101000111100001000000000
000000010000010000000000000000000000111100000000000000

.logic_tile 8 4
000010100100000111100010110101001000001100111100000000
000001000000000000000010010000000000110011000000010000
101000000010000101000010110111001000001100110100000000
100000000000000111000010000000000000110011000000000100
010000000000001111100111100101111011000010000000000000
110000000000000001100110101111011000000000000000000000
000000001110100101000110001101101010011011000000000000
000000000001000101000010100001101001110010010000000000
000010110000000000000000010000011011111001000000000000
000010010000000000000010001001001011110110000000000000
000000011111100000000000000001111010000000010000000000
000000010001010000000010011101101001000000000000000100
000001011010000001100010000001101010000000000000000000
000010010001010000000000000111101101000000100000000000
110000010000100001100000000011100000000110000010000111
110000010001000000000000000000101000000110000010100101

.logic_tile 9 4
000000000010100000000110000111011001101000010010000011
000000000000010101000000001101101011100100010001100001
000000100000100011100010111101111111010000100000000000
000000000001010000100111110101111011000000010000000000
000001000000000000000110101000011011111100010000000011
000000000000000000000011111101001111111100100001100001
000001000000010000000110110000011010101010100000000000
000000100000100101000011011011010000010101010000000000
000000010000000000000110010101001110010111100010000000
000000010000000000000111101011101000001011100000000000
000000010000000000000111011101111100101000000000000000
000000010000000000000110101001110000000000000001000000
000000010000001000000000001011100001100000010000000000
000000010000000101000010111101101101000000000001000000
000000010000000000000110000000011000001100110000000000
000000010000000000000000000000011001110011000000000000

.logic_tile 10 4
000000000000000000000000001000011110101000000110000000
000010100000000000000000001011010000010100000000100001
111000000000000000000010100011011011010111100000000000
100000000000000000000100001011111100000111010000000000
110000001010001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000001000000000000000010001111100000101001010000000000
000010100000000000000100001001100000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000010000000011100000000000000000000000000000
000000010000000001100000010011111110101000000110000001
000001010000000000000010000000110000101000000010000000
000000010000000000000011100101000000101001010000000000
000000010000000000000000001111000000000000000000000000
000000011110000000000010110000000000000000000000000000
000000010000100000000111010000000000000000000000000000

.logic_tile 11 4
000000000100000101100000001000000000000000000100000001
000000000000010000000000000111000000000010000011000101
111000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110010001010000000000000001000000000100000010110000000
000001100000000000000000001001001111010000100000100000
000000000001000000000110110000000001000000100110000000
000000000000000000000111100000001100000000000000100001
000000010000000001000000000011100000101001010000000000
000000010000010000000000001111100000000000000000000000
000010110001000011100010100101111100100000000000000000
000001010000000011000100000011101000000000000000000000
000000010000000000000011100011111010101000000000000000
000000010000000000000000000000110000101000000000000000
000000010000001101000000001000000000000000000100000001
000000010000000001100000000111000000000010000000000110

.logic_tile 12 4
000000001010000000000110100001111101000010100000000000
000000000000000000000010101001101100000001000000000000
111000000000000000000111110000011001110000000000000000
100000000000100000000010100000011011110000000010000000
110000000110000000000110110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000110110101111100000010000000000000
000000000000000101000011100011111001000000000000000000
000000010000000001100000000000000000000000000000000000
000000110000000000100000000000000000000000000000000000
000000010000001001100000010000000000000000000000000000
000000010010000011100010000000000000000000000000000000
000000010000000000000000000000000001000000100100000001
000001010000000000000000000000001001000000000000000001
000000010000000111000000000101011111000100000000000001
000000011000000000000000001101101010001100000000000000

.logic_tile 13 4
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001110100000000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000011100000000000000110100001111010010100000000000000
000001001011010000000100000001011011001000000000000001
000000000001000000000000000000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000101000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010110001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000101011000000110100000000000
000010110000010000000000000001001100001111110001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000101000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001111101011000110100000100000
000000010000000000000000000111111111001111110000000000
000000010000000111000010010000000000000000000000000000
000000010000100000100111110000000000000000000000000000

.ramt_tile 19 4
000110000000000000000000000111101110000000
000001101110001111000011100001000000000000
111010100000000000000000001111101100100000
100000000000000000000011101011100000000000
010010100000001000000000000101101110010000
010001000000000111000000001011000000000000
000000000000000011100000000111001100000000
000000000000000001100000001111100000000000
000000010001011111100011101111101110000000
000000010000111001000110011001100000001000
000000010000001000000011100111001100100000
000000010000001011000100001011000000000000
000010010000001111000010001011001110000000
000001010000001001100010000101000000100000
110000010000000011100111100011101100000000
110000010100000111000011110101000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000001001111000000100000
000000000000000000000000000000001101001111000000000000
000000000000000000000000001111101111000000000000100000
000000000000000000000000001011011111001000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001011111110001000000000000000
000000000000000000000000001011101101000000000000000000
000000010000000000000110100000000001001111000000000000
000000010000000000000000000000001110001111000000100000
000000010000000000000110110000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101100000011111101111000000000000000000
000000010000000000000010101111011101000000010000000000

.logic_tile 5 5
000000000000000000000010100101101000001100111000000000
000000000000000000000000000000100000110011000010010000
101000000000100000000000001000001000001100110000000000
100000000000000000000000000011000000110011000010000000
000000000000101000000010000000001000000100000010000011
000000000000010001000000001111011011001000000011000011
000000000000000111000010110101100000000000000100000000
000000000000000101100010000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000000000001110000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000001100110000000001010000100000100000000
000000010000000000000100000000000000000000000000000000
010000010000000000000000000000000001000000100100000000
110000010000000000000000000000001010000000000000000000

.ramb_tile 6 5
000000000000000000000000001000011110000000
000000010110101111000000001111010000000000
111000000000001000000111101000011100000000
100000000000000011000100001001010000000000
110000000000001111100000010000011110000000
010000000000001011000010100101010000000000
000000000000001000000000001000011100000000
000000000100001111000000000101010000000000
000000010000100000000000000000011110000000
000001011111000000000010000001010000000000
000000010000010000000000000000011100000000
000000011110000000000010100101010000000000
000000011110100000000000001000011110000000
000001010001000000000000000001010000000000
110010010000000001000010000000011100000000
110001010000000000100010101101010000000000

.logic_tile 7 5
000000000000000000000000000001101001001000000000000000
000000000000000000000000000000001011001000000000010000
000000000000000101000000000101111000100011100000000000
000000000000000101000000001101101111110101000000000000
000000000000001000000010100101011001111010110000000000
000000000110001001000010101101001011000101000000000000
000000000000001000000110001000011000101010100000000000
000000000000001001000110101101000000010101010000000000
000000110000100000000000000101100000100110010000000000
000000010001010000000000000000001011100110010000000000
000000010000000000000000001101011010010000000000000000
000000010000000000000000000001111010010010100000000000
000000010000010000000000000000011010001100000000000000
000000010010000000000010000000001011001100000000000000
000000010000000000000000000001100001010000100000000000
000000010000000000000000000000001011010000100000000000

.logic_tile 8 5
000010100000010000000110000001000001000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000000000000000001101001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000000000010100011101000001100111000000000
000000000001010000000000000000101011110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000100000110011000000000000
000011010000100101000000000011001000001100111000000000
000000010000010000100010110000000000110011000000000000
000000010000000111100111100011001000001100111000000000
000000010000001101010000000000100000110011000000000000
000001010000000000000010100000001000001100111000000000
000010110000000000000100000000001111110011000000000000
000000010000000111000000000011101000001100111000000000
000000010000000000000000000000000000110011000000000000

.logic_tile 9 5
000000000000000101000110100101011110000001000000000000
000010100000001101100011111001101011000010100000000000
000000000000001101000110101111101100000100000000000000
000000000000000101100000000101011110000010000000000000
000000100000001101100011110001011000001000000000000000
000011000000000011000011000000001000001000000000000000
000000000000000111100000000101111000000100000000000000
000000000000001111100000000000001101000100000000000000
000000010000000101000111000001101101000001000000000000
000000010000000000100010110000111010000001000000000000
000000010000010001000000000101100000010000100000000000
000000010000000000000000001011001001000000000000000000
000000010000001000000000001101011100100000010011000100
000000010000000001000000001111001010111000100001000101
000011010010001101000110000011000000010110100000000100
000000010000000001100100000011100000000000000000000000

.logic_tile 10 5
000000000000100101100000011001001111100000000000000000
000000000001010000000010100111001101000000010000000000
000000000010100101000111110011001101101000000000100000
000010000001001001100011100101011001010000000000100000
000000001010001111000000011111011111010000100000000000
000000000000000001100010001001111010010100100000000000
000000100000000101100110101001101011000000010000000000
000001000000000000000000001001001110000000000000100000
000000011010100101000000000000011000101000000000000000
000000010001011101100010111111000000010100000001000000
000001010001000101000000010001011010101000000010000000
000000110000100000100010000000110000101000000000000000
000001011000101001100011100011001010000000000000000000
000000110001011001100011100101011110000011000000000000
000000010000000011100000000000001101000000100000000000
000000010000001111000010000011001100000000010000000000

.logic_tile 11 5
000000000000001000000110100111100001100000010000000000
000000000000001001000110010000001111100000010000000100
111000001110000101000010110000000001100000010000000000
100000000000000000000010001111001110010000100010000000
110001001010000000000111111001100000101001010000000010
000010100000001111000011111011100000000000000000000000
000000000000000111100000001001001000001000000000000000
000000000000000101100000000011011011101000000000000000
000000010110000101100111000111111010101000000000000000
000000010000000111000011100000000000101000000010000000
000000010000001001100000000011101111111111100100000000
000000010000000101100010000011001000011111100010000000
000001010000000111000000000011001000100000000000000000
000000110000000000000010110011111011000000000000000000
010000010000011000000111100001101100110110100101000100
110000010000001111000000000101111100111111110000000000

.logic_tile 12 5
000001000100100000000110010011001110000010000000000000
000000000001000111000010001111011101000000000000000000
000000000001000000000011110101111010101000000000000000
000000000000000000000010001011010000000000000000000000
000000001100000101000010111000011110101000000000000000
000000000000001111100011011001010000010100000000000000
000000001110001001100110001001011100010111100000000000
000000000000001011000000001011001100000111010000000000
000000010100101111100111010001011111100000000000000000
000000110000010001000110011001101110000000000000000000
000000010000000011100011100101001010001000000000000000
000000010000000111100010000000011011001000000000000000
000000010000000000000111101101111001010111100000000000
000000011010000000000011101011011111001011100000000000
000000010001011001000111010011011101000000000000000000
000000010000100011000011000101001100000001000000000000

.logic_tile 13 5
000000000100000111100011110101111111000000000000000000
000000000000001001000011101011111111001001010000000000
000000000000101011000111010001111010100000000000000000
000000000001010111000111011001011101000000000000000000
000001000000001000000000001011111111000110100000000000
000010001010000111000000001011101111000000000000000000
000000001100001001000010111111011000010111100000000000
000000000000001011100110000101111100001011100000000000
000000010100000111000111010101001111100000000010000000
000000010000000000000010101001011110000000000000000000
000000010000000001000111011001111011010111100000000000
000000010000000000000111000001101100001011100000000000
000000010010001001000011110001101110000110100000000000
000010010000000011100110000001101110001111110000000000
000000010000000001100010000000000000001111000000000100
000000010000001111000110000000001000001111000000000010

.logic_tile 14 5
000000000110000000000011100000001111100000000000000000
000010100000000000000100000101011111010000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000000000101100011111000000000100000010000000000
000010000001010000000011110011001110010000100000000000
000000000000000111000000000001100000010110100000100010
000000000000000000100000000000000000010110100000000000
000001010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000101000000100000010000000000
000000010000001111000000000000101110100000010000100000
000000011010001001000000000111111111010111100000000000
000000010000000001100010100011101010000111010000000000
000000010000000000000110000000011000100000000000000000
000000010000000001000011101101011001010000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011001000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000100000000111100110001001011001010111100010000000
000001000000000000000100001011101100001011100000000000
000000000000000011100110001011111001010111100000000000
000000001000000000100110011011111100000111010000000000
000001000110000000000010101001011010010111110000000000
000010000000000111000100000111000000111111110000000000
000000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000010100101001110000110100000100000
000000010000001111000010011011001100001111110000000000
000000110000001111000010101111001011000001000010000000
000000010000001111100011101111011001000001010000000000
000001011000000001100010000001011011100000000000000000
000000010000001001000100000000001110100000000000100000
000000010000000111100011110111101111010111100000000000
000000011000000000000111101011111100000111010001000000

.ramb_tile 19 5
000000100000000000000000010000001010000000
000001011110000000000010101111010000000000
111000100000000000000111101000001000000000
100000000000100111000100000111010000000000
010000000000000111100111111000001010000000
110000000000000000100010101101010000000000
000000000000000000000011111000001000000000
000100000000000000000111101001010000000000
000000011000001000000011100000001010000000
000000010000000011000100000011010000000000
000100010000000000010000001000001000000000
000000010000000000000000001101010000000000
000000010001110000000010000000001010000000
000000010000010000000000000101010000000000
010000010000000000000000000000001000000000
010000010000001001000000001011010000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000011100001011110000000
000000000000000000000011100101110000000000
111000000000000000000111111111011100000000
100000000000001001000111000101110000010000
010000000000000111100111101011011110000000
110000000000000000100000001001110000000100
000000000000000001000000001011111100000000
000000000110000001100000001011010000100000
000000100000100111000010001111011110000000
000001000001000111100100001111010000010000
000000000001010000000011111101111100000000
000000000000100001000010101001010000010000
000000000000001000000111110011011110000000
000000000000000111000011000011010000000100
010000000000000000000011110001011100000000
010000001100000000000110101111110000000001

.logic_tile 7 6
000000000110001101000010100101100000000000001000000000
000000001010000011000000000000001111000000000000000000
000000000000000000000010100001101000001100111000000000
000000000000000111000010100000101000110011000000000000
000000000000000000000000000101001001001100111000000000
000000001000000101000010100000101111110011000000000000
000000000000010101000010000101101000001100111000000000
000000000000100101000011100000001001110011000010000000
000000000100000000000000000001101001001100111010000000
000000000000000000000000000000101101110011000010000000
000000000000000001000011100001101000001100110010000000
000000000000000000000010000000001010110011000010000000
000000100000000001000110100011111011110111110000000000
000000000010000000100000000111111110111111110000000000
000000001100000111000110001001011011010000100000000000
000000000000000000100010001111011100010100000000000000

.logic_tile 8 6
000000000000000000000111010011101000001100110000000000
000000000000000000000010100000100000110011000000010000
111000001101011101000111000101001010000110100000000000
100001000000000001000000000000101010000110100000000000
110000000000001101100110010001111011010111100000000000
000000000110000011000110011001011110010111010000000000
000000000000000011100000001101111110100001000000000000
000000000000000000100011101001011001010001000000000000
000000000001000101000010000011001010101000000000000000
000000000000100000000000000000010000101000000000000000
000000001000100000000111100101001010000000000000000000
000000000001000000000000001011101010000110100000000000
000000101010000000000110001000000000000000000110000000
000001000000010000000000000001000000000010000000000110
000000000000101001000010000111000001001100110000000000
000000000001011001000000000000101110110011000010000001

.logic_tile 9 6
000000000000000011100000010101100000010110100000000000
000001000000001101000011111101001100000110000000000000
000000000000000101000010101011111010010111100000000000
000000000000001001100011111111111000101011100000000000
000000000000001000000111001001101111100000000000000000
000000000000000101000011110011001111000000000000000000
000010101110100111000011110101101111100000000000000000
000000000001010101000010000101111001000000000000100000
000010101000001011100010001101111110100000000000000000
000001000000000111100110000001101000100000010000000000
000000000000001001000000000101111010010111100000000001
000000000000000001000011110101011111101011100000000100
000001000000001000000010110101001100100010010000000000
000000100010100101000011101001111101001001100000000000
000000001010001011100110011001111110100110000000000000
000000000000000101100010010011101100100100010000000000

.logic_tile 10 6
000001001110100000000000000001101010100010000000000000
000000000111000000000000000111001011001000100000000000
111000000000000111100000001000001010101000000000000000
100000001010010000000000001011000000010100000000000000
110001001000000101000111100011000001100000010000000000
000000000000000001100000000000001011100000010000000010
000000000000000000000010100011100000101001010000000000
000000000000000000000000001111000000000000000000000000
000000000010000101000010001011000001111001110010000101
000000100000000000100000001011101110110000110001000100
000000000000000001100110010111000000100000010000000000
000000000000001101000111100000101111100000010000000000
000001000010100011100010110000000000000000000000000000
000000000000010000100110010000000000000000000000000000
000000000100100001100000001000000000000000000100000000
000000000000000000100000000011000000000010000010000010

.logic_tile 11 6
000000000000001001100111011001000000110110110100000000
000000000000000111100011011111001101101001011010000000
111000100000001000000000011111011100110110100100000010
100001000000000111000010001011101000111111110000000000
110000000000000101000010100001001100111111100100000000
000000000000000000100000000001001010101111010010000000
000000001100001111100110010101100000110110110100000011
000000000000001111100011000001101101010110100000000000
000000000000000111000011110111000001011111100100000000
000000001100000111000011001101001101111111110000000001
000000000000001000000010111101101101010111100000000000
000000000000001011000011010101001011001011100000000000
000000000000001111100110100111101000010000100000000000
000010100100000101000010100111111001000000100000000000
010010000001000001100110101001111110100000000000000000
010000000000100101000010110111101111000000000000000000

.logic_tile 12 6
000000001110101101000000001001011101000000010000000000
000000000110011111000000001001011101010000100000000000
000000000000001011100000011101011100000010000000000000
000000000000000001100011001111001101000000000000000000
000001100000001011100000010101001110101000000000000000
000010000010101001100010000011000000000000000000000000
000000000000001000000010001001101111100000000000000000
000000000000000111000000000001011110000000000000000000
000010100000000000000010110111011010010111100000000000
000000000000000111000111000111101101001011100000000000
000000001100000111000011100111100000010110100000000000
000000000000001111000111100000000000010110100000000000
000001000000010011100011100000000000000000000000000000
000000101100001011100111110000000000000000000000000000
000000000000001111100000010001011011100000000000000000
000000000000000101000011101101011100000000000000000000

.logic_tile 13 6
000000000001100000000010110000000001001111000000000000
000000001110000000000011100000001101001111000000000000
000001000000100000000000000001000000010110100000000000
000000100001000000000000000000100000010110100000000000
000010000000000111000000000000000000001111000000000000
000001000000010000000011110000001010001111000000000000
000000000000100111100000011000000000010110100000000000
000000000001000000100011001101000000101001010000000000
000010000010010001000000001011001001100000000000000000
000000000000000000000000000101011100000000000000000000
000001000000000000000010000000000000001111000000000000
000000100000000001000111100000001011001111000000000000
000000100010100000000011100000011110000011110000000000
000001000001010000000100000000010000000011110000000000
000000000000100000000000011111001011000000000000000000
000000000001000000000011011111101101010000000000000000

.logic_tile 14 6
000010100110001101100110100001100000000000001000000000
000001000000000101000000000000000000000000000000001000
000000000000000101100000010001100001000000001000000000
000000000000000000000010100000101110000000000000000000
000000000000000000000000010000000000000000001000000000
000001000000000000000010100000001000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000010110000001001000000000000000000
000010100000110000000000000101000001000000001000000000
000001000000000000000000000000101100000000000000000000
000000000000001000000110000000000000000000001000000000
000000000001011111000100000000001000000000000000000000
000000100100000000000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011001110000000010000000
000000000000000000000000000000011101110000000000000010
000001000001000000000000000000000000000000000000000000
000000101001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000001000100000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 6
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000

.logic_tile 18 6
000010100000000000000010011011011110010111100000000000
000000000000000000000110000111001110000111010001000000
000001000001000000000000010011101011010111100000000000
000010000000000000000011010111101110001011100000100000
000000000000000001000000010000001100110000000000000000
000000000000000000000011110000011100110000000000000000
000001001110000001100000000000001110110000000000000000
000010100000001001000000000000011011110000000000000000
000000001110000101100111001101011010000001000000000000
000000001110000001000100000101101001000110000001000000
000000000000001000000000010011111001010111100000000000
000000000000000101000010101001011110001011100000000000
000010000000100111100010000000000000000000000000000000
000001000000011111000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000001000000010101101110000000
000000001010000000000011110111010000000000
111001001100000001000000001101101100000000
100000100000001001100000000111110000000000
010000000001000000000000000001001110000000
010000000000100000000000000011010000010000
000000000000000000000010011111001100000000
000000000000000111000111110011110000000000
000000000000010000000011111001101110000000
000000000000001111000110011111010000000000
000000000000000001000111100001101100100000
000000000000001011100110001011010000000000
000000100000000011100010011011101110000000
000001000000000000100010010111110000000000
110001000000011111000010001011101100000000
010010100000000111100100001101110000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000101101000000000000001000
000000000000000111100000000101000001000000001000000000
000000000000000000000010110000101010000000000000000000
000000000000000000000011100011100001000000001000000000
000010000000000000000100000000001001000000000000000000
000000000000000101000010100101100000000000001000000000
000000000000001101100111110000101101000000000000000000
000001000000000000000111000111100001000000001000000000
000000000000001101000110110000101010000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000111000001100000000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000000000111010111100000000000001000000000
000000000000000000000011000000101111000000000000000000

.ramb_tile 6 7
000000000000000000000000011000011100000000
000000010000000000000011011101000000000000
111000000000001011100000001000011110000000
100000000000001111100000001011010000000000
010000000000000000000111001000011100000000
010000000000000111000100000001000000000000
000000000000001000000011101000011110000000
000000000000001011000000000101010000000000
000011101110000000000000000000011100000000
000010101010000000000000001101000000000000
000000000000001101100010000000011110000000
000000000110000011000000000101010000000000
000001000000000000000000001000011100000000
000000100010000000000000000011000000000000
110000000001010001000011101000011110000000
110000000000000000000100000001010000000000

.logic_tile 7 7
100000000010000101000111100101101100101000000010000000
000000001010000000100010110000010000101000000000000000
111000000000000101000010000001001011000010000000000000
000000000000001101100110110001111111000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001011000000010000011011101001000000000000000
000000000000101001000100001001111001000000000000000000
000000000000100001100010010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000000000000000000000000000011111010111111100000000000
000000000000000000000010011111111001111111110001000000
000000000100000000000000010000011110000011110100000000
000000000000100000000011010000010000000011110000000000
000000000000000000000000011001111000000000100000000000
000000000000000000000010000001101100000000000010000000

.logic_tile 8 7
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111001000000001101000111101011101111000110100000000000
000000100000000111100010100111101001001111110010000000
110000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000001001111001010111100000000000
000000000000000000100000001001101101000111010010000000
000000000000000111000000001001111101010111100000000000
000000000000000000000000001001101010000111010010000000
000000000000000011100011100000011110000011110100000000
000000000000000001100110100000000000000011110000000000
000000000000000111100011101001101101010111100010000000
000000001010000000000100000011001001000111010000000000
000000000000000001100110101000011110101000000000000000
000000000000001001000010001111010000010100000000000000

.logic_tile 9 7
000000000010000001100000001011011111010000100000000000
000000000000000101000000001001111010100000000000000000
000000000000000101000000010000000000100000010000100000
000000001010000000000011101111001100010000100000000010
000000001111010101000000000001011000000000010000000000
000000000000000000000000000000001111000000010000000000
000000000000000101100000000000000000010000100000100001
000000000100000000000000001111001100100000010000000000
000001000000000001100010000011001110010100000010000000
000010100000000000100110010000010000010100000000000010
000000000000000000000000001011011110000000000000000000
000000000000000000000000000001111100111100110000000000
000000000000000000000110110111111000000000010000000000
000000000000000000000010010000001111000000010000000000
000000000000011000000111000001001011001000000000000000
000010000000000001000110000000001000001000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011110100000000000000000
000000000000000000000000000000001110100000000000000000
000000000011100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001110000001010000100000
000001000000000000000000000111000000000010100000000000
000001000110100000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001001100011100000011110110000000000000000
000010000000001001100000000000001111110000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000

.logic_tile 11 7
000000000110000101000011100000001101110000000000000000
000000000000000000100000000000001100110000000010000000
111000000000100011100011111101101110100000000000000000
100000000000000000100010000011111011000000000000000000
110011101010000111100000001101101001000110100000000000
000000000010000000100010111111011101001111110000000000
000000000000000101000111100000000000000000000110000000
000000000000001111100100001011000000000010000010000010
000010100000000001100110000011000001100000010000000000
000001000000000000100100000000101100100000010010000000
000000000000010101000000001001101011000000000000000000
000000000000001111100010001111101000000001000000000010
000000000000000001000111101001011000000010000000000000
000000000000000000000100000101011110000000000000000000
000000000000000000000110000000000000000000100100000001
000000000001000000000110000000001100000000000011100000

.logic_tile 12 7
000000100000001001000000010000000000000000000000000000
000011100000000111100011000000000000000000000000000000
000000000000001111000111110011111011010111100000000000
000000000000001011000110000111011011000111010000000000
000001001110101001100011101111101011100000000000000000
000010001010011111000010011001011010000000000000000000
000001000000000111000110111001101110010111100000100000
000000100000000000100011100001001101000111010000000000
000000001010010001000111100011011101010111100000000000
000000000000100000100100001101101110000111010000000000
000000000000000001000000000000000000001111000000000000
000000000000000001000000000000001100001111000010000000
000000000000001101000111000101001110001000000000000000
000001000001000111100011010001011001101000000000000000
000000000000000001000000001101001110100000000000000000
000000000000000001000000001001011000000000000000000000

.logic_tile 13 7
000000000000100000000010100111100001000000001000000000
000000001101010101000010100000101011000000000000001000
000000000000000111000000000111100001000000001000000000
000000000000000000100010100000001100000000000000000000
000010000000001101000000000001100001000000001000000000
000000001010010111000000000000001010000000000000000000
000000000000000101000111100001100001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000100111000000000111100000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000001000111100111100000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001100011110101000000000000001000000000
000000000000001001100011010000001100000000000000000000

.logic_tile 14 7
000000000000000000000000000011100001000000001000000000
000000001111010000000000000000101100000000000000010000
000001000000100000000000000011100001000000001000000000
000000100001000000000000000000001111000000000000000000
000000000101011000000000000011100001000000001000000000
000000100001110111000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001110000000000000101001000101000000000000001
000000000000010000000000000000000000101000000000000000
000000000000000001100010100000000000010110100000000100
000000000000000001000100001111000000101001010000000000
000010100000010000000000010000000001001111000000000000
000000000000100001000011000000001111001111000000000000
000000000110001000000111000000000001010000100000000001
000000000000000001000110101111001110100000010011100011

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001111010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100000000000010111101111010111100000000000
000010000000010000000011111101111010000111010001000000
000000000110000000000000001000000001100000010010000000
000000000000000001000010000011001110010000100000000000

.logic_tile 16 7
000000000000100000000011100000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010101000000000000000
000000000000000000000000000000110000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000010011011011010111100000000000
000001000000100000000011110101111100001011100000100000
000010001000111001000000000000000000000000000000000000
000001000000011111100000000000000000000000000000000000
000000000000000000000111001101011001111111110000000000
000000000110001111000100001011011010110111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000001000111000111101101010111100000000000
000000000000000000000000001111111111000111010001000000
000001000000000000000000001011111010000000000000000000
000000100000000000000010001001101010000000100000100000
000000000000000000000010000000000000000000000000000000
000000000010000000000010000000000000000000000000000000

.ramb_tile 19 7
000000000001010001000110111000001000000000
000000010110100000000011000001010000000000
111000000000001000000000001000001010000000
100000000000001011000000000111010000000000
010000000000001000000110100000001000000000
010000000000001111000000000011010000000000
000000000000001011100000000000001010000000
000000000000001111010000000101010000000000
000000100001011000000000001000001000000000
000001000000100011000000000101010000000000
000000000001000000000000001000001010000000
000000000000100111000011100101010000000000
000000100000000000000000001000001000000000
000001000000000000000000001011010000000000
110000000000000000000000000000001010000000
010001000000100001000000000001010000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000111110000000000010110100000000000
000000000000000000000111011001000000101001010000000000
000000000000000101000000000111000000001100110000000000
000000000000000000100000001101101001110011000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001110001111000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000110000000000110100000000000000000000000000000
000000000000000001000000001000001110000110110000000000
000000000000000000000000000001001111001001110000000000

.logic_tile 5 8
000000000000000111000000010001000001000000001000000000
000000001010000111000011110000001111000000000000010000
000000000000001000000000010001000000000000001000000000
000000000000000111000011110000101110000000000000000000
000000000000000000000000000000001001011100000000000000
000000000000000000000000000001001011101100000000000000
000000000000001000000111000000000001001111000000000000
000000000000001111000100000000001110001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000001000000000000000000001001111000000000000
000000000000000011000000000000001010001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000111000000001001000000101001010000000000
000000000000000000000111000000011000000011110000000000
000000000000001111000000000000000000000011110000000000

.ramt_tile 6 8
000001000001000111100000010011111000000000
000000000000000111000011101001100000000000
111000000000001001100111010011111010000000
100000000000001011100111110101000000010000
010000000100000000000110000111111000000000
110000000000001001000100001111100000010000
000000000000000001100000010111111010100000
000000000000000000100011101111100000000000
000000000010000000000000001111011000000000
000000000000000000000000000001000000010000
000000100001010000000011101001111010000000
000001001110001111000000001001100000010000
000000000000001111000111010101111000000001
000001000010000111000011100001100000000000
110010100001010111100010000111011010100000
110000000000100000000111110001000000000000

.logic_tile 7 8
100010100000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
111001000000010000000000000101011000001100111100000000
000000100000000000000010100000010000110011000000000000
000000000001010001100111000000001000001100111100000000
000000000100000000000000000000001101110011000000000000
000000001111000001100110000000001000001100111100000000
000000000000100000000110100000001101110011000000000000
000001001011010000000110010111101000001100111100000000
000010000000000000000010000000000000110011000000000000
000001000000000000000000000101101000001100111100000000
000010100000000000000000000000000000110011000000000000
000010000000010000000000000111101000001100110100000000
000000001010010000000000000000100000110011000000000000
000000000000001000000000010101011010101000000000000000
000000000000000001000010000000110000101000000000100000

.logic_tile 8 8
000010000001010000000000010111001011000110100000000000
000001001011000000000010010111101110001111110000000000
111000001110000000000010010000000000000000000000000000
100000000000000000000111110000000000000000000000000000
110000000001000111000111111101100000101001010000000000
000000000000100001100111111011100000000000000000100000
000100001110001000000010110011101000101000000000000000
000000000000000011000010010000110000101000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000010000011010000100000100000000
000000100001000000000010110000010000000000000010000000
000000000001000101000000010101111000000110100000000000
000000000110100000000011011101011110001111110000100000
000001000111110001000000001101011000010111100010000000
000000100001110000000000000101011011000111010000000000

.logic_tile 9 8
000001000000001000000010100000000000000000100110000010
000010001110000101000010100000001001000000000000000001
111000000000000000000000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
110010000100000000000110010001001010000001010000000000
000000000000000000000111001101110000000000000000000000
000001000000000011100010100001111010101000000000000000
000000100000000000000000000000010000101000000000000000
000000000001000000000000000000000001000000100110000000
000000000000110000000000000000001001000000000000000101
000000000001000000000000000001011010001001010000000001
000000000000100000000000000000001111001001010000000000
000001000000000000000110010000000000000000000110000000
000000000000000000000011111111000000000010000010000111
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 8
000000000000101101000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
111000000010000111000000000000011110110000000000000000
100000000000000000100000000000011100110000000000000000
110000000000000111100000000001001100101000000000000000
000000000100000000100000000000000000101000000000000000
000000000000000000000000010000000000100000010000000001
000000000000010000000011010001001101010000100000000000
000000000110000001100110000000000000000000100110000001
000000001011010000100100000000001001000000000000000011
000000000001011000000000001001001011000001000000000000
000000000000001001000000000001001011000110000000000000
000011000000000000000000001011000000101001010000000000
000010000000000000000000001111100000000000000000000000
000001001110000000000110000011100000101001010000000000
000000100000000000000100000001000000000000000000000000

.logic_tile 11 8
000010000100011000000010100111001001000000010000000000
000001000000001011000010101001011000010000100000000000
111000000000001011100110110101000000000000000100000001
100000000000001111100010100000000000000001000010000000
110000000000000101100010101001100001100000010000000000
000000000110000000000100000101001111000000000000000000
000000000001000001000011100101100000000000000110000000
000000001000000000000000000000100000000001000011000000
000000001110001000000000001000000000100000010000000001
000000000100000001000000001101001000010000100000000000
000000000000000000000111100001100000000000000100000001
000000000000000000000100000000100000000001000010000000
000001000000000000000000010000011000000100000100000110
000010101110000111000011000000010000000000000000000011
000000000000010000000111000011001011001000000000000000
000000000000000000000100001111011101101000000000100000

.logic_tile 12 8
000010000000000000000110110001011110010111100000000000
000001001000000000000011100011101001000111010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000010001110100000000000000000000000000000000000000000
000000000000000000000000000000000001001111000010000000
000000000000100000000000000000001111001111000000000000
000000000001011000000000000000000000000000000000000000
000001000000100111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001000000011000011010000000000000000000000000000

.logic_tile 13 8
000011000000000000000111000101100000000000001000000000
000011001000100000000100000000100000000000000000010000
000000000000000001100000000000000000000000001000000000
000000000000001001100000000000001001000000000000000000
000010101010000000000110100000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000001000000110010000000001000000001000000000
000000000000001111000010010000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000100000000000000001111101001000011100000000000
000001000000000000000010000001001101000011110000000010
000000000000000000000000000000000000001111000000000000
000000000000000001000000000000001111001111000000000000

.logic_tile 14 8
000000000100100000000000000011000001000000001000000000
000010000110010000000000000000001111000000000000000000
000000000000000000000010000011101001001100111000000000
000000000000100000000100000000001101110011000000000000
000000000000000111000000000011001000001100111000000000
000010100000001111100000000000101111110011000000000000
000000000000000101000010100101101000001100111000000000
000000000001000000100110100000101010110011000000000000
000010000000000101000110100111001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000010100101001001001100111000000000
000000000000000101000100000000001111110011000000000000
000000000000010011100010100001101000001100111000000000
000000000000100101000000000000101110110011000000100000
000000000000000101000010100101101001001100111000000000
000000000000000000000010100000001011110011000000100000

.logic_tile 15 8
000001000110000001000000010111001011100000000000000000
000010001100000000100011111001011010000000000000000100
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001110111100011111011111001010111100000000000
000010001000110000000010001111111001000111010000000000
000000000000000111100010011000000000010000100000000000
000000000000000000100111010011001111100000010000000000
000010001000000000000000001000011110010000110000000000
000001000100000000000000001101011011100000110001000000
000000100000000111000010000101000000101001010010000000
000001000000000000000100000001000000000000000000000000
000001000110001000000000010000011010000011110000000000
000010000000000111000011100000010000000011110001000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000100100111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011100000000000000000001101111000010100000000000000
000001000000100000000000000001001010000100000001000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000001010000000000001111111110000110100000000000
000000000000000000000000000111101110001111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111100000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000

.ramt_tile 19 8
000000000000000001000111110011101100000000
000000001110001001100011110101110000000000
111000000000000000000000000011001110100000
100000000000000111000000000001110000000000
010010000000010111100000000111101100100000
010001000110000000000000000001110000000000
000000101100000000000000001011101110000000
000000000000000000000000000011110000001000
000000000000000111000110011111001100000000
000000000000000111100111111111010000000100
000000100000001001000111000111001110000000
000000000000000011000110000011010000000001
000011000001011111100110001111101100000000
000000000001110111100100000001010000000000
110000000000000000000010010011001110100000
010000000000001111000011101001010000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010000000000000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000100000000000000000000010000000001000000001000000000
000100000000000000000010100000001101000000000000000000

.logic_tile 4 9
000000000000000101000000000000001010001110100000000000
000000000000000000100010111101011111001101010000000000
000000000000000101000010100000011111000111010000000000
000000000000000000100110111101001000001011100000000000
000000000000000000000010111101011010000010100000000000
000000000000000000000110010011100000101011110000000000
000000000000000000000000000011111000000010100000000000
000000000000001101000000001101110000010111110000000000
000000000000000000000000010101000000000110000000000000
000000000000000001000010101011101001101111010000000000
000000000000001000000010010011000001001100110000000000
000000000000000101000110100111001101110011000000000000
000000000000000101100110100001001010001110100000000000
000000000000000101000000000000011110001110100000000000
000000000000000101100110100111100001000110000000000000
000000000000000000000000001101101001011111100000000000

.logic_tile 5 9
000000000000010111100010100111000001000000001000000000
000000000000000000000000000000101101000000000000001000
000000000000000000000111100011001001001100111000000000
000000000000000000000110100000101010110011000000000000
000010100001011111100010110001101001001100111000000000
000000000110000111100111100000101001110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000101000000000000101010110011000000000000
000010100001010000000000010101001001001100111000000000
000000001010010000000011010000101010110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000011000000001001110011000000000000
000000000101011000000000010111001001001100111000000000
000010000000001001000010010000001111110011000000000000
000000000000000000000011100101001000001100110000000000
000000000000000000000100000000101000110011000000000000

.ramb_tile 6 9
000000000000000111000000010000001100000000
000000011000100000000011101001010000000000
111000000000011111000111001000001110000000
100000000000100011000000000001010000000000
010000000001001011100010000000001100000000
110000000000001011100000000101010000000000
000000000000000000000011101000001110000000
000000000110000000000000001001010000000000
000000000000000000000110101000001100000000
000000000000000000000000001101010000000000
000010000000010000000000000000001110000000
000001001010000000000000000101010000000000
000000000000000000000110101000001100000000
000000000010000000000000000001010000000000
110010000001010001000000000000001110000000
110000001110100000100000000001010000000000

.logic_tile 7 9
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000001001101010111111110000000000
000001001110001111000000000101111111110111110000000000
000000000001000000000000000101101111000000000000000000
000000000000000000000000001101011001000000100000000000
000000001110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000011110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000001000000000110000001100000000000001000000000
000000000000100000000000000000000000000000000000001000
111000000000000001100111000111011110001100111100000000
100000000000000000000100000000000000110011000000000000
110001000000000000000110010000001000001100111100000000
110000001000000000000110010000001101110011000000000000
000000001110000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000000000000
000000101110000000000000010001101000000000000000000000
000011000100000000000010001011011110000010000000000000
000000000000001000000000000000000001001111000100000000
000000000000000001000000000000001000001111000000000000
000000000000000001100110100101011000101000000010000000
000000000000000000000000000000110000101000000000000000
110010001110000001100000000000001011110000000010000000
010000000000000000000000000000011001110000000000000000

.logic_tile 9 9
000000100010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000100000001000000000010001000000000000000100000000
100001000001000101000011010000100000000001000000000001
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000011001000000010000000000
000000000000001101000000000111011010000000100000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111011000000000000000001
000000000000000000000000000001001001001000000000000010
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 10 9
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000011101100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000

.logic_tile 11 9
000010000000000000000111001001011101010111100000000000
000000100100000000000100001111101110000111010000000000
000000000000000101000000000000011000110000000010000000
000000000000000000000011110000011111110000000010000100
000000000001001000000011100011101010101000000000000000
000000000110100001000110000000110000101000000010000000
000000000000100000000000001101001100000110100000000000
000010100001000000000010110001101101001111110000000000
000010100000000001100011110101011011001000000000000001
000000001000010111100010011111011100000000000000000000
000000000000000001000110010000011100110000000000000000
000000001100000011000110010000011011110000000000000001
000000000000000000000111110101001100101000000000000000
000000000000000000000111100000100000101000000000000001
000000001010000001000010000011000000100000010000000000
000000000001000000000100000000101011100000010010000000

.logic_tile 12 9
000001000000001111000011101101001101010111100000000000
000010100100000001100010000011001111000111010000000000
111000000000001101000011110111101101111001010111000010
100000000000000001100110011001001000111010100011100111
010010101100001011100111101001111110100000000000000000
010000100000001111100000001011101000000000000000000010
000000001110000111100000001000000001100000010010000000
000000000000000001100010110101001111010000100000100010
000000001001000001100111101001001111100000000000000000
000010000000101111100100001001011010110000010000000000
000000000000000111100010110101001011111101010111100111
000000000000000001100111100111101011111000100011000011
000010100000000101100010100011101101111101010110000100
000001000100001111000110010011111000111000100011000111
000000100000000101100011100111001111111001110110000000
000001000000000001000010000111011100110100010000000111

.logic_tile 13 9
000001000000000000000000001011111010100000010000000000
000000001100101111000000000101011100100000100000000000
000000000000101000000110011011001011101000010000000000
000000000001011001000010100111001011001000000000000000
000001000000000001100110011111111010100000010000000000
000000000100000000100110010011111100100000100000000000
000000000000000001100110100101001101101000000010000000
000000000000000000100010100011101011011000000000000000
000000000000011001000000001111011000110000000000000000
000010000000000111100000001001011000000000000000000010
000000100000001001000000010011101101101000000000000000
000001000000000101100011001101101011100100000000000000
000010100000000000000000011101101110100000000000000000
000000101000000101000011010001111100110000100000000000
000000001100001011100000000111111010101010100000000000
000000000000000011000010010000010000101010100000000000

.logic_tile 14 9
000000000001000101000000000101001001001100111000000000
000000000000100000100000000000001111110011000010010000
000010001110010101000000000101101001001100111000000000
000001000000101101100000000000001101110011000010000000
000000000010100000000010100101101001001100111000000000
000000000000000111000111100000101011110011000000000001
000000100000100111000011110011101000001100111000000000
000001000001011111100110010000001011110011000000000001
000010000100000000000110101101101000001100110000000000
000001000100000000000011111011000000110011000000000000
000000100000001000000110000000000001100000010000000000
000001000000000011000110000001001111010000100000000000
000000000000000000000010100001101100000000000000000000
000010001111010000000100001111011011110000000000000000
000010100000000000000011100011011000101000000000000000
000000000000000000000011110000100000101000000000000000

.logic_tile 15 9
000000001110000001100000000000000001011001100000000000
000000100000001101000000001111001110100110010000000000
000000000000000000000000000000000000100110010000000000
000000001000000000000000000111001100011001100000000000
000000101000000000000010101001000000001100110000000000
000011100000000000000100001101000000110011000001000000
000001000000100000000110001101011101100110010000000000
000000100011010000000010111101111101110010010000000000
000000001010000111100000000111001100010100000000000000
000000000000000000000010000000000000010100000000000000
000010100000000000000111110011011110101000000000000000
000010000000000000000011000000110000101000000000000000
000000000000000000000011101000000000100000010000000000
000010100000001101000100000111001111010000100000000000
000000000000000101000010100001000001111001110000000000
000000000000000000100111110000001111111001110000000000

.logic_tile 16 9
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000101111111010111100000000000
000000000000000000000000000101011111000111010000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000011001111010111100010000000
000000000100000000000000000011111111000111010000000000
000000001110101000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000010000000111000001001001010111100010000000
000000000000000000000100000111011100000111010000000000
000001000000100101000000001111101110000110100000000100
000000101100000000000011111011111001001111110000000000
000010000000000001000000001101100000100000010000000000
000000000000000000100010100111101010000000000000000010
000010000000000000000010001111101010010111110000000000
000001000000001111000110011101000000111111110000000000
000000000000001000000000000000000000000000000000000000
000000000100100111000011100000000000000000000000000000

.ramb_tile 19 9
000000000000001111100000011000011010000000
000000011110000011100011000111010000000000
111000000000000000000000011000011000000000
100000001000000111000010101011010000000000
010010000000001000000111100000011010000000
010001000100001111000100000001010000000000
000000000000000000010000010000011000000000
000000000000000000000010100001010000000000
000000100000001111100000000000011010000000
000001000000001011000000000011010000000000
000000000001010000000010000000011000000000
000000000110000000000100000101010000000000
000010000000000000000000000000011010000000
000001000000000000000000001101010000000000
010000100000000001000000000000011000000000
010000000000000000000000000011010000000000

.logic_tile 20 9
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001001001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000111100000000011100000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000111100011001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000001000000000000101001110011000000000000
000000000000001011100000010111101001001100111000000000
000000000000000101000010100000101110110011000000000000
000000000000001001000111000111101001001100111000000000
000000000000000101100000000000101101110011000000000000
000000000000000101100111010111001001001100111000000000
000000000000000000000011000000101100110011000000000000
000000000000001011100110111000001000110011000000000000
000000000000000011000010100111001000001100110000000000

.logic_tile 5 10
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000001000000000010000000000010110100000000000
000000000000000111000011110101000000101001010000000000
000000000000001000000010101000000000010110100000000000
000000000100000111000100000101000000101001010000000000
000000000000000101000000000011100000010110100000000000
000000000000000000100000000000100000010110100000000010
000000000000000000000000001000000000010110100000000000
000000001000100000000000000001000000101001010000000000
000000000000000000000000010000011000000011110010000000
000000000000000000000011000000010000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000011101111000000101001010000000000
000000000000000000000011100000000000001111000000000000
000000000000000000000000000000001111001111000000000000

.ramt_tile 6 10
000000000000001000000110000111001000000000
000000000000001111000110010001010000000000
111000000000000000000110111011001010100000
100000000000001001000111101001010000000000
110000000000000101100110000011001000000001
010001000000010000100100000101110000000000
000000000000000000000000001111101010000000
000000000100000000000000001111010000010000
000000000000001000000010011011101000001000
000000000000000111000110101011010000000000
000000000000000011100111001001001010000000
000000001110000000000110011011110000010000
000000000000000000000010111111101000001000
000000000000000101000011011001010000000000
010110100001000101000000000111001010100000
010101000000101111000011101111110000000000

.logic_tile 7 10
000000000000101000000000000000000000000000000000000000
000001000000010111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000110000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000001000001010000100000000100
000000000000001111000000000000001010010000100000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000001000000000000000110000000000001000000001000000000
000000001011000000000000000000001000000000000000001000
111000001100001000000000000000011000001100111100000000
100000000000000001000000000000001100110011000000000000
010000000001000000000110100000001000001100111100000000
110001001110100000000000000000001101110011000000000000
000000001110000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000010100001010001100000011000000000010110100100000000
000000000000000000000010000001000000101001010000000000
000000000000100000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000100000000000000001001001100000000100010000000
000000001010000000000000000001101101000000000000000100
110011000000100000000000000000000000000000000000000000
010011100001000000000000000000000000000000000000000000

.logic_tile 9 10
000000000001000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
111010000000001000000000001001111000010111110010000001
100000000000000001000010110101100000111111110000000000
010000000000000000000111101000000000010000100010000000
010000000000001101000000001111001011100000010000100010
000001000000001001000000000001111100011000100100000000
000010000101001011100000000101101101100110010000000000
000000001010000000000110000000001100000000110000000100
000000000110000000000000000000011000000000110000000000
000000001110101000000000000001111100101000000000000000
000000000001001001000000000000100000101000000000000000
000010000000000000000000000000001100000011000010000001
000000000010100000000000000000011000000011000000000000
010100000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 10 10
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000011001100111000111101001010111100000000100
000000000000100011000110001001011010001011100000000000
000010000000010011100000010011100000001100110000000000
000011100000100111100011110000001100110011000000000000
000000000000101101000111101001011011010000000010000000
000000001000000011100010110111001111101001000000000000
000000000000001111000011100111111110000000010000000000
000000001100000001100111101101101111000010110000000000
000000001110000101100111000011000001001100110000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000110101001011011000110100000000000
000000000000001111100000001101011000001111110000100000
000001000000000101000000000101001101010111100000000000
000000100000000000000010101101011000000111010000000000
000000000000001101000110101111001011000100000000000000
000000000000000011100000000011001101101000010000000000

.logic_tile 12 10
000000100000000000000010111001111001010000100000000000
000000000000000000000110011111101110010100000000000000
111000000000000101000111000000011010000011110000000000
100000000000001101100100000000000000000011110000000010
110001000001000000000111000000000000010110100000000001
010000101000000000000000000111000000101001010000000000
000001000000001111100000001011111111010000000000000000
000000101010001111100010111001111011100001010000000000
000010100001011000000111010111011010010111100000000010
000001000000100111000111100011001011001011100000000000
000000000000000000000110001111011110010000000000000000
000000000110001101000010111001111001100001010000000000
000000001000001111000010101011111001000000010000000000
000000000110000011100100000011111000000010110000000000
000000000000000101000110000001000000111001110110000100
000000000000000000100000000000101101111001110010100000

.logic_tile 13 10
000001000000100000000000000000011110101000000000000000
000000101111000101000010001011010000010100000000000010
111011000000000000000111100000001100000011110000000000
100000000000000000000110100000000000000011110000000000
010000000000111000000110100011000000010110100000100000
010000000000000101000000000000000000010110100000100000
000000001100100000000000000001111110101000110111100011
000000000001000000000000000101101111111100110011000100
000000000000001101100000001000000000010110100010000000
000000000000100101000010101111000000101001010000000010
000000000000000101100111101000000000010110100010000000
000000000000000000000100000011000000101001010000100000
000000000011010000000000000001111100111001010110100000
000001000000000000000010001101111000110101010010100111
000001000000101001000110111000000000010110100000000000
000010100111000101000010000111000000101001010000000010

.logic_tile 14 10
000000000000010101000000001111001100000010100000100000
000000000000001101100000001011001101010010100000100000
000000001100000101000111100111101110010110100000000000
000000000000000000100110111111010000000001010000000000
000000000000000001000000010001001011000000010000100000
000000000000000000100011100011011001100000000000000000
000000000000000000000010110111011111100110010000000000
000000000000001101000110001111101001110001100000000010
000000000001001101100110100000001101000011100000000000
000000000000100101000010101111011101000011010000000000
000000000000000101000000010111101101001111000000000000
000001000000000000000010100111011011000111000000000000
000000000010000000000010110101111001110000000000000000
000000000100000101000010100001001011100000010000000000
000000000000100101100010100101011111000110100000000000
000001000001010000000000000000011100000110100000000000

.logic_tile 15 10
000000000000000101000000001001100000010110100000000001
000000000000000000100000001111101010001001000010000100
000000000000001000000010101011111110111111100000000000
000000000000000001000100001011001110111101110000000000
000010000000000101000000001011101110000001010000000000
000001000000000000100000000111100000000000000000000000
000000000000010101000000000111111101110000000000000000
000000000000000000100000000111001101010000000000000000
000000000000000000000000001111011101111100000000000100
000000000000000000000000000011011110110100000000000000
000000000000000000000010100001111010010100000000000000
000000001011011101000100000000000000010100000000000000
000000001100000000000000000001000001001001000000000000
000000000000001101000000000000001000001001000000000000
000000000000100101000110001111111100000000000000000000
000000000001000000100000001011001110000010000000000000

.logic_tile 16 10
000000100110100000000000000000000000000000000000000000
000001001100010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010001011010000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 10
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000001000000000001011011010111100010000000
000000000000000000000010001011011001000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000001011011111110000000000
000000000010000000000011000111011111101111110000000001
000000000000000000000000000111101110100000000000000000
000000000000000000000010010000101011100000000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000001101000010111100000000000
000000000000000000000111111011111110000111010000100000
000000101000001111000000001011111111010111100000000000
000001000000000111000000001001111101001011100010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.ramt_tile 19 10
000000100001010000000011100001011110000000
000001000110000111000011100011110000000000
111000000001000001000111100111111100000000
100000000000101001100100000011010000000000
110000100000000000000000000001111110000010
010001001010000000000000000111010000000000
000000100000000000000000001001011100000000
000000000000000000000000000011110000010000
000000000000001111100010001011011110000000
000000000000000111100111101111110000000100
000000000000000001000000010001111100100000
000000000000000011100010011111010000000000
000000100000000111100011110111111110000000
000001001010000000000111101111010000000000
110000000000001101100010011001011100000000
010000001010000111100110011001010000000100

.logic_tile 20 10
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000011000000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000010110000101111000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000010000001101000011100000000000000
000000000000000000000000000000101011011100000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110010001000000010110100000000000
000000000000000000000010000000100000010110100000000000

.logic_tile 5 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000110100000
000000000000000000000000000101000000000010000001000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000001100110100000001
000000000000000000000000000011001101110011000001100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000001000010000000000111001000001100000000
000000010000000000000111101001000000000000
111000000001010111000000001000001110000000
100000001110100000000011101011000000000000
010000000000000000000011100000001100000000
110000000010000000000000001001000000000000
000000000000000000000111001000001110000000
000001000000000111000000000101000000000000
000000000000000101100000001000001100000000
000000000000000000000000001101000000000000
000000000000000000000010000000001110000000
000000001000000000000000001001000000000000
000000000000000101100000001000001100000000
000000000010000000000000001111000000000000
110000000000010001000111001000001110000000
110000001010100000000000000001000000000000

.logic_tile 7 11
000000000000001000000000000000000000000000100110000010
000000000000000111000000000000001000000000000011000100
111000000000001011100000000111101111011111110010000000
100000000000000111000000000000101000011111110000000000
110000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000110000000000000000000000001100000000000000110000010
000001000000000000000000000000000000000001000010000110
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000101000101
000000000000000000000000000111000000000010000010100111
000001000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100111011111100000000000000000
000000000000000111000100000000011000100000000000000100

.logic_tile 8 11
000010100000000000000000010000000000000000000100000000
000000000000000000000011010101000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010001000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000100000010000000001
000000000000000000000000001001001111010000100010000100
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 11
000000000000001000000010111001011000101001110100000000
000000000000000001000010000001101000011111100000000000
111010100001011101000000000101011100000000000000000000
100000000000000101000000000101000000000001010000000000
110000000000001101000000000000001010000010100000000000
110000000000000101100011100101000000000001010000000000
000000000000000111000000000000000000100000010010100000
000000000000001101000000000111001001010000100000000100
000000000000010000000000001101100000000000000001000000
000000000001100001000000000111001001010000100000000000
000000001000000111100000001101101100010111100010000000
000000000000001001000000000011001011001011100000000000
000000000000001000000111100000001011000000010000000000
000000000000000001000100000101001100000000100000100000
000011000000010011100000001001001000011000100000000001
000000000000000000000000000101011001010000100000000010

.logic_tile 10 11
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000001101100110100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000000000000000101001110010101010010000001
000000000000000000000000000101010000101000000000000000
000000001010000000000000000000000000001001000010000100
000000000000000000000000001111001000000110000010000100
000001000000000111100000001000000000000000000110000001
000000000000010000000000000011000000000010000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000110111000000000010101100000000000001000000000
000001000001111111000010010000001010000000000000000000
000010100000000111100111110001001001001100111000000000
000000000000000000000011100000001110110011000000000000
000011100000000001100000000101101001001100111000000000
000011000000100000100000000000101010110011000000000000
000000000000000001000000000011001001001100111000000000
000010000000000111000010000000101001110011000000000000
000000000000000000000000000111001001001100111000000000
000000001011010000000010000000101110110011000000000000
000010100000000000000111000001101001001100111000000000
000000001010000000000100000000101101110011000000000000
000001001101010111100000000001101000001100111000000000
000010000000100000000010000000001001110011000000000000
000010000000000011100000000111001001001100111000000000
000000000000000001100010100000001111110011000000000000

.logic_tile 12 11
000001000000010101000110010001000001000000001000000000
000010100000100000000110010000001101000000000000000000
000000000000000111000000010111101001001100111000000000
000000000000100000100010010000001100110011000000000000
000000001100000000000000000001101001001100111000000000
000000000000100000000010100000001111110011000000000000
000000000001001001100110000101101000001100111000000000
000000000110001001100110110000101101110011000000000000
000001000000000000000010000101101000001100111000000000
000000100000000000000000000000001111110011000000000000
000000000000000111000000000101101000001100111000000000
000000000000000000100010100000001001110011000000000000
000000101100000000000010000101001001001100111000000000
000001000001010000000000000000101001110011000000000000
000000000000000001000010000001001001001100111000000000
000000000000000000000000000000101011110011000000000000

.logic_tile 13 11
000000000000100101000011100101100001000000001000000000
000001000000110000000000000000101000000000000000001000
000000000000001001100011100101101000001100111000000000
000000000000001111100010100000001000110011000000100000
000001000001000001100010100001101000001100111000100000
000000100000000000100000000000101111110011000000000000
000000000000001111000110000011101001001100111000100000
000000000000001001000110110000101010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101011110011000000000010
000000001100000000000000010101001001001100111000000000
000000000000100000000011000000101000110011000000100000
000000000000000000000110110111001001001100111000000000
000000000000000000000010100000101001110011000000000010
000001000000000000000000000101001001001100111000000000
000000000000000000000010110000001111110011000000000000

.logic_tile 14 11
000000000000000000000011100000000000000000000100000000
000000001110001101000000001011000000000010000000000000
111001100000100000000000011001111110101110010000000000
100000000000000000000011100011111010100010010000100000
010000000000000011000011000011111110000111000000000000
110000001010001101100000000000011000000111000000000100
000000100000100000000000001000000000010110100000000000
000010000000000000000000000111000000101001010000000000
000000000000010000000000000001000000000000000100000000
000000001100100000000011000000100000000001000000000000
000000000000000101100000010000001010000100000100000000
000000000000100000000010010000000000000000000000000000
000000000000000000000111101101011111101111110000000000
000000000000000000000000001011011110010000000000100000
000000000000001101100110110111000000000000000100000000
000000001000000101000010100000100000000001000000000000

.logic_tile 15 11
000000001000001101000000001000011001000010000000000000
000000000001000101100000000001001011000001000000000000
000000000000001101100000000101000000010110100000000000
000010100000000101000000001101100000000000000000000000
000010000000000101000010100101100000000000000000000000
000001000001010000100110110101001000100000010000000000
000000000000000101000110100001001011000000000000100000
000000000001011101100000000111001010100000000000000000
000001000000000000000000001001011100000000010010000000
000010000001000000000000000101001110000000000001100000
000000000000000011100000000000001010000000110000000000
000000000000000000000000000000011011000000110000000000
000010001000001001100000000000011101000000010000000000
000000000000000001000000000101001010000000100000000000
000000000000000000000000001101101010000000000000000000
000000000000000000000000000011000000000001010000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramb_tile 19 11
000000100001011000000111101000001110000000
000001010000101011000100001001010000000000
111000000000000111100000011000001100000000
100000000000100000100011011011010000000000
110000000000010000000000000000001110000000
110000000000100000000000000011010000000000
000100001100000000000000001000001100000000
000000000000100000000000000001010000000000
000010000000001001000000010000001110000000
000001001110001011100010010001010000000000
000000000000011000000010000000001100000000
000001000000001011010000001001010000000000
000000000000000000000010011000001110000000
000000000000000000000010011111010000000000
110001000000010000000111000000001100000000
010010101000000000000100000011010000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
100000000001000000000110010000000000000000001000000000
000000001000000000000010000000001101000000000000001000
001000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
010000000000000000000111100000001000001100111100000000
110001000010100000000100000000001001110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111101000001100110100000000
000000001000000000000010100000000000110011000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000001011111000010000000000000
000000000000000000000000001011101011000000000000100000
110000000000001011100000000011011010001100110100000000
110000000000000001000000000000110000110011000000000000

.logic_tile 5 12
100000000000110000000110000000000000000000000000000000
000000000001011101000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010110001000000000000000100000000
010000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000011100000101001010010000000
000001000000000000000000001111000000111111110000100000
000000000000000001100000001111000000000000000010000000
000000000000000000100000000011100000010110100001000001
000000000000000000000111000000000000100110010000000000
000000000110000000000000001101001000011001100000000010
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000111100000000101011110000000
000000000000000011100011110001000000000000
111000100000010111000111010001001010000000
100001001100100000100111110001100000001000
110000000001001001100110010101111110000001
110010000000001001100111100111100000000000
000000000000001001100000010101101010000000
000000001110001111100011100111000000000001
000000000000000000000000001101111110001000
000000000000001111000000001011000000000000
000010100001010000000000001011001010100000
000001001000101111000010001001000000000000
000000000000001011100010001101011110000000
000000000010000111100000001001100000100000
110010000001001000000000001101001010000000
010001000000101011000000000001100000010000

.logic_tile 7 12
100010100000000000000110000111000000000000001000000000
000010000000000000000000000000000000000000000000001000
001000000000000001100000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
110000000000000000000000000111001000001100111110000000
110010100100000000000000000000100000110011000001000110
000010100000011000000000000000001000001100111100000010
000001000000000001000000000000001001110011000001000010
000010000001010000000000000101101000001100111100000100
000010000000000000000000000000000000110011000001000010
000000000000000001000110010000001001001100111100000110
000000000000000000100010000000001000110011000001100000
000000000000000000000011110000001001001100111100000000
000001000000100001000010000000001101110011000011000100
000010000000010000000000000000001001001100111110000000
000001000000100000000000000000001101110011000001000100

.logic_tile 8 12
000000000001000001000000000000000000000000000000000000
000000001010100000100000000000000000000000000000000000
111010100001000111000000000000000000000000000100000001
100011100000100000000000000001000000000010000011000110
010000000000000000000011100000011000000100000110000101
110000000000000000000000000000000000000000000010000110
000000001100000000000000000111000000000000000110100100
000000000000000000000000000000100000000001000011100100
000000000000000000000000000000000001000000100111000100
000000000000000000000000000000001101000000000010100110
000000000000000111000000001000000000000000000111000100
000000001011010000000010000011000000000010000011100100
000001000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000111000000001000000000000000000100000000
100000000000000000100000000001000000000010000000000000
010000000000100000000000000000000000000000000000000000
010010101010000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000001110000000000000001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000

.logic_tile 10 12
000000000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000010000000000000000001001001100111000000000
000000001010000000000000000000001001110011000000010000
000000000000000000000110000000001000001100111000000000
000000000000000000000111100000001100110011000000000000
000010000000000000000000000000001000001100111000000000
000011000000000111000000000000001110110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000010100001000111000000000011101000001100111000000000
000001000110100000100000000000100000110011000000000000
000000000001000101100011101111101001010100000000000000
000000000000100000000100001111001100010000100000000010
000000101100100001000000001001111111000000100000000000
000000000001000000000000000111111011101000010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 12 12
000000000111110000000000000000001001001100111000000000
000001000001010000000000000000001111110011000000010000
111000000001001000000000000000001000001100111000000000
100010000110000101000011100000001111110011000000000000
110000101000101000000011100000001000001100111000000000
010000001110010111000100000000001111110011000000000000
000000100001011000000000010011101000001100111000000000
000000000000000001000010100000000000110011000000000000
000001000110100000000000000000001001001100111000000000
000000100000000000000011110000001110110011000000000000
000000000000000000000111010001101000001100110000000000
000000000010000101000111110000101010110011000000000000
000001000000100000000010101101101110111001010110100001
000010000000010111000010101011101011111010100010100000
000000000000000101000010101001111001010000000000000000
000000000000000000000000001011011010100001010000000000

.logic_tile 13 12
000000000000000000000000000001101001001100111000000000
000000000000000000000010010000001011110011000001010000
111000001101000111100010100111001000001100111000000000
100000000000000000100010010000101011110011000000000000
110000101100000000000010100001101000001100111000000000
010001000000000000000110110000001011110011000000000000
000000000100000101000010100111001001001100111000000000
000001000110001101100100000000101010110011000000000000
000001000000100000000000010001101001001100111000000000
000000100001000000000011100000001010110011000000000000
000010001100100001000000000001101001001100110000000000
000000000000000000100010000000101000110011000000000010
000000001100000000000011100011111111111001010110000001
000000000000000000000100001001011110111001100001100100
000000000000000001000010011111111101100001010000000000
000000000000000001100110100111111001100000000010000000

.logic_tile 14 12
000000000000000101100011111001111010101000010000000000
000000000000000101000010101101001000000000000000000010
000000000000001101000111010101111101101000000000000000
000000000000000101000110100001011011011000000000000000
000000000000010000000110101101101010100000010000000000
000000000000100001000010001011101011010100000000000000
000000000000000011100010111111111100111000000000000000
000000000000000101100011011101011001100000000000000000
000010100000000000000000001101101011110000010000000000
000001000000000001000000000001111101010000000000000000
000000000000000000000000011001011101111000000000000000
000000000000000000000011011101111001100000000000000000
000000000000000000000000001111111011101001000000000000
000000000100000000000000001011111111000010000000000000
000000000000000111100110010011011000010101010000000000
000000000000000000100010100000010000010101010000000000

.logic_tile 15 12
000000001000100000000000000000000001000000001000000000
000000000000010000000000000000001011000000000000001000
000000000000000000000000000011111011001100111000000000
000000000000001111000000000000011100110011000000000000
000000001000001000000000000011101001001100111000000000
000000000000001011000000000000001110110011000000000000
000000000000000000000110000111101001001100111000000000
000000000000000000000000000000101100110011000000000000
000001000000000000000000000011101000111100001000000000
000000101110000000000000000000000000111100000000000000
000000000000001111100000000000001000001100000000000000
000000000000001001100000000000001110001100000000000000
000000000000001000000000000101011101001100110000000000
000010101110001001000000000000001000110011000000000000
000000000000000001100110000000000000010110100000000000
000000000000000000100100000111000000101001010000000000

.logic_tile 16 12
000000000010000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100111010000000000000000000000000000000000000000
000001001101110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000010000000000000000000000011011000000000
000000001010000000000000000101100000000000
111000000000000011100000001111011010000000
100000001000000000100000000111000000001000
110000001001000111100000001111011000000010
010000000110100000000000001101000000000000
000010000000000011100010000011111010000000
000000000000001111100100001111100000000100
000000000000000111000011111111111000000000
000100001010000111100011011111100000000100
000000100000001111100000000111111010000000
000000000010000111100010000011000000000100
000010000000001111100111100011111000000000
000011100000001111100011111111000000100000
110000100001000111100010011011011010000000
010100000000001111000011110101000000000100

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010100000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
100000000000000000000000000000000000000000000110100000
000000000000100000000000000011000000000010000000000011
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000010000000000000000000000000000
110001000010000111000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000101000000010110100000000000
000000001000000011000000000000000000010110100000100000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000100
000000100000000000000111100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 6 13
000001000000000111000000001000011100000000
000000110000000000000011100011010000000000
111000100001010111100000001000011110000000
100001001100000000000000001101010000000000
110000000000001011100000000000011100000000
010000000000001011100000000101010000000000
000100000001000000000111001000011110000000
000100000100100000000011100001010000000000
000000000000000000000000000000011100000000
000000000000000000000011111001010000000000
000001000001010000000010100000011110000000
000010000100100001000000000101010000000000
000001000000000000000000001000011100000000
000010100000000000000000001101010000000000
110010100001010001000010100000011110000000
110000000100100000100000000001010000000000

.logic_tile 7 13
100000000000101000000010100000001000001100111110000000
000000001000000001000010100000001000110011000001110000
001000000000001101000000000101001000001100110100000000
000000001110000001000010100000000000110011000001000100
010000000100000001100111101011111111100010000000000000
110000000000000000000110111001111011000100010000000000
000010100000000111100010101111001011100010000000000000
000001000000000101000000000101001110001000100000000000
000000000000100000000110110011001000100010000000000000
000000000000000000000010101011111001001000100000000000
000000000000001101100110101000001111100100000010000000
000000001010000111000000000001011100011000000000000000
000000000000000101000110011111001011100000000010000000
000000000000010000000010000001111010000000000000000000
000100000001001000000111010011111110101000000000000000
000000000110100101000110100000010000101000000010000100

.logic_tile 8 13
000000000000000000000110000011000000000000001000000000
000000000100000000000010000000100000000000000000001000
111000000000010000000000010000000000000000001000000000
100000000000110000000010000000001100000000000000000000
010101000000010000000000000111001000001100111110100011
010100100000100000000000000000100000110011000000000000
000000000000000001100110000000001000001100111100000010
000000000000000000000000000000001001110011000001100000
000001000000010111100111000000001001001100111100000001
000011100010000000000100000000001100110011000001000000
000000000000001000000000000101101000001100111110000001
000000000000000001000000000000000000110011000001100000
000000000000100000000000010000001001001100111101000001
000000000001000000000010000000001001110011000010100100
000000000000000000000000000101101000001100111100000001
000000000010000000000000000000100000110011000001100000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000101011101000110100000000000
000001000000000000000000001111001000001111110010000000
000000001110000000000111100000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000000000000000001111101101010111100000000000
000000000000001111000000000001111111001011100000100000
000000000000000000000000001011011000000110100000000000
000000000000000000000010001111101001001111110010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100101010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100011000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 13
000000000001010000000000001011101101000110100000100000
000000000110100000000000001001001000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000001000000000011101111111111001000000000000000
000000000000000000000000001011101111000000000000000010
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010001000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000111000011000000000000000000000000000000
000000001110000001000111110000000000000000000000000000
000001000001000000000000000011011011010111100000000000
000010100110000000000000001101101100001011100000000100
000000000000001000000110010000000001100000010000000000
000000000000001011000011010011001101010000100000000000

.logic_tile 12 13
000000000000100101000010100101101110000100000000000000
000000000000010101000010100001001011010100100000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000011100111000001011010000001010000000000
000000100010000000100100001111101011000010010000000000
000000000000001000000000001111001010010000000000000000
000000000000001111000000000101011000100001010000000000
000000000000000000000111110101101110010100000000000000
000000001110000000000010101101011001010000100000000000
000000000000000000000111000111101100010100000010000000
000000000000000000000100000000110000010100000010100000
000000000000001001100110010011101101010111100000000000
000000000000001001100110010101111001000111010000000000
000000000000000000000110100011011110000010100010000101
000000000000000000000000000000110000000010100000100000

.logic_tile 13 13
000000000000000000000110110000011100000001000000100000
000000000000001101000010100001001111000010000000000000
111000000000001001100111100000000000000000000000000000
100000000000000101100000000000000000000000000000000000
110000000000001001100110010101101000111001010100100000
010000000000000101100110010101111100111001100000000110
000000000000001000000000011001101101101000110110000001
000000000000001001000011100001001001111100110010100011
000000000000000000000000010111101010101000010110000001
000000000000001001000011110011111001111101110011100001
000000000000000001100111001111101100101000110100000100
000000000000000000000100000101101110111100110000100010
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110011011001010101000010110000000
000000000000000000000111011011011010111110110000100011

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001101010000001010000100001
000000000000000000000010100000110000000001010011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000011001100000000010000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000001000000000000000111100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000001110100000000000001001011001111111110000000000
000000001111000000000000001101101101101111110000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000011111011000000000000000001
000000001000000000000000001001111000100000000000000000

.ramb_tile 19 13
000000000001001111100000011000001010000000
000000010000101011100010100111010000000000
111000100000001000000000000000001000000000
100001000000001011000000000111010000000000
110000000000001000000000010000001010000000
110000001010001111000010100001010000000000
000001000001000111100000000000001000000000
000000101000000000000000000001010000000000
000100000000001001000000000000001010000000
000000000000001011000000000011010000000000
000000100000110000000000000000001000000000
000000000001010000000000000101010000000000
000000000000000000000111001000001010000000
000000000000001001000100000101010000000000
010010100000000001000000000000001000000000
010000000000000000000000000011010000000000

.logic_tile 20 13
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000010001000000000010111111100000000
000000000000001111000011010001110000000000
111010100001010011000000000011011110000000
100000000000101001000011100101110000010000
010000000000000011100010000011011100000000
010000000000000001100100000101110000100000
000010100000001111100010011101111110000001
000001001110001111000011100001110000000000
000001010000000000000010011011111100000001
000000110000000000000111000011010000000000
000010010000000111000110101101011110000000
000000011010001001100000001101110000000001
000000010000000000000000001111111100100000
000000010010000000000000000101010000000000
010010010000011000000110101001111110000010
010000010110000011000010010101110000000000

.logic_tile 7 14
100000000000000000000111101011000001100000010010000000
000000000000000000000100000001001001000000000000000000
001010000001010000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
010001000000000000000011100001001011100010000000000000
110000100001010101000000000011101101000100010000000000
000010000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000110000000000000000010000000000000000000000000000
000001010100000000000010000000000000000000000000000000
000010110000000000000000001000000001001100110110000100
000000010000000000000000001011001111110011000000000010
000010010000000000000010000001111000011111110000000000
000001010000000000000100000000101100011111110000000000

.logic_tile 8 14
000001000000000001100000000101001000001100111100000001
000010100000000000000000000000000000110011000001010010
111001000001010000000000000000001000001100110100000001
100000100000000000000000000001000000110011000001000100
010000001110001000000010000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000111000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000001111001010000000000100000
000000000000001111000010100001011100110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010100000001000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000010100101101001000000100000000000
000000000000000000000000000000011111000000100001000001
000011000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000010010000000000000100000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 16 14
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000010001011110000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000001010100010000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000010100000000001000011101001001110000000
000000001010000111100011100111110000000000
111000000000000000000000001111001100000000
100001000010000000000000000011110000000001
010000000001000000000010001001001110000000
010000000000100000000100001101010000000100
000000000001000000000010011011101100000100
000000000000101001000011111011110000000000
000010110000000000000000011101101110000000
000000010100000000000010011111010000010000
000001010000001111100010010101001100100000
000000110000001101000111110111110000000000
000010010000000001000010010111101110001000
000000010000000001000010010111110000000000
110100010001010111000010011001001100000000
010000010000000000100011101101010000000100

.logic_tile 20 14
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000010100100000000000000010000001110000000
000000010000000000000011010111010000000000
111000000001010011100000000000001100000000
100000000000000000100000000111010000000000
110000000000000000000000001000001110000000
110000000000000000000000000101010000000000
000010000001010111100000001000001100000000
000000000000000000000011100001010000000000
000000010001010000000000010000001110000000
000000010000000000000010101001010000000000
000010110000000000000000001000001100000000
000000010100000000000000000111010000000000
000001010000000011100111111000001110000000
000000010000000001000010101111010000000000
110000010000001001000111001000001100000000
110000010110000011000000001101010000000000

.logic_tile 7 15
000000000000000000000111000111101000101000000000000000
000000000000000000000000000111010000000000000010000000
000000000000000000000011101111111011010111100000000000
000000001010000000000100001001111101001011100001000000
000000000000000000000000000111101000011111110000000000
000000000000000000000000000000011110011111110000000000
000000000000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010011000000000000001111111101000110100000000001
000000010000100000000000001101111110001111110000000000
000010110001000000000010000000000000000000000000000000
000001010100100000000000000000000000000000000000000000
000010010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010101000010100000000000000000000000000000
000000010000100001100111100000000000000000000000000000

.logic_tile 8 15
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011110001010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 10 15
000001001000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001000100000000000000000000000000000000
000000010000000000000000001011111110010111100000000000
000000010000000000000000000011101010001011100000100000
000100010000000000000011001111111010010111100000000000
000000010000010001000111101111111010001011100000100000

.logic_tile 12 15
000000000000000111100000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000001111100000000101011000010111100000000100
000000000000000011000000000111101111000111010000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000001011001000110100000100000
000000000000000000000000001101101000001111110000000000
000001010000100000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000111000000001001001110000110100000000000
000010110000001111100011110001011110001111110000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000111000011011010111111110000000000
000000000010000000000100001101111111111111100000000000
000000110000000000000000000111011000000000000000000000
000001010000000000000010001001111101000000010001000000
000010110001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010110110000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000001010001000000110101000001000000000
000000010000001011000000001001010000000000
111000000000010000000000010000001010000000
100000000000000000000011010111010000000000
110000000000001000000110101000001000000000
110000001010001111000000000011010000000000
000000001100011000000000000000001010000000
000000000000001101000000000101010000000000
000000010000000000000000000000001000000000
000000010000000111000000000001010000000000
000101010000011011100000001000001010000000
000010111110001101100000000011010000000000
000000010000000000000010000000001000000000
000000010000000001000000000011010000000000
110001110000000001000000001000001010000000
110011110100000000000000000101010000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000001010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000001111100111111111101010000000
000000000000001011000110010001110000000000
111010100000010000000111101001001000000010
100000000100001111000110011001010000000000
110000000000000000000010010011001010000010
110000000000000111000010010111110000000000
000010100001011111100000010111101000000000
000001001100000011000011001001110000010000
000000000000000000000010001101101010000000
000000000000000000000000000011110000010000
000000000000010000000000000101001000000000
000000000000100001000000000101110000000000
000000000000000011100010001101101010000000
000000001010000000100100000101010000100000
110000100000010111100010000001101000000000
110001001010000000100010000001110000000000

.logic_tile 7 16
000010100000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000011100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000001000000100000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010100101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000

.logic_tile 17 16
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000110000001010011100000001111101100000000
000000000000000000100000001001010000000000
111000000001010000000000010011101110000010
100000000000001001000011000101110000000000
110000000000000000000010001111101100100000
010000000000001001000000000101110000000000
000000000000000001000000001001101110000000
000000001010000001100000001011010000000100
000000000000010111100110001101101100000000
000000000000000111100111100011010000000001
000000000000000000000010010101001110000000
000000000110000001000011111111110000000100
000000000000000111000110010011001100000000
000000000000000000100111100111010000000100
110010000001010111100000010011001110000000
110000001010000111100011100001010000000100

.logic_tile 20 16
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000001000000000010000001110000000
000000010000000011000011010101010000000000
111010000000000111100000011000001100000000
100000000110000000100011011101010000000000
010000000000000011100000000000001110000000
010000000000000000000011100001010000000000
000010100001011000000111001000001100000000
000000000100100011000011100001010000000000
000000000000000000000000011000001110000000
000000000000000000000010101001010000000000
000010100000010000000000001000001100000000
000001001100000000000000000101010000000000
000000000000000000000000011000001110000000
000000000000000000000010101101010000000000
110010000000010001000000000000001100000000
110000000110000000100000001101010000000000

.logic_tile 7 17
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000111011001011111110000000000
000000000000000000000000000000011010011111110000000000
000010100001010111100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000100000000000001001101110101000000000000100
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000001100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001001011010000000000000000000
000000000100000000000000001111011111000000100000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000010000000000000001011011111111110000000000
000000000000000000000010001111011111111111010000000000

.ramb_tile 19 17
000000000001001000000000001000011000000000
000000010000101011000000000111010000000000
111000000001011000000110100000011010000000
100000000000000111000000000111010000000000
110000000000001000000000000000011000000000
110000000000001111000000000001010000000000
000000100001010000000110101000011010000000
000001000110000000000000001011010000000000
000000000000001001000000000000011000000000
000000000000001011000000000011010000000000
000000000001001000010010000000011010000000
000000001010101011000000000101010000000000
000000000000000000000010001000011000000000
000000000000001001000000000001010000000000
110000000000000001000000000000011010000000
010000000000000000000000000011010000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000111000000011111001010000000
000000000000000001100010010011110000000000
111010000001010111100010010111001000100000
100000001100001001100111100101110000000000
110000000000000011100010010001101010000000
010000000000000001100010010101110000000100
000010000001000011000010000101101000000000
000000000100100000000000000111110000010000
000000000000010011100000001011001010100000
000000000000000000100010010101010000000000
000000000000001000000000001001001000000000
000000000110000011000000000001010000000001
000000000000000000000011101111101010000000
000000000000010111000110011001110000000100
010000000000000000000000000101001000000000
010000000100000000000011110001110000000001

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000001000011011100000000000000001
000000000000000000000000001101011010010000000000000000
000010000000000000000000001101111010010111110000000001
000000000000000000000000001101100000111111110000000100

.logic_tile 8 18
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100000000000011110001001101011001110000000000
000000000000000111000011101101111010000110100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100000000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000001101101100101110100000000000
000000001010000000100000000111011011101100000000100000
000000000100000000000000000101011111001000000000000000
000000000000000000000000001101011010001101000000100000
000000000000000000000000001101011011100000000000000000
000000000000001001000011110001101100110100000000100000

.ramt_tile 19 18
000000000000000111100000011101111100000000
000000000000000111100011110111010000000000
111000100000000000000000000111011110000000
100000000100100000000011000101110000001000
010000000000000001000000000111111100000000
010000000000000001000010010111010000001000
000000100000000000000000000101011110000000
000001000000000111000000001111010000000001
000010100000000001000000001101011100100000
000000001010001001100010011001110000000000
000000000001000000000110001011011110000000
000000000000101011000100001111010000000001
000000100000000111100010000011011100000000
000001000000000000000010011011010000000001
110000100000010111000110000001011110000000
010000000000000001100110000001010000000100

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000010100000001000000000011000011000000000
000000010000001111000011110101010000000000
111000000000000000000110011000011010000000
100000000000000000000111001111010000000000
010000000000000000000000010000011000000000
010000001010000000000011010001010000000000
000000000000010111000110000000011010000000
000000000000000000000111101101010000000000
000000000000000000000000001000011000000000
000000000000000000000000001001010000000000
000000000000000000000000001000011010000000
000000000100000000000000000111010000000000
000000000000000000000111000000011000000000
000000000000000000000000001111010000000000
110000000001011001000000001000011010000000
110000000110000011000010001101010000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000

.logic_tile 8 19
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000111100101101001111111100000000000
000000000110000000000100000001111001111111110000000000
000000000000100000000000001001101010000000010000000001
000000000001000000000000001101111010000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000100000001000000110111000001000000000
000001010110001011000011001001010000000000
111000100000001111100111100000001010000000
100001000000001011100111100111010000000000
010000000000000000000110101000001000000000
010000001010000000000000000011010000000000
000000000000000000000000001000001010000000
000100000000000000000000000001010000000000
000000000000000000000000000000001000000000
000000000000000000000000000001010000000000
000010101100001000000000001000001010000000
000000000000000011000000001111010000000000
000000000000000000000000001000001000000000
000000000000000001000000000111010000000000
010000000001000111000000011000001010000000
010000000000100000000011011001010000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000011100111011011111010000000
000000000000000000100011000101110000000000
111010000000001000000111100001001100000010
100000000100000111000100001101100000000000
110000000000001111100011101011011010000010
010000000000000011100011100111110000000000
000010000000001111000000001111101100100000
000001000000001011100010001001100000000000
000000000000000000000011110001011010000000
000000001010001111000111100111010000000001
000010100001000000000010001101001100100000
000000000000101001000000000101000000000000
000000000000000001000000000101011010000000
000000000000000000000000001101010000000001
010000000000000101100010000011101100001000
010000000000000000100000001001000000000000

.logic_tile 7 20
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000011000000000010001111001000000000000000000
000000000000001111000011010111101010000000010000000100
000010100000100000000000000000000000000000000000000000
000010100111000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010001000000000000000000000000000000000000
000000000000000000000000000001111001111111110000000000
000000000000000000000000000111101010111111100010000100

.logic_tile 8 20
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101111010000000000000000
000000000000000001000000001001001000000000000001000000
000000000000000000000000001001011000101111110000000000
000000000000000000000000000101101110111111110000000001

.ramt_tile 19 20
000010100000000011100010010011101100000000
000000001110000000100011001001010000000000
111010100001000000000000000011101110000100
100000000000001001000000001001110000000000
010010100000010000000011100011001100100000
110000000000000000000010000111010000000000
000010100000000000000111000001101110000000
000000000000000001000100001111010000001000
000000000000000111100110011101001100000000
000000000000000001100111000011110000000100
000010100000000011100011111011001110100000
000000000000000001100111101011010000000000
000000000000000111100110001101101100001000
000000000000000000000110001101010000000000
110010000000010111100000000011001110100000
110000000110000000100000000001110000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000001000000000010000011000000000
000000010000000011000011010101010000000000
111000000000000011100110010000011010000000
100000000000000000100111011101010000000000
010000000000000111000111000000011000000000
010000000000000000100011100001010000000000
000000000000001000000110011000011010000000
000000000000000011000111111101010000000000
000000000000000000000000001000011000000000
000000000000000000000000001001010000000000
000000000000010000000000001000011010000000
000000000000000000000000000101010000000000
000000000000000000000000000000011000000000
000000000000000000000000001101010000000000
110010000000010001000000001000011010000000
110000000000000000100000000001010000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000010101100000000000000001000011100000000
000000010000000000000000000111010000000000
111010101100001000000000001000011110000000
100000000000000011000000000111010000000000
010000000000000000000111001000011100000000
110000000000000001000000000001010000000000
000000000000000000000111111000011110000000
000000000000000000000111010011010000000000
000000100000000000000000000000011100000000
000000000000000000000000001111010000000000
000000000000011001000110001000011110000000
000000000000001011000100001101010000000000
000010000001010000000111001000011100000000
000000000000000000000100001101010000000000
110000000000100001000110000000011110000000
010000000001001001000100000101010000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000001011100000000111011010000000
000000000000001111000000000001110000000000
111010100000000111100000010011101110000010
100000001010001001100011100011110000000000
110000000000000001000010000101011010000000
010000000000000000000110010111110000010000
000000000000000000000000001111101110000000
000000000000000000000010000111110000000001
000000000000000001000111100011011010000000
000000000000000000000010000101110000000100
000000000001000000000000001101001110000000
000000000000100001000011110001110000000001
000000000000001101100111001111011010000000
000000000000000011100010011001010000000100
010000000000001000000011100011101110000010
010000000110000111000100000001010000000000

.logic_tile 7 22
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.logic_tile 8 22
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100011010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000111000000000001111000000000
000000000000000000100000000011010000000000
111000000000000011100011101101011010000000
100000000100000000110000000111110000000100
110000000000000001000010000111011000000000
010000000000001001000100000101010000000100
000000000001011000000011100111111010000000
000000000000000111000000000001010000000001
000010100000001000000000011111011000000000
000100000000000011000011001011110000000001
000000000001010000000000001111011010000000
000001000110000011000010001111110000000100
000000000000000101100010001101011000000000
000000000000000001100010001111010000000100
110000000001001111100010001111011010100000
010100000000101111100010000101010000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
100000000000000111100111011000000000000000
000000010000000000100111110001000000000000
111000000000001111100000001000000000000000
100000000000000111000000001101000000000000
110000000000000000000111100011100000000000
010000001010000000000110011001100000000001
000000000000000000000111011000000000000000
000000000000000000000011110001000000000000
000000000000001001000000010000000000000000
000000000000000111000011100011000000000000
000010100001000000000010100000000000000000
000000000000100000000000001101000000000000
000000000000000000000000001011000000000000
000000000000000000000000001101001011010000
110000000000010001000000000000000000000000
110000001010000000000000001001001000000000

.logic_tile 7 23
100000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000110100000011010000100000100000000
000001000100000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 8 23
100000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000100000000000000110100101100000000000000100000001
000001000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000101010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000001011111100000000000
000000000000000000000000000001001011101111010010000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001100000010000000000
000000000000000000000010001101001000010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000111100000001000011000000000
000000010000000000100000001001010000000000
111000000000001111000111101000001010000000
100100000000001011000011100111000000000000
110000000001010101100111000000011000000000
110000000000000000000100000011010000000000
000000000000001000000000000000001010000000
000000000000000111000000000001000000000000
000000000000001000000000000000011000000000
000000000000000011000000001101010000000000
000000100000000000000000001000001010000000
000001000000000000000011100001000000000000
000000000000000000000010001000011000000000
000000000000000000000000001011010000000000
010000000000000000000000001000001010000000
010000000000000001000000000101000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000010000000011100110000000000000000000
000000000000000000000100001011000000000000
001000010001010000000111100000000000000000
000000000100000000000100000001000000000000
110000000000001001000000001001000000000000
110000000000001011000000001111100000001000
000000000000000000000000001000000000000000
000000000000000111000011101011000000000000
000000000000000000000000000000000000000000
000000000000000000000010010101000000000000
000000000000010000000010000000000000000000
000000000000000001000100000101000000000000
000000000000000001000011101001100000000010
000000000000000000100000000011101110000000
110000000000000111100010001000000001000000
110000000000000000100100000101001011000000

.logic_tile 7 24
100000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000010001000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000000010000000000010000100000000000
000000000000000000000010110101001101100000010000000101
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 8 24
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 24
000100000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 15 24
000000001000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000001011100010000011101100000000
000000001100000011100100000001100000000000
111000000001010000000000000101001110000100
100000000000001111000000001001100000000000
110000000111010001000010000101101100000000
110000000000000001000010001011000000001000
000000000000000000000010000101101110000000
000000000000000001000100001111100000000100
000000000001010001100011101101001100000000
000000001010100001100110010011100000001000
000000100000000000000011000011001110000000
000001000000000001000000001011000000000001
000000000000000001100110000101001100000000
000000000000000000100110000101000000000100
010000000000000011000000000111101110000000
010000000100000000100000000001000000000100

.logic_tile 20 24
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
100000000000001111100000010000000000000000
000000010000001011100011111001000000000000
111010000000000111000000000000000000000000
100001000000000000000000000111000000000000
110000000000000000000000000101000000000000
110000000000001001000010000001000000010000
000000000000001011100011100000000000000000
000000000000001011100000000001000000000000
000000000000000000000110100000000000000000
000000000000000000000000000111000000000000
000000000000000000000000000000000000000000
000000000110000000000000001101000000000000
000000000000001111000010001011000001000000
000000000000001101100000001101101010010000
110010000000000001000000001000000001000000
110000000000000000100000000101001000000000

.logic_tile 7 25
100000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000001100000000000000001111000000101001010000000001
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000001111000000111111110000000000

.ramb_tile 19 25
000000000000001000000000010000011000000000
000000010000000011000011110111010000000000
111000000000001011100110101000011010000000
100000000000000111100000000111010000000000
010000000000000000000011100000011000000000
010000000100000000000000000001010000000000
000000000000000000000110101000011010000000
000000000000000000000000000011010000000000
000000000000000000000000000000011000000000
000000000000000000000000001101010000000000
000000000000010001000000001000011010000000
000000000000000000000000000001010000000000
000010100000001001000000001000011000000000
000000000000000111000000000001010000000000
110000000000000011100000000000011010000000
110000000000001001100000000111010000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000010000000000000000000000000000000000
000000000000000000000000001011000000000000
001000010000000111000000001000000000000000
000000000000000000000000000101000000000000
010000000000000001000011101111100000000000
110000000000000000100000001111100000010000
000000000000000000000000001000000000000000
000000000000000001000000001011000000000000
000000010000000000000010000000000000000000
000000010000000000000010000101000000000000
000000010000000011100010000000000000000000
000000010000001001100000001111000000000000
000000010000000001000000001011100000000000
000000010000000000000010000011001110000100
110000010000000111100010001000000000000000
110000010000000000000010000001001101000000

.logic_tile 7 26
100000000000100000000000000000000000000000000000000000
000000000001010111000011110000000000000000000000000000
001001000000000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000001000000000000110000010000101
000011110000000000000000001001001000001001000000100010
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000000000000001000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.ramt_tile 19 26
000010000000000000000000010011011100000000
000001000000000000000011101011110000000000
111000000000000000000111100101011110000100
100000000110000000000100000011110000000000
010000000000000000000011100111011100000000
010000000000000000000010000011010000000100
000000000000000000000010001101111110100000
000000000000000000000011001101110000000000
000000010000001001000011011111011100000000
000000010000000111000011011011110000001000
000000010000000001000110001111011110000000
000000010000000001000110000011110000000100
000000011110000011000010001101011100100000
000000010000000001100010000011110000000000
110100010001000011100110001111011110100000
110000010000100000000100001001010000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
100000000000000000000111011000000000000000
000000010000000000000111011101000000000000
111000000000000111100000000000000000000000
100000000000000000100000001101000000000000
110000000000001000000111111000000000000000
010000000000001111000111110101000000000000
000000000000000111100111101000000000000000
000000000000000000000000000001000000000000
000000010000000000000000010000000000000000
000000010000000000000011101111000000000000
000010110000000000000000000000000000000000
000001010000000101000000000111000000000000
000000010000001000000111100111100000000000
000000010000000111000000001001001011010000
110000010000001000000000000000000000000000
010000010000000101000000001001001010000000

.logic_tile 7 27
100000000000000000000000000000001100000100000100100000
000000000000000000000000000000010000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000010000000000001000000100100000000
000000010000000001000000000000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000100000000
000000010000100000000000000011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
100000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000001000000000000001100000000000000000000
000000010000010000000000000000011010000100000110000000
000000011010000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011111000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000001000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000001010000000000000001000000000000000
000000010000000000000000001101000000000000
111000000000101000000000001000000000000000
100000000001011011000000001111000000000000
010000000000000011000011100000000000000000
110000000000000000100010000011000000000100
000000000000000001000111001000000000000000
000000000000000000100100000111000000000000
000000010000001000000010001000000000000000
000000010000001011000000000101000000000000
000000010000000000000010000000000000000000
000000011110000000000111011101000000000000
000000010000000000000000001000000000000000
000000010000000000000000001011001010100000
010000010000001000000000001000000000000000
010000010000001011000011101011001101000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000010000000011100000011000000000000000
000000000000000000000011001001000000000000
001000010000000000000000000000000000000000
000000000000000000000010010001000000000000
010000000000001001000010000101100000000000
010000000000001011000011101101100000000001
000000000000000000000000011000000000000000
000000000000000111000010011011000000000000
000000000000000000000011100000000000000000
000000000000000000000000000101000000000000
000000000000001000000010000000000000000000
000000000000000101000100000101000000000000
000000000000000001000000001011000000000000
000000000000000000100000000111101110100000
110000000000000001000000001000000000000000
010000000000000000000000000101001011000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000011
000000000000000000000000000000000000000000000011100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000010010000000000000000000000000000000000
000101001110000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000001111000000000000000000000000
110000001011010000000000000000000000000000
010000000000100000000000000000000000001000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011100000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000100
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000001011000000001000000000000000
000000010000001011100000000011000000000000
111000000000000000000000001000000000000000
100000000000000000000000001101000000000000
110000000000000000000000000000000000000000
110000000000000001000000000001000000001000
000000000000001001000000001000000000000000
000000000000001011000011100101000000000000
000000000000000000000000001000000000000000
000000000000000000000011010101000000000000
000000000000000000000010010000000000000000
000000000000000001000011010101000000000000
000000000000000000000011100000000001000000
000000000000000000000000001011001101000001
110000000000000011100000001000000000000000
110000000000000000100000001011001000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000010000000000000000010000000000000000
000000000000000000000011100000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000001
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000100000
110000000000000011100000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000001010000000000
000000000000000001
000000000000111110
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000100000000001000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000010000000000000
000010010000000000

.io_tile 13 31
000000000000000000
001100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000001100
000000000000001000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000010000000000000
000011110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
100000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
1111a8c400ccecc42044aac46640640000004440004440445155d1559955dd51
1111dfb117f922ee02ecaae6066046201111d5dd0cc00cc0ccc00cc00ee04eec
1111ddf717f9bfd975d98ce2046244441111ffd537fb15d9aee004622660e644
999955119dd111dd11dd99f7177146201111fffd1df33df3fff93fd10ee0ee44
1111dff1ff11fd11fd11fd917711df71111139dd3bd51bf5dff51bf53bd539dd
11111ddd3fd1bfd17ff33fd13fd11ddd999155d913fd33553333331113315111
011101dd81ddc9ddefff45dd055501551331ffd5bf519d519d519d519d51ddd5
0001cc8304eb02ed22cda8c504414401001122dd22dd00dd40ddccdd04550055
80007232eec063cd22ccbad42264674188886ee48ee22ee26ce284ea04626664
0101fff91076d99167c99dd5107677711010afef1cf20fe1fed085c914726765
0000eee400ee00cc00cc22ee006622660000e440cc00ee22cc22cea0ee04f555
00002ac4aecceecce0cc00cc006622661111ff31ddf311ff22ee00ee02642244
99997771fd91559977f911ff11773375000022ec0ce2cc227fb115fb11773375
1331f751bf519d511dd9bf51bf51d5510000eecc2ec0cc00d119bb9d33555555
00004cc8ea22c800c000ea22c8004cc80000a000a20082205133d731b751b155
55553311111133112000000000222220111113313311311100442440e688caa0

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
111108c600cc00ce00ce006e0026000200000004000004441555155d15511155
1111117f15fb022200aa022a04620066111111dd0cc00cc000cc044004620066
1111177d1731119d119f002e062004441111199511df15fb04ca04c800ee008c
111915dd15d915dd119919911551004411111331113311371335111704aa044e
0111011d011101130113011301110115111119d719d519d519d511dd11551157
00010cc104c9004d00af08c5044104410019009d02fd00ff22ff00ff027504dd
00000cc00cc00cc80cee04cc044404400000044c044004000000000000000000
0000000c00cc04c804c8044a00660224000004c804c804cc04cc044804400440
088810fe008c01cd00cc18d4004401051111113313b91bb11bf717fb17711177
0101111f10fe117f010311bb1076111710100563147209c518d605eb14720147
100018c610ee10ee10ee10ce104410660000022e00a20222002200aa00621177
111115d91ddd1ddd0cc20ce20462046200000002002e00ee00ce00cc00440046
1119119d119b11bb00ae00ee0066004600000cc200ee002e008e08e604620442
0000008c00000000111111111111119d111115dd15d11511000c00cc04400444
0000000400260004119d1137111511151111151b1559115d111511191119111b
55551111111111111113113311331113000000000000000215731157119d1991

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.extra_bit 0 691 335
.sym 5 CLK_CPU$SB_IO_IN_$glb_clk
.sym 8 CLK_PIX_$glb_clk
.sym 9 fast_counter_$glb_clk
.sym 10 DE_$glb_ce
.sym 11 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 12 CLK_FAST
.sym 3051 address_reg[4]
.sym 3884 address_reg[3]
.sym 7317 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7465 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11035 locked
.sym 11052 locked
.sym 11117 locked
.sym 11898 ram_add[0]
.sym 12377 save_state_SB_DFFESR_Q_R[0]
.sym 12402 did_write_SB_DFFNESR_Q_E
.sym 12625 did_write_SB_DFFNESR_Q_4_D[1]
.sym 12640 command_buf_r_ptr[0]
.sym 12644 cnt1_SB_LUT4_O_7_I2[1]
.sym 12754 address_reg[7]
.sym 12767 command_buffer.0.0.0_WCLKE[0]
.sym 12889 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13631 address_reg[4]
.sym 15066 HSYNC_SB_LUT4_O_I0[5]
.sym 15194 HSYNC$SB_IO_OUT
.sym 15195 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15205 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 15242 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15248 $PACKER_VCC_NET
.sym 15251 $PACKER_VCC_NET
.sym 15254 HSYNC_SB_LUT4_O_I0[0]
.sym 15347 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15348 HSYNC_SB_LUT4_O_I1[1]
.sym 15349 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 15350 HSYNC_SB_LUT4_O_I1[2]
.sym 15353 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15354 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 15355 ram_add[2]
.sym 15359 ram_add[1]
.sym 15360 HSYNC$SB_IO_OUT
.sym 15363 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 15371 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 15372 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15374 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 15380 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 15381 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15473 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15474 XPOS[3]
.sym 15475 HSYNC_SB_LUT4_O_I0[0]
.sym 15476 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 15477 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15488 XPOS[1]
.sym 15593 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15594 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 15596 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 15597 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 15600 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 15608 ram_add[6]
.sym 15610 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15611 $PACKER_VCC_NET
.sym 15627 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 15751 command_buf_w_ptr[6]
.sym 15853 $PACKER_VCC_NET
.sym 15962 cnt2_SB_LUT4_O_I2[6]
.sym 15963 cnt1_SB_LUT4_I1_I3[1]
.sym 15964 cnt2_SB_LUT4_O_I2[0]
.sym 15969 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 16085 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 16086 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 16087 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 16088 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 16089 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 16090 cnt1[0]
.sym 16091 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 16092 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 16097 $PACKER_VCC_NET
.sym 16100 fb0.0.0.0_RDATA[128]
.sym 16102 fb0.0.0.0_RDATA[132]
.sym 16103 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16105 $PACKER_VCC_NET
.sym 16133 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 16142 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 16143 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 16144 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 16146 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 16149 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 16153 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 16156 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 16158 $nextpnr_ICESTORM_LC_0$O
.sym 16160 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 16164 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[1]
.sym 16167 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 16170 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[2]
.sym 16173 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 16176 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[3]
.sym 16178 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 16182 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[4]
.sym 16185 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 16188 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[5]
.sym 16191 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 16194 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[6]
.sym 16197 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 16200 $nextpnr_ICESTORM_LC_1$I3
.sym 16203 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 16209 cnt1[1]
.sym 16210 cnt1[2]
.sym 16211 cnt1[3]
.sym 16212 cnt1[4]
.sym 16213 cnt1[5]
.sym 16214 cnt1[6]
.sym 16215 cnt1[7]
.sym 16217 address_reg[4]
.sym 16218 address_reg[4]
.sym 16229 cnt1_SB_LUT4_O_7_I2[6]
.sym 16232 command_buf_w_ptr[2]
.sym 16234 command_buf_w_ptr[3]
.sym 16235 command_buf_w_ptr[6]
.sym 16236 command_buf_w_ptr[4]
.sym 16237 command_buf_w_ptr[7]
.sym 16238 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 16244 $nextpnr_ICESTORM_LC_1$I3
.sym 16285 $nextpnr_ICESTORM_LC_1$I3
.sym 16336 EN_SB_LUT4_I2_O[1]
.sym 16337 did_write_SB_DFFNESR_Q_4_D[4]
.sym 16338 did_write_SB_DFFNESR_Q_4_D[2]
.sym 16339 address_reg[6]
.sym 16343 save_state_SB_DFFESR_Q_R[0]
.sym 16346 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 16347 cnt1_SB_LUT4_O_6_I2[3]
.sym 16355 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 16456 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 16457 did_write[3]
.sym 16458 did_write[4]
.sym 16459 did_write_SB_DFFNESR_Q_4_D[3]
.sym 16460 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 16461 did_write[1]
.sym 16482 EN_SB_LUT4_I2_O[0]
.sym 16518 did_write[1]
.sym 16541 did_write[1]
.sym 16589 did_write_SB_DFFNESR_Q_E
.sym 16593 command_buffer.0.0.0_WCLKE[0]
.sym 16597 did_write_SB_DFFNESR_Q_E
.sym 16598 fb0.0.0.0_RDATA[66]
.sym 16846 fb0.0.0.0_RDATA[337]
.sym 17091 $PACKER_VCC_NET
.sym 17334 fb0.0.0.0_RDATA[355]
.sym 17578 fb0_char_SB_LUT4_O_2_I2[0]
.sym 17582 fb0_char_SB_LUT4_O_4_I2[0]
.sym 17820 address_reg[4]
.sym 18075 $PACKER_VCC_NET
.sym 18311 $PACKER_VCC_NET
.sym 18702 $PACKER_VCC_NET
.sym 18926 $PACKER_VCC_NET
.sym 18933 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 18934 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 18938 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18940 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18950 $PACKER_VCC_NET
.sym 18958 $PACKER_VCC_NET
.sym 18961 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 18964 HSYNC_SB_LUT4_O_I0[0]
.sym 18965 $nextpnr_ICESTORM_LC_23$O
.sym 18968 HSYNC_SB_LUT4_O_I0[0]
.sym 18971 HSYNC_SB_LUT4_O_I0[1]
.sym 18974 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 18977 HSYNC_SB_LUT4_O_I0[2]
.sym 18979 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18983 HSYNC_SB_LUT4_O_I0[3]
.sym 18985 $PACKER_VCC_NET
.sym 18986 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 18989 HSYNC_SB_LUT4_O_I0[4]
.sym 18991 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 18995 $nextpnr_ICESTORM_LC_24$I3
.sym 18997 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 18998 $PACKER_VCC_NET
.sym 19005 $nextpnr_ICESTORM_LC_24$I3
.sym 19020 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 19023 ram_add[1]
.sym 19024 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 19025 ram_add[2]
.sym 19032 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19038 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19041 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19049 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 19051 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19053 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 19058 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 19060 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 19073 $PACKER_VCC_NET
.sym 19076 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19078 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19079 $PACKER_VCC_NET
.sym 19080 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 19083 char[1]
.sym 19085 char[2]
.sym 19097 HSYNC_SB_LUT4_O_I1[1]
.sym 19102 HSYNC_SB_LUT4_O_I0[5]
.sym 19103 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19106 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19107 HSYNC_SB_LUT4_O_I1[2]
.sym 19110 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19114 HSYNC_SB_LUT4_O_I0[0]
.sym 19116 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19117 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19121 $PACKER_VCC_NET
.sym 19124 $PACKER_VCC_NET
.sym 19125 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19128 $nextpnr_ICESTORM_LC_19$O
.sym 19131 HSYNC_SB_LUT4_O_I0[0]
.sym 19134 HSYNC_SB_LUT4_O_I3[1]
.sym 19136 $PACKER_VCC_NET
.sym 19137 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19140 HSYNC_SB_LUT4_O_I3[2]
.sym 19142 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19143 $PACKER_VCC_NET
.sym 19146 HSYNC_SB_LUT4_O_I3[3]
.sym 19148 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19149 $PACKER_VCC_NET
.sym 19152 HSYNC_SB_LUT4_O_I3[4]
.sym 19154 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19158 HSYNC_SB_LUT4_O_I1[3]
.sym 19160 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19161 $PACKER_VCC_NET
.sym 19165 HSYNC_SB_LUT4_O_I0[5]
.sym 19166 HSYNC_SB_LUT4_O_I1[1]
.sym 19167 HSYNC_SB_LUT4_O_I1[2]
.sym 19168 HSYNC_SB_LUT4_O_I1[3]
.sym 19173 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19183 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 19184 XPOS[1]
.sym 19185 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19191 ram_add[2]
.sym 19192 command_data[3]
.sym 19196 YPOS[9]
.sym 19197 command_data[5]
.sym 19199 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 19200 command_data[6]
.sym 19201 command_data[1]
.sym 19205 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19223 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19227 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19237 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19240 char[2]
.sym 19242 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19245 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 19249 char[3]
.sym 19250 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19253 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19254 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19258 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 19259 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19260 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19261 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19265 char[3]
.sym 19270 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 19271 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19272 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19289 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19296 char[2]
.sym 19299 CLK_PIX_$glb_clk
.sym 19300 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19303 XPOS[2]
.sym 19304 char[0]
.sym 19305 char[1]
.sym 19306 char[2]
.sym 19307 char[3]
.sym 19308 char[4]
.sym 19314 XPOS[0]
.sym 19315 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 19316 ram_add[3]
.sym 19318 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 19319 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19321 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 19325 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19328 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 19331 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19342 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19344 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19349 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19350 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19351 $PACKER_VCC_NET
.sym 19352 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19353 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 19354 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19355 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19357 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 19361 XPOS[7]
.sym 19364 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19365 XPOS[4]
.sym 19369 char[0]
.sym 19374 $nextpnr_ICESTORM_LC_22$O
.sym 19377 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 19380 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[1]
.sym 19382 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19386 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 19388 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19389 $PACKER_VCC_NET
.sym 19393 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19394 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 19395 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19396 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 19399 char[0]
.sym 19405 XPOS[4]
.sym 19412 XPOS[7]
.sym 19417 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 19418 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 19419 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 19420 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 19422 CLK_PIX_$glb_clk
.sym 19423 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19424 char[5]
.sym 19425 char[6]
.sym 19426 ram_add[0]
.sym 19427 XPOS[7]
.sym 19429 XPOS[9]
.sym 19430 XPOS[8]
.sym 19431 XPOS[4]
.sym 19437 XPOS[0]
.sym 19439 command_data[3]
.sym 19440 fb0.0.0.0_RDATA[98]
.sym 19441 char[4]
.sym 19442 $PACKER_VCC_NET
.sym 19443 $PACKER_VCC_NET
.sym 19444 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 19445 command_data[6]
.sym 19446 command_data[5]
.sym 19451 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 19459 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 19484 XPOS[7]
.sym 19487 XPOS[8]
.sym 19488 XPOS[4]
.sym 19492 XPOS[7]
.sym 19494 XPOS[9]
.sym 19495 XPOS[8]
.sym 19500 XPOS[8]
.sym 19504 XPOS[4]
.sym 19505 XPOS[9]
.sym 19506 XPOS[8]
.sym 19507 XPOS[7]
.sym 19516 XPOS[4]
.sym 19517 XPOS[8]
.sym 19518 XPOS[7]
.sym 19519 XPOS[9]
.sym 19524 XPOS[9]
.sym 19540 XPOS[8]
.sym 19541 XPOS[9]
.sym 19542 XPOS[4]
.sym 19543 XPOS[7]
.sym 19566 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 19570 ram_add[0]
.sym 19571 $PACKER_VCC_NET
.sym 19682 fb0.0.0.0_RDATA[163]
.sym 19683 command_data[1]
.sym 19685 command_data[6]
.sym 19686 fb0.0.0.0_RDATA[162]
.sym 19691 address_reg[3]
.sym 19692 command_data[3]
.sym 19696 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 19697 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 19698 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 19699 cnt2_SB_LUT4_O_I2[8]
.sym 19700 cnt1_SB_LUT4_O_7_I2[7]
.sym 19701 cnt1_SB_LUT4_O_7_I2[4]
.sym 19703 command_buf_w_ptr[0]
.sym 19704 cnt1_SB_LUT4_O_7_I2[3]
.sym 19795 cnt1_SB_LUT4_I1_I3[2]
.sym 19796 cnt2_SB_LUT4_O_I2[5]
.sym 19797 cnt2_SB_LUT4_O_I2[1]
.sym 19798 cnt2_SB_LUT4_O_I2[4]
.sym 19799 cnt2_SB_LUT4_O_I2[2]
.sym 19800 cnt2_SB_LUT4_O_I2[3]
.sym 19805 cnt1_SB_LUT4_O_7_I2[6]
.sym 19814 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19822 command_buf_w_ptr[1]
.sym 19823 cnt1_SB_LUT4_O_7_I2[8]
.sym 19826 cnt1_SB_LUT4_O_7_I2[2]
.sym 19836 command_buf_w_ptr[6]
.sym 19837 $PACKER_VCC_NET
.sym 19839 cnt1[0]
.sym 19844 cnt2_SB_LUT4_O_I2[0]
.sym 19859 cnt1_SB_LUT4_I1_I3[1]
.sym 19860 cnt1_SB_LUT4_I1_I3[2]
.sym 19861 command_buf_r_ptr[0]
.sym 19863 command_buf_w_ptr[0]
.sym 19867 command_buf_w_ptr[6]
.sym 19873 cnt2_SB_LUT4_O_I2[0]
.sym 19874 command_buf_r_ptr[0]
.sym 19875 $PACKER_VCC_NET
.sym 19881 command_buf_w_ptr[0]
.sym 19909 cnt1[0]
.sym 19911 cnt1_SB_LUT4_I1_I3[2]
.sym 19912 cnt1_SB_LUT4_I1_I3[1]
.sym 19917 cnt2[1]
.sym 19918 cnt2[2]
.sym 19919 cnt2[3]
.sym 19920 cnt2[4]
.sym 19921 cnt2[5]
.sym 19922 cnt2[6]
.sym 19923 cnt2[7]
.sym 19928 fb0.0.0.0_RDATA[131]
.sym 19929 command_buf_w_ptr[3]
.sym 19930 address_reg[4]
.sym 19931 command_buf_w_ptr[2]
.sym 19932 fb0.0.0.0_RDATA[130]
.sym 19934 command_data[6]
.sym 19936 command_data[5]
.sym 19937 cnt1_SB_LUT4_O_7_I2[9]
.sym 19938 command_data[3]
.sym 19939 command_buf_w_ptr[4]
.sym 19941 cnt2_SB_LUT4_O_I2[0]
.sym 19944 cnt2_SB_LUT4_O_I2[9]
.sym 19947 command_buf_r_ptr[0]
.sym 19951 cnt1_SB_LUT4_O_7_I2[1]
.sym 19958 cnt1[1]
.sym 19959 cnt1[2]
.sym 19962 cnt1[5]
.sym 19963 cnt1[6]
.sym 19964 cnt1[7]
.sym 19967 cnt1_SB_LUT4_I1_I3[2]
.sym 19968 cnt1[3]
.sym 19969 cnt1[4]
.sym 19973 command_buf_w_ptr[0]
.sym 19975 cnt2[2]
.sym 19977 cnt2[4]
.sym 19979 cnt2[6]
.sym 19980 $PACKER_VCC_NET
.sym 19981 cnt1_SB_LUT4_O_6_I2[0]
.sym 19982 cnt2[1]
.sym 19984 cnt2[3]
.sym 19986 cnt2[5]
.sym 19988 cnt2[7]
.sym 19990 cnt1[3]
.sym 19992 cnt2[3]
.sym 19993 cnt1_SB_LUT4_I1_I3[2]
.sym 19996 cnt1_SB_LUT4_I1_I3[2]
.sym 19998 cnt1[5]
.sym 19999 cnt2[5]
.sym 20002 cnt2[4]
.sym 20003 cnt1_SB_LUT4_I1_I3[2]
.sym 20005 cnt1[4]
.sym 20008 cnt1_SB_LUT4_I1_I3[2]
.sym 20009 cnt2[6]
.sym 20011 cnt1[6]
.sym 20014 cnt2[2]
.sym 20015 cnt1_SB_LUT4_I1_I3[2]
.sym 20016 cnt1[2]
.sym 20020 cnt1_SB_LUT4_O_6_I2[0]
.sym 20021 command_buf_w_ptr[0]
.sym 20022 $PACKER_VCC_NET
.sym 20027 cnt1[1]
.sym 20028 cnt2[1]
.sym 20029 cnt1_SB_LUT4_I1_I3[2]
.sym 20032 cnt1_SB_LUT4_I1_I3[2]
.sym 20033 cnt2[7]
.sym 20034 cnt1[7]
.sym 20039 cnt1_SB_LUT4_O_6_I2[0]
.sym 20040 cnt1_SB_LUT4_O_6_I2[2]
.sym 20041 cnt1_SB_LUT4_O_6_I2[1]
.sym 20042 cnt2_SB_LUT4_O_I2[7]
.sym 20043 cnt1_SB_LUT4_O_6_I2[6]
.sym 20044 cnt1_SB_LUT4_O_6_I2[3]
.sym 20045 cnt1_SB_LUT4_O_6_I2[4]
.sym 20046 cnt1_SB_LUT4_O_6_I2[5]
.sym 20053 cnt1_SB_LUT4_O_7_I2[2]
.sym 20057 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 20066 $PACKER_VCC_NET
.sym 20070 command_buf_w_ptr[7]
.sym 20072 did_write_SB_DFFNESR_Q_E
.sym 20074 $PACKER_VCC_NET
.sym 20081 cnt1_SB_LUT4_O_7_I2[7]
.sym 20087 cnt1_SB_LUT4_O_6_I2[3]
.sym 20092 command_buf_w_ptr[1]
.sym 20096 cnt1_SB_LUT4_O_6_I2[0]
.sym 20097 command_buf_w_ptr[2]
.sym 20098 cnt1_SB_LUT4_O_6_I2[1]
.sym 20100 cnt1_SB_LUT4_O_6_I2[6]
.sym 20101 command_buf_w_ptr[0]
.sym 20103 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20105 cnt1_SB_LUT4_O_6_I2[2]
.sym 20106 command_buf_w_ptr[6]
.sym 20107 command_buf_w_ptr[3]
.sym 20108 command_buf_w_ptr[7]
.sym 20109 command_buf_w_ptr[4]
.sym 20110 cnt1_SB_LUT4_O_6_I2[4]
.sym 20111 cnt1_SB_LUT4_O_6_I2[5]
.sym 20112 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 20114 command_buf_w_ptr[0]
.sym 20115 cnt1_SB_LUT4_O_6_I2[0]
.sym 20118 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 20120 cnt1_SB_LUT4_O_6_I2[1]
.sym 20121 command_buf_w_ptr[1]
.sym 20122 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 20124 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 20126 command_buf_w_ptr[2]
.sym 20127 cnt1_SB_LUT4_O_6_I2[2]
.sym 20128 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 20130 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 20132 command_buf_w_ptr[3]
.sym 20133 cnt1_SB_LUT4_O_6_I2[3]
.sym 20134 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 20136 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 20138 cnt1_SB_LUT4_O_6_I2[4]
.sym 20139 command_buf_w_ptr[4]
.sym 20140 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 20142 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 20144 cnt1_SB_LUT4_O_6_I2[5]
.sym 20145 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20146 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 20148 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 20150 command_buf_w_ptr[6]
.sym 20151 cnt1_SB_LUT4_O_6_I2[6]
.sym 20152 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 20155 command_buf_w_ptr[7]
.sym 20157 cnt1_SB_LUT4_O_7_I2[7]
.sym 20158 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 20165 command_buf_r_ptr[0]
.sym 20167 cnt1_SB_LUT4_O_7_I2[1]
.sym 20175 cnt1_SB_LUT4_O_7_I2[6]
.sym 20176 fb0.0.0.0_RDATA[310]
.sym 20177 cnt1_SB_LUT4_O_7_I2[3]
.sym 20178 fb0.0.0.0_RDATA[306]
.sym 20180 command_data[1]
.sym 20184 command_data[6]
.sym 20185 cnt1_SB_LUT4_O_7_I2[7]
.sym 20187 command_buf_w_ptr[0]
.sym 20188 cnt1_SB_LUT4_O_7_I2[3]
.sym 20189 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 20191 cnt1_SB_LUT4_O_7_I2[7]
.sym 20192 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 20194 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 20195 cnt2_SB_LUT4_O_I2[8]
.sym 20197 cnt1_SB_LUT4_O_7_I2[4]
.sym 20205 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 20209 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20213 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 20215 did_write[4]
.sym 20216 did_write_SB_DFFNESR_Q_4_D[3]
.sym 20221 did_write_SB_DFFNESR_Q_4_D[1]
.sym 20222 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20226 $PACKER_VCC_NET
.sym 20233 did_write_SB_DFFNESR_Q_4_D[4]
.sym 20234 did_write_SB_DFFNESR_Q_4_D[2]
.sym 20235 $nextpnr_ICESTORM_LC_25$O
.sym 20237 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20241 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 20243 did_write_SB_DFFNESR_Q_4_D[1]
.sym 20247 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 20249 $PACKER_VCC_NET
.sym 20250 did_write_SB_DFFNESR_Q_4_D[2]
.sym 20253 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 20255 did_write_SB_DFFNESR_Q_4_D[3]
.sym 20259 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 20261 did_write_SB_DFFNESR_Q_4_D[4]
.sym 20267 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20268 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 20269 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 20275 did_write[4]
.sym 20279 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 20287 did_write[0]
.sym 20288 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20289 did_write_SB_DFFNESR_Q_E
.sym 20290 command_buffer.0.0.0_WCLKE[0]
.sym 20291 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20300 command_buf_r_ptr[0]
.sym 20303 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20306 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 20311 EN_SB_LUT4_I2_O[0]
.sym 20313 EN_SB_LUT4_I2_O[0]
.sym 20314 command_buf_w_ptr[1]
.sym 20328 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 20329 did_write[3]
.sym 20337 did_write_SB_DFFNESR_Q_E
.sym 20341 did_write[1]
.sym 20344 did_write[0]
.sym 20354 did_write[4]
.sym 20355 EN_SB_LUT4_I2_O[0]
.sym 20358 $nextpnr_ICESTORM_LC_7$O
.sym 20361 did_write[0]
.sym 20364 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 20366 did_write[1]
.sym 20370 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 20373 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 20374 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 20376 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 20379 did_write[3]
.sym 20380 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 20384 did_write[4]
.sym 20386 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 20389 did_write[3]
.sym 20395 did_write[0]
.sym 20396 did_write[3]
.sym 20397 did_write[1]
.sym 20398 did_write[4]
.sym 20402 did_write[0]
.sym 20404 did_write[1]
.sym 20405 did_write_SB_DFFNESR_Q_E
.sym 20406 CLK_CPU$SB_IO_IN_$glb_clk
.sym 20407 EN_SB_LUT4_I2_O[0]
.sym 20408 command_buf_w_ptr[0]
.sym 20412 cnt2_SB_LUT4_O_I2[8]
.sym 20413 cnt2_SB_LUT4_O_I2[9]
.sym 20420 command_data[2]
.sym 20421 command_buf_w_ptr[2]
.sym 20423 command_buf_w_ptr[7]
.sym 20425 command_buf_w_ptr[3]
.sym 20426 $PACKER_VCC_NET
.sym 20427 command_buf_w_ptr[4]
.sym 20428 fb0.0.0.0_RDATA[64]
.sym 20429 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 20430 address_reg[4]
.sym 20431 command_buf_w_ptr[6]
.sym 20433 cnt2_SB_LUT4_O_I2[0]
.sym 20435 cnt2_SB_LUT4_O_I2[9]
.sym 20544 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20547 fb0.0.21.0_RCLKE
.sym 20550 command_buf_w_ptr[0]
.sym 20558 $PACKER_VCC_NET
.sym 20666 EN_SB_LUT4_I2_O[0]
.sym 20673 command_data[3]
.sym 20682 cnt1_SB_LUT4_O_7_I2[7]
.sym 20688 cnt1_SB_LUT4_O_7_I2[4]
.sym 20792 fb0.0.20.0_RCLKE
.sym 20803 EN_SB_LUT4_I2_O[0]
.sym 20809 EN_SB_LUT4_I2_O[0]
.sym 20912 fb0.0.0.0_RDATA[323]
.sym 21054 $PACKER_VCC_NET
.sym 21160 fb0.0.0.0_RDATA[358]
.sym 21163 command_data[6]
.sym 21166 command_data[1]
.sym 21173 cnt1_SB_LUT4_O_7_I2[4]
.sym 21174 cnt1_SB_LUT4_O_7_I2[7]
.sym 21293 EN_SB_LUT4_I2_O[0]
.sym 21295 EN_SB_LUT4_I2_O[0]
.sym 21404 fb0.0.23.0_MASK
.sym 21406 fb0.0.23.0_WCLKE
.sym 21409 command_data[5]
.sym 21541 $PACKER_VCC_NET
.sym 21548 $PACKER_VCC_NET
.sym 21653 command_data[3]
.sym 21658 command_data[6]
.sym 21659 command_data[4]
.sym 21662 cnt1_SB_LUT4_O_7_I2[7]
.sym 21673 cnt1_SB_LUT4_O_7_I2[4]
.sym 21769 DATA[5]$SB_IO_IN
.sym 21775 command_buffer.0.0.0_RCLKE
.sym 21779 command[6]
.sym 21783 cnt1_SB_LUT4_O_7_I2[3]
.sym 21786 EN_SB_LUT4_I2_O[0]
.sym 21789 EN_SB_LUT4_I2_O[0]
.sym 22020 cnt1_SB_LUT4_O_7_I2[3]
.sym 22025 command[2]
.sym 22032 $PACKER_VCC_NET
.sym 22267 command_buffer.0.0.0_RCLKE
.sym 22268 cnt1_SB_LUT4_O_7_I2[3]
.sym 22271 command[10]
.sym 22275 cnt1_SB_LUT4_O_7_I2[2]
.sym 22395 $PACKER_VCC_NET
.sym 22530 $PACKER_VCC_NET
.sym 22667 $PACKER_VCC_NET
.sym 22682 $PACKER_VCC_NET
.sym 22764 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22770 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 22774 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 22778 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 22781 $PACKER_VCC_NET
.sym 22783 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 22784 $PACKER_VCC_NET
.sym 22787 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 22788 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 22789 ram_add_SB_LUT4_O_7_I1[0]
.sym 22796 $nextpnr_ICESTORM_LC_2$O
.sym 22799 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 22802 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 22804 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22808 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 22810 $PACKER_VCC_NET
.sym 22811 ram_add_SB_LUT4_O_7_I1[0]
.sym 22814 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 22817 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 22820 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[4]
.sym 22822 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 22823 $PACKER_VCC_NET
.sym 22826 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[5]
.sym 22828 $PACKER_VCC_NET
.sym 22829 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 22832 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[6]
.sym 22834 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 22835 $PACKER_VCC_NET
.sym 22838 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 22840 $PACKER_VCC_NET
.sym 22841 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 22851 fb0.0.0.0_RDATA[118]
.sym 22852 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 22853 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 22854 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 22855 fb0.0.0.0_RDATA[114]
.sym 22856 fb0.0.0.0_RDATA[113]
.sym 22857 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 22865 ram_add[6]
.sym 22873 ram_add[4]
.sym 22880 blue[1]$SB_IO_OUT
.sym 22881 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 22883 ram_add_SB_LUT4_O_7_I1[0]
.sym 22887 ram_add[1]
.sym 22890 VSYNC_SB_LUT4_O_I3
.sym 22891 ram_add[2]
.sym 22892 fb0.0.0.0_RDATA[113]
.sym 22899 address_reg[6]
.sym 22902 command_data[0]
.sym 22903 ram_add[3]
.sym 22904 ram_add[1]
.sym 22909 ram_add[2]
.sym 22911 fb0.0.7.0_RCLKE
.sym 22912 ram_add[4]
.sym 22914 address_reg[0]
.sym 22922 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[7]
.sym 22932 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 22936 YPOS[9]
.sym 22940 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 22951 char[1]
.sym 22953 char[2]
.sym 22958 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 22959 $nextpnr_ICESTORM_LC_3$I3
.sym 22961 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 22969 $nextpnr_ICESTORM_LC_3$I3
.sym 22984 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 22986 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 22987 char[1]
.sym 22991 YPOS[9]
.sym 22996 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 22997 char[2]
.sym 22998 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23021 address_reg[1]
.sym 23022 ram_add_SB_LUT4_O_I0[9]
.sym 23023 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 23024 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 23025 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 23027 address_reg[7]
.sym 23028 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23029 address_reg[5]
.sym 23030 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23032 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 23033 address_reg[1]
.sym 23035 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23036 address_reg[4]
.sym 23037 ram_add[0]
.sym 23038 ram_add[1]
.sym 23039 ram_add[0]
.sym 23040 address_reg[2]
.sym 23041 ram_add[5]
.sym 23042 ram_add[2]
.sym 23043 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 23050 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 23051 $PACKER_VCC_NET
.sym 23052 XPOS[2]
.sym 23054 XPOS[0]
.sym 23056 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23061 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 23062 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 23063 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 23064 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23065 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 23070 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23073 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 23078 XPOS[3]
.sym 23080 XPOS[1]
.sym 23082 $nextpnr_ICESTORM_LC_20$O
.sym 23084 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 23088 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 23090 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 23091 $PACKER_VCC_NET
.sym 23094 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 23096 $PACKER_VCC_NET
.sym 23097 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 23100 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 23102 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 23103 $PACKER_VCC_NET
.sym 23106 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 23109 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 23113 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 23114 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23115 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 23116 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 23121 XPOS[0]
.sym 23122 XPOS[1]
.sym 23125 XPOS[1]
.sym 23126 XPOS[2]
.sym 23127 XPOS[3]
.sym 23128 XPOS[0]
.sym 23130 CLK_PIX_$glb_clk
.sym 23131 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23133 fb0.0.0.0_RDATA[102]
.sym 23134 fb0.0.0.0_RDATA[101]
.sym 23135 fb0.0.0.0_RDATA[100]
.sym 23136 fb0.0.0.0_RDATA[99]
.sym 23137 fb0.0.0.0_RDATA[98]
.sym 23138 fb0.0.0.0_RDATA[97]
.sym 23139 fb0.0.0.0_RDATA[96]
.sym 23143 ram_add[0]
.sym 23144 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 23146 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23149 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23150 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 23151 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 23152 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23153 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23163 address_reg[5]
.sym 23165 ram_add[0]
.sym 23176 XPOS[7]
.sym 23177 XPOS[3]
.sym 23185 XPOS[0]
.sym 23186 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23187 XPOS[1]
.sym 23188 XPOS[4]
.sym 23191 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23199 XPOS[2]
.sym 23204 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23205 $nextpnr_ICESTORM_LC_12$O
.sym 23207 XPOS[0]
.sym 23211 char_SB_LUT4_O_I3[2]
.sym 23214 XPOS[1]
.sym 23217 char_SB_LUT4_O_I3[3]
.sym 23219 XPOS[2]
.sym 23221 char_SB_LUT4_O_I3[2]
.sym 23223 char_SB_LUT4_O_I3[4]
.sym 23225 XPOS[3]
.sym 23227 char_SB_LUT4_O_I3[3]
.sym 23229 char_SB_LUT4_O_I3[5]
.sym 23232 XPOS[4]
.sym 23233 char_SB_LUT4_O_I3[4]
.sym 23235 char_SB_LUT4_O_I3[6]
.sym 23237 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 23239 char_SB_LUT4_O_I3[5]
.sym 23241 char_SB_LUT4_O_I3[7]
.sym 23244 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 23245 char_SB_LUT4_O_I3[6]
.sym 23247 char_SB_LUT4_O_I3[8]
.sym 23250 XPOS[7]
.sym 23251 char_SB_LUT4_O_I3[7]
.sym 23253 CLK_PIX_$glb_clk
.sym 23254 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23270 fb0.0.0.0_RDATA[100]
.sym 23271 command_data[2]
.sym 23272 command_data[1]
.sym 23276 fb0.0.0.0_RDATA[102]
.sym 23279 fb0.0.0.0_RDATA[161]
.sym 23280 XPOS[2]
.sym 23281 ram_add[2]
.sym 23285 command_data[0]
.sym 23286 command_data[7]
.sym 23287 fb0.0.0.0_RDATA[165]
.sym 23288 char[3]
.sym 23289 ram_add[3]
.sym 23290 fb0.0.8.0_RCLKE
.sym 23291 char_SB_LUT4_O_I3[8]
.sym 23299 char[0]
.sym 23304 char[5]
.sym 23307 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23308 char[1]
.sym 23309 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23310 XPOS[8]
.sym 23311 char[4]
.sym 23317 XPOS[9]
.sym 23321 char[6]
.sym 23323 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23328 char_SB_LUT4_O_I3[9]
.sym 23330 XPOS[8]
.sym 23332 char_SB_LUT4_O_I3[8]
.sym 23335 XPOS[9]
.sym 23338 char_SB_LUT4_O_I3[9]
.sym 23341 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 23343 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 23344 char[0]
.sym 23348 char[4]
.sym 23362 char[6]
.sym 23368 char[5]
.sym 23373 char[1]
.sym 23376 CLK_PIX_$glb_clk
.sym 23377 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23379 fb0.0.0.0_RDATA[166]
.sym 23380 fb0.0.0.0_RDATA[165]
.sym 23381 fb0.0.0.0_RDATA[164]
.sym 23382 fb0.0.0.0_RDATA[163]
.sym 23383 fb0.0.0.0_RDATA[162]
.sym 23384 fb0.0.0.0_RDATA[161]
.sym 23385 fb0.0.0.0_RDATA[160]
.sym 23390 char[5]
.sym 23392 ram_add[6]
.sym 23394 char[6]
.sym 23396 ram_add[0]
.sym 23397 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 23401 ram_add[4]
.sym 23402 ram_add[4]
.sym 23403 ram_add[0]
.sym 23404 fb0.0.4.0_RCLKE
.sym 23405 address_reg[0]
.sym 23406 ram_add[2]
.sym 23410 address_reg[0]
.sym 23413 ram_add[7]
.sym 23513 ram_add_SB_LUT4_O_2_I1[0]
.sym 23515 address_reg[2]
.sym 23517 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 23519 address_reg[7]
.sym 23520 address_reg[10]
.sym 23522 fb0.0.0.0_RDATA[166]
.sym 23525 address_reg[3]
.sym 23528 address_reg[2]
.sym 23529 address_reg[1]
.sym 23530 ram_add[1]
.sym 23531 ram_add[4]
.sym 23533 ram_add[5]
.sym 23534 ram_add[2]
.sym 23536 address_reg[4]
.sym 23545 cnt2_SB_LUT4_O_I2[5]
.sym 23547 cnt1_SB_LUT4_O_7_I2[6]
.sym 23548 cnt2_SB_LUT4_O_I2[2]
.sym 23553 cnt1_SB_LUT4_O_7_I2[1]
.sym 23554 cnt2_SB_LUT4_O_I2[1]
.sym 23555 cnt2_SB_LUT4_O_I2[4]
.sym 23556 command_buf_r_ptr[0]
.sym 23557 cnt2_SB_LUT4_O_I2[3]
.sym 23558 cnt2_SB_LUT4_O_I2[6]
.sym 23560 cnt2_SB_LUT4_O_I2[0]
.sym 23561 cnt1_SB_LUT4_O_7_I2[3]
.sym 23563 cnt1_SB_LUT4_O_7_I2[2]
.sym 23568 cnt2_SB_LUT4_O_I2[7]
.sym 23569 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 23572 cnt1_SB_LUT4_O_7_I2[4]
.sym 23573 cnt1_SB_LUT4_O_7_I2[7]
.sym 23574 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 23576 command_buf_r_ptr[0]
.sym 23577 cnt2_SB_LUT4_O_I2[0]
.sym 23580 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]
.sym 23582 cnt1_SB_LUT4_O_7_I2[1]
.sym 23583 cnt2_SB_LUT4_O_I2[1]
.sym 23586 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 23588 cnt1_SB_LUT4_O_7_I2[2]
.sym 23589 cnt2_SB_LUT4_O_I2[2]
.sym 23592 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 23594 cnt2_SB_LUT4_O_I2[3]
.sym 23595 cnt1_SB_LUT4_O_7_I2[3]
.sym 23598 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[4]
.sym 23600 cnt1_SB_LUT4_O_7_I2[4]
.sym 23601 cnt2_SB_LUT4_O_I2[4]
.sym 23604 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[5]
.sym 23606 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 23607 cnt2_SB_LUT4_O_I2[5]
.sym 23610 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[6]
.sym 23612 cnt1_SB_LUT4_O_7_I2[6]
.sym 23613 cnt2_SB_LUT4_O_I2[6]
.sym 23616 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[7]
.sym 23618 cnt1_SB_LUT4_O_7_I2[7]
.sym 23619 cnt2_SB_LUT4_O_I2[7]
.sym 23625 fb0.0.0.0_RDATA[134]
.sym 23626 fb0.0.0.0_RDATA[133]
.sym 23627 fb0.0.0.0_RDATA[132]
.sym 23628 fb0.0.0.0_RDATA[131]
.sym 23629 fb0.0.0.0_RDATA[130]
.sym 23630 fb0.0.0.0_RDATA[129]
.sym 23631 fb0.0.0.0_RDATA[128]
.sym 23641 cnt1_SB_LUT4_O_7_I2[1]
.sym 23644 command_buf_r_ptr[0]
.sym 23647 ram_add[5]
.sym 23650 address_reg[5]
.sym 23653 ram_add[0]
.sym 23654 cnt2_SB_LUT4_O_I2[7]
.sym 23657 ram_add[6]
.sym 23659 ram_add[3]
.sym 23660 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[7]
.sym 23665 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23666 cnt2_SB_LUT4_O_I2[8]
.sym 23667 cnt1_SB_LUT4_O_7_I2[9]
.sym 23669 command_buf_w_ptr[3]
.sym 23671 command_buf_w_ptr[2]
.sym 23677 command_buf_w_ptr[4]
.sym 23680 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 23685 command_buf_w_ptr[1]
.sym 23689 cnt2_SB_LUT4_O_I2[9]
.sym 23693 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 23696 cnt1_SB_LUT4_O_7_I2[8]
.sym 23697 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I3[8]
.sym 23699 cnt2_SB_LUT4_O_I2[8]
.sym 23700 cnt1_SB_LUT4_O_7_I2[8]
.sym 23703 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 23705 cnt1_SB_LUT4_O_7_I2[9]
.sym 23706 cnt2_SB_LUT4_O_I2[9]
.sym 23710 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 23712 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 23713 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 23718 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 23724 command_buf_w_ptr[1]
.sym 23730 command_buf_w_ptr[4]
.sym 23734 command_buf_w_ptr[2]
.sym 23743 command_buf_w_ptr[3]
.sym 23762 command_data[2]
.sym 23764 command_data[1]
.sym 23768 fb0.0.0.0_RDATA[134]
.sym 23770 fb0.0.0.0_RDATA[133]
.sym 23776 command_data[0]
.sym 23777 ram_add[3]
.sym 23781 ram_add[2]
.sym 23782 command_data[7]
.sym 23789 cnt1_SB_LUT4_O_7_I2[7]
.sym 23791 cnt2_SB_LUT4_O_I2[5]
.sym 23794 cnt2_SB_LUT4_O_I2[2]
.sym 23795 cnt1_SB_LUT4_O_7_I2[2]
.sym 23796 cnt1_SB_LUT4_O_7_I2[3]
.sym 23797 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 23798 cnt1_SB_LUT4_O_7_I2[4]
.sym 23799 cnt2_SB_LUT4_O_I2[7]
.sym 23800 cnt2_SB_LUT4_O_I2[1]
.sym 23801 cnt2_SB_LUT4_O_I2[4]
.sym 23803 cnt2_SB_LUT4_O_I2[3]
.sym 23806 cnt1_SB_LUT4_O_7_I2[1]
.sym 23810 command_buf_r_ptr[0]
.sym 23812 cnt2_SB_LUT4_O_I2[6]
.sym 23814 cnt2_SB_LUT4_O_I2[0]
.sym 23819 cnt1_SB_LUT4_O_7_I2[6]
.sym 23820 cnt2_SB_LUT4_O_I3[1]
.sym 23822 cnt2_SB_LUT4_O_I2[0]
.sym 23823 command_buf_r_ptr[0]
.sym 23826 cnt2_SB_LUT4_O_I3[2]
.sym 23828 cnt1_SB_LUT4_O_7_I2[1]
.sym 23829 cnt2_SB_LUT4_O_I2[1]
.sym 23830 cnt2_SB_LUT4_O_I3[1]
.sym 23832 cnt2_SB_LUT4_O_I3[3]
.sym 23834 cnt1_SB_LUT4_O_7_I2[2]
.sym 23835 cnt2_SB_LUT4_O_I2[2]
.sym 23836 cnt2_SB_LUT4_O_I3[2]
.sym 23838 cnt2_SB_LUT4_O_I3[4]
.sym 23840 cnt2_SB_LUT4_O_I2[3]
.sym 23841 cnt1_SB_LUT4_O_7_I2[3]
.sym 23842 cnt2_SB_LUT4_O_I3[3]
.sym 23844 cnt2_SB_LUT4_O_I3[5]
.sym 23846 cnt1_SB_LUT4_O_7_I2[4]
.sym 23847 cnt2_SB_LUT4_O_I2[4]
.sym 23848 cnt2_SB_LUT4_O_I3[4]
.sym 23850 cnt2_SB_LUT4_O_I3[6]
.sym 23852 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 23853 cnt2_SB_LUT4_O_I2[5]
.sym 23854 cnt2_SB_LUT4_O_I3[5]
.sym 23856 cnt2_SB_LUT4_O_I3[7]
.sym 23858 cnt2_SB_LUT4_O_I2[6]
.sym 23859 cnt1_SB_LUT4_O_7_I2[6]
.sym 23860 cnt2_SB_LUT4_O_I3[6]
.sym 23864 cnt2_SB_LUT4_O_I2[7]
.sym 23865 cnt1_SB_LUT4_O_7_I2[7]
.sym 23866 cnt2_SB_LUT4_O_I3[7]
.sym 23871 fb0.0.0.0_RDATA[310]
.sym 23872 fb0.0.0.0_RDATA[309]
.sym 23873 fb0.0.0.0_RDATA[308]
.sym 23874 fb0.0.0.0_RDATA[307]
.sym 23875 fb0.0.0.0_RDATA[306]
.sym 23876 fb0.0.0.0_RDATA[305]
.sym 23877 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 23884 cnt1_SB_LUT4_O_7_I2[4]
.sym 23886 address_reg[11]
.sym 23892 cnt1_SB_LUT4_O_7_I2[3]
.sym 23893 cnt1_SB_LUT4_O_7_I2[7]
.sym 23895 fb0.0.0.0_RDATA[307]
.sym 23897 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 23898 command_data[3]
.sym 23899 fb0.0.0.0_RDATA[305]
.sym 23900 ram_add[5]
.sym 23901 fb0.0.4.0_RCLKE
.sym 23902 ram_add[4]
.sym 23903 ram_add[0]
.sym 23904 ram_add[7]
.sym 23905 address_reg[0]
.sym 23915 cnt1_SB_LUT4_O_7_I2[6]
.sym 23917 cnt1_SB_LUT4_O_7_I2[3]
.sym 23919 cnt1_SB_LUT4_O_7_I2[2]
.sym 23922 command_buf_r_ptr[0]
.sym 23924 cnt1_SB_LUT4_O_7_I2[1]
.sym 23933 command_buf_w_ptr[7]
.sym 23937 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 23942 cnt1_SB_LUT4_O_7_I2[4]
.sym 23946 command_buf_r_ptr[0]
.sym 23950 cnt1_SB_LUT4_O_7_I2[2]
.sym 23956 cnt1_SB_LUT4_O_7_I2[1]
.sym 23963 command_buf_w_ptr[7]
.sym 23968 cnt1_SB_LUT4_O_7_I2[6]
.sym 23977 cnt1_SB_LUT4_O_7_I2[3]
.sym 23980 cnt1_SB_LUT4_O_7_I2[4]
.sym 23988 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 24008 fb0.0.0.0_RDATA[308]
.sym 24010 address_reg[1]
.sym 24012 address_reg[7]
.sym 24014 cnt1_SB_LUT4_O_7_I2[8]
.sym 24015 cnt1_SB_LUT4_O_7_I2[2]
.sym 24017 command_buf_w_ptr[0]
.sym 24018 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24019 cnt1_SB_LUT4_O_7_I2[1]
.sym 24020 address_reg[2]
.sym 24022 ram_add[2]
.sym 24023 ram_add[1]
.sym 24024 fb0.0.17.0_RCLKE
.sym 24025 ram_add[5]
.sym 24026 ram_add[2]
.sym 24027 address_reg[4]
.sym 24028 fb0.0.22.0_RCLKE
.sym 24036 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 24042 cnt1_SB_LUT4_O_6_I2[0]
.sym 24053 command_buf_r_ptr[0]
.sym 24055 cnt1_SB_LUT4_O_7_I2[1]
.sym 24085 cnt1_SB_LUT4_O_6_I2[0]
.sym 24097 cnt1_SB_LUT4_O_7_I2[1]
.sym 24099 command_buf_r_ptr[0]
.sym 24113 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 24114 CLK_FAST
.sym 24117 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 24118 fb0.0.0.0_RDATA[69]
.sym 24119 fb0.0.0.0_RDATA[68]
.sym 24120 fb0.0.0.0_RDATA[67]
.sym 24121 fb0.0.0.0_RDATA[66]
.sym 24122 fb0.0.0.0_RDATA[65]
.sym 24123 fb0.0.0.0_RDATA[64]
.sym 24137 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 24138 command_data[7]
.sym 24139 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 24141 fb0.0.0.0_RDATA[67]
.sym 24143 command_buf_r_ptr[0]
.sym 24145 ram_add[0]
.sym 24146 ram_add[3]
.sym 24147 cnt1_SB_LUT4_O_7_I2[1]
.sym 24148 address_reg[5]
.sym 24150 ram_add[6]
.sym 24151 fb0.0.21.0_WCLKE
.sym 24157 command_buf_w_ptr[0]
.sym 24159 did_write_SB_DFFNESR_Q_E
.sym 24160 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24167 did_write[0]
.sym 24168 command_buf_r_ptr[0]
.sym 24178 EN_SB_LUT4_I2_O[1]
.sym 24184 EN_SB_LUT4_I2_O[0]
.sym 24186 EN_SB_LUT4_I2_O[0]
.sym 24203 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 24208 did_write[0]
.sym 24214 EN_SB_LUT4_I2_O[0]
.sym 24215 EN_SB_LUT4_I2_O[1]
.sym 24220 EN_SB_LUT4_I2_O[1]
.sym 24221 EN_SB_LUT4_I2_O[0]
.sym 24226 command_buf_r_ptr[0]
.sym 24228 command_buf_w_ptr[0]
.sym 24236 did_write_SB_DFFNESR_Q_E
.sym 24237 CLK_CPU$SB_IO_IN_$glb_clk
.sym 24238 EN_SB_LUT4_I2_O[0]
.sym 24252 fb0.0.0.0_RDATA[65]
.sym 24254 address_reg[1]
.sym 24255 did_write_SB_DFFNESR_Q_E
.sym 24256 command_data[5]
.sym 24257 address_reg[6]
.sym 24259 command_buf_w_ptr[7]
.sym 24260 command_data[6]
.sym 24262 command_data[3]
.sym 24263 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 24264 fb0.0.0.0_RDATA[273]
.sym 24265 command_buf_r_ptr[0]
.sym 24266 ram_add[4]
.sym 24269 cnt1_SB_LUT4_O_7_I2[1]
.sym 24270 command_buffer.0.0.0_WCLKE[0]
.sym 24271 command_buf_w_ptr[0]
.sym 24272 command[0]
.sym 24273 command_data[0]
.sym 24274 ram_add[3]
.sym 24288 command_buf_w_ptr[8]
.sym 24290 command_buf_w_ptr[9]
.sym 24296 cnt2_SB_LUT4_O_I2[0]
.sym 24307 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24313 cnt2_SB_LUT4_O_I2[0]
.sym 24338 command_buf_w_ptr[8]
.sym 24343 command_buf_w_ptr[9]
.sym 24359 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24360 CLK_CPU$SB_IO_IN_$glb_clk
.sym 24363 fb0.0.0.0_RDATA[342]
.sym 24364 fb0.0.0.0_RDATA[341]
.sym 24365 fb0.0.0.0_RDATA[340]
.sym 24366 fb0.0.0.0_RDATA[339]
.sym 24367 fb0.0.0.0_RDATA[338]
.sym 24368 fb0.0.0.0_RDATA[337]
.sym 24369 fb0.0.0.0_RDATA[336]
.sym 24374 ram_add[4]
.sym 24376 command_buf_w_ptr[9]
.sym 24377 cnt1_SB_LUT4_O_7_I2[7]
.sym 24378 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 24379 cnt1_SB_LUT4_O_7_I2[3]
.sym 24380 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 24381 cnt1_SB_LUT4_O_7_I2[4]
.sym 24383 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 24384 command_buf_w_ptr[8]
.sym 24386 command_buf_w_ptr[6]
.sym 24387 ram_add[4]
.sym 24389 command_data[6]
.sym 24391 command_data[1]
.sym 24392 command_buffer.0.0.0_WCLKE[0]
.sym 24393 command_data[3]
.sym 24394 command_buf_w_ptr[2]
.sym 24395 command_data[6]
.sym 24396 ram_add[0]
.sym 24397 command[5]
.sym 24497 address_reg[1]
.sym 24502 address_reg[2]
.sym 24503 command_buf_w_ptr[1]
.sym 24504 address_reg[7]
.sym 24506 fb0.0.0.0_RDATA[342]
.sym 24508 address_reg[0]
.sym 24509 ram_add[7]
.sym 24510 ram_add[5]
.sym 24512 fb0.0.17.0_RCLKE
.sym 24513 address_reg[2]
.sym 24514 ram_add[2]
.sym 24515 ram_add[1]
.sym 24517 command_buf_w_ptr[0]
.sym 24518 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 24519 command_buf_w_ptr[8]
.sym 24520 fb0.0.22.0_RCLKE
.sym 24609 fb0.0.0.0_RDATA[326]
.sym 24610 fb0.0.0.0_RDATA[325]
.sym 24611 fb0.0.0.0_RDATA[324]
.sym 24612 fb0.0.0.0_RDATA[323]
.sym 24613 fb0.0.0.0_RDATA[322]
.sym 24614 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 24615 fb0.0.0.0_RDATA[320]
.sym 24616 ram_add[0]
.sym 24620 ram_add[5]
.sym 24622 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 24631 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 24633 ram_add[0]
.sym 24634 ram_add[3]
.sym 24635 cnt1_SB_LUT4_O_7_I2[8]
.sym 24637 cnt1_SB_LUT4_O_7_I2[9]
.sym 24638 ram_add[0]
.sym 24639 cnt1_SB_LUT4_O_7_I2[1]
.sym 24640 address_reg[5]
.sym 24641 fb0.0.0.0_RDATA[275]
.sym 24642 ram_add[6]
.sym 24643 command_buf_r_ptr[0]
.sym 24743 address_reg[1]
.sym 24744 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 24745 address_reg[6]
.sym 24746 fb0.0.0.0_RDATA[324]
.sym 24751 address_reg[4]
.sym 24755 fb0.0.0.0_RDATA[353]
.sym 24756 command[0]
.sym 24757 command_buf_r_ptr[0]
.sym 24758 command_buffer.0.0.0_WCLKE[0]
.sym 24759 command_buf_w_ptr[0]
.sym 24760 fb0.0.0.0_RDATA[273]
.sym 24761 cnt1_SB_LUT4_O_7_I2[1]
.sym 24762 ram_add[3]
.sym 24763 fb0.0.0.0_RDATA[357]
.sym 24766 ram_add[4]
.sym 24855 fb0.0.0.0_RDATA[358]
.sym 24856 fb0.0.0.0_RDATA[357]
.sym 24857 fb0.0.0.0_RDATA[356]
.sym 24858 fb0.0.0.0_RDATA[355]
.sym 24859 fb0.0.0.0_RDATA[354]
.sym 24860 fb0.0.0.0_RDATA[353]
.sym 24861 fb0.0.0.0_RDATA[352]
.sym 24876 ram_add[4]
.sym 24878 command_buf_w_ptr[6]
.sym 24879 command_data[1]
.sym 24880 address_reg[0]
.sym 24881 command_data[6]
.sym 24882 command_buf_w_ptr[2]
.sym 24883 address_reg[7]
.sym 24884 command[5]
.sym 24886 command_data[3]
.sym 24887 ram_add[7]
.sym 24888 ram_add[0]
.sym 24889 command_buffer.0.0.0_WCLKE[0]
.sym 24992 fb0.0.0.0_RDATA[356]
.sym 24994 address_reg[1]
.sym 24999 address_reg[2]
.sym 25001 address_reg[2]
.sym 25002 ram_add[5]
.sym 25003 ram_add[1]
.sym 25005 address_reg[4]
.sym 25006 ram_add[2]
.sym 25007 address_reg[6]
.sym 25008 address_reg[1]
.sym 25009 command_buf_w_ptr[0]
.sym 25010 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25011 command_buf_w_ptr[8]
.sym 25012 fb0.0.17.0_RCLKE
.sym 25101 fb0_char_SB_LUT4_O_I2[0]
.sym 25102 fb0_char_SB_LUT4_O_1_I3[1]
.sym 25103 fb0_char_SB_LUT4_O_2_I2[0]
.sym 25104 fb0_char_SB_LUT4_O_3_I3[1]
.sym 25105 fb0_char_SB_LUT4_O_4_I2[0]
.sym 25106 fb0_char_SB_LUT4_O_5_I2[0]
.sym 25107 fb0_char_SB_LUT4_O_I1[0]
.sym 25119 ram_add[5]
.sym 25121 fb0.0.23.0_RCLKE
.sym 25124 address_reg[0]
.sym 25125 ram_add[0]
.sym 25126 ram_add[3]
.sym 25127 cnt1_SB_LUT4_O_7_I2[1]
.sym 25128 cnt1_SB_LUT4_O_7_I2[8]
.sym 25129 cnt1_SB_LUT4_O_7_I2[9]
.sym 25130 ram_add[6]
.sym 25131 fb0_char_SB_LUT4_O_I1[0]
.sym 25133 fb0.0.0.0_RDATA[275]
.sym 25135 command_buf_r_ptr[0]
.sym 25236 $PACKER_VCC_NET
.sym 25237 address_reg[4]
.sym 25241 command_data[2]
.sym 25247 fb0.0.0.0_RDATA[273]
.sym 25251 command_buf_w_ptr[0]
.sym 25252 command[0]
.sym 25253 cnt1_SB_LUT4_O_7_I2[1]
.sym 25257 command_buf_r_ptr[0]
.sym 25258 command_buffer.0.0.0_WCLKE[0]
.sym 25347 fb0.0.0.0_RDATA[278]
.sym 25348 fb0.0.0.0_RDATA[277]
.sym 25349 fb0.0.0.0_RDATA[276]
.sym 25350 fb0.0.0.0_RDATA[275]
.sym 25351 fb0.0.0.0_RDATA[274]
.sym 25352 fb0.0.0.0_RDATA[273]
.sym 25353 fb0.0.0.0_RDATA[272]
.sym 25361 ram_add[4]
.sym 25370 command_buf_w_ptr[6]
.sym 25371 command_data[1]
.sym 25372 fb0.0.17.0_MASK
.sym 25375 command[5]
.sym 25377 command_buffer.0.0.0_WCLKE[0]
.sym 25379 command_buf_w_ptr[2]
.sym 25471 command[7]
.sym 25475 command[6]
.sym 25486 address_reg[1]
.sym 25488 address_reg[7]
.sym 25491 address_reg[2]
.sym 25492 fb0.0.0.0_RDATA[277]
.sym 25501 command_buf_w_ptr[0]
.sym 25502 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25503 command_buf_w_ptr[8]
.sym 25594 command[5]
.sym 25598 command[4]
.sym 25600 DATA[4]$SB_IO_IN
.sym 25604 cnt1_SB_LUT4_O_7_I2[4]
.sym 25605 cnt1_SB_LUT4_O_7_I2[7]
.sym 25607 cnt1_SB_LUT4_O_7_I2[6]
.sym 25610 cnt1_SB_LUT4_O_7_I2[8]
.sym 25612 cnt1_SB_LUT4_O_7_I2[9]
.sym 25613 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 25616 command_buf_r_ptr[0]
.sym 25617 cnt1_SB_LUT4_O_7_I2[9]
.sym 25625 cnt1_SB_LUT4_O_7_I2[8]
.sym 25627 cnt1_SB_LUT4_O_7_I2[1]
.sym 25717 command[3]
.sym 25721 command[2]
.sym 25729 data_tmp[4]
.sym 25739 command[0]
.sym 25746 command_buffer.0.0.0_WCLKE[0]
.sym 25748 command_buf_w_ptr[0]
.sym 25749 command_buf_r_ptr[0]
.sym 25750 cnt1_SB_LUT4_O_7_I2[1]
.sym 25840 command[1]
.sym 25844 command[0]
.sym 25851 DATA[2]$SB_IO_IN
.sym 25856 cnt1_SB_LUT4_O_7_I2[4]
.sym 25859 cnt1_SB_LUT4_O_7_I2[7]
.sym 25861 command[3]
.sym 25862 command_buf_w_ptr[6]
.sym 25865 command_buffer.0.0.0_WCLKE[0]
.sym 25871 command_buf_w_ptr[2]
.sym 25967 command[10]
.sym 25973 EN_SB_LUT4_I2_O[0]
.sym 25984 command[1]
.sym 25986 data_tmp[0]
.sym 25991 command_buf_w_ptr[8]
.sym 25993 command_buf_w_ptr[0]
.sym 26086 command[9]
.sym 26090 command[8]
.sym 26096 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 26100 cnt1_SB_LUT4_O_7_I2[7]
.sym 26103 cnt1_SB_LUT4_O_7_I2[8]
.sym 26104 cnt1_SB_LUT4_O_7_I2[9]
.sym 26105 cnt1_SB_LUT4_O_7_I2[6]
.sym 26106 cnt1_SB_LUT4_O_7_I2[4]
.sym 26219 $PACKER_VCC_NET
.sym 26220 command[8]
.sym 26238 data_tmp[8]
.sym 26498 $PACKER_VCC_NET
.sym 26518 $PACKER_VCC_NET
.sym 26526 $PACKER_VCC_NET
.sym 26527 VSYNC_SB_LUT4_O_I3
.sym 26528 $PACKER_VCC_NET
.sym 26531 blue[1]$SB_IO_OUT
.sym 26544 VSYNC_SB_LUT4_O_I3
.sym 26548 $PACKER_VCC_NET
.sym 26551 blue[1]$SB_IO_OUT
.sym 26597 ram_add[1]
.sym 26598 ram_add[0]
.sym 26602 ram_add[5]
.sym 26605 ram_add[4]
.sym 26607 ram_add[6]
.sym 26611 fb0.0.7.0_RCLKE
.sym 26613 fb0.0.7.0_MASK
.sym 26620 ram_add[3]
.sym 26621 fb0.0.7.0_MASK
.sym 26622 $PACKER_VCC_NET
.sym 26623 ram_add[2]
.sym 26624 ram_add[7]
.sym 26627 RW$SB_IO_IN
.sym 26629 VSYNC_SB_LUT4_O_I3
.sym 26630 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 26631 fb0.0.7.0_WCLKE
.sym 26632 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 26633 fb0.0.7.0_MASK
.sym 26634 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 26635 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26636 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 26637 fb0.0.7.0_MASK
.sym 26638 fb0.0.7.0_MASK
.sym 26639 fb0.0.7.0_MASK
.sym 26640 fb0.0.7.0_MASK
.sym 26641 fb0.0.7.0_MASK
.sym 26642 fb0.0.7.0_MASK
.sym 26643 fb0.0.7.0_MASK
.sym 26644 fb0.0.7.0_MASK
.sym 26645 ram_add[0]
.sym 26646 ram_add[1]
.sym 26648 ram_add[2]
.sym 26649 ram_add[3]
.sym 26650 ram_add[4]
.sym 26651 ram_add[5]
.sym 26652 ram_add[6]
.sym 26653 ram_add[7]
.sym 26656 CLK_FAST
.sym 26657 fb0.0.7.0_RCLKE
.sym 26658 $PACKER_VCC_NET
.sym 26678 ram_add[0]
.sym 26682 ram_add[5]
.sym 26690 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 26692 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 26693 HSYNC$SB_IO_OUT
.sym 26694 ram_add_SB_LUT4_O_7_I1[0]
.sym 26699 ram_add[7]
.sym 26704 command_data[4]
.sym 26709 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 26710 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 26714 command_data[2]
.sym 26718 ram_add[6]
.sym 26719 $PACKER_VCC_NET
.sym 26722 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26723 $PACKER_VCC_NET
.sym 26735 command_data[2]
.sym 26739 $PACKER_VCC_NET
.sym 26744 address_reg[7]
.sym 26745 address_reg[6]
.sym 26746 address_reg[5]
.sym 26748 address_reg[1]
.sym 26750 command_data[0]
.sym 26751 command_data[6]
.sym 26752 command_data[1]
.sym 26753 fb0.0.7.0_WCLKE
.sym 26754 address_reg[2]
.sym 26755 fb0.0.7.0_MASK
.sym 26756 command_data[5]
.sym 26758 address_reg[4]
.sym 26759 address_reg[0]
.sym 26760 command_data[4]
.sym 26761 command_data[3]
.sym 26762 address_reg[3]
.sym 26763 fb0.0.7.0_MASK
.sym 26765 command_data[7]
.sym 26767 fb0.0.6.0_WCLKE
.sym 26768 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 26769 XPOS[0]
.sym 26770 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26771 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 26772 fb0.0.6.0_MASK
.sym 26773 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 26774 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 26775 fb0.0.7.0_MASK
.sym 26776 fb0.0.7.0_MASK
.sym 26777 fb0.0.7.0_MASK
.sym 26778 fb0.0.7.0_MASK
.sym 26779 fb0.0.7.0_MASK
.sym 26780 fb0.0.7.0_MASK
.sym 26781 fb0.0.7.0_MASK
.sym 26782 fb0.0.7.0_MASK
.sym 26783 address_reg[0]
.sym 26784 address_reg[1]
.sym 26786 address_reg[2]
.sym 26787 address_reg[3]
.sym 26788 address_reg[4]
.sym 26789 address_reg[5]
.sym 26790 address_reg[6]
.sym 26791 address_reg[7]
.sym 26794 CLK_FAST
.sym 26795 fb0.0.7.0_WCLKE
.sym 26796 command_data[0]
.sym 26797 command_data[1]
.sym 26798 command_data[2]
.sym 26799 command_data[3]
.sym 26800 command_data[4]
.sym 26801 command_data[5]
.sym 26802 command_data[6]
.sym 26803 command_data[7]
.sym 26804 $PACKER_VCC_NET
.sym 26811 fb0.0.0.0_RDATA[114]
.sym 26812 ram_add_SB_LUT4_O_7_I1[0]
.sym 26813 fb0.0.0.0_RDATA[118]
.sym 26814 blue[1]$SB_IO_OUT
.sym 26816 VSYNC_SB_LUT4_O_I3
.sym 26818 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 26819 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 26820 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 26823 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 26824 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 26826 address_reg[3]
.sym 26828 address_reg[3]
.sym 26831 command_data[7]
.sym 26832 fb0.0.10.0_RCLKE
.sym 26840 ram_add[4]
.sym 26841 ram_add[1]
.sym 26848 fb0.0.6.0_RCLKE
.sym 26857 $PACKER_VCC_NET
.sym 26858 fb0.0.6.0_MASK
.sym 26860 ram_add[0]
.sym 26861 ram_add[6]
.sym 26862 ram_add[5]
.sym 26864 ram_add[3]
.sym 26866 fb0.0.6.0_MASK
.sym 26867 ram_add[2]
.sym 26868 ram_add[7]
.sym 26871 ram_add_SB_LUT4_O_7_I1[2]
.sym 26872 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 26873 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 26874 ram_add_SB_LUT4_O_7_I1[5]
.sym 26875 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 26876 ram_add_SB_LUT4_O_7_I1[7]
.sym 26877 fb0.0.6.0_MASK
.sym 26878 fb0.0.6.0_MASK
.sym 26879 fb0.0.6.0_MASK
.sym 26880 fb0.0.6.0_MASK
.sym 26881 fb0.0.6.0_MASK
.sym 26882 fb0.0.6.0_MASK
.sym 26883 fb0.0.6.0_MASK
.sym 26884 fb0.0.6.0_MASK
.sym 26885 ram_add[0]
.sym 26886 ram_add[1]
.sym 26888 ram_add[2]
.sym 26889 ram_add[3]
.sym 26890 ram_add[4]
.sym 26891 ram_add[5]
.sym 26892 ram_add[6]
.sym 26893 ram_add[7]
.sym 26896 CLK_FAST
.sym 26897 fb0.0.6.0_RCLKE
.sym 26898 $PACKER_VCC_NET
.sym 26912 fb0.0.0.0_RDATA[113]
.sym 26914 ram_add[3]
.sym 26915 address_reg[6]
.sym 26916 fb0.0.6.0_RCLKE
.sym 26919 ram_add[2]
.sym 26921 char[3]
.sym 26922 XPOS[0]
.sym 26923 $PACKER_VCC_NET
.sym 26924 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 26928 address_reg[6]
.sym 26931 address_reg[6]
.sym 26934 ram_add[7]
.sym 26941 address_reg[7]
.sym 26942 address_reg[2]
.sym 26943 address_reg[1]
.sym 26944 fb0.0.6.0_MASK
.sym 26946 address_reg[4]
.sym 26949 address_reg[0]
.sym 26952 fb0.0.6.0_MASK
.sym 26953 command_data[1]
.sym 26954 command_data[2]
.sym 26956 address_reg[6]
.sym 26957 command_data[0]
.sym 26958 command_data[3]
.sym 26959 command_data[4]
.sym 26961 address_reg[5]
.sym 26963 command_data[5]
.sym 26964 address_reg[3]
.sym 26966 fb0.0.6.0_WCLKE
.sym 26968 $PACKER_VCC_NET
.sym 26969 command_data[7]
.sym 26970 command_data[6]
.sym 26971 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 26972 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 26973 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 26974 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 26975 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 26976 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 26977 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 26978 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 26979 fb0.0.6.0_MASK
.sym 26980 fb0.0.6.0_MASK
.sym 26981 fb0.0.6.0_MASK
.sym 26982 fb0.0.6.0_MASK
.sym 26983 fb0.0.6.0_MASK
.sym 26984 fb0.0.6.0_MASK
.sym 26985 fb0.0.6.0_MASK
.sym 26986 fb0.0.6.0_MASK
.sym 26987 address_reg[0]
.sym 26988 address_reg[1]
.sym 26990 address_reg[2]
.sym 26991 address_reg[3]
.sym 26992 address_reg[4]
.sym 26993 address_reg[5]
.sym 26994 address_reg[6]
.sym 26995 address_reg[7]
.sym 26998 CLK_FAST
.sym 26999 fb0.0.6.0_WCLKE
.sym 27000 command_data[0]
.sym 27001 command_data[1]
.sym 27002 command_data[2]
.sym 27003 command_data[3]
.sym 27004 command_data[4]
.sym 27005 command_data[5]
.sym 27006 command_data[6]
.sym 27007 command_data[7]
.sym 27008 $PACKER_VCC_NET
.sym 27014 ram_add[4]
.sym 27015 address_reg[7]
.sym 27016 ram_add[2]
.sym 27017 address_reg[0]
.sym 27018 address_reg[0]
.sym 27019 fb0.0.0.0_RDATA[101]
.sym 27021 DE
.sym 27022 fb0.0.7.0_RCLKE
.sym 27023 fb0.0.0.0_RDATA[99]
.sym 27024 fb0.0.4.0_RCLKE
.sym 27025 command_data[4]
.sym 27028 fb0.0.0.0_RDATA[160]
.sym 27032 fb0.0.6.0_WCLKE
.sym 27033 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 27034 fb0.0.0.0_RDATA[97]
.sym 27035 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 27036 fb0.0.0.0_RDATA[96]
.sym 27041 ram_add[3]
.sym 27045 ram_add[1]
.sym 27048 ram_add[6]
.sym 27049 ram_add[2]
.sym 27050 ram_add[5]
.sym 27051 ram_add[0]
.sym 27053 ram_add[4]
.sym 27059 fb0.0.10.0_RCLKE
.sym 27063 fb0.0.10.0_MASK
.sym 27070 $PACKER_VCC_NET
.sym 27071 fb0.0.10.0_MASK
.sym 27072 ram_add[7]
.sym 27074 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 27075 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 27076 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 27077 ram_add_SB_LUT4_O_2_I1[0]
.sym 27078 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 27079 fb0.0.10.0_MASK
.sym 27080 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 27081 fb0.0.10.0_MASK
.sym 27082 fb0.0.10.0_MASK
.sym 27083 fb0.0.10.0_MASK
.sym 27084 fb0.0.10.0_MASK
.sym 27085 fb0.0.10.0_MASK
.sym 27086 fb0.0.10.0_MASK
.sym 27087 fb0.0.10.0_MASK
.sym 27088 fb0.0.10.0_MASK
.sym 27089 ram_add[0]
.sym 27090 ram_add[1]
.sym 27092 ram_add[2]
.sym 27093 ram_add[3]
.sym 27094 ram_add[4]
.sym 27095 ram_add[5]
.sym 27096 ram_add[6]
.sym 27097 ram_add[7]
.sym 27100 CLK_FAST
.sym 27101 fb0.0.10.0_RCLKE
.sym 27102 $PACKER_VCC_NET
.sym 27115 ram_add[3]
.sym 27116 ram_add[4]
.sym 27117 ram_add[1]
.sym 27118 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 27119 address_reg[4]
.sym 27123 address_reg[2]
.sym 27125 ram_add[2]
.sym 27126 ram_add[5]
.sym 27128 $PACKER_VCC_NET
.sym 27129 DE
.sym 27130 ram_add[6]
.sym 27131 command_data[2]
.sym 27132 $PACKER_VCC_NET
.sym 27135 command_data[2]
.sym 27136 $PACKER_VCC_NET
.sym 27137 command_data[5]
.sym 27138 fb0.0.0.0_RDATA[68]
.sym 27145 command_data[0]
.sym 27146 command_data[7]
.sym 27147 $PACKER_VCC_NET
.sym 27149 address_reg[5]
.sym 27150 address_reg[2]
.sym 27152 address_reg[7]
.sym 27154 fb0.0.10.0_WCLKE
.sym 27155 address_reg[6]
.sym 27156 command_data[2]
.sym 27159 address_reg[1]
.sym 27160 command_data[1]
.sym 27162 command_data[5]
.sym 27163 command_data[4]
.sym 27165 fb0.0.10.0_MASK
.sym 27166 address_reg[4]
.sym 27167 command_data[3]
.sym 27169 address_reg[0]
.sym 27170 command_data[6]
.sym 27173 fb0.0.10.0_MASK
.sym 27174 address_reg[3]
.sym 27175 fb0.0.8.0_RCLKE
.sym 27176 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 27178 fb0.0.8.0_WCLKE
.sym 27180 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27181 cursor_counter[0]
.sym 27182 show_cursor_SB_DFFNE_Q_E
.sym 27183 fb0.0.10.0_MASK
.sym 27184 fb0.0.10.0_MASK
.sym 27185 fb0.0.10.0_MASK
.sym 27186 fb0.0.10.0_MASK
.sym 27187 fb0.0.10.0_MASK
.sym 27188 fb0.0.10.0_MASK
.sym 27189 fb0.0.10.0_MASK
.sym 27190 fb0.0.10.0_MASK
.sym 27191 address_reg[0]
.sym 27192 address_reg[1]
.sym 27194 address_reg[2]
.sym 27195 address_reg[3]
.sym 27196 address_reg[4]
.sym 27197 address_reg[5]
.sym 27198 address_reg[6]
.sym 27199 address_reg[7]
.sym 27202 CLK_FAST
.sym 27203 fb0.0.10.0_WCLKE
.sym 27204 command_data[0]
.sym 27205 command_data[1]
.sym 27206 command_data[2]
.sym 27207 command_data[3]
.sym 27208 command_data[4]
.sym 27209 command_data[5]
.sym 27210 command_data[6]
.sym 27211 command_data[7]
.sym 27212 $PACKER_VCC_NET
.sym 27219 ram_add[3]
.sym 27220 fb0.0.10.0_WCLKE
.sym 27221 ram_add[6]
.sym 27223 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 27225 fb0.0.0.0_RDATA[164]
.sym 27227 ram_add[0]
.sym 27231 fb0.0.19.0_RCLKE
.sym 27238 address_reg[3]
.sym 27239 command_data[7]
.sym 27240 address_reg[11]
.sym 27247 fb0.0.8.0_RCLKE
.sym 27249 ram_add[5]
.sym 27250 ram_add[0]
.sym 27253 ram_add[2]
.sym 27256 ram_add[3]
.sym 27257 ram_add[4]
.sym 27260 ram_add[7]
.sym 27265 ram_add[1]
.sym 27266 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27268 ram_add[6]
.sym 27274 $PACKER_VCC_NET
.sym 27276 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27278 cursor_counter[1]
.sym 27279 cursor_counter[2]
.sym 27280 cursor_counter[3]
.sym 27281 cursor_counter[4]
.sym 27282 cursor_counter[5]
.sym 27283 cursor_counter[6]
.sym 27284 fb0.0.19.0_RCLKE
.sym 27285 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27286 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27287 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27288 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27289 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27290 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27291 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27292 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27293 ram_add[0]
.sym 27294 ram_add[1]
.sym 27296 ram_add[2]
.sym 27297 ram_add[3]
.sym 27298 ram_add[4]
.sym 27299 ram_add[5]
.sym 27300 ram_add[6]
.sym 27301 ram_add[7]
.sym 27304 CLK_FAST
.sym 27305 fb0.0.8.0_RCLKE
.sym 27306 $PACKER_VCC_NET
.sym 27324 show_cursor_SB_DFFNE_Q_E
.sym 27325 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 27326 fb0.0.8.0_RCLKE
.sym 27327 XPOS[2]
.sym 27328 fb0.0.0.0_RDATA[161]
.sym 27330 fb0.0.0.0_RDATA[165]
.sym 27332 address_reg[6]
.sym 27335 ram_add[7]
.sym 27337 fb0.0.0.0_RDATA[338]
.sym 27342 $PACKER_VCC_NET
.sym 27347 address_reg[1]
.sym 27348 address_reg[0]
.sym 27349 address_reg[7]
.sym 27351 address_reg[3]
.sym 27352 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27353 command_data[2]
.sym 27354 address_reg[2]
.sym 27355 address_reg[6]
.sym 27358 fb0.0.8.0_WCLKE
.sym 27360 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27361 command_data[1]
.sym 27367 command_data[6]
.sym 27370 command_data[7]
.sym 27371 command_data[3]
.sym 27372 command_data[0]
.sym 27373 address_reg[4]
.sym 27374 address_reg[5]
.sym 27376 $PACKER_VCC_NET
.sym 27377 command_data[5]
.sym 27378 command_data[4]
.sym 27382 fb0.0.19.0_MASK
.sym 27383 fb0.0.19.0_WCLKE
.sym 27387 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27388 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27389 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27390 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27391 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27392 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27393 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27394 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27395 address_reg[0]
.sym 27396 address_reg[1]
.sym 27398 address_reg[2]
.sym 27399 address_reg[3]
.sym 27400 address_reg[4]
.sym 27401 address_reg[5]
.sym 27402 address_reg[6]
.sym 27403 address_reg[7]
.sym 27406 CLK_FAST
.sym 27407 fb0.0.8.0_WCLKE
.sym 27408 command_data[0]
.sym 27409 command_data[1]
.sym 27410 command_data[2]
.sym 27411 command_data[3]
.sym 27412 command_data[4]
.sym 27413 command_data[5]
.sym 27414 command_data[6]
.sym 27415 command_data[7]
.sym 27416 $PACKER_VCC_NET
.sym 27421 fb0.0.0.0_RDATA[307]
.sym 27422 ram_add[5]
.sym 27423 address_reg[7]
.sym 27427 fb0.0.0.0_RDATA[305]
.sym 27428 ram_add[7]
.sym 27429 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 27430 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 27432 address_reg[0]
.sym 27437 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 27442 fb0.0.0.0_RDATA[129]
.sym 27444 command_data[4]
.sym 27450 ram_add[0]
.sym 27451 ram_add[7]
.sym 27453 ram_add[1]
.sym 27454 ram_add[6]
.sym 27456 ram_add[4]
.sym 27457 ram_add[2]
.sym 27458 ram_add[5]
.sym 27460 fb0.0.19.0_RCLKE
.sym 27464 ram_add[3]
.sym 27468 fb0.0.19.0_MASK
.sym 27476 fb0.0.19.0_MASK
.sym 27478 $PACKER_VCC_NET
.sym 27483 fb0.0.19.0_WCLKE
.sym 27484 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 27489 fb0.0.19.0_MASK
.sym 27490 fb0.0.19.0_MASK
.sym 27491 fb0.0.19.0_MASK
.sym 27492 fb0.0.19.0_MASK
.sym 27493 fb0.0.19.0_MASK
.sym 27494 fb0.0.19.0_MASK
.sym 27495 fb0.0.19.0_MASK
.sym 27496 fb0.0.19.0_MASK
.sym 27497 ram_add[0]
.sym 27498 ram_add[1]
.sym 27500 ram_add[2]
.sym 27501 ram_add[3]
.sym 27502 ram_add[4]
.sym 27503 ram_add[5]
.sym 27504 ram_add[6]
.sym 27505 ram_add[7]
.sym 27508 CLK_FAST
.sym 27509 fb0.0.19.0_RCLKE
.sym 27510 $PACKER_VCC_NET
.sym 27523 address_reg[1]
.sym 27524 address_reg[3]
.sym 27525 ram_add[7]
.sym 27527 address_reg[2]
.sym 27528 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 27529 fb0.0.22.0_RCLKE
.sym 27530 address_reg[4]
.sym 27531 fb0.0.17.0_RCLKE
.sym 27534 address_reg[10]
.sym 27536 $PACKER_VCC_NET
.sym 27538 ram_add[6]
.sym 27539 ram_add[6]
.sym 27540 $PACKER_VCC_NET
.sym 27541 fb0.0.0.0_RDATA[68]
.sym 27542 fb0.0.0.0_RDATA[272]
.sym 27543 command_data[2]
.sym 27544 $PACKER_VCC_NET
.sym 27545 command_data[5]
.sym 27546 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27551 address_reg[7]
.sym 27553 command_data[2]
.sym 27554 fb0.0.19.0_MASK
.sym 27555 $PACKER_VCC_NET
.sym 27557 address_reg[1]
.sym 27558 address_reg[6]
.sym 27560 address_reg[5]
.sym 27562 fb0.0.19.0_MASK
.sym 27567 command_data[6]
.sym 27569 fb0.0.19.0_WCLKE
.sym 27570 command_data[5]
.sym 27572 command_data[3]
.sym 27573 address_reg[3]
.sym 27574 address_reg[2]
.sym 27575 command_data[7]
.sym 27577 address_reg[0]
.sym 27578 command_data[0]
.sym 27579 command_data[1]
.sym 27580 command_data[4]
.sym 27581 address_reg[4]
.sym 27583 command_data[7]
.sym 27584 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27586 command_data[0]
.sym 27588 command_data[4]
.sym 27590 fb0.0.4.0_WCLKE
.sym 27591 fb0.0.19.0_MASK
.sym 27592 fb0.0.19.0_MASK
.sym 27593 fb0.0.19.0_MASK
.sym 27594 fb0.0.19.0_MASK
.sym 27595 fb0.0.19.0_MASK
.sym 27596 fb0.0.19.0_MASK
.sym 27597 fb0.0.19.0_MASK
.sym 27598 fb0.0.19.0_MASK
.sym 27599 address_reg[0]
.sym 27600 address_reg[1]
.sym 27602 address_reg[2]
.sym 27603 address_reg[3]
.sym 27604 address_reg[4]
.sym 27605 address_reg[5]
.sym 27606 address_reg[6]
.sym 27607 address_reg[7]
.sym 27610 CLK_FAST
.sym 27611 fb0.0.19.0_WCLKE
.sym 27612 command_data[0]
.sym 27613 command_data[1]
.sym 27614 command_data[2]
.sym 27615 command_data[3]
.sym 27616 command_data[4]
.sym 27617 command_data[5]
.sym 27618 command_data[6]
.sym 27619 command_data[7]
.sym 27620 $PACKER_VCC_NET
.sym 27622 address_reg[5]
.sym 27623 address_reg[5]
.sym 27626 ram_add[3]
.sym 27630 address_reg[5]
.sym 27631 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 27632 fb0.0.0.0_RDATA[67]
.sym 27637 cnt1_SB_LUT4_O_7_I2[6]
.sym 27638 fb0.0.0.0_RDATA[309]
.sym 27639 address_reg[3]
.sym 27640 command_data[4]
.sym 27642 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 27644 fb0.0.4.0_WCLKE
.sym 27646 command_data[7]
.sym 27655 ram_add[5]
.sym 27656 ram_add[2]
.sym 27658 ram_add[0]
.sym 27659 ram_add[7]
.sym 27664 fb0.0.4.0_RCLKE
.sym 27665 ram_add[4]
.sym 27668 ram_add[3]
.sym 27670 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27676 ram_add[6]
.sym 27678 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27682 $PACKER_VCC_NET
.sym 27684 ram_add[1]
.sym 27687 command_buf_w_ptr[2]
.sym 27688 command_buf_w_ptr[3]
.sym 27689 command_buf_w_ptr[4]
.sym 27690 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27691 command_buf_w_ptr[6]
.sym 27692 command_buf_w_ptr[7]
.sym 27693 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27694 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27695 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27696 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27697 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27698 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27699 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27700 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27701 ram_add[0]
.sym 27702 ram_add[1]
.sym 27704 ram_add[2]
.sym 27705 ram_add[3]
.sym 27706 ram_add[4]
.sym 27707 ram_add[5]
.sym 27708 ram_add[6]
.sym 27709 ram_add[7]
.sym 27712 CLK_FAST
.sym 27713 fb0.0.4.0_RCLKE
.sym 27714 $PACKER_VCC_NET
.sym 27724 command_data[4]
.sym 27727 fb0.0.0.0_RDATA[273]
.sym 27728 command[0]
.sym 27730 command_data[0]
.sym 27734 command_data[7]
.sym 27735 save_state_SB_DFFE_Q_E
.sym 27736 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27737 ram_add[4]
.sym 27739 ram_add[7]
.sym 27740 address_reg[6]
.sym 27741 command_data[0]
.sym 27743 command_buf_w_ptr[8]
.sym 27744 command_buf_w_ptr[6]
.sym 27745 command_data[4]
.sym 27746 command_buf_w_ptr[7]
.sym 27747 command[4]
.sym 27749 fb0.0.0.0_RDATA[338]
.sym 27755 address_reg[7]
.sym 27756 address_reg[6]
.sym 27757 command_data[6]
.sym 27760 address_reg[0]
.sym 27761 address_reg[1]
.sym 27762 address_reg[2]
.sym 27763 command_data[7]
.sym 27764 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27765 command_data[1]
.sym 27766 command_data[0]
.sym 27767 command_data[3]
.sym 27768 command_data[4]
.sym 27769 command_data[5]
.sym 27771 command_data[2]
.sym 27775 $PACKER_VCC_NET
.sym 27777 address_reg[3]
.sym 27779 address_reg[4]
.sym 27780 address_reg[5]
.sym 27782 fb0.0.4.0_WCLKE
.sym 27783 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27787 command_buf_w_ptr[8]
.sym 27788 command_buf_w_ptr[9]
.sym 27789 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27790 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 27791 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 27792 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 27793 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 27794 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27795 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27796 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27797 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27798 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27799 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27800 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27801 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27802 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_1_O
.sym 27803 address_reg[0]
.sym 27804 address_reg[1]
.sym 27806 address_reg[2]
.sym 27807 address_reg[3]
.sym 27808 address_reg[4]
.sym 27809 address_reg[5]
.sym 27810 address_reg[6]
.sym 27811 address_reg[7]
.sym 27814 CLK_FAST
.sym 27815 fb0.0.4.0_WCLKE
.sym 27816 command_data[0]
.sym 27817 command_data[1]
.sym 27818 command_data[2]
.sym 27819 command_data[3]
.sym 27820 command_data[4]
.sym 27821 command_data[5]
.sym 27822 command_data[6]
.sym 27823 command_data[7]
.sym 27824 $PACKER_VCC_NET
.sym 27829 command_data[3]
.sym 27830 command_buf_w_ptr[6]
.sym 27831 command_data[1]
.sym 27833 command_data[6]
.sym 27834 command[5]
.sym 27836 address_reg[0]
.sym 27840 command_buf_w_ptr[2]
.sym 27841 command_buf_w_ptr[2]
.sym 27842 fb0.0.0.0_RDATA[69]
.sym 27843 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 27845 command_buf_w_ptr[4]
.sym 27847 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 27848 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27849 fb0.0.0.0_RDATA[278]
.sym 27850 command[7]
.sym 27852 command_buf_w_ptr[9]
.sym 27858 ram_add[0]
.sym 27859 ram_add[3]
.sym 27862 ram_add[4]
.sym 27865 ram_add[2]
.sym 27866 ram_add[5]
.sym 27871 ram_add[6]
.sym 27872 ram_add[1]
.sym 27875 fb0.0.21.0_RCLKE
.sym 27877 ram_add[7]
.sym 27880 fb0.0.21.0_MASK
.sym 27886 $PACKER_VCC_NET
.sym 27888 fb0.0.21.0_MASK
.sym 27889 fb0.0.21.0_WCLKE
.sym 27891 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 27895 command_buf_w_ptr[1]
.sym 27896 fb0.0.21.0_MASK
.sym 27897 fb0.0.21.0_MASK
.sym 27898 fb0.0.21.0_MASK
.sym 27899 fb0.0.21.0_MASK
.sym 27900 fb0.0.21.0_MASK
.sym 27901 fb0.0.21.0_MASK
.sym 27902 fb0.0.21.0_MASK
.sym 27903 fb0.0.21.0_MASK
.sym 27904 fb0.0.21.0_MASK
.sym 27905 ram_add[0]
.sym 27906 ram_add[1]
.sym 27908 ram_add[2]
.sym 27909 ram_add[3]
.sym 27910 ram_add[4]
.sym 27911 ram_add[5]
.sym 27912 ram_add[6]
.sym 27913 ram_add[7]
.sym 27916 CLK_FAST
.sym 27917 fb0.0.21.0_RCLKE
.sym 27918 $PACKER_VCC_NET
.sym 27927 cnt1_SB_LUT4_O_7_I2[6]
.sym 27930 cnt1_SB_LUT4_O_7_I2[6]
.sym 27931 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 27932 ram_add[7]
.sym 27935 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 27936 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27938 command_buf_w_ptr[8]
.sym 27939 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 27942 cnt1_SB_LUT4_O_7_I2[1]
.sym 27943 command[9]
.sym 27944 $PACKER_VCC_NET
.sym 27945 command_data[2]
.sym 27946 command_buffer.0.0.0_WCLKE[0]
.sym 27947 ram_add[6]
.sym 27948 $PACKER_VCC_NET
.sym 27949 fb0.0.0.0_RDATA[336]
.sym 27950 fb0.0.0.0_RDATA[272]
.sym 27951 command_data[2]
.sym 27952 $PACKER_VCC_NET
.sym 27953 command_data[5]
.sym 27959 address_reg[7]
.sym 27961 fb0.0.21.0_WCLKE
.sym 27963 $PACKER_VCC_NET
.sym 27964 address_reg[4]
.sym 27965 command_data[0]
.sym 27967 address_reg[6]
.sym 27968 address_reg[5]
.sym 27970 command_data[2]
.sym 27971 address_reg[0]
.sym 27972 address_reg[1]
.sym 27973 address_reg[2]
.sym 27974 command_data[4]
.sym 27977 command_data[6]
.sym 27978 command_data[5]
.sym 27979 address_reg[3]
.sym 27980 command_data[3]
.sym 27982 fb0.0.21.0_MASK
.sym 27987 command_data[1]
.sym 27989 command_data[7]
.sym 27990 fb0.0.21.0_MASK
.sym 27991 fb0.0.20.0_WCLKE
.sym 27992 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 27993 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27995 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 27999 fb0.0.21.0_MASK
.sym 28000 fb0.0.21.0_MASK
.sym 28001 fb0.0.21.0_MASK
.sym 28002 fb0.0.21.0_MASK
.sym 28003 fb0.0.21.0_MASK
.sym 28004 fb0.0.21.0_MASK
.sym 28005 fb0.0.21.0_MASK
.sym 28006 fb0.0.21.0_MASK
.sym 28007 address_reg[0]
.sym 28008 address_reg[1]
.sym 28010 address_reg[2]
.sym 28011 address_reg[3]
.sym 28012 address_reg[4]
.sym 28013 address_reg[5]
.sym 28014 address_reg[6]
.sym 28015 address_reg[7]
.sym 28018 CLK_FAST
.sym 28019 fb0.0.21.0_WCLKE
.sym 28020 command_data[0]
.sym 28021 command_data[1]
.sym 28022 command_data[2]
.sym 28023 command_data[3]
.sym 28024 command_data[4]
.sym 28025 command_data[5]
.sym 28026 command_data[6]
.sym 28027 command_data[7]
.sym 28028 $PACKER_VCC_NET
.sym 28034 fb0.0.0.0_RDATA[275]
.sym 28035 cnt1_SB_LUT4_O_7_I2[9]
.sym 28039 fb0.0.0.0_RDATA[341]
.sym 28040 fb0.0.21.0_WCLKE
.sym 28041 cnt1_SB_LUT4_O_7_I2[1]
.sym 28043 cnt1_SB_LUT4_O_7_I2[8]
.sym 28044 ram_add[3]
.sym 28045 address_reg[3]
.sym 28047 cnt1_SB_LUT4_O_7_I2[2]
.sym 28048 fb0.0.0.0_RDATA[340]
.sym 28050 fb0.0.0.0_RDATA[339]
.sym 28051 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28052 fb0.0.0.0_RDATA[326]
.sym 28053 command_buf_w_ptr[1]
.sym 28054 fb0.0.0.0_RDATA[325]
.sym 28055 command_data[7]
.sym 28056 command_data[4]
.sym 28063 ram_add[3]
.sym 28066 ram_add[4]
.sym 28074 ram_add[5]
.sym 28075 ram_add[0]
.sym 28079 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28085 ram_add[6]
.sym 28086 ram_add[7]
.sym 28087 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28088 fb0.0.20.0_RCLKE
.sym 28089 ram_add[2]
.sym 28090 $PACKER_VCC_NET
.sym 28092 ram_add[1]
.sym 28101 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28102 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28103 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28104 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28105 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28106 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28107 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28108 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28109 ram_add[0]
.sym 28110 ram_add[1]
.sym 28112 ram_add[2]
.sym 28113 ram_add[3]
.sym 28114 ram_add[4]
.sym 28115 ram_add[5]
.sym 28116 ram_add[6]
.sym 28117 ram_add[7]
.sym 28120 CLK_FAST
.sym 28121 fb0.0.20.0_RCLKE
.sym 28122 $PACKER_VCC_NET
.sym 28136 fb0.0.0.0_RDATA[353]
.sym 28139 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 28146 fb0.0.0.0_RDATA[357]
.sym 28147 command[4]
.sym 28148 address_reg[6]
.sym 28149 command_data[0]
.sym 28150 command_buf_w_ptr[7]
.sym 28151 command_buf_w_ptr[8]
.sym 28152 command_buf_w_ptr[6]
.sym 28153 command_data[4]
.sym 28154 command_data[0]
.sym 28155 address_reg[6]
.sym 28157 fb0.0.0.0_RDATA[354]
.sym 28163 command_data[6]
.sym 28164 address_reg[0]
.sym 28165 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28166 address_reg[4]
.sym 28167 address_reg[7]
.sym 28169 command_data[0]
.sym 28170 address_reg[6]
.sym 28171 address_reg[2]
.sym 28173 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28174 command_data[2]
.sym 28175 command_data[1]
.sym 28176 address_reg[1]
.sym 28177 command_data[3]
.sym 28182 command_data[5]
.sym 28183 address_reg[3]
.sym 28188 address_reg[5]
.sym 28190 fb0.0.20.0_WCLKE
.sym 28192 $PACKER_VCC_NET
.sym 28193 command_data[7]
.sym 28194 command_data[4]
.sym 28197 fb0.0.22.0_MASK
.sym 28199 fb0.0.22.0_WCLKE
.sym 28203 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28204 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28205 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28206 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28207 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28208 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28209 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28210 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28211 address_reg[0]
.sym 28212 address_reg[1]
.sym 28214 address_reg[2]
.sym 28215 address_reg[3]
.sym 28216 address_reg[4]
.sym 28217 address_reg[5]
.sym 28218 address_reg[6]
.sym 28219 address_reg[7]
.sym 28222 CLK_FAST
.sym 28223 fb0.0.20.0_WCLKE
.sym 28224 command_data[0]
.sym 28225 command_data[1]
.sym 28226 command_data[2]
.sym 28227 command_data[3]
.sym 28228 command_data[4]
.sym 28229 command_data[5]
.sym 28230 command_data[6]
.sym 28231 command_data[7]
.sym 28232 $PACKER_VCC_NET
.sym 28243 address_reg[7]
.sym 28247 ram_add[7]
.sym 28248 address_reg[0]
.sym 28249 command_buf_w_ptr[9]
.sym 28252 fb0.0.0.0_RDATA[352]
.sym 28253 command[7]
.sym 28254 command_buf_w_ptr[2]
.sym 28255 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28256 fb0.0.20.0_WCLKE
.sym 28257 fb0.0.0.0_RDATA[278]
.sym 28258 command_buf_w_ptr[4]
.sym 28259 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28265 ram_add[5]
.sym 28267 fb0.0.22.0_RCLKE
.sym 28270 ram_add[4]
.sym 28271 ram_add[3]
.sym 28274 ram_add[7]
.sym 28275 ram_add[0]
.sym 28277 ram_add[2]
.sym 28279 ram_add[6]
.sym 28280 ram_add[1]
.sym 28283 fb0.0.22.0_MASK
.sym 28291 fb0.0.22.0_MASK
.sym 28294 $PACKER_VCC_NET
.sym 28303 fb0.0.23.0_WCLKE
.sym 28304 fb0.0.23.0_MASK
.sym 28305 fb0.0.22.0_MASK
.sym 28306 fb0.0.22.0_MASK
.sym 28307 fb0.0.22.0_MASK
.sym 28308 fb0.0.22.0_MASK
.sym 28309 fb0.0.22.0_MASK
.sym 28310 fb0.0.22.0_MASK
.sym 28311 fb0.0.22.0_MASK
.sym 28312 fb0.0.22.0_MASK
.sym 28313 ram_add[0]
.sym 28314 ram_add[1]
.sym 28316 ram_add[2]
.sym 28317 ram_add[3]
.sym 28318 ram_add[4]
.sym 28319 ram_add[5]
.sym 28320 ram_add[6]
.sym 28321 ram_add[7]
.sym 28324 CLK_FAST
.sym 28325 fb0.0.22.0_RCLKE
.sym 28326 $PACKER_VCC_NET
.sym 28339 address_reg[1]
.sym 28342 address_reg[4]
.sym 28348 address_reg[6]
.sym 28349 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28351 command[9]
.sym 28352 command_data[2]
.sym 28353 fb0.0.0.0_RDATA[272]
.sym 28354 command_data[5]
.sym 28355 fb0.0.22.0_WCLKE
.sym 28356 $PACKER_VCC_NET
.sym 28357 command_data[5]
.sym 28358 fb0.0.23.0_MASK
.sym 28359 fb0_char_SB_LUT4_O_3_I3[1]
.sym 28360 $PACKER_VCC_NET
.sym 28361 ram_add[6]
.sym 28362 fb0.0.22.0_WCLKE
.sym 28367 command_data[2]
.sym 28368 address_reg[0]
.sym 28369 fb0.0.22.0_MASK
.sym 28371 $PACKER_VCC_NET
.sym 28372 address_reg[2]
.sym 28373 address_reg[1]
.sym 28374 command_data[5]
.sym 28375 address_reg[6]
.sym 28376 address_reg[5]
.sym 28377 fb0.0.22.0_MASK
.sym 28378 command_data[0]
.sym 28380 address_reg[3]
.sym 28382 command_data[4]
.sym 28384 command_data[3]
.sym 28385 fb0.0.22.0_WCLKE
.sym 28387 address_reg[7]
.sym 28391 address_reg[4]
.sym 28393 command_data[7]
.sym 28394 command_data[6]
.sym 28397 command_data[1]
.sym 28407 fb0.0.22.0_MASK
.sym 28408 fb0.0.22.0_MASK
.sym 28409 fb0.0.22.0_MASK
.sym 28410 fb0.0.22.0_MASK
.sym 28411 fb0.0.22.0_MASK
.sym 28412 fb0.0.22.0_MASK
.sym 28413 fb0.0.22.0_MASK
.sym 28414 fb0.0.22.0_MASK
.sym 28415 address_reg[0]
.sym 28416 address_reg[1]
.sym 28418 address_reg[2]
.sym 28419 address_reg[3]
.sym 28420 address_reg[4]
.sym 28421 address_reg[5]
.sym 28422 address_reg[6]
.sym 28423 address_reg[7]
.sym 28426 CLK_FAST
.sym 28427 fb0.0.22.0_WCLKE
.sym 28428 command_data[0]
.sym 28429 command_data[1]
.sym 28430 command_data[2]
.sym 28431 command_data[3]
.sym 28432 command_data[4]
.sym 28433 command_data[5]
.sym 28434 command_data[6]
.sym 28435 command_data[7]
.sym 28436 $PACKER_VCC_NET
.sym 28442 address_reg[0]
.sym 28444 fb0_char_SB_LUT4_O_I1[0]
.sym 28453 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 28454 fb0_char_SB_LUT4_O_5_I2[0]
.sym 28455 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28456 command_data[7]
.sym 28457 command_buf_w_ptr[1]
.sym 28458 address_reg[3]
.sym 28459 command_data[7]
.sym 28460 fb0_char_SB_LUT4_O_I2[0]
.sym 28462 fb0_char_SB_LUT4_O_1_I3[1]
.sym 28463 cnt1_SB_LUT4_O_7_I2[2]
.sym 28464 command_data[4]
.sym 28469 ram_add[5]
.sym 28471 fb0.0.23.0_RCLKE
.sym 28475 ram_add[3]
.sym 28476 fb0.0.23.0_MASK
.sym 28479 ram_add[4]
.sym 28482 ram_add[7]
.sym 28483 ram_add[0]
.sym 28484 fb0.0.23.0_MASK
.sym 28496 ram_add[1]
.sym 28497 ram_add[2]
.sym 28498 $PACKER_VCC_NET
.sym 28499 ram_add[6]
.sym 28502 fb0.0.17.0_WCLKE
.sym 28508 fb0.0.17.0_MASK
.sym 28509 fb0.0.23.0_MASK
.sym 28510 fb0.0.23.0_MASK
.sym 28511 fb0.0.23.0_MASK
.sym 28512 fb0.0.23.0_MASK
.sym 28513 fb0.0.23.0_MASK
.sym 28514 fb0.0.23.0_MASK
.sym 28515 fb0.0.23.0_MASK
.sym 28516 fb0.0.23.0_MASK
.sym 28517 ram_add[0]
.sym 28518 ram_add[1]
.sym 28520 ram_add[2]
.sym 28521 ram_add[3]
.sym 28522 ram_add[4]
.sym 28523 ram_add[5]
.sym 28524 ram_add[6]
.sym 28525 ram_add[7]
.sym 28528 CLK_FAST
.sym 28529 fb0.0.23.0_RCLKE
.sym 28530 $PACKER_VCC_NET
.sym 28555 address_reg[3]
.sym 28558 command_buf_w_ptr[7]
.sym 28559 command[4]
.sym 28560 command_buf_w_ptr[6]
.sym 28561 fb0.0.0.0_RDATA[276]
.sym 28562 fb0.0.17.0_MASK
.sym 28563 address_reg[6]
.sym 28564 command_buf_w_ptr[8]
.sym 28565 fb0.0.0.0_RDATA[274]
.sym 28566 fb0.0.17.0_WCLKE
.sym 28572 command_data[3]
.sym 28573 command_data[6]
.sym 28574 address_reg[0]
.sym 28575 $PACKER_VCC_NET
.sym 28578 address_reg[4]
.sym 28579 command_data[1]
.sym 28580 command_data[2]
.sym 28581 address_reg[6]
.sym 28582 address_reg[1]
.sym 28583 address_reg[2]
.sym 28584 address_reg[7]
.sym 28585 fb0.0.23.0_MASK
.sym 28587 fb0.0.23.0_MASK
.sym 28589 fb0.0.23.0_WCLKE
.sym 28590 command_data[5]
.sym 28591 command_data[0]
.sym 28594 command_data[7]
.sym 28596 address_reg[3]
.sym 28600 address_reg[5]
.sym 28602 command_data[4]
.sym 28611 fb0.0.23.0_MASK
.sym 28612 fb0.0.23.0_MASK
.sym 28613 fb0.0.23.0_MASK
.sym 28614 fb0.0.23.0_MASK
.sym 28615 fb0.0.23.0_MASK
.sym 28616 fb0.0.23.0_MASK
.sym 28617 fb0.0.23.0_MASK
.sym 28618 fb0.0.23.0_MASK
.sym 28619 address_reg[0]
.sym 28620 address_reg[1]
.sym 28622 address_reg[2]
.sym 28623 address_reg[3]
.sym 28624 address_reg[4]
.sym 28625 address_reg[5]
.sym 28626 address_reg[6]
.sym 28627 address_reg[7]
.sym 28630 CLK_FAST
.sym 28631 fb0.0.23.0_WCLKE
.sym 28632 command_data[0]
.sym 28633 command_data[1]
.sym 28634 command_data[2]
.sym 28635 command_data[3]
.sym 28636 command_data[4]
.sym 28637 command_data[5]
.sym 28638 command_data[6]
.sym 28639 command_data[7]
.sym 28640 $PACKER_VCC_NET
.sym 28650 fb0.0.17.0_MASK
.sym 28652 address_reg[7]
.sym 28656 address_reg[11]
.sym 28657 command_data[0]
.sym 28658 RW$SB_IO_IN
.sym 28661 command[7]
.sym 28662 command_buf_w_ptr[9]
.sym 28663 command_buf_w_ptr[2]
.sym 28664 fb0.0.0.0_RDATA[278]
.sym 28665 data_tmp[6]
.sym 28667 command_buf_w_ptr[4]
.sym 28668 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28673 ram_add[5]
.sym 28675 fb0.0.17.0_RCLKE
.sym 28678 ram_add[0]
.sym 28679 ram_add[3]
.sym 28680 fb0.0.17.0_MASK
.sym 28682 ram_add[7]
.sym 28683 ram_add[6]
.sym 28684 ram_add[1]
.sym 28685 ram_add[2]
.sym 28687 ram_add[4]
.sym 28688 fb0.0.17.0_MASK
.sym 28702 $PACKER_VCC_NET
.sym 28713 fb0.0.17.0_MASK
.sym 28714 fb0.0.17.0_MASK
.sym 28715 fb0.0.17.0_MASK
.sym 28716 fb0.0.17.0_MASK
.sym 28717 fb0.0.17.0_MASK
.sym 28718 fb0.0.17.0_MASK
.sym 28719 fb0.0.17.0_MASK
.sym 28720 fb0.0.17.0_MASK
.sym 28721 ram_add[0]
.sym 28722 ram_add[1]
.sym 28724 ram_add[2]
.sym 28725 ram_add[3]
.sym 28726 ram_add[4]
.sym 28727 ram_add[5]
.sym 28728 ram_add[6]
.sym 28729 ram_add[7]
.sym 28732 CLK_FAST
.sym 28733 fb0.0.17.0_RCLKE
.sym 28734 $PACKER_VCC_NET
.sym 28748 ram_add[7]
.sym 28759 command_buf_w_ptr[3]
.sym 28761 command_data[2]
.sym 28762 command_data[5]
.sym 28763 command[9]
.sym 28764 $PACKER_VCC_NET
.sym 28765 fb0.0.0.0_RDATA[272]
.sym 28768 $PACKER_VCC_NET
.sym 28775 address_reg[7]
.sym 28776 address_reg[0]
.sym 28779 $PACKER_VCC_NET
.sym 28780 address_reg[2]
.sym 28781 address_reg[1]
.sym 28784 address_reg[3]
.sym 28785 command_data[5]
.sym 28786 command_data[2]
.sym 28789 fb0.0.17.0_MASK
.sym 28792 address_reg[6]
.sym 28793 fb0.0.17.0_WCLKE
.sym 28794 command_data[3]
.sym 28795 command_data[0]
.sym 28797 command_data[6]
.sym 28799 command_data[1]
.sym 28800 address_reg[5]
.sym 28801 command_data[7]
.sym 28802 fb0.0.17.0_MASK
.sym 28803 address_reg[4]
.sym 28806 command_data[4]
.sym 28810 data_tmp[5]
.sym 28815 fb0.0.17.0_MASK
.sym 28816 fb0.0.17.0_MASK
.sym 28817 fb0.0.17.0_MASK
.sym 28818 fb0.0.17.0_MASK
.sym 28819 fb0.0.17.0_MASK
.sym 28820 fb0.0.17.0_MASK
.sym 28821 fb0.0.17.0_MASK
.sym 28822 fb0.0.17.0_MASK
.sym 28823 address_reg[0]
.sym 28824 address_reg[1]
.sym 28826 address_reg[2]
.sym 28827 address_reg[3]
.sym 28828 address_reg[4]
.sym 28829 address_reg[5]
.sym 28830 address_reg[6]
.sym 28831 address_reg[7]
.sym 28834 CLK_FAST
.sym 28835 fb0.0.17.0_WCLKE
.sym 28836 command_data[0]
.sym 28837 command_data[1]
.sym 28838 command_data[2]
.sym 28839 command_data[3]
.sym 28840 command_data[4]
.sym 28841 command_data[5]
.sym 28842 command_data[6]
.sym 28843 command_data[7]
.sym 28844 $PACKER_VCC_NET
.sym 28861 command_buf_w_ptr[1]
.sym 28864 cnt1_SB_LUT4_O_7_I2[2]
.sym 28865 command_buf_w_ptr[1]
.sym 28867 command_data[7]
.sym 28878 cnt1_SB_LUT4_O_7_I2[8]
.sym 28879 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28880 command_buf_r_ptr[0]
.sym 28881 cnt1_SB_LUT4_O_7_I2[7]
.sym 28882 cnt1_SB_LUT4_O_7_I2[4]
.sym 28887 cnt1_SB_LUT4_O_7_I2[2]
.sym 28888 cnt1_SB_LUT4_O_7_I2[9]
.sym 28891 cnt1_SB_LUT4_O_7_I2[6]
.sym 28892 cnt1_SB_LUT4_O_7_I2[1]
.sym 28893 cnt1_SB_LUT4_O_7_I2[3]
.sym 28894 data_tmp[6]
.sym 28895 command_buffer.0.0.0_RCLKE
.sym 28900 data_tmp[7]
.sym 28906 $PACKER_VCC_NET
.sym 28913 command_buffer.0.0.0_RCLKE
.sym 28916 data_tmp[7]
.sym 28925 command_buf_r_ptr[0]
.sym 28926 cnt1_SB_LUT4_O_7_I2[1]
.sym 28928 cnt1_SB_LUT4_O_7_I2[2]
.sym 28929 cnt1_SB_LUT4_O_7_I2[3]
.sym 28930 cnt1_SB_LUT4_O_7_I2[4]
.sym 28931 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28932 cnt1_SB_LUT4_O_7_I2[6]
.sym 28933 cnt1_SB_LUT4_O_7_I2[7]
.sym 28934 cnt1_SB_LUT4_O_7_I2[8]
.sym 28935 cnt1_SB_LUT4_O_7_I2[9]
.sym 28936 CLK_FAST
.sym 28937 command_buffer.0.0.0_RCLKE
.sym 28938 $PACKER_VCC_NET
.sym 28942 data_tmp[7]
.sym 28946 data_tmp[6]
.sym 28964 command_buffer.0.0.0_RCLKE
.sym 28967 command[4]
.sym 28968 command_buf_w_ptr[6]
.sym 28970 command_buffer.0.0.0_RCLKE
.sym 28972 EN_SB_LUT4_I2_O[0]
.sym 28973 command_buf_w_ptr[8]
.sym 28974 command_buf_w_ptr[7]
.sym 28980 command_buf_w_ptr[6]
.sym 28982 data_tmp[5]
.sym 28986 data_tmp[4]
.sym 28987 command_buf_w_ptr[2]
.sym 28988 command_buf_w_ptr[3]
.sym 28991 command_buf_w_ptr[0]
.sym 28993 command_buf_w_ptr[8]
.sym 28997 command_buf_w_ptr[7]
.sym 28999 command_buf_w_ptr[1]
.sym 29002 command_buf_w_ptr[4]
.sym 29004 command_buf_w_ptr[9]
.sym 29006 command_buffer.0.0.0_WCLKE[0]
.sym 29008 $PACKER_VCC_NET
.sym 29010 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29014 data_tmp[2]
.sym 29027 command_buf_w_ptr[0]
.sym 29028 command_buf_w_ptr[1]
.sym 29030 command_buf_w_ptr[2]
.sym 29031 command_buf_w_ptr[3]
.sym 29032 command_buf_w_ptr[4]
.sym 29033 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29034 command_buf_w_ptr[6]
.sym 29035 command_buf_w_ptr[7]
.sym 29036 command_buf_w_ptr[8]
.sym 29037 command_buf_w_ptr[9]
.sym 29038 CLK_CPU$SB_IO_IN_$glb_clk
.sym 29039 command_buffer.0.0.0_WCLKE[0]
.sym 29041 data_tmp[4]
.sym 29045 data_tmp[5]
.sym 29048 $PACKER_VCC_NET
.sym 29056 DATA[7]$SB_IO_IN
.sym 29065 data_tmp[6]
.sym 29066 data_tmp[3]
.sym 29067 RW$SB_IO_IN
.sym 29068 command_buf_w_ptr[4]
.sym 29069 EN$SB_IO_IN
.sym 29070 command_buf_w_ptr[9]
.sym 29071 command_buf_w_ptr[2]
.sym 29075 data_tmp[1]
.sym 29076 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29081 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29082 cnt1_SB_LUT4_O_7_I2[4]
.sym 29083 cnt1_SB_LUT4_O_7_I2[7]
.sym 29086 cnt1_SB_LUT4_O_7_I2[8]
.sym 29089 data_tmp[3]
.sym 29091 cnt1_SB_LUT4_O_7_I2[2]
.sym 29093 command_buf_r_ptr[0]
.sym 29094 cnt1_SB_LUT4_O_7_I2[9]
.sym 29096 cnt1_SB_LUT4_O_7_I2[1]
.sym 29100 data_tmp[2]
.sym 29105 cnt1_SB_LUT4_O_7_I2[6]
.sym 29106 cnt1_SB_LUT4_O_7_I2[3]
.sym 29108 command_buffer.0.0.0_RCLKE
.sym 29110 $PACKER_VCC_NET
.sym 29117 EN_SB_LUT4_I2_O[0]
.sym 29119 data_tmp[6]
.sym 29129 command_buf_r_ptr[0]
.sym 29130 cnt1_SB_LUT4_O_7_I2[1]
.sym 29132 cnt1_SB_LUT4_O_7_I2[2]
.sym 29133 cnt1_SB_LUT4_O_7_I2[3]
.sym 29134 cnt1_SB_LUT4_O_7_I2[4]
.sym 29135 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29136 cnt1_SB_LUT4_O_7_I2[6]
.sym 29137 cnt1_SB_LUT4_O_7_I2[7]
.sym 29138 cnt1_SB_LUT4_O_7_I2[8]
.sym 29139 cnt1_SB_LUT4_O_7_I2[9]
.sym 29140 CLK_FAST
.sym 29141 command_buffer.0.0.0_RCLKE
.sym 29142 $PACKER_VCC_NET
.sym 29146 data_tmp[3]
.sym 29150 data_tmp[2]
.sym 29155 data_tmp[0]
.sym 29167 command_buf_w_ptr[3]
.sym 29169 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29171 command[9]
.sym 29176 $PACKER_VCC_NET
.sym 29188 command_buf_w_ptr[0]
.sym 29192 command_buf_w_ptr[3]
.sym 29194 command_buffer.0.0.0_WCLKE[0]
.sym 29195 command_buf_w_ptr[6]
.sym 29201 command_buf_w_ptr[7]
.sym 29202 command_buf_w_ptr[8]
.sym 29203 command_buf_w_ptr[1]
.sym 29204 data_tmp[0]
.sym 29206 command_buf_w_ptr[4]
.sym 29208 command_buf_w_ptr[9]
.sym 29209 command_buf_w_ptr[2]
.sym 29212 $PACKER_VCC_NET
.sym 29213 data_tmp[1]
.sym 29214 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29215 data_tmp[3]
.sym 29219 data_tmp[10]
.sym 29221 data_tmp[9]
.sym 29231 command_buf_w_ptr[0]
.sym 29232 command_buf_w_ptr[1]
.sym 29234 command_buf_w_ptr[2]
.sym 29235 command_buf_w_ptr[3]
.sym 29236 command_buf_w_ptr[4]
.sym 29237 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29238 command_buf_w_ptr[6]
.sym 29239 command_buf_w_ptr[7]
.sym 29240 command_buf_w_ptr[8]
.sym 29241 command_buf_w_ptr[9]
.sym 29242 CLK_CPU$SB_IO_IN_$glb_clk
.sym 29243 command_buffer.0.0.0_WCLKE[0]
.sym 29245 data_tmp[0]
.sym 29249 data_tmp[1]
.sym 29252 $PACKER_VCC_NET
.sym 29264 DATA[6]$SB_IO_IN
.sym 29269 command_buf_w_ptr[1]
.sym 29273 EN_SB_LUT4_I2_O[0]
.sym 29278 command_buf_w_ptr[1]
.sym 29287 cnt1_SB_LUT4_O_7_I2[1]
.sym 29288 command_buf_r_ptr[0]
.sym 29290 cnt1_SB_LUT4_O_7_I2[4]
.sym 29293 cnt1_SB_LUT4_O_7_I2[8]
.sym 29295 cnt1_SB_LUT4_O_7_I2[6]
.sym 29296 cnt1_SB_LUT4_O_7_I2[9]
.sym 29298 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29300 cnt1_SB_LUT4_O_7_I2[7]
.sym 29303 command_buffer.0.0.0_RCLKE
.sym 29305 $PACKER_VCC_NET
.sym 29309 cnt1_SB_LUT4_O_7_I2[2]
.sym 29312 cnt1_SB_LUT4_O_7_I2[3]
.sym 29313 data_tmp[10]
.sym 29321 $PACKER_VCC_NET
.sym 29333 command_buf_r_ptr[0]
.sym 29334 cnt1_SB_LUT4_O_7_I2[1]
.sym 29336 cnt1_SB_LUT4_O_7_I2[2]
.sym 29337 cnt1_SB_LUT4_O_7_I2[3]
.sym 29338 cnt1_SB_LUT4_O_7_I2[4]
.sym 29339 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 29340 cnt1_SB_LUT4_O_7_I2[6]
.sym 29341 cnt1_SB_LUT4_O_7_I2[7]
.sym 29342 cnt1_SB_LUT4_O_7_I2[8]
.sym 29343 cnt1_SB_LUT4_O_7_I2[9]
.sym 29344 CLK_FAST
.sym 29345 command_buffer.0.0.0_RCLKE
.sym 29346 $PACKER_VCC_NET
.sym 29354 data_tmp[10]
.sym 29359 data_tmp[8]
.sym 29372 $PACKER_VCC_NET
.sym 29378 command_buf_w_ptr[7]
.sym 29388 command_buf_w_ptr[6]
.sym 29389 command_buffer.0.0.0_WCLKE[0]
.sym 29393 command_buf_w_ptr[7]
.sym 29395 command_buf_w_ptr[2]
.sym 29396 command_buf_w_ptr[3]
.sym 29397 command_buf_w_ptr[8]
.sym 29398 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29399 command_buf_w_ptr[0]
.sym 29401 data_tmp[9]
.sym 29406 data_tmp[8]
.sym 29407 $PACKER_VCC_NET
.sym 29410 command_buf_w_ptr[4]
.sym 29412 command_buf_w_ptr[9]
.sym 29416 command_buf_w_ptr[1]
.sym 29435 command_buf_w_ptr[0]
.sym 29436 command_buf_w_ptr[1]
.sym 29438 command_buf_w_ptr[2]
.sym 29439 command_buf_w_ptr[3]
.sym 29440 command_buf_w_ptr[4]
.sym 29441 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29442 command_buf_w_ptr[6]
.sym 29443 command_buf_w_ptr[7]
.sym 29444 command_buf_w_ptr[8]
.sym 29445 command_buf_w_ptr[9]
.sym 29446 CLK_CPU$SB_IO_IN_$glb_clk
.sym 29447 command_buffer.0.0.0_WCLKE[0]
.sym 29449 data_tmp[8]
.sym 29453 data_tmp[9]
.sym 29456 $PACKER_VCC_NET
.sym 29476 command_buf_w_ptr[4]
.sym 29478 command_buf_w_ptr[9]
.sym 29524 CLK_PIX
.sym 29697 CLK_PIX
.sym 29698 $PACKER_VCC_NET
.sym 29710 CLK_PIX
.sym 29722 $PACKER_VCC_NET
.sym 29728 HSYNC$SB_IO_OUT
.sym 29739 HSYNC$SB_IO_OUT
.sym 29774 RW$SB_IO_IN
.sym 29796 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 29798 ram_add_SB_LUT4_O_7_I1[0]
.sym 29800 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 29802 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 29804 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 29806 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 29811 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 29812 $PACKER_VCC_NET
.sym 29815 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29816 $PACKER_VCC_NET
.sym 29824 $PACKER_VCC_NET
.sym 29827 $nextpnr_ICESTORM_LC_6$O
.sym 29830 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29833 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 29835 $PACKER_VCC_NET
.sym 29836 ram_add_SB_LUT4_O_7_I1[0]
.sym 29839 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 29841 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 29845 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 29847 $PACKER_VCC_NET
.sym 29848 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 29851 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 29853 $PACKER_VCC_NET
.sym 29854 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 29857 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 29859 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 29860 $PACKER_VCC_NET
.sym 29863 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 29865 $PACKER_VCC_NET
.sym 29866 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 29869 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 29872 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 29883 ram_add_SB_LUT4_O_I0[9]
.sym 29884 ram_add_SB_LUT4_O_2_I1[1]
.sym 29885 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 29886 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29887 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29888 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 29891 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 29913 timings.sy_SB_DFFESR_Q_R
.sym 29914 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29925 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 29929 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 29933 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 29936 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 29943 $PACKER_VCC_NET
.sym 29945 XPOS[0]
.sym 29953 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 29960 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 29961 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29962 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 29964 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 29970 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29973 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 29976 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 29979 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29980 YPOS[6]
.sym 29984 YPOS[2]
.sym 29985 YPOS[3]
.sym 29986 YPOS[4]
.sym 29987 YPOS[5]
.sym 29988 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29989 YPOS[7]
.sym 29991 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 29992 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29993 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 29994 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 30000 YPOS[6]
.sym 30003 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30004 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30005 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30012 YPOS[7]
.sym 30015 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30016 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30017 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30022 YPOS[5]
.sym 30027 YPOS[3]
.sym 30028 YPOS[4]
.sym 30029 YPOS[5]
.sym 30030 YPOS[2]
.sym 30033 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30035 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30036 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 30042 YPOS[2]
.sym 30043 YPOS[3]
.sym 30044 YPOS[4]
.sym 30045 YPOS[5]
.sym 30046 YPOS[6]
.sym 30047 YPOS[7]
.sym 30049 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30052 ram_add[1]
.sym 30055 ram_add_SB_LUT4_O_2_I1[1]
.sym 30058 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 30059 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 30060 ram_add_SB_LUT4_O_7_I1[0]
.sym 30065 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30066 DE
.sym 30067 command_data[5]
.sym 30071 command_data[4]
.sym 30072 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30084 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30085 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30086 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30087 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30089 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30094 ram_add_SB_LUT4_O_7_I1[5]
.sym 30096 ram_add_SB_LUT4_O_7_I1[7]
.sym 30097 YPOS[8]
.sym 30098 YPOS[9]
.sym 30099 YPOS[2]
.sym 30102 YPOS[5]
.sym 30103 YPOS[6]
.sym 30104 DE
.sym 30105 YPOS[8]
.sym 30107 XPOS[0]
.sym 30108 YPOS[3]
.sym 30109 YPOS[4]
.sym 30110 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30112 YPOS[7]
.sym 30115 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30116 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30117 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30120 YPOS[8]
.sym 30121 ram_add_SB_LUT4_O_7_I1[7]
.sym 30122 DE
.sym 30123 ram_add_SB_LUT4_O_7_I1[5]
.sym 30127 XPOS[0]
.sym 30132 YPOS[8]
.sym 30133 YPOS[7]
.sym 30134 YPOS[9]
.sym 30135 YPOS[6]
.sym 30138 YPOS[8]
.sym 30144 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30146 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30147 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30150 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30151 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30156 YPOS[4]
.sym 30157 YPOS[3]
.sym 30158 YPOS[5]
.sym 30159 YPOS[2]
.sym 30161 CLK_PIX_$glb_clk
.sym 30162 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30163 YPOS[8]
.sym 30164 YPOS[9]
.sym 30165 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30166 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 30167 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 30168 timings.sy_SB_DFFESR_Q_R
.sym 30169 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 30170 DE
.sym 30175 fb0.0.6.0_WCLKE
.sym 30176 fb0.0.0.0_RDATA[97]
.sym 30178 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30180 fb0.0.0.0_RDATA[96]
.sym 30181 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30183 ram_add[3]
.sym 30184 XPOS[1]
.sym 30188 ram_add_SB_LUT4_O_2_I1[1]
.sym 30189 YPOS[3]
.sym 30190 timings.sy_SB_DFFESR_Q_R
.sym 30192 command_data[3]
.sym 30193 YPOS[5]
.sym 30194 DE
.sym 30195 command_data[1]
.sym 30196 command_data[6]
.sym 30197 command_data[5]
.sym 30198 YPOS[9]
.sym 30209 YPOS[5]
.sym 30210 YPOS[6]
.sym 30215 YPOS[3]
.sym 30216 YPOS[4]
.sym 30217 $PACKER_VCC_NET
.sym 30219 YPOS[7]
.sym 30220 YPOS[8]
.sym 30221 YPOS[9]
.sym 30227 DE
.sym 30235 DE
.sym 30236 $nextpnr_ICESTORM_LC_8$O
.sym 30239 YPOS[3]
.sym 30242 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
.sym 30245 YPOS[4]
.sym 30248 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.sym 30250 YPOS[5]
.sym 30252 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
.sym 30254 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[4]
.sym 30255 DE
.sym 30256 YPOS[6]
.sym 30258 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.sym 30260 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[5]
.sym 30261 DE
.sym 30263 YPOS[7]
.sym 30264 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[4]
.sym 30266 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[6]
.sym 30268 YPOS[8]
.sym 30270 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[5]
.sym 30272 $nextpnr_ICESTORM_LC_9$I3
.sym 30273 DE
.sym 30274 YPOS[9]
.sym 30276 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[6]
.sym 30278 $nextpnr_ICESTORM_LC_9$COUT
.sym 30280 $PACKER_VCC_NET
.sym 30282 $nextpnr_ICESTORM_LC_9$I3
.sym 30287 this_line_addr[5]
.sym 30288 this_line_addr[6]
.sym 30289 this_line_addr[7]
.sym 30290 this_line_addr[8]
.sym 30291 this_line_addr[9]
.sym 30292 this_line_addr[10]
.sym 30293 this_line_addr[11]
.sym 30298 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 30300 fb0.0.0.0_RDATA[68]
.sym 30303 DE
.sym 30304 ram_add_SB_LUT4_O_7_I1[2]
.sym 30305 $PACKER_VCC_NET
.sym 30306 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30308 ram_add[6]
.sym 30311 ram_add_SB_LUT4_O_7_I1[2]
.sym 30312 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 30320 DE
.sym 30321 command_data[0]
.sym 30322 $nextpnr_ICESTORM_LC_9$COUT
.sym 30331 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 30332 ram_add_SB_LUT4_O_7_I1[5]
.sym 30335 YPOS[8]
.sym 30337 ram_add_SB_LUT4_O_7_I1[2]
.sym 30338 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 30339 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 30341 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 30342 DE
.sym 30353 YPOS[5]
.sym 30361 ram_add_SB_LUT4_O_7_I1[5]
.sym 30362 DE
.sym 30363 $nextpnr_ICESTORM_LC_9$COUT
.sym 30366 ram_add_SB_LUT4_O_7_I1[2]
.sym 30367 DE
.sym 30368 YPOS[5]
.sym 30369 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 30372 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 30373 YPOS[8]
.sym 30374 DE
.sym 30375 ram_add_SB_LUT4_O_7_I1[5]
.sym 30378 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 30381 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 30385 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 30386 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 30390 ram_add_SB_LUT4_O_7_I1[5]
.sym 30391 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 30392 YPOS[8]
.sym 30393 DE
.sym 30398 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 30399 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 30403 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 30404 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 30409 this_line_addr[12]
.sym 30410 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 30411 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 30412 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 30413 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30414 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30415 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30416 ram_add_SB_LUT4_O_2_I3[1]
.sym 30417 ram_add[5]
.sym 30418 fb0.0.0.0_RDATA[148]
.sym 30419 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30422 address_reg[3]
.sym 30427 ram_add[5]
.sym 30428 fb0.0.10.0_RCLKE
.sym 30431 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 30433 command_data[6]
.sym 30434 fb0.0.0.0_RDATA[131]
.sym 30436 command_data[5]
.sym 30437 $PACKER_VCC_NET
.sym 30438 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 30442 char[4]
.sym 30443 command_data[3]
.sym 30444 $PACKER_VCC_NET
.sym 30450 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 30451 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 30453 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 30454 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 30456 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 30457 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 30458 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 30460 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 30462 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 30463 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 30464 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30465 YPOS[5]
.sym 30471 ram_add_SB_LUT4_O_7_I1[2]
.sym 30472 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 30473 address_reg[11]
.sym 30475 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30477 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 30479 address_reg[10]
.sym 30480 DE
.sym 30481 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 30482 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 30484 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 30485 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 30488 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 30490 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 30491 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 30492 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 30494 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 30496 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 30497 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 30498 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 30500 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 30502 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 30503 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 30504 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 30506 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 30508 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 30509 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 30510 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 30514 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 30515 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 30516 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 30519 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30520 address_reg[11]
.sym 30521 address_reg[10]
.sym 30522 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30525 DE
.sym 30526 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 30527 ram_add_SB_LUT4_O_7_I1[2]
.sym 30528 YPOS[5]
.sym 30533 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 30535 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 30536 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 30537 show_cursor
.sym 30538 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 30539 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30545 $PACKER_VCC_NET
.sym 30546 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 30549 ram_add_SB_LUT4_O_2_I3[1]
.sym 30550 address_reg[6]
.sym 30551 ram_add[7]
.sym 30552 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 30553 fb0.0.0.0_RDATA[338]
.sym 30554 ram_add_SB_LUT4_O_2_I1[0]
.sym 30556 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 30559 command_data[5]
.sym 30561 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30562 address_reg[10]
.sym 30563 command_data[4]
.sym 30564 fb0.0.21.0_RCLKE
.sym 30574 cursor_counter[1]
.sym 30575 cursor_counter[2]
.sym 30576 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30577 cursor_counter[4]
.sym 30578 cursor_counter[5]
.sym 30579 cursor_counter[6]
.sym 30580 address_reg[10]
.sym 30584 cursor_counter[3]
.sym 30585 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30588 address_reg[10]
.sym 30590 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 30591 address_reg[11]
.sym 30592 DE
.sym 30595 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 30599 address_reg[11]
.sym 30603 cursor_counter[0]
.sym 30607 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30609 DE
.sym 30612 cursor_counter[1]
.sym 30613 cursor_counter[2]
.sym 30614 cursor_counter[0]
.sym 30615 cursor_counter[3]
.sym 30624 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30625 address_reg[11]
.sym 30626 address_reg[10]
.sym 30627 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 30636 address_reg[11]
.sym 30637 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 30638 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30639 address_reg[10]
.sym 30645 cursor_counter[0]
.sym 30648 cursor_counter[5]
.sym 30649 cursor_counter[6]
.sym 30650 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 30651 cursor_counter[4]
.sym 30653 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 30655 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30657 fb0.0.21.0_RCLKE
.sym 30658 fb0.0.20.0_RCLKE
.sym 30660 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 30661 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 30662 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 30666 command_data[7]
.sym 30667 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 30668 fb0.0.0.0_RDATA[129]
.sym 30669 command_data[4]
.sym 30670 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30671 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 30677 fb0.0.0.0_RDATA[160]
.sym 30679 command_data[1]
.sym 30680 fb0.0.0.0_RDATA[163]
.sym 30681 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 30682 DE
.sym 30683 command_data[6]
.sym 30684 fb0.0.0.0_RDATA[310]
.sym 30686 command_data[1]
.sym 30688 command_data[3]
.sym 30690 fb0.0.0.0_RDATA[358]
.sym 30702 cursor_counter[0]
.sym 30705 cursor_counter[1]
.sym 30707 DE
.sym 30709 cursor_counter[5]
.sym 30710 cursor_counter[0]
.sym 30711 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30714 cursor_counter[2]
.sym 30715 cursor_counter[3]
.sym 30724 cursor_counter[4]
.sym 30726 cursor_counter[6]
.sym 30728 $nextpnr_ICESTORM_LC_15$O
.sym 30730 cursor_counter[0]
.sym 30734 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 30736 cursor_counter[1]
.sym 30738 cursor_counter[0]
.sym 30740 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 30743 cursor_counter[2]
.sym 30744 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 30746 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 30749 cursor_counter[3]
.sym 30750 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 30752 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[5]
.sym 30754 cursor_counter[4]
.sym 30756 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 30758 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[6]
.sym 30760 cursor_counter[5]
.sym 30762 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[5]
.sym 30766 cursor_counter[6]
.sym 30768 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[6]
.sym 30772 DE
.sym 30774 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 30776 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 30779 save_data[1]
.sym 30780 save_data[2]
.sym 30781 save_data[3]
.sym 30782 command_reg_SB_LUT4_I1_O[1]
.sym 30783 save_data[0]
.sym 30784 fb0.0.22.0_RCLKE
.sym 30785 fb0.0.17.0_RCLKE
.sym 30789 $PACKER_VCC_NET
.sym 30790 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 30793 fb0.0.0.0_RDATA[272]
.sym 30796 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 30798 fb0.0.0.0_RDATA[132]
.sym 30799 fb0.0.0.0_RDATA[128]
.sym 30803 cnt1_SB_LUT4_O_7_I2[6]
.sym 30804 fb0.0.20.0_RCLKE
.sym 30808 command_data[0]
.sym 30812 command_data[4]
.sym 30813 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 30825 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30830 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30831 address_reg[10]
.sym 30845 address_reg[11]
.sym 30870 address_reg[10]
.sym 30871 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30872 address_reg[11]
.sym 30873 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30876 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30877 address_reg[10]
.sym 30878 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30879 address_reg[11]
.sym 30902 get_command[1]
.sym 30903 get_command[2]
.sym 30904 get_command[3]
.sym 30905 get_command[0]
.sym 30907 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 30910 address_reg[3]
.sym 30911 address_reg[3]
.sym 30913 fb0.0.0.0_RDATA[309]
.sym 30915 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30916 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30918 address_reg[3]
.sym 30920 address_reg[11]
.sym 30925 cnt1_SB_LUT4_O_7_I2[9]
.sym 30928 $PACKER_VCC_NET
.sym 30929 command_buf_w_ptr[2]
.sym 30930 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 30931 command_buf_w_ptr[3]
.sym 30932 command_data[5]
.sym 30933 command_buf_w_ptr[4]
.sym 30934 command_data[3]
.sym 30935 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30936 command_data[6]
.sym 30942 save_state_SB_DFFESR_Q_R[0]
.sym 30946 fb0.0.19.0_WCLKE
.sym 30954 save_state_SB_DFFESR_Q_R[1]
.sym 30987 fb0.0.19.0_WCLKE
.sym 30994 save_state_SB_DFFESR_Q_R[0]
.sym 30995 save_state_SB_DFFESR_Q_R[1]
.sym 31024 command_reg[2]
.sym 31028 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31034 command_data[0]
.sym 31036 address_reg[6]
.sym 31040 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 31042 save_state_SB_DFFESR_Q_R[1]
.sym 31046 save_state_SB_DFFESR_Q_R[0]
.sym 31048 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 31049 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31050 command_data[4]
.sym 31052 command_buf_w_ptr[0]
.sym 31053 cnt1_SB_LUT4_O_7_I2[2]
.sym 31054 address_reg[10]
.sym 31055 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31056 fb0.0.21.0_RCLKE
.sym 31057 command[2]
.sym 31058 command_data[5]
.sym 31059 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31065 command[7]
.sym 31069 command[0]
.sym 31070 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 31083 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31090 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31093 command[4]
.sym 31096 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31100 command[7]
.sym 31105 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31106 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 31107 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31117 command[0]
.sym 31128 command[4]
.sym 31141 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31142 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 31143 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31144 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 31145 CLK_FAST
.sym 31148 command_data[1]
.sym 31149 command_data[2]
.sym 31150 command_data[5]
.sym 31151 command_data[3]
.sym 31152 command_data[6]
.sym 31157 command_buf_w_ptr[3]
.sym 31158 RW$SB_IO_IN
.sym 31159 command_data[7]
.sym 31161 command_data[4]
.sym 31163 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 31164 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31166 fb0.0.0.0_RDATA[69]
.sym 31167 command_data[0]
.sym 31169 command[7]
.sym 31170 fb0.0.0.0_RDATA[278]
.sym 31171 cnt1_SB_LUT4_O_7_I2[6]
.sym 31172 command_data[3]
.sym 31173 cnt1_SB_LUT4_O_7_I2[7]
.sym 31174 command_data[6]
.sym 31177 fb0.0.0.0_RDATA[358]
.sym 31178 command_data[4]
.sym 31179 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31181 cnt1_SB_LUT4_O_7_I2[3]
.sym 31182 command_data[1]
.sym 31191 command_buf_w_ptr[3]
.sym 31193 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31200 command_buf_w_ptr[4]
.sym 31209 command_buf_w_ptr[1]
.sym 31210 command_buf_w_ptr[6]
.sym 31211 command_buf_w_ptr[7]
.sym 31212 command_buf_w_ptr[0]
.sym 31214 command_buf_w_ptr[2]
.sym 31215 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31220 $nextpnr_ICESTORM_LC_14$O
.sym 31222 command_buf_w_ptr[0]
.sym 31226 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 31229 command_buf_w_ptr[1]
.sym 31232 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 31234 command_buf_w_ptr[2]
.sym 31236 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 31238 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 31241 command_buf_w_ptr[3]
.sym 31242 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 31244 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 31246 command_buf_w_ptr[4]
.sym 31248 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 31250 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 31253 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31254 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 31256 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 31259 command_buf_w_ptr[6]
.sym 31260 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 31262 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 31265 command_buf_w_ptr[7]
.sym 31266 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 31267 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31268 CLK_CPU$SB_IO_IN_$glb_clk
.sym 31272 cnt1_SB_LUT4_O_7_I2[2]
.sym 31273 cnt1_SB_LUT4_O_7_I2[3]
.sym 31274 cnt1_SB_LUT4_O_7_I2[4]
.sym 31275 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31276 cnt1_SB_LUT4_O_7_I2[6]
.sym 31277 cnt1_SB_LUT4_O_7_I2[7]
.sym 31279 command_data[6]
.sym 31282 fb0.0.0.0_RDATA[336]
.sym 31285 command_data[5]
.sym 31287 fb0.0.0.0_RDATA[66]
.sym 31290 command[9]
.sym 31293 command_data[2]
.sym 31294 command_data[2]
.sym 31295 command_buf_w_ptr[1]
.sym 31296 command_data[5]
.sym 31298 command_data[3]
.sym 31299 cnt1_SB_LUT4_O_7_I2[6]
.sym 31300 command_data[6]
.sym 31301 fb0.0.20.0_RCLKE
.sym 31302 command[10]
.sym 31303 command[6]
.sym 31304 command_buf_r_ptr[0]
.sym 31306 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 31311 command_buf_w_ptr[8]
.sym 31313 command_buf_w_ptr[2]
.sym 31314 command_buf_w_ptr[3]
.sym 31315 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31316 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31317 command_buf_w_ptr[6]
.sym 31320 command_buf_w_ptr[9]
.sym 31321 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 31322 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31323 command_buf_w_ptr[4]
.sym 31324 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31326 command_buf_w_ptr[7]
.sym 31329 cnt1_SB_LUT4_O_7_I2[2]
.sym 31330 cnt1_SB_LUT4_O_7_I2[3]
.sym 31331 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 31332 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31334 cnt1_SB_LUT4_O_7_I2[7]
.sym 31336 cnt1_SB_LUT4_O_7_I2[9]
.sym 31337 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31338 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 31339 cnt1_SB_LUT4_O_7_I2[4]
.sym 31341 cnt1_SB_LUT4_O_7_I2[6]
.sym 31342 command_buffer.0.0.0_WCLKE[0]
.sym 31343 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 31346 command_buf_w_ptr[8]
.sym 31347 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 31351 command_buf_w_ptr[9]
.sym 31353 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 31356 command_buf_w_ptr[6]
.sym 31357 cnt1_SB_LUT4_O_7_I2[7]
.sym 31358 command_buf_w_ptr[7]
.sym 31359 cnt1_SB_LUT4_O_7_I2[6]
.sym 31362 command_buf_w_ptr[4]
.sym 31363 cnt1_SB_LUT4_O_7_I2[9]
.sym 31364 cnt1_SB_LUT4_O_7_I2[4]
.sym 31365 command_buf_w_ptr[9]
.sym 31368 cnt1_SB_LUT4_O_7_I2[2]
.sym 31369 cnt1_SB_LUT4_O_7_I2[3]
.sym 31370 command_buf_w_ptr[2]
.sym 31371 command_buf_w_ptr[3]
.sym 31374 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31376 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 31377 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 31380 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31381 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31382 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31383 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 31387 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 31389 command_buffer.0.0.0_WCLKE[0]
.sym 31390 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31391 CLK_CPU$SB_IO_IN_$glb_clk
.sym 31393 cnt1_SB_LUT4_O_7_I2[8]
.sym 31394 cnt1_SB_LUT4_O_7_I2[9]
.sym 31403 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 31406 cnt1_SB_LUT4_O_7_I2[6]
.sym 31408 fb0.0.0.0_RDATA[326]
.sym 31409 fb0.0.0.0_RDATA[340]
.sym 31411 fb0.0.0.0_RDATA[339]
.sym 31414 address_reg[3]
.sym 31415 fb0.0.0.0_RDATA[325]
.sym 31416 cnt1_SB_LUT4_O_7_I2[2]
.sym 31418 command_data[5]
.sym 31420 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31422 $PACKER_VCC_NET
.sym 31423 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 31425 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31427 $PACKER_VCC_NET
.sym 31428 cnt1_SB_LUT4_O_7_I2[9]
.sym 31437 cnt1_SB_LUT4_O_7_I2[1]
.sym 31438 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31440 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31442 command_buf_w_ptr[8]
.sym 31445 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31450 cnt1_SB_LUT4_O_7_I2[8]
.sym 31451 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31456 command_buf_w_ptr[1]
.sym 31465 command_buf_w_ptr[0]
.sym 31467 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31468 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31469 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31479 cnt1_SB_LUT4_O_7_I2[8]
.sym 31480 cnt1_SB_LUT4_O_7_I2[1]
.sym 31481 command_buf_w_ptr[1]
.sym 31482 command_buf_w_ptr[8]
.sym 31503 command_buf_w_ptr[1]
.sym 31505 command_buf_w_ptr[0]
.sym 31510 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31511 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31512 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31513 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31514 CLK_CPU$SB_IO_IN_$glb_clk
.sym 31533 command_data[0]
.sym 31534 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31535 fb0.0.0.0_RDATA[337]
.sym 31539 address_reg[6]
.sym 31540 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 31543 address_reg[10]
.sym 31549 command[2]
.sym 31551 command_buf_w_ptr[0]
.sym 31560 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31564 fb0.0.0.0_RDATA[352]
.sym 31572 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 31580 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31582 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31585 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31586 fb0.0.0.0_RDATA[322]
.sym 31587 fb0.0.0.0_RDATA[354]
.sym 31588 fb0.0.0.0_RDATA[320]
.sym 31590 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31591 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31593 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31596 fb0.0.0.0_RDATA[352]
.sym 31597 fb0.0.0.0_RDATA[320]
.sym 31598 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31599 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 31603 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 31604 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31605 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31614 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 31615 fb0.0.0.0_RDATA[354]
.sym 31616 fb0.0.0.0_RDATA[322]
.sym 31617 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 31648 fb0.0.0.0_RDATA[6]
.sym 31651 fb0.0.20.0_WCLKE
.sym 31654 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31660 fb0.0.0.0_RDATA[352]
.sym 31664 EN_SB_LUT4_I2_O[0]
.sym 31665 command_data[3]
.sym 31666 command_data[4]
.sym 31667 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31668 fb0.0.0.0_RDATA[358]
.sym 31669 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31670 command_data[1]
.sym 31674 command_data[6]
.sym 31777 ram_add[6]
.sym 31778 fb0_char_SB_LUT4_O_3_I3[1]
.sym 31786 command[10]
.sym 31787 command[6]
.sym 31810 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31816 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31827 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31849 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31850 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31851 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31860 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31861 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31863 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31895 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31897 fb0_char_SB_LUT4_O_5_I2[0]
.sym 31900 fb0_char_SB_LUT4_O_I2[0]
.sym 31906 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31907 fb0_char_SB_LUT4_O_1_I3[1]
.sym 31911 command_data[5]
.sym 31913 fb0.0.23.0_WCLKE
.sym 31915 fb0.0.23.0_MASK
.sym 31918 $PACKER_VCC_NET
.sym 31920 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 31939 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31940 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31941 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31995 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31997 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31998 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32001 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32002 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32004 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 32020 fb0.0.0.0_RDATA[276]
.sym 32023 fb0.0.0.0_RDATA[274]
.sym 32027 fb0.0.0.0_RDATA[355]
.sym 32033 command[2]
.sym 32036 address_reg[10]
.sym 32139 command_data[7]
.sym 32156 EN_SB_LUT4_I2_O[0]
.sym 32158 command_data[4]
.sym 32162 command_data[6]
.sym 32165 command_data[3]
.sym 32176 address_reg[11]
.sym 32178 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32184 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32196 address_reg[10]
.sym 32211 address_reg[10]
.sym 32212 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32213 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32214 address_reg[11]
.sym 32247 address_reg[10]
.sym 32248 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 32249 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 32250 address_reg[11]
.sym 32265 $PACKER_VCC_NET
.sym 32269 fb0_char_SB_LUT4_O_2_I2[0]
.sym 32271 fb0_char_SB_LUT4_O_4_I2[0]
.sym 32273 fb0.0.22.0_WCLKE
.sym 32278 command[10]
.sym 32279 cnt1_SB_LUT4_O_7_I2[2]
.sym 32280 cnt1_SB_LUT4_O_7_I2[3]
.sym 32283 command[6]
.sym 32401 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 32402 $PACKER_VCC_NET
.sym 32408 EN_SB_LUT4_I2_O[0]
.sym 32503 data_tmp[4]
.sym 32509 command_data[0]
.sym 32524 cnt1_SB_LUT4_O_7_I2[3]
.sym 32529 command[2]
.sym 32556 DATA[5]$SB_IO_IN
.sym 32568 EN_SB_LUT4_I2_O[0]
.sym 32595 DATA[5]$SB_IO_IN
.sym 32620 EN_SB_LUT4_I2_O[0]
.sym 32621 CLK_CPU$SB_IO_IN_$glb_clk
.sym 32631 CLK_12M$SB_IO_IN
.sym 32655 EN_SB_LUT4_I2_O[0]
.sym 32666 EN_SB_LUT4_I2_O[0]
.sym 32673 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 32678 DATA[7]$SB_IO_IN
.sym 32682 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 32721 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 32723 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 32741 DATA[7]$SB_IO_IN
.sym 32743 EN_SB_LUT4_I2_O[0]
.sym 32744 CLK_CPU$SB_IO_IN_$glb_clk
.sym 32750 data_tmp[0]
.sym 32772 cnt1_SB_LUT4_O_7_I2[2]
.sym 32775 command_buffer.0.0.0_RCLKE
.sym 32776 REG[2]$SB_IO_IN
.sym 32777 cnt1_SB_LUT4_O_7_I2[3]
.sym 32779 REG[1]$SB_IO_IN
.sym 32780 DATA[3]$SB_IO_IN
.sym 32781 command[10]
.sym 32789 EN_SB_LUT4_I2_O[0]
.sym 32812 DATA[2]$SB_IO_IN
.sym 32841 DATA[2]$SB_IO_IN
.sym 32866 EN_SB_LUT4_I2_O[0]
.sym 32867 CLK_CPU$SB_IO_IN_$glb_clk
.sym 32883 EN_SB_LUT4_I2_O[0]
.sym 32893 EN_SB_LUT4_I2_O[0]
.sym 32899 EN_SB_LUT4_I2_O[0]
.sym 32900 EN_SB_LUT4_I2_O[0]
.sym 32901 $PACKER_VCC_NET
.sym 32910 EN$SB_IO_IN
.sym 32912 EN_SB_LUT4_I2_O[0]
.sym 32916 RW$SB_IO_IN
.sym 32918 DATA[6]$SB_IO_IN
.sym 32967 RW$SB_IO_IN
.sym 32969 EN$SB_IO_IN
.sym 32980 DATA[6]$SB_IO_IN
.sym 32989 EN_SB_LUT4_I2_O[0]
.sym 32990 CLK_CPU$SB_IO_IN_$glb_clk
.sym 32995 data_tmp[1]
.sym 32996 data_tmp[8]
.sym 33008 EN_SB_LUT4_I2_O[0]
.sym 33012 command_buffer.0.0.0_RCLKE
.sym 33048 REG[2]$SB_IO_IN
.sym 33049 REG[1]$SB_IO_IN
.sym 33052 DATA[3]$SB_IO_IN
.sym 33060 EN_SB_LUT4_I2_O[0]
.sym 33069 DATA[3]$SB_IO_IN
.sym 33092 REG[2]$SB_IO_IN
.sym 33102 REG[1]$SB_IO_IN
.sym 33112 EN_SB_LUT4_I2_O[0]
.sym 33113 CLK_CPU$SB_IO_IN_$glb_clk
.sym 33130 data_tmp[1]
.sym 33134 EN$SB_IO_IN
.sym 33139 $PACKER_VCC_NET
.sym 33246 $PACKER_VCC_NET
.sym 33260 $PACKER_VCC_NET
.sym 33267 REG[2]$SB_IO_IN
.sym 33271 REG[1]$SB_IO_IN
.sym 33405 CLK_PIX
.sym 33455 CLK_PIX
.sym 33482 fast_counter_$glb_clk
.sym 33484 REG[1]$SB_IO_IN
.sym 33486 REG[2]$SB_IO_IN
.sym 33590 VSYNC$SB_IO_OUT
.sym 33599 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33606 DE
.sym 33638 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 33641 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 33642 ram_add_SB_LUT4_O_I0[0]
.sym 33643 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 33645 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 33647 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 33648 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 33653 $PACKER_VCC_NET
.sym 33657 ram_add_SB_LUT4_O_7_I1[0]
.sym 33658 $nextpnr_ICESTORM_LC_4$O
.sym 33661 ram_add_SB_LUT4_O_I0[0]
.sym 33664 ram_add_SB_LUT4_O_I0[1]
.sym 33666 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 33670 ram_add_SB_LUT4_O_I0[2]
.sym 33672 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 33676 ram_add_SB_LUT4_O_I0[3]
.sym 33678 ram_add_SB_LUT4_O_7_I1[0]
.sym 33682 ram_add_SB_LUT4_O_I0[4]
.sym 33685 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 33688 ram_add_SB_LUT4_O_I0[5]
.sym 33690 $PACKER_VCC_NET
.sym 33691 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 33694 ram_add_SB_LUT4_O_I0[6]
.sym 33696 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 33697 $PACKER_VCC_NET
.sym 33700 ram_add_SB_LUT4_O_I0[7]
.sym 33702 $PACKER_VCC_NET
.sym 33703 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 33712 ram_add_SB_LUT4_O_I0[0]
.sym 33718 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 33719 ram_add_SB_LUT4_O_7_I1[0]
.sym 33723 YPOS[2]
.sym 33728 command_data[5]
.sym 33729 DE
.sym 33732 command_data[4]
.sym 33746 ram_add_SB_LUT4_O_2_I1[1]
.sym 33756 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33757 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 33762 ram_add_SB_LUT4_O_I0[9]
.sym 33784 ram_add_SB_LUT4_O_I0[7]
.sym 33789 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 33791 YPOS[2]
.sym 33794 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33795 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33802 timings.sy_SB_DFFESR_Q_R
.sym 33805 ram_add_SB_LUT4_O_I0[0]
.sym 33807 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33811 $PACKER_VCC_NET
.sym 33813 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 33814 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 33817 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 33819 $PACKER_VCC_NET
.sym 33821 ram_add_SB_LUT4_O_I0[8]
.sym 33823 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 33824 $PACKER_VCC_NET
.sym 33827 $nextpnr_ICESTORM_LC_5$I3
.sym 33829 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 33833 $nextpnr_ICESTORM_LC_5$COUT
.sym 33835 $PACKER_VCC_NET
.sym 33837 $nextpnr_ICESTORM_LC_5$I3
.sym 33840 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 33841 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 33843 $nextpnr_ICESTORM_LC_5$COUT
.sym 33846 YPOS[2]
.sym 33853 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33854 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33858 ram_add_SB_LUT4_O_I0[0]
.sym 33866 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33868 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33869 CLK_PIX_$glb_clk
.sym 33870 timings.sy_SB_DFFESR_Q_R
.sym 33871 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 33873 ram_add_SB_LUT4_O_7_I1[1]
.sym 33874 fb0.0.6.0_RCLKE
.sym 33875 ram_add_SB_LUT4_O_6_I3[2]
.sym 33878 ram_add[3]
.sym 33879 command_data[2]
.sym 33882 command_data[2]
.sym 33886 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 33887 command_data[1]
.sym 33891 ram_add_SB_LUT4_O_2_I1[1]
.sym 33894 ram_add[2]
.sym 33896 ram_add_SB_LUT4_O_I0[9]
.sym 33897 address_reg[4]
.sym 33898 ram_add_SB_LUT4_O_2_I1[1]
.sym 33899 ram_add[6]
.sym 33902 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33903 ram_add[4]
.sym 33904 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 33917 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33918 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33922 YPOS[2]
.sym 33923 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33924 YPOS[4]
.sym 33925 timings.sy_SB_DFFESR_Q_R
.sym 33931 YPOS[3]
.sym 33941 YPOS[5]
.sym 33942 YPOS[6]
.sym 33943 YPOS[7]
.sym 33944 $nextpnr_ICESTORM_LC_11$O
.sym 33947 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33950 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 33953 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 33956 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 33958 YPOS[2]
.sym 33960 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 33962 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 33965 YPOS[3]
.sym 33966 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 33968 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33970 YPOS[4]
.sym 33972 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 33974 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 33976 YPOS[5]
.sym 33978 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 33980 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 33982 YPOS[6]
.sym 33984 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 33986 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 33988 YPOS[7]
.sym 33990 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 33991 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33992 CLK_PIX_$glb_clk
.sym 33993 timings.sy_SB_DFFESR_Q_R
.sym 33994 ram_add[6]
.sym 33995 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 33996 ram_add[4]
.sym 33997 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 33998 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 33999 fb0.0.7.0_RCLKE
.sym 34000 fb0.0.4.0_RCLKE
.sym 34001 ram_add_SB_LUT4_O_6_I3[0]
.sym 34004 command_data[5]
.sym 34008 command_data[0]
.sym 34011 ram_add[3]
.sym 34018 ram_add_SB_LUT4_O_I0[9]
.sym 34019 address_reg[1]
.sym 34020 ram_add_SB_LUT4_O_2_I1[1]
.sym 34024 DE
.sym 34025 ram_add_SB_LUT4_O_2_I1[0]
.sym 34026 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 34028 address_reg[8]
.sym 34029 address_reg[7]
.sym 34030 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34036 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34037 ram_add_SB_LUT4_O_7_I1[1]
.sym 34038 YPOS[3]
.sym 34039 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 34040 YPOS[5]
.sym 34041 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 34042 YPOS[7]
.sym 34043 YPOS[8]
.sym 34044 ram_add_SB_LUT4_O_7_I1[2]
.sym 34045 YPOS[2]
.sym 34046 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34047 YPOS[4]
.sym 34048 YPOS[5]
.sym 34049 YPOS[6]
.sym 34050 DE
.sym 34053 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34057 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 34060 YPOS[9]
.sym 34062 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 34064 timings.sy_SB_DFFESR_Q_R
.sym 34067 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34069 YPOS[8]
.sym 34071 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34075 YPOS[9]
.sym 34077 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34080 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 34081 YPOS[4]
.sym 34082 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 34083 YPOS[6]
.sym 34086 YPOS[5]
.sym 34087 DE
.sym 34088 YPOS[3]
.sym 34089 ram_add_SB_LUT4_O_7_I1[2]
.sym 34092 ram_add_SB_LUT4_O_7_I1[1]
.sym 34094 DE
.sym 34095 YPOS[4]
.sym 34098 YPOS[2]
.sym 34099 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 34100 YPOS[3]
.sym 34101 YPOS[5]
.sym 34104 YPOS[9]
.sym 34105 YPOS[7]
.sym 34106 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34107 YPOS[8]
.sym 34111 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 34112 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34114 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34115 CLK_PIX_$glb_clk
.sym 34116 timings.sy_SB_DFFESR_Q_R
.sym 34117 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 34118 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 34119 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 34120 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 34121 ram_add_SB_LUT4_O_2_I1[2]
.sym 34122 ram_add_SB_LUT4_O_2_I3[2]
.sym 34123 ram_add[5]
.sym 34124 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34125 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 34130 command_data[6]
.sym 34131 fb0.0.0.0_RDATA[98]
.sym 34132 char[4]
.sym 34133 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 34136 ram_add[6]
.sym 34137 command_data[6]
.sym 34140 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34142 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34143 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 34144 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 34145 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 34146 ram_add[5]
.sym 34148 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34150 ram_add_SB_LUT4_O_I0[9]
.sym 34151 fb0.0.23.0_RCLKE
.sym 34152 DE
.sym 34161 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 34162 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 34169 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 34173 ram_add_SB_LUT4_O_2_I3[1]
.sym 34175 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 34176 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 34178 ram_add_SB_LUT4_O_2_I1[0]
.sym 34179 char[5]
.sym 34181 char[6]
.sym 34185 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 34187 char[4]
.sym 34190 this_line_addr_SB_LUT4_O_I3[1]
.sym 34192 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 34193 char[4]
.sym 34196 this_line_addr_SB_LUT4_O_I3[2]
.sym 34198 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 34199 char[5]
.sym 34200 this_line_addr_SB_LUT4_O_I3[1]
.sym 34202 this_line_addr_SB_LUT4_O_I3[3]
.sym 34204 char[6]
.sym 34205 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 34206 this_line_addr_SB_LUT4_O_I3[2]
.sym 34208 this_line_addr_SB_LUT4_O_I3[4]
.sym 34210 ram_add_SB_LUT4_O_2_I3[1]
.sym 34212 this_line_addr_SB_LUT4_O_I3[3]
.sym 34214 this_line_addr_SB_LUT4_O_I3[5]
.sym 34216 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 34218 this_line_addr_SB_LUT4_O_I3[4]
.sym 34220 this_line_addr_SB_LUT4_O_I3[6]
.sym 34222 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 34224 this_line_addr_SB_LUT4_O_I3[5]
.sym 34226 this_line_addr_SB_LUT4_O_I3[7]
.sym 34229 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 34230 this_line_addr_SB_LUT4_O_I3[6]
.sym 34232 this_line_addr_SB_LUT4_O_I3[8]
.sym 34234 ram_add_SB_LUT4_O_2_I1[0]
.sym 34236 this_line_addr_SB_LUT4_O_I3[7]
.sym 34240 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 34241 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 34242 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 34243 fb0.0.23.0_RCLKE
.sym 34244 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 34245 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 34246 show_cursor_SB_LUT4_I3_O[3]
.sym 34247 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 34249 cur_char[4]
.sym 34256 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34258 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34259 ram_add[0]
.sym 34260 command_data[4]
.sym 34262 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 34263 DE
.sym 34264 fb0.0.0.0_RDATA[134]
.sym 34265 fb0.0.0.0_RDATA[102]
.sym 34266 command_data[1]
.sym 34267 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 34268 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 34272 ram_add[5]
.sym 34273 command_data[2]
.sym 34274 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34276 this_line_addr_SB_LUT4_O_I3[8]
.sym 34283 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 34284 YPOS[3]
.sym 34285 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34286 this_line_addr[9]
.sym 34288 YPOS[5]
.sym 34289 ram_add_SB_LUT4_O_2_I1[1]
.sym 34290 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 34291 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 34292 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 34294 ram_add_SB_LUT4_O_7_I1[2]
.sym 34295 DE
.sym 34298 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 34300 address_reg[8]
.sym 34304 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 34308 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 34309 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 34310 ram_add_SB_LUT4_O_I0[9]
.sym 34312 DE
.sym 34315 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 34317 this_line_addr_SB_LUT4_O_I3[8]
.sym 34321 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 34322 ram_add_SB_LUT4_O_2_I1[1]
.sym 34323 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 34326 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 34327 this_line_addr[9]
.sym 34328 ram_add_SB_LUT4_O_I0[9]
.sym 34329 DE
.sym 34332 YPOS[5]
.sym 34333 ram_add_SB_LUT4_O_7_I1[2]
.sym 34334 YPOS[3]
.sym 34335 DE
.sym 34339 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 34341 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 34344 address_reg[8]
.sym 34345 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 34346 ram_add_SB_LUT4_O_2_I1[1]
.sym 34347 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 34350 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34357 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 34358 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 34360 DE_$glb_ce
.sym 34361 CLK_FAST
.sym 34363 show_cursor_SB_LUT4_I3_O[2]
.sym 34364 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 34365 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34366 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34367 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 34368 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34369 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34370 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34375 ram_add[7]
.sym 34377 fb0.0.0.0_RDATA[162]
.sym 34378 command_data[1]
.sym 34384 address_reg[3]
.sym 34388 address_reg[4]
.sym 34395 ram_add[4]
.sym 34396 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 34398 ram_add_SB_LUT4_O_2_I3[1]
.sym 34408 fb0.0.0.0_RDATA[129]
.sym 34409 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 34410 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34411 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 34417 fb0.0.0.0_RDATA[131]
.sym 34421 fb0.0.0.0_RDATA[310]
.sym 34424 fb0.0.0.0_RDATA[134]
.sym 34425 fb0.0.0.0_RDATA[163]
.sym 34426 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34427 fb0.0.0.0_RDATA[161]
.sym 34429 fb0.0.0.0_RDATA[165]
.sym 34431 show_cursor_SB_DFFNE_Q_E
.sym 34432 fb0.0.0.0_RDATA[277]
.sym 34433 show_cursor
.sym 34434 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34435 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34443 fb0.0.0.0_RDATA[277]
.sym 34444 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34445 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 34446 fb0.0.0.0_RDATA[165]
.sym 34455 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 34456 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34457 fb0.0.0.0_RDATA[161]
.sym 34458 fb0.0.0.0_RDATA[129]
.sym 34461 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34462 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 34463 fb0.0.0.0_RDATA[131]
.sym 34464 fb0.0.0.0_RDATA[163]
.sym 34470 show_cursor
.sym 34473 fb0.0.0.0_RDATA[134]
.sym 34474 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 34475 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34476 fb0.0.0.0_RDATA[310]
.sym 34479 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 34482 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 34483 show_cursor_SB_DFFNE_Q_E
.sym 34484 VSYNC_SB_LUT4_O_I3_$glb_clk
.sym 34486 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34488 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34489 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34490 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 34491 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 34492 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34498 command_data[0]
.sym 34501 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 34502 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 34503 address_reg[13]
.sym 34504 command_data[4]
.sym 34506 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 34508 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 34511 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 34512 DE
.sym 34513 address_reg[8]
.sym 34515 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34516 fb0.0.0.0_RDATA[356]
.sym 34518 fb0.0.0.0_RDATA[277]
.sym 34520 address_reg[10]
.sym 34521 address_reg[7]
.sym 34529 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34533 fb0.0.0.0_RDATA[272]
.sym 34534 fb0.0.0.0_RDATA[356]
.sym 34535 fb0.0.0.0_RDATA[102]
.sym 34536 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34537 fb0.0.0.0_RDATA[128]
.sym 34538 fb0.0.0.0_RDATA[132]
.sym 34539 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34541 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34542 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34549 DE
.sym 34552 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 34553 fb0.0.0.0_RDATA[358]
.sym 34556 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 34560 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 34561 fb0.0.0.0_RDATA[358]
.sym 34562 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 34563 fb0.0.0.0_RDATA[102]
.sym 34572 DE
.sym 34573 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34579 DE
.sym 34581 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34593 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34596 fb0.0.0.0_RDATA[132]
.sym 34597 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34598 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 34599 fb0.0.0.0_RDATA[356]
.sym 34602 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 34603 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34604 fb0.0.0.0_RDATA[128]
.sym 34605 fb0.0.0.0_RDATA[272]
.sym 34606 DE_$glb_ce
.sym 34607 CLK_FAST
.sym 34610 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 34612 save_data_SB_DFFESR_Q_E
.sym 34615 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 34620 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 34621 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 34622 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 34623 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 34625 fb0.0.0.0_RDATA[130]
.sym 34626 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 34628 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 34630 address_reg[4]
.sym 34633 DE
.sym 34638 ram_add[5]
.sym 34640 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 34641 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 34642 command_data[7]
.sym 34643 fb0.0.23.0_RCLKE
.sym 34653 save_data[3]
.sym 34655 save_data[0]
.sym 34657 DE
.sym 34660 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34661 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34668 save_data[2]
.sym 34670 command_reg_SB_LUT4_I1_O[1]
.sym 34675 save_data[1]
.sym 34677 save_data_SB_DFFESR_Q_E
.sym 34679 save_data[0]
.sym 34682 $nextpnr_ICESTORM_LC_21$O
.sym 34684 save_data[0]
.sym 34688 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34690 save_data[1]
.sym 34692 save_data[0]
.sym 34694 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34697 save_data[2]
.sym 34698 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34701 save_data[3]
.sym 34704 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34707 save_data[2]
.sym 34708 save_data[0]
.sym 34709 save_data[1]
.sym 34710 save_data[3]
.sym 34715 save_data[0]
.sym 34720 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34722 DE
.sym 34727 DE
.sym 34728 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 34729 save_data_SB_DFFESR_Q_E
.sym 34730 CLK_FAST
.sym 34731 command_reg_SB_LUT4_I1_O[1]
.sym 34733 save_state_SB_DFFE_Q_E
.sym 34734 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 34735 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 34736 command_reg_SB_LUT4_I1_O[2]
.sym 34737 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 34738 save_state_SB_DFFESR_Q_R[1]
.sym 34749 command_data[4]
.sym 34750 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 34752 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 34753 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 34756 command_reg_SB_LUT4_I1_O[3]
.sym 34758 command_data[1]
.sym 34760 command_data[2]
.sym 34761 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 34762 fb0.0.0.0_RDATA[65]
.sym 34764 command_data[3]
.sym 34765 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 34776 get_command[3]
.sym 34777 get_command[0]
.sym 34784 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 34790 get_command[1]
.sym 34791 get_command[2]
.sym 34793 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 34805 $nextpnr_ICESTORM_LC_16$O
.sym 34808 get_command[0]
.sym 34811 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34814 get_command[1]
.sym 34815 get_command[0]
.sym 34817 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34820 get_command[2]
.sym 34821 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34826 get_command[3]
.sym 34827 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34830 get_command[0]
.sym 34842 get_command[0]
.sym 34843 get_command[3]
.sym 34844 get_command[2]
.sym 34845 get_command[1]
.sym 34852 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 34853 CLK_FAST
.sym 34854 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 34855 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 34856 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 34857 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34858 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 34859 increment_reg_SB_DFFE_Q_E
.sym 34860 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 34861 command_reg_SB_LUT4_I1_O[3]
.sym 34862 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 34867 command_data[3]
.sym 34869 command_data[1]
.sym 34871 fb0.0.0.0_RDATA[306]
.sym 34872 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 34876 save_state_SB_DFFE_Q_E
.sym 34878 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 34879 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34880 ram_add[4]
.sym 34881 command[3]
.sym 34883 command_reg_SB_LUT4_I1_O[2]
.sym 34885 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34886 command_data[1]
.sym 34888 command_data[2]
.sym 34890 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 34898 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34902 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 34905 command[10]
.sym 34923 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 34929 command[10]
.sym 34953 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 34955 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 34975 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 34976 CLK_FAST
.sym 34979 command_reg[0]
.sym 34982 command_reg[1]
.sym 34989 cnt1_SB_LUT4_O_7_I2[2]
.sym 34990 address_reg_SB_DFFE_Q_E[2]
.sym 34993 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 34994 increment_neg
.sym 34995 command_data[5]
.sym 35000 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35001 command[10]
.sym 35002 cnt1_SB_LUT4_O_7_I2[8]
.sym 35003 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 35004 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 35007 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 35008 fb0.0.0.0_RDATA[342]
.sym 35010 fb0.0.0.0_RDATA[277]
.sym 35011 cnt1_SB_LUT4_O_7_I2[2]
.sym 35012 fb0.0.0.0_RDATA[356]
.sym 35013 command[1]
.sym 35020 command[1]
.sym 35024 command[2]
.sym 35030 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35040 command[6]
.sym 35041 command[3]
.sym 35046 command[5]
.sym 35058 command[1]
.sym 35067 command[2]
.sym 35071 command[5]
.sym 35078 command[3]
.sym 35082 command[6]
.sym 35098 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35099 CLK_FAST
.sym 35104 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35106 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 35107 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35109 command_data[3]
.sym 35111 cnt1_SB_LUT4_O_7_I2[3]
.sym 35113 address_reg[4]
.sym 35115 command_data[6]
.sym 35117 command_data[1]
.sym 35119 command_data[2]
.sym 35121 command_data[5]
.sym 35123 command_data[3]
.sym 35124 fb0.0.0.0_RDATA[64]
.sym 35125 cnt1_SB_LUT4_O_7_I2[4]
.sym 35126 ram_add[5]
.sym 35127 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35128 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 35129 cnt1_SB_LUT4_O_7_I2[6]
.sym 35130 cnt1_SB_LUT4_O_7_I2[8]
.sym 35131 cnt1_SB_LUT4_O_7_I2[7]
.sym 35132 cnt1_SB_LUT4_O_7_I2[9]
.sym 35133 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 35135 fb0.0.23.0_RCLKE
.sym 35144 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 35145 cnt1_SB_LUT4_O_7_I2[3]
.sym 35148 cnt1_SB_LUT4_O_7_I2[6]
.sym 35155 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35157 cnt1_SB_LUT4_O_7_I2[7]
.sym 35159 cnt1_SB_LUT4_O_7_I2[1]
.sym 35161 command_buf_r_ptr[0]
.sym 35162 cnt1_SB_LUT4_O_7_I2[4]
.sym 35168 cnt1_SB_LUT4_O_7_I2[2]
.sym 35174 $nextpnr_ICESTORM_LC_13$O
.sym 35176 command_buf_r_ptr[0]
.sym 35180 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 35183 cnt1_SB_LUT4_O_7_I2[1]
.sym 35186 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 35188 cnt1_SB_LUT4_O_7_I2[2]
.sym 35190 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 35192 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 35195 cnt1_SB_LUT4_O_7_I2[3]
.sym 35196 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 35198 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 35201 cnt1_SB_LUT4_O_7_I2[4]
.sym 35202 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 35204 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 35206 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35208 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 35210 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 35213 cnt1_SB_LUT4_O_7_I2[6]
.sym 35214 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 35216 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 35218 cnt1_SB_LUT4_O_7_I2[7]
.sym 35220 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 35221 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 35222 CLK_FAST
.sym 35232 YPOS[2]
.sym 35237 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 35239 command_data[5]
.sym 35240 address_reg[10]
.sym 35241 command_data[4]
.sym 35244 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 35248 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 35252 command[8]
.sym 35257 command_data[2]
.sym 35258 fb0.0.0.0_RDATA[324]
.sym 35259 address_reg[6]
.sym 35260 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 35266 cnt1_SB_LUT4_O_7_I2[9]
.sym 35273 cnt1_SB_LUT4_O_7_I2[8]
.sym 35276 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 35297 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 35299 cnt1_SB_LUT4_O_7_I2[8]
.sym 35301 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 35304 cnt1_SB_LUT4_O_7_I2[9]
.sym 35307 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 35344 command_buf_r_ptr_SB_DFFE_Q_E[0]
.sym 35345 CLK_FAST
.sym 35359 command_data[4]
.sym 35365 command_data[1]
.sym 35368 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 35372 command[3]
.sym 35373 ram_add[4]
.sym 35483 command_data[2]
.sym 35487 command_data[5]
.sym 35489 command_data[3]
.sym 35491 command_data[6]
.sym 35496 address_reg[2]
.sym 35497 command[1]
.sym 35502 fb0.0.0.0_RDATA[277]
.sym 35504 fb0.0.0.0_RDATA[356]
.sym 35610 fb0.0.0.0_RDATA[323]
.sym 35611 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 35615 $PACKER_VCC_NET
.sym 35618 ram_add[5]
.sym 35622 cnt1_SB_LUT4_O_7_I2[8]
.sym 35623 fb0.0.23.0_RCLKE
.sym 35624 cnt1_SB_LUT4_O_7_I2[9]
.sym 35625 cnt1_SB_LUT4_O_7_I2[4]
.sym 35626 cnt1_SB_LUT4_O_7_I2[6]
.sym 35627 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 35628 cnt1_SB_LUT4_O_7_I2[7]
.sym 35744 command[8]
.sym 35745 command_data[2]
.sym 35870 ram_add[4]
.sym 35871 command[3]
.sym 35987 address_reg[7]
.sym 35988 address_reg[2]
.sym 35993 command[1]
.sym 35994 fb0.0.0.0_RDATA[277]
.sym 36093 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36097 $PACKER_VCC_NET
.sym 36109 cnt1_SB_LUT4_O_7_I2[7]
.sym 36110 cnt1_SB_LUT4_O_7_I2[4]
.sym 36114 cnt1_SB_LUT4_O_7_I2[8]
.sym 36115 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36116 cnt1_SB_LUT4_O_7_I2[9]
.sym 36119 cnt1_SB_LUT4_O_7_I2[6]
.sym 36240 command[8]
.sym 36243 data_tmp[4]
.sym 36363 command[3]
.sym 36387 DATA[4]$SB_IO_IN
.sym 36399 EN_SB_LUT4_I2_O[0]
.sym 36424 DATA[4]$SB_IO_IN
.sym 36451 EN_SB_LUT4_I2_O[0]
.sym 36452 CLK_CPU$SB_IO_IN_$glb_clk
.sym 36480 command[1]
.sym 36485 EN_SB_LUT4_I2_O[0]
.sym 36597 EN_SB_LUT4_I2_O[0]
.sym 36602 cnt1_SB_LUT4_O_7_I2[8]
.sym 36603 DATA[0]$SB_IO_IN
.sym 36604 cnt1_SB_LUT4_O_7_I2[6]
.sym 36606 REG[0]$SB_IO_IN
.sym 36607 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 36608 cnt1_SB_LUT4_O_7_I2[9]
.sym 36609 cnt1_SB_LUT4_O_7_I2[7]
.sym 36610 cnt1_SB_LUT4_O_7_I2[4]
.sym 36629 DATA[0]$SB_IO_IN
.sym 36645 EN_SB_LUT4_I2_O[0]
.sym 36677 DATA[0]$SB_IO_IN
.sym 36697 EN_SB_LUT4_I2_O[0]
.sym 36698 CLK_CPU$SB_IO_IN_$glb_clk
.sym 36724 command[8]
.sym 36725 DATA[1]$SB_IO_IN
.sym 36866 EN_SB_LUT4_I2_O[0]
.sym 36876 REG[0]$SB_IO_IN
.sym 36885 DATA[1]$SB_IO_IN
.sym 36917 DATA[1]$SB_IO_IN
.sym 36924 REG[0]$SB_IO_IN
.sym 36943 EN_SB_LUT4_I2_O[0]
.sym 36944 CLK_CPU$SB_IO_IN_$glb_clk
.sym 36960 command_buffer.0.0.0_RCLKE
.sym 36966 DATA[3]$SB_IO_IN
.sym 37082 EN_SB_LUT4_I2_O[0]
.sym 37090 EN_SB_LUT4_I2_O[0]
.sym 37094 DATA[0]$SB_IO_IN
.sym 37098 REG[0]$SB_IO_IN
.sym 37315 DATA[0]$SB_IO_IN
.sym 37317 REG[0]$SB_IO_IN
.sym 37332 $PACKER_VCC_NET
.sym 37390 blue[0]$SB_IO_OUT
.sym 37393 VSYNC$SB_IO_OUT
.sym 37410 blue[0]$SB_IO_OUT
.sym 37413 VSYNC$SB_IO_OUT
.sym 37433 ram_add[3]
.sym 37439 ram_add[6]
.sym 37450 blue[0]$SB_IO_OUT
.sym 37487 VSYNC_SB_LUT4_O_I3
.sym 37529 VSYNC_SB_LUT4_O_I3
.sym 37582 VSYNC_SB_LUT4_O_I3
.sym 37634 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37647 YPOS[3]
.sym 37648 YPOS[4]
.sym 37654 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37690 YPOS[4]
.sym 37698 YPOS[3]
.sym 37706 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 37713 ram_add[4]
.sym 37714 DE
.sym 37722 address_reg[5]
.sym 37727 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 37729 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37730 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37731 ram_add[6]
.sym 37732 ram_add[3]
.sym 37734 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 37735 ram_add[4]
.sym 37744 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37747 YPOS[4]
.sym 37752 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37753 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37754 YPOS[3]
.sym 37757 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 37765 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37766 DE
.sym 37769 ram_add_SB_LUT4_O_I0[9]
.sym 37772 char[3]
.sym 37776 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37779 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 37788 YPOS[4]
.sym 37790 YPOS[3]
.sym 37794 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 37796 DE
.sym 37797 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37800 YPOS[3]
.sym 37801 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37802 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37803 ram_add_SB_LUT4_O_I0[9]
.sym 37818 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37820 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37821 char[3]
.sym 37822 DE_$glb_ce
.sym 37823 CLK_FAST
.sym 37825 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37826 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 37828 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 37830 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 37831 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37837 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 37838 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 37839 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 37845 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 37849 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 37850 ram_add_SB_LUT4_O_7_I1[1]
.sym 37851 fb0.0.0.0_RDATA[114]
.sym 37852 fb0.0.0.0_RDATA[118]
.sym 37855 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37857 ram_add[6]
.sym 37859 fb0.0.10.0_WCLKE
.sym 37860 ram_add[3]
.sym 37866 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 37869 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 37871 ram_add_SB_LUT4_O_I0[9]
.sym 37872 char[4]
.sym 37873 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 37876 fb0.0.0.0_RDATA[100]
.sym 37877 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 37878 ram_add_SB_LUT4_O_6_I3[2]
.sym 37880 address_reg[4]
.sym 37881 DE
.sym 37884 fb0.0.0.0_RDATA[68]
.sym 37885 YPOS[3]
.sym 37888 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37889 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37890 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37892 this_line_addr[6]
.sym 37897 ram_add_SB_LUT4_O_6_I3[0]
.sym 37899 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 37900 this_line_addr[6]
.sym 37901 DE
.sym 37902 ram_add_SB_LUT4_O_I0[9]
.sym 37905 ram_add_SB_LUT4_O_6_I3[2]
.sym 37906 DE
.sym 37907 address_reg[4]
.sym 37908 ram_add_SB_LUT4_O_6_I3[0]
.sym 37911 DE
.sym 37913 ram_add_SB_LUT4_O_6_I3[0]
.sym 37914 ram_add_SB_LUT4_O_6_I3[2]
.sym 37917 YPOS[3]
.sym 37920 DE
.sym 37923 fb0.0.0.0_RDATA[68]
.sym 37924 fb0.0.0.0_RDATA[100]
.sym 37925 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 37926 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37929 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 37930 DE
.sym 37932 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37935 DE
.sym 37936 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37937 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37943 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 37944 char[4]
.sym 37948 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 37949 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37950 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 37951 fb0.0.10.0_WCLKE
.sym 37952 fb0.0.10.0_RCLKE
.sym 37953 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 37954 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37955 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 37959 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 37961 command_data[2]
.sym 37964 fb0.0.0.0_RDATA[100]
.sym 37965 command_data[1]
.sym 37967 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 37970 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 37973 ram_add[4]
.sym 37974 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 37976 address_reg[6]
.sym 37978 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 37979 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 37980 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 37989 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 37990 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 37991 address_reg[11]
.sym 37992 this_line_addr[7]
.sym 37993 this_line_addr[8]
.sym 37994 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37996 this_line_addr[11]
.sym 37997 ram_add_SB_LUT4_O_I0[9]
.sym 37998 this_line_addr[5]
.sym 37999 ram_add_SB_LUT4_O_2_I1[1]
.sym 38000 ram_add_SB_LUT4_O_2_I1[0]
.sym 38001 address_reg[9]
.sym 38002 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38006 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38007 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38008 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38010 ram_add_SB_LUT4_O_7_I1[1]
.sym 38013 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 38017 ram_add_SB_LUT4_O_2_I1[2]
.sym 38018 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 38020 DE
.sym 38022 address_reg[11]
.sym 38023 ram_add_SB_LUT4_O_2_I1[1]
.sym 38024 ram_add_SB_LUT4_O_2_I1[0]
.sym 38025 ram_add_SB_LUT4_O_2_I1[2]
.sym 38028 address_reg[9]
.sym 38029 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 38030 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 38031 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38035 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 38036 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 38037 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38041 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38042 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38043 this_line_addr[8]
.sym 38047 this_line_addr[11]
.sym 38048 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38049 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38052 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 38053 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 38054 this_line_addr[7]
.sym 38058 DE
.sym 38059 ram_add_SB_LUT4_O_I0[9]
.sym 38060 this_line_addr[5]
.sym 38061 ram_add_SB_LUT4_O_7_I1[1]
.sym 38064 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38065 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38071 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 38072 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38073 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38074 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38075 ram_add[7]
.sym 38076 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38078 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 38083 ram_add[0]
.sym 38087 address_reg[11]
.sym 38088 ram_add_SB_LUT4_O_2_I3[1]
.sym 38089 address_reg[9]
.sym 38096 ram_add[7]
.sym 38097 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38100 address_reg[7]
.sym 38101 address_reg[7]
.sym 38102 DE
.sym 38103 address_reg[0]
.sym 38104 ram_add[5]
.sym 38105 ram_add[2]
.sym 38106 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38112 show_cursor_SB_LUT4_I3_O[2]
.sym 38113 ram_add_SB_LUT4_O_I0[9]
.sym 38114 address_reg[3]
.sym 38116 address_reg[7]
.sym 38117 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38118 address_reg[5]
.sym 38119 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38120 this_line_addr[12]
.sym 38122 address_reg[2]
.sym 38123 ram_add_SB_LUT4_O_2_I1[1]
.sym 38124 ram_add_SB_LUT4_O_2_I1[2]
.sym 38125 ram_add_SB_LUT4_O_I0[9]
.sym 38126 show_cursor_SB_LUT4_I3_O[3]
.sym 38127 DE
.sym 38128 ram_add_SB_LUT4_O_2_I1[0]
.sym 38129 ram_add[5]
.sym 38130 ram_add[3]
.sym 38131 ram_add[2]
.sym 38132 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 38133 ram_add[4]
.sym 38134 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 38136 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 38138 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 38139 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38140 ram_add[7]
.sym 38141 address_reg[4]
.sym 38142 this_line_addr[10]
.sym 38143 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38145 ram_add_SB_LUT4_O_2_I1[1]
.sym 38146 ram_add_SB_LUT4_O_2_I1[2]
.sym 38147 ram_add_SB_LUT4_O_2_I1[0]
.sym 38151 this_line_addr[10]
.sym 38152 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 38153 ram_add_SB_LUT4_O_I0[9]
.sym 38154 DE
.sym 38157 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 38158 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38159 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38160 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 38163 this_line_addr[12]
.sym 38164 DE
.sym 38165 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 38166 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38169 address_reg[7]
.sym 38170 show_cursor_SB_LUT4_I3_O[3]
.sym 38171 show_cursor_SB_LUT4_I3_O[2]
.sym 38172 ram_add[7]
.sym 38175 this_line_addr[12]
.sym 38176 ram_add_SB_LUT4_O_I0[9]
.sym 38177 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 38178 DE
.sym 38181 address_reg[3]
.sym 38182 address_reg[2]
.sym 38183 ram_add[3]
.sym 38184 ram_add[2]
.sym 38187 ram_add[4]
.sym 38188 address_reg[5]
.sym 38189 ram_add[5]
.sym 38190 address_reg[4]
.sym 38195 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38197 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38200 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 38206 address_reg[1]
.sym 38209 address_reg[8]
.sym 38210 address_reg[2]
.sym 38211 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 38213 address_reg[7]
.sym 38214 address_reg[5]
.sym 38215 fb0.0.0.0_RDATA[166]
.sym 38217 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 38219 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38220 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 38221 address_reg[4]
.sym 38222 ram_add[7]
.sym 38225 address_reg[2]
.sym 38227 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38228 address_reg[2]
.sym 38229 address_reg[12]
.sym 38235 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 38236 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 38240 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38241 address_reg[13]
.sym 38244 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 38248 show_cursor
.sym 38252 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38253 address_reg[12]
.sym 38254 address_reg[2]
.sym 38261 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38262 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38263 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38265 ram_add[2]
.sym 38266 address_reg[8]
.sym 38268 address_reg[13]
.sym 38269 address_reg[2]
.sym 38270 show_cursor
.sym 38271 ram_add[2]
.sym 38274 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38276 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38281 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 38282 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38283 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38286 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38288 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38293 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38295 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38298 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38299 address_reg[12]
.sym 38300 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38301 address_reg[8]
.sym 38305 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38306 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38307 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38311 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 38312 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38313 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 38318 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38319 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38320 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38321 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 38322 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 38323 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38324 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38330 command_data[7]
.sym 38335 DE
.sym 38337 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 38341 ram_add[3]
.sym 38342 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 38343 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 38344 fb0_char_SB_LUT4_O_I1[0]
.sym 38345 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38348 fb0.0.0.0_RDATA[341]
.sym 38349 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 38358 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 38360 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38361 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38362 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38364 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38368 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38369 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38371 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38373 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38384 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38385 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38393 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38403 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 38404 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38406 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 38410 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38412 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 38417 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38422 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 38423 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 38424 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38427 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38437 DE_$glb_ce
.sym 38438 CLK_FAST
.sym 38452 fb0.0.0.0_RDATA[133]
.sym 38458 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 38462 command_data[1]
.sym 38463 command_data[3]
.sym 38466 ram_add[4]
.sym 38468 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 38469 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 38471 save_state_SB_DFFE_Q_E
.sym 38473 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38474 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 38483 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38485 command_reg_SB_LUT4_I1_O[1]
.sym 38487 DE
.sym 38493 command_reg_SB_LUT4_I1_O[2]
.sym 38509 command_reg_SB_LUT4_I1_O[3]
.sym 38521 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 38532 command_reg_SB_LUT4_I1_O[3]
.sym 38534 command_reg_SB_LUT4_I1_O[2]
.sym 38535 DE
.sym 38550 command_reg_SB_LUT4_I1_O[1]
.sym 38551 command_reg_SB_LUT4_I1_O[3]
.sym 38552 DE
.sym 38553 command_reg_SB_LUT4_I1_O[2]
.sym 38560 DE_$glb_ce
.sym 38561 CLK_FAST
.sym 38576 command_data[2]
.sym 38577 address_reg[12]
.sym 38579 address_reg[11]
.sym 38580 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 38583 command_data[1]
.sym 38584 address_reg[4]
.sym 38585 command_data[2]
.sym 38586 address_reg[1]
.sym 38590 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 38591 save_state_SB_DFFESR_Q_R[1]
.sym 38592 address_reg[7]
.sym 38595 address_reg[0]
.sym 38596 ram_add[7]
.sym 38604 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38606 save_state_SB_DFFE_Q_E
.sym 38608 command_reg_SB_LUT4_I1_O[2]
.sym 38610 command_reg_SB_LUT4_I1_O[3]
.sym 38612 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38615 address_reg[10]
.sym 38616 DE
.sym 38617 save_state_SB_DFFESR_Q_R[1]
.sym 38623 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38624 command_reg_SB_LUT4_I1_O[1]
.sym 38635 address_reg[11]
.sym 38643 DE
.sym 38644 command_reg_SB_LUT4_I1_O[3]
.sym 38646 command_reg_SB_LUT4_I1_O[2]
.sym 38649 address_reg[11]
.sym 38651 address_reg[10]
.sym 38655 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38656 command_reg_SB_LUT4_I1_O[3]
.sym 38657 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38658 command_reg_SB_LUT4_I1_O[1]
.sym 38663 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38664 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38668 command_reg_SB_LUT4_I1_O[3]
.sym 38670 command_reg_SB_LUT4_I1_O[1]
.sym 38675 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38676 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38683 save_state_SB_DFFE_Q_E
.sym 38684 CLK_FAST
.sym 38685 save_state_SB_DFFESR_Q_R[1]
.sym 38689 address_reg_SB_DFFE_Q_5_E
.sym 38690 address_reg_SB_DFFE_Q_E[2]
.sym 38691 increment_neg
.sym 38696 ram_add[3]
.sym 38698 address_reg[1]
.sym 38701 address_reg[10]
.sym 38704 address_reg[0]
.sym 38705 address_reg[7]
.sym 38707 fb0.0.0.0_RDATA[308]
.sym 38709 address_reg[8]
.sym 38710 ram_add[7]
.sym 38711 address_reg_SB_DFFE_Q_E[2]
.sym 38712 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38715 address_reg[1]
.sym 38716 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 38719 address_reg[4]
.sym 38720 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38721 address_reg[11]
.sym 38727 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38729 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38730 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38731 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38732 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38735 command_reg[2]
.sym 38736 command_reg[0]
.sym 38737 fb0.0.0.0_RDATA[65]
.sym 38739 command_reg[1]
.sym 38740 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38743 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38747 command_reg[1]
.sym 38748 fb0.0.0.0_RDATA[273]
.sym 38751 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38754 save_state_SB_DFFE_Q_E
.sym 38756 command_reg_SB_LUT4_I1_O[2]
.sym 38760 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38761 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38762 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38763 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 38766 command_reg[2]
.sym 38767 command_reg[0]
.sym 38769 command_reg[1]
.sym 38772 command_reg[0]
.sym 38775 command_reg[2]
.sym 38778 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38780 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38784 command_reg_SB_LUT4_I1_O[2]
.sym 38785 command_reg[1]
.sym 38786 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38790 fb0.0.0.0_RDATA[273]
.sym 38791 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 38792 fb0.0.0.0_RDATA[65]
.sym 38793 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38796 command_reg[0]
.sym 38798 command_reg[1]
.sym 38799 command_reg[2]
.sym 38802 command_reg[1]
.sym 38803 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 38804 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 38805 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 38806 save_state_SB_DFFE_Q_E
.sym 38807 CLK_FAST
.sym 38817 increment_reg_SB_DFFE_Q_E
.sym 38824 address_reg_SB_DFFE_Q_5_E
.sym 38830 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 38831 command_data[7]
.sym 38832 increment[7]
.sym 38833 command_reg[1]
.sym 38836 fb0_char_SB_LUT4_O_I1[0]
.sym 38837 address_reg_SB_DFFE_Q_E[2]
.sym 38838 ram_add[3]
.sym 38839 fb0.0.0.0_RDATA[275]
.sym 38844 fb0.0.0.0_RDATA[341]
.sym 38852 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38855 command[8]
.sym 38872 command[9]
.sym 38889 command[8]
.sym 38907 command[9]
.sym 38929 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 38930 CLK_FAST
.sym 38943 ram_add[6]
.sym 38945 address_reg[9]
.sym 38947 command_data[2]
.sym 38949 command_data[6]
.sym 38950 address_reg[6]
.sym 38951 command[8]
.sym 38953 address_reg[12]
.sym 38954 address_reg[1]
.sym 38955 command_data[3]
.sym 38959 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 38975 fb0.0.0.0_RDATA[342]
.sym 38978 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 38982 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 38991 fb0.0.0.0_RDATA[340]
.sym 38992 fb0.0.0.0_RDATA[326]
.sym 38993 fb0.0.0.0_RDATA[339]
.sym 38999 fb0.0.0.0_RDATA[275]
.sym 39003 fb0.0.0.0_RDATA[324]
.sym 39004 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 39024 fb0.0.0.0_RDATA[275]
.sym 39025 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 39026 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 39027 fb0.0.0.0_RDATA[339]
.sym 39036 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 39037 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 39038 fb0.0.0.0_RDATA[324]
.sym 39039 fb0.0.0.0_RDATA[340]
.sym 39042 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 39043 fb0.0.0.0_RDATA[326]
.sym 39044 fb0.0.0.0_RDATA[342]
.sym 39045 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 39075 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39076 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 39084 address_reg[7]
.sym 39087 address_reg[0]
.sym 39088 ram_add[7]
.sym 39186 ram_add[4]
.sym 39190 address_reg[1]
.sym 39195 address_reg[2]
.sym 39197 address_reg[7]
.sym 39201 address_reg[0]
.sym 39202 ram_add[7]
.sym 39203 address_reg[1]
.sym 39205 address_reg[6]
.sym 39211 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39212 address_reg[4]
.sym 39321 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 39335 fb0_char_SB_LUT4_O_I1[0]
.sym 39442 address_reg[1]
.sym 39444 address_reg[4]
.sym 39572 address_reg[7]
.sym 39576 address_reg[11]
.sym 39682 address_reg[1]
.sym 39690 address_reg[7]
.sym 39694 ram_add[7]
.sym 39932 address_reg[4]
.sym 40171 ram_add[3]
.sym 40179 address_reg[1]
.sym 40416 ram_add[6]
.sym 40436 CLK_12M$SB_IO_IN
.sym 40545 DATA[2]$SB_IO_IN
.sym 40921 DATA[1]$SB_IO_IN
.sym 40933 CLK_12M$SB_IO_IN
.sym 41387 ram_add[4]
.sym 41392 ram_add[6]
.sym 41393 ram_add[0]
.sym 41430 DE
.sym 41533 fb0.0.5.0_RCLKE
.sym 41534 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 41538 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41539 fb0.0.15.0_RCLKE
.sym 41548 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 41554 blue[1]$SB_IO_OUT
.sym 41565 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 41567 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 41586 fb0.0.0.0_RDATA[113]
.sym 41587 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41632 fb0.0.0.0_RDATA[113]
.sym 41633 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41656 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 41658 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 41659 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 41660 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41661 fb0_char_SB_LUT4_O_4_I2[2]
.sym 41662 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41663 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 41668 XPOS[0]
.sym 41672 address_reg[6]
.sym 41674 fb0.0.0.0_RDATA[113]
.sym 41675 ram_add[4]
.sym 41676 ram_add[2]
.sym 41679 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41681 ram_add[1]
.sym 41682 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41684 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41686 fb0.0.0.0_RDATA[338]
.sym 41687 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 41688 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 41689 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 41690 ram_add_SB_LUT4_O_2_I1[1]
.sym 41691 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 41704 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 41705 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41712 fb0.0.0.0_RDATA[338]
.sym 41715 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 41716 fb0.0.0.0_RDATA[114]
.sym 41718 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41719 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 41724 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 41727 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 41728 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41730 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 41733 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 41736 fb0.0.0.0_RDATA[114]
.sym 41737 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 41738 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41739 fb0.0.0.0_RDATA[338]
.sym 41748 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 41749 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41761 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 41763 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41766 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 41767 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41776 DE_$glb_ce
.sym 41777 CLK_FAST
.sym 41779 fb0.0.11.0_RCLKE
.sym 41780 fb0.0.12.0_RCLKE
.sym 41781 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 41782 fb0_char_SB_LUT4_O_6_I1[2]
.sym 41783 fb0.0.13.0_RCLKE
.sym 41784 cur_char[2]
.sym 41785 fb0_char_SB_LUT4_O_2_I2[2]
.sym 41786 cur_char[4]
.sym 41791 fb0.0.0.0_RDATA[101]
.sym 41793 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41794 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 41796 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41797 fb0.0.0.0_RDATA[99]
.sym 41801 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41802 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 41805 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 41806 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 41808 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 41810 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41812 fb0.0.11.0_RCLKE
.sym 41821 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 41822 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 41824 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 41825 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41826 ram_add_SB_LUT4_O_2_I3[1]
.sym 41827 address_reg[11]
.sym 41828 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 41829 address_reg[10]
.sym 41830 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 41833 ram_add_SB_LUT4_O_2_I3[2]
.sym 41835 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41836 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 41837 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 41838 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 41841 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41842 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 41844 ram_add[6]
.sym 41845 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 41846 address_reg[7]
.sym 41847 DE
.sym 41848 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 41849 address_reg[6]
.sym 41850 ram_add_SB_LUT4_O_2_I1[1]
.sym 41853 address_reg[6]
.sym 41854 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 41855 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 41856 ram_add[6]
.sym 41859 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 41860 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 41861 address_reg[11]
.sym 41862 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 41865 ram_add_SB_LUT4_O_2_I3[1]
.sym 41866 address_reg[7]
.sym 41867 ram_add_SB_LUT4_O_2_I3[2]
.sym 41868 ram_add_SB_LUT4_O_2_I1[1]
.sym 41871 address_reg[11]
.sym 41872 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 41873 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 41874 address_reg[10]
.sym 41877 DE
.sym 41880 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41884 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 41886 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41889 address_reg[10]
.sym 41890 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 41891 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 41892 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 41895 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 41897 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 41898 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 41902 cur_char[3]
.sym 41903 cur_char[6]
.sym 41904 cur_char[1]
.sym 41905 cur_char[5]
.sym 41906 cur_char[0]
.sym 41907 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 41908 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 41909 fb0_char_SB_LUT4_O_1_I3[2]
.sym 41910 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 41915 address_reg[10]
.sym 41916 ram_add[1]
.sym 41917 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 41918 ram_add[4]
.sym 41920 ram_add[2]
.sym 41923 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 41924 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41925 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 41926 ram_add[7]
.sym 41927 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 41928 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 41929 fb0_char_SB_LUT4_O_3_I3[1]
.sym 41930 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 41931 fb0_char_SB_LUT4_O_4_I2[0]
.sym 41932 fb0_char_SB_LUT4_O_2_I2[0]
.sym 41933 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 41934 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 41935 DE
.sym 41936 cur_char[4]
.sym 41937 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 41948 address_reg[1]
.sym 41951 ram_add[1]
.sym 41952 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 41954 ram_add[0]
.sym 41958 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 41960 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 41962 ram_add_SB_LUT4_O_2_I1[1]
.sym 41963 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41964 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41965 ram_add_SB_LUT4_O_2_I3[1]
.sym 41966 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41968 address_reg[0]
.sym 41969 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 41970 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 41972 ram_add_SB_LUT4_O_2_I3[2]
.sym 41976 address_reg[0]
.sym 41977 address_reg[1]
.sym 41978 ram_add[0]
.sym 41979 ram_add[1]
.sym 41982 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 41985 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 41989 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 41990 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 41994 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 41995 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 42000 ram_add_SB_LUT4_O_2_I3[1]
.sym 42001 ram_add_SB_LUT4_O_2_I1[1]
.sym 42002 ram_add_SB_LUT4_O_2_I3[2]
.sym 42007 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42008 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 42018 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42022 DE_$glb_ce
.sym 42023 CLK_FAST
.sym 42025 fb0.0.3.0_RCLKE
.sym 42026 fb0_char_SB_LUT4_O_5_I2[3]
.sym 42027 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42028 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 42029 fb0.0.9.0_RCLKE
.sym 42030 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 42031 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 42032 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 42037 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 42038 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42039 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42040 ram_add[0]
.sym 42041 fb0.0.0.0_RDATA[118]
.sym 42042 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 42043 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 42045 fb0.0.0.0_RDATA[164]
.sym 42046 fb0_char_SB_LUT4_O_I1[0]
.sym 42047 fb0.0.0.0_RDATA[213]
.sym 42048 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42049 fb0_char_SB_LUT4_O_I2[0]
.sym 42050 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 42051 fb0_char_SB_LUT4_O_6_I1[1]
.sym 42053 fb0.0.0.0_RDATA[325]
.sym 42054 fb0_char_SB_LUT4_O_5_I2[0]
.sym 42055 address_reg[3]
.sym 42056 fb0_char_SB_LUT4_O_1_I3[1]
.sym 42059 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 42060 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42090 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42091 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 42093 fb0.0.0.0_RDATA[341]
.sym 42094 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 42095 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 42106 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 42107 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42108 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 42117 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 42120 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 42137 fb0.0.0.0_RDATA[341]
.sym 42138 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 42148 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 42149 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 42150 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 42151 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 42152 fb0.0.2.0_RCLKE
.sym 42153 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 42154 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42155 fb0_char_SB_LUT4_O_6_I1[1]
.sym 42160 address_reg[6]
.sym 42162 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 42163 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 42164 increment[3]
.sym 42165 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 42166 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 42167 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 42168 ram_add[4]
.sym 42169 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 42170 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 42171 XPOS[2]
.sym 42172 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 42173 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 42175 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 42177 address_reg[6]
.sym 42180 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 42182 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 42183 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 42189 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42190 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 42191 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42194 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 42198 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 42203 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 42206 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 42208 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42209 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 42220 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42230 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 42231 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42235 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 42237 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 42240 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 42242 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42248 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42252 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 42253 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 42254 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 42255 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 42258 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 42259 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 42264 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 42265 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 42268 DE_$glb_ce
.sym 42269 CLK_FAST
.sym 42271 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42272 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42273 fb0.0.1.0_RCLKE
.sym 42274 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 42275 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 42276 fb0.0.18.0_RCLKE
.sym 42277 fb0.0.16.0_RCLKE
.sym 42278 fb0.0.0.0_RCLKE
.sym 42286 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 42287 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 42290 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 42292 fb0.0.0.0_RDATA[305]
.sym 42293 fb0.0.0.0_RDATA[307]
.sym 42294 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 42296 fb0.0.0.0_RDATA[5]
.sym 42297 fb0.0.0.0_RDATA[278]
.sym 42298 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 42299 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 42300 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 42301 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 42303 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42304 fb0.0.11.0_RCLKE
.sym 42305 fb0.0.0.0_RDATA[69]
.sym 42306 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42394 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 42395 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42396 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 42397 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 42398 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42399 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 42400 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 42401 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 42406 address_reg_SB_DFFE_Q_E[2]
.sym 42407 address_reg[10]
.sym 42408 address_reg[3]
.sym 42410 address_reg[4]
.sym 42411 fb0.0.0.0_RCLKE
.sym 42412 address_reg[1]
.sym 42413 address_reg[12]
.sym 42414 address_reg[2]
.sym 42415 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42418 $PACKER_VCC_NET
.sym 42420 fb0.0.0.0_RDATA[66]
.sym 42421 fb0_char_SB_LUT4_O_3_I3[1]
.sym 42422 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 42423 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 42424 fb0_char_SB_LUT4_O_2_I2[0]
.sym 42425 fb0.0.0.0_RDATA[336]
.sym 42426 address_reg[0]
.sym 42427 fb0_char_SB_LUT4_O_4_I2[0]
.sym 42428 cur_char[4]
.sym 42429 address_reg_SB_DFFE_Q_5_E
.sym 42518 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 42519 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 42520 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 42521 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 42522 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 42523 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 42524 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 42530 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 42531 address_reg_SB_DFFE_Q_E[2]
.sym 42532 address_reg[0]
.sym 42534 address_reg[5]
.sym 42537 address_reg[13]
.sym 42539 fb0.0.0.0_RDATA[67]
.sym 42540 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 42541 fb0_char_SB_LUT4_O_I2[0]
.sym 42542 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 42543 increment_neg
.sym 42544 fb0.0.0.0_RDATA[325]
.sym 42545 address_reg[11]
.sym 42547 address_reg[3]
.sym 42550 fb0_char_SB_LUT4_O_5_I2[0]
.sym 42551 address_reg[8]
.sym 42552 fb0_char_SB_LUT4_O_1_I3[1]
.sym 42558 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 42566 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 42567 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 42569 increment_reg_SB_DFFE_Q_E
.sym 42579 command_data[7]
.sym 42585 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 42609 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 42610 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 42612 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 42615 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 42617 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 42621 command_data[7]
.sym 42637 increment_reg_SB_DFFE_Q_E
.sym 42638 CLK_FAST
.sym 42640 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 42641 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 42642 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 42643 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 42644 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 42645 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 42646 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 42652 address_reg[6]
.sym 42654 increment_neg
.sym 42656 increment[3]
.sym 42657 address_reg[5]
.sym 42659 increment[1]
.sym 42661 command_data[0]
.sym 42662 address_reg_SB_DFFE_Q_E[2]
.sym 42665 increment[4]
.sym 42667 increment[5]
.sym 42668 fb0.0.0.0_RDATA[274]
.sym 42669 address_reg[6]
.sym 42671 fb0.0.0.0_RDATA[276]
.sym 42674 fb0.0.0.0_RDATA[337]
.sym 42763 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 42765 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 42769 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 42770 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42775 command_data[3]
.sym 42779 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 42781 address_reg[7]
.sym 42782 command_data[6]
.sym 42786 address_reg[0]
.sym 42788 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 42792 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 42793 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 42794 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42795 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 42901 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 42902 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 42903 EN_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42905 address_reg[11]
.sym 42906 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 42907 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 42908 address_reg[6]
.sym 42909 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 42910 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42912 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42913 fb0_char_SB_LUT4_O_3_I3[1]
.sym 42914 fb0_char_SB_LUT4_O_4_I2[0]
.sym 42919 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 42920 fb0_char_SB_LUT4_O_2_I2[0]
.sym 42921 $PACKER_VCC_NET
.sym 43015 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 43016 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 43034 fb0_char_SB_LUT4_O_5_I2[0]
.sym 43036 fb0_char_SB_LUT4_O_1_I3[1]
.sym 43037 fb0_char_SB_LUT4_O_I2[0]
.sym 43039 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 43144 fb0.0.0.0_RDATA[357]
.sym 43145 fb0.0.0.0_RDATA[353]
.sym 43148 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 43160 fb0.0.0.0_RDATA[274]
.sym 43163 fb0.0.0.0_RDATA[276]
.sym 43166 fb0.0.0.0_RDATA[355]
.sym 43273 address_reg[11]
.sym 43408 $PACKER_VCC_NET
.sym 43410 fb0_char_SB_LUT4_O_4_I2[0]
.sym 43412 fb0_char_SB_LUT4_O_2_I2[0]
.sym 43515 address_reg[0]
.sym 43904 $PACKER_VCC_NET
.sym 44135 CLK_12M$SB_IO_IN
.sym 44254 DATA[7]$SB_IO_IN
.sym 44386 cur_char[6]
.sym 44395 $PACKER_VCC_NET
.sym 44504 DATA[6]$SB_IO_IN
.sym 45021 CLK_12M$SB_IO_IN
.sym 45039 CLK_12M$SB_IO_IN
.sym 45096 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 45221 fgcolor_SB_DFFE_Q_E
.sym 45268 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 45276 DE
.sym 45366 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 45368 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 45375 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 45378 green[1]$SB_IO_OUT
.sym 45381 ram_add[1]
.sym 45382 red[2]$SB_IO_OUT
.sym 45391 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 45392 fb0.0.15.0_RCLKE
.sym 45393 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 45399 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 45409 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45411 DE
.sym 45416 fb0.0.0.0_RDATA[96]
.sym 45424 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45429 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 45435 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45438 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45440 DE
.sym 45441 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45446 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45468 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 45469 fb0.0.0.0_RDATA[96]
.sym 45476 DE
.sym 45477 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45484 DE_$glb_ce
.sym 45485 CLK_FAST
.sym 45487 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 45488 fb0.0.14.0_RCLKE
.sym 45490 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 45493 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45494 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 45497 cur_char[6]
.sym 45498 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 45499 fb0.0.5.0_RCLKE
.sym 45500 fb0.0.0.0_RDATA[97]
.sym 45503 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 45504 fb0.0.0.0_RDATA[96]
.sym 45507 fb0.0.0.0_RDATA[240]
.sym 45508 XPOS[1]
.sym 45510 ram_add[3]
.sym 45511 fb0.0.0.0_RDATA[146]
.sym 45513 fb0.0.0.0_RDATA[210]
.sym 45515 fb0.0.0.0_RDATA[34]
.sym 45516 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 45517 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 45518 fb0_char_SB_LUT4_O_I1[3]
.sym 45519 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 45520 fb0.0.0.0_RDATA[243]
.sym 45521 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45522 fb0.0.0.0_RDATA[162]
.sym 45529 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 45534 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45542 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45543 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 45545 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 45548 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 45549 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45551 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 45555 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45556 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45557 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45561 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45573 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45575 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45581 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45585 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45586 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 45591 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 45592 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 45593 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 45594 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 45598 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 45600 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45603 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45607 DE_$glb_ce
.sym 45608 CLK_FAST
.sym 45610 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 45611 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45612 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 45613 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 45614 fb0_char_SB_LUT4_O_4_I2[3]
.sym 45615 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 45616 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 45617 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 45618 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 45622 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 45623 ram_add[7]
.sym 45626 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 45627 DE
.sym 45628 ram_add[6]
.sym 45632 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 45635 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 45637 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 45639 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 45640 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 45641 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 45642 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 45643 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 45644 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 45645 cur_char[5]
.sym 45651 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 45653 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 45654 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 45656 fb0_char_SB_LUT4_O_4_I2[2]
.sym 45657 fb0_char_SB_LUT4_O_2_I2[2]
.sym 45658 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 45659 fb0_char_SB_LUT4_O_2_I2[3]
.sym 45661 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 45662 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 45663 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45664 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45667 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 45668 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45669 fb0_char_SB_LUT4_O_2_I2[0]
.sym 45670 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 45671 fb0_char_SB_LUT4_O_4_I2[3]
.sym 45672 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45673 fb0.0.0.0_RDATA[210]
.sym 45676 fb0_char_SB_LUT4_O_4_I2[0]
.sym 45677 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45679 DE
.sym 45682 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45685 DE
.sym 45686 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45690 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45692 DE
.sym 45696 fb0.0.0.0_RDATA[210]
.sym 45697 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 45702 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45703 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 45704 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 45705 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 45709 DE
.sym 45711 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45714 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45715 fb0_char_SB_LUT4_O_4_I2[3]
.sym 45716 fb0_char_SB_LUT4_O_4_I2[2]
.sym 45717 fb0_char_SB_LUT4_O_4_I2[0]
.sym 45720 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 45721 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 45722 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 45723 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 45726 fb0_char_SB_LUT4_O_2_I2[3]
.sym 45727 fb0_char_SB_LUT4_O_2_I2[2]
.sym 45728 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45729 fb0_char_SB_LUT4_O_2_I2[0]
.sym 45730 DE_$glb_ce
.sym 45731 CLK_FAST
.sym 45732 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45733 fb0_char_SB_LUT4_O_6_I1[0]
.sym 45734 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 45735 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 45736 fb0_char_SB_LUT4_O_I2[3]
.sym 45737 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 45738 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[1]
.sym 45740 fb0_char_SB_LUT4_O_3_I3[2]
.sym 45743 cur_char[5]
.sym 45745 fb0_char_SB_LUT4_O_2_I2[3]
.sym 45747 cur_char[2]
.sym 45748 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 45749 fb0.0.12.0_RCLKE
.sym 45750 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 45751 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 45754 ram_add[5]
.sym 45755 fb0.0.13.0_RCLKE
.sym 45756 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 45757 fb0.0.0.0_RDATA[258]
.sym 45758 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 45759 fb0.0.0.0_RDATA[176]
.sym 45760 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45761 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 45762 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 45763 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45764 fb0.0.0.0_RDATA[181]
.sym 45765 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 45766 fb0.0.0.0_RDATA[130]
.sym 45767 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 45768 fb0.0.0.0_RDATA[98]
.sym 45774 fb0_char_SB_LUT4_O_5_I2[2]
.sym 45775 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45776 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 45777 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45778 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45780 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 45783 fb0_char_SB_LUT4_O_5_I2[3]
.sym 45785 fb0_char_SB_LUT4_O_6_I1[2]
.sym 45786 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 45787 fb0.0.0.0_RDATA[213]
.sym 45788 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 45789 fb0_char_SB_LUT4_O_1_I3[2]
.sym 45790 fb0.0.0.0_RDATA[325]
.sym 45791 fb0_char_SB_LUT4_O_5_I2[0]
.sym 45792 fb0_char_SB_LUT4_O_3_I3[1]
.sym 45793 fb0_char_SB_LUT4_O_1_I3[1]
.sym 45794 fb0_char_SB_LUT4_O_I2[0]
.sym 45796 fb0_char_SB_LUT4_O_6_I1[1]
.sym 45797 fb0_char_SB_LUT4_O_I2[2]
.sym 45798 fb0_char_SB_LUT4_O_6_I1[0]
.sym 45799 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 45800 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 45801 fb0_char_SB_LUT4_O_I2[3]
.sym 45802 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 45803 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 45804 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 45805 fb0_char_SB_LUT4_O_3_I3[2]
.sym 45807 fb0_char_SB_LUT4_O_3_I3[2]
.sym 45808 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45809 fb0_char_SB_LUT4_O_3_I3[1]
.sym 45813 fb0_char_SB_LUT4_O_I2[2]
.sym 45814 fb0_char_SB_LUT4_O_I2[3]
.sym 45815 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45816 fb0_char_SB_LUT4_O_I2[0]
.sym 45819 fb0_char_SB_LUT4_O_5_I2[2]
.sym 45820 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45821 fb0_char_SB_LUT4_O_5_I2[3]
.sym 45822 fb0_char_SB_LUT4_O_5_I2[0]
.sym 45825 fb0_char_SB_LUT4_O_1_I3[0]
.sym 45826 fb0_char_SB_LUT4_O_1_I3[2]
.sym 45827 fb0_char_SB_LUT4_O_1_I3[1]
.sym 45831 fb0_char_SB_LUT4_O_6_I1[2]
.sym 45832 fb0_char_SB_LUT4_O_6_I1[0]
.sym 45833 fb0_char_SB_LUT4_O_6_I1[1]
.sym 45837 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 45838 fb0.0.0.0_RDATA[213]
.sym 45839 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 45840 fb0.0.0.0_RDATA[325]
.sym 45843 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 45844 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 45845 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 45846 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 45849 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 45850 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 45851 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 45852 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 45853 DE_$glb_ce
.sym 45854 CLK_FAST
.sym 45855 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45857 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45858 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 45859 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 45860 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 45861 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[0]
.sym 45862 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 45863 fb0_char_SB_LUT4_O_I2[2]
.sym 45868 cur_char[3]
.sym 45869 fb0.0.0.0_RDATA[38]
.sym 45873 address_reg[13]
.sym 45874 cur_char[1]
.sym 45875 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 45878 fb0_char_SB_LUT4_O_5_I2[2]
.sym 45879 $PACKER_VCC_NET
.sym 45880 address_reg[7]
.sym 45881 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 45882 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 45883 DE
.sym 45884 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 45885 cur_char[0]
.sym 45886 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 45887 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 45888 command_data[4]
.sym 45889 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 45890 fb0_char_SB_LUT4_O_I1[2]
.sym 45891 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 45898 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 45900 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 45902 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 45903 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 45904 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 45906 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 45907 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 45909 fb0.0.0.0_RDATA[160]
.sym 45910 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45912 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 45914 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45916 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45917 DE
.sym 45918 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 45919 fb0.0.0.0_RDATA[176]
.sym 45922 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 45924 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 45927 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 45928 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 45932 DE
.sym 45933 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45936 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 45937 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 45938 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 45939 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 45942 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 45943 fb0.0.0.0_RDATA[160]
.sym 45944 fb0.0.0.0_RDATA[176]
.sym 45945 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 45948 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45955 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45956 DE
.sym 45960 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 45961 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 45962 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 45963 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 45966 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 45967 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 45968 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 45969 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 45974 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 45976 DE_$glb_ce
.sym 45977 CLK_FAST
.sym 45979 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 45982 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 45991 fb0.0.3.0_RCLKE
.sym 45992 command_data[4]
.sym 45993 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 45994 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 45996 fb0.0.0.0_RDATA[278]
.sym 45997 fb0.0.0.0_RDATA[160]
.sym 45998 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 45999 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 46001 fb0.0.9.0_RCLKE
.sym 46003 fb0.0.2.0_RCLKE
.sym 46004 fb0.0.0.0_RDATA[194]
.sym 46005 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46007 fb0.0.0.0_RDATA[146]
.sym 46008 fb0.0.0.0_RDATA[35]
.sym 46009 address_reg[3]
.sym 46010 command_data[3]
.sym 46012 fb0.0.0.0_RDATA[306]
.sym 46013 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46014 fb0_char_SB_LUT4_O_I1[3]
.sym 46020 DE
.sym 46022 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 46023 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 46024 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 46025 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 46026 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46027 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46029 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46031 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 46033 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 46035 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46036 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 46043 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 46044 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46046 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 46051 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 46053 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 46054 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46055 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 46056 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 46060 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46065 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 46066 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 46067 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 46072 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46077 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46079 DE
.sym 46084 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46092 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46095 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 46096 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 46097 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 46098 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 46099 DE_$glb_ce
.sym 46100 CLK_FAST
.sym 46102 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 46103 address_reg[3]
.sym 46104 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 46105 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46106 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 46107 address_reg[4]
.sym 46108 address_reg[1]
.sym 46109 address_reg[2]
.sym 46115 $PACKER_VCC_NET
.sym 46116 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46117 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 46118 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 46122 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 46123 ram_add[7]
.sym 46125 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 46126 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 46128 address_reg[13]
.sym 46129 increment_neg
.sym 46130 increment[2]
.sym 46131 address_reg[1]
.sym 46133 address_reg[2]
.sym 46134 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 46135 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46137 address_reg[3]
.sym 46146 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 46148 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46149 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46151 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46153 DE
.sym 46154 fb0.0.0.0_RDATA[288]
.sym 46157 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 46159 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 46160 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46161 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46162 fb0.0.0.0_RDATA[336]
.sym 46163 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 46164 fb0.0.0.0_RDATA[194]
.sym 46165 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46166 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46169 address_reg[12]
.sym 46170 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 46172 fb0.0.0.0_RDATA[306]
.sym 46174 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 46176 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 46177 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 46178 fb0.0.0.0_RDATA[306]
.sym 46179 fb0.0.0.0_RDATA[194]
.sym 46184 address_reg[12]
.sym 46185 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46189 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46191 DE
.sym 46194 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 46195 fb0.0.0.0_RDATA[288]
.sym 46196 fb0.0.0.0_RDATA[336]
.sym 46197 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 46200 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 46201 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 46202 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 46203 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 46208 DE
.sym 46209 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46213 DE
.sym 46215 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46219 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 46220 DE
.sym 46225 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 46226 increment[0]
.sym 46227 increment[6]
.sym 46228 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 46229 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 46230 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 46231 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 46232 address_reg[13]
.sym 46234 address_reg[4]
.sym 46237 fb0.0.0.0_RDATA[309]
.sym 46238 address_reg[1]
.sym 46240 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46241 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46242 fb0.0.0.0_RDATA[288]
.sym 46243 fb0.0.1.0_RCLKE
.sym 46244 fb0.0.0.0_RDATA[260]
.sym 46245 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46246 address_reg[3]
.sym 46247 increment_neg
.sym 46250 fb0.0.0.0_RDATA[291]
.sym 46251 fb0.0.0.0_RDATA[176]
.sym 46252 fb0.0.0.0_RDATA[178]
.sym 46253 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46254 command_data[6]
.sym 46255 address_reg[4]
.sym 46256 fb0.0.18.0_RCLKE
.sym 46257 address_reg[1]
.sym 46258 fb0.0.16.0_RCLKE
.sym 46259 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 46260 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 46266 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 46267 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46268 fb0.0.0.0_RDATA[178]
.sym 46269 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 46270 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46271 fb0.0.0.0_RDATA[5]
.sym 46272 address_reg[0]
.sym 46274 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 46275 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46276 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46277 fb0.0.0.0_RDATA[18]
.sym 46278 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46279 fb0.0.0.0_RDATA[274]
.sym 46280 fb0.0.0.0_RDATA[69]
.sym 46281 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 46283 increment[0]
.sym 46285 fb0.0.0.0_RDATA[66]
.sym 46286 address_reg[0]
.sym 46287 increment_neg
.sym 46289 address_reg[13]
.sym 46291 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46292 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46294 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 46295 increment_neg
.sym 46297 address_reg[13]
.sym 46299 fb0.0.0.0_RDATA[178]
.sym 46300 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 46301 fb0.0.0.0_RDATA[274]
.sym 46302 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 46306 address_reg[0]
.sym 46307 increment[0]
.sym 46311 increment_neg
.sym 46312 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46313 address_reg[13]
.sym 46314 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46317 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46318 address_reg[13]
.sym 46319 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46320 increment_neg
.sym 46324 increment[0]
.sym 46325 address_reg[0]
.sym 46329 fb0.0.0.0_RDATA[69]
.sym 46330 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 46331 fb0.0.0.0_RDATA[5]
.sym 46332 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 46335 fb0.0.0.0_RDATA[18]
.sym 46336 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 46337 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46338 fb0.0.0.0_RDATA[66]
.sym 46341 increment_neg
.sym 46342 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46343 address_reg[13]
.sym 46344 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46349 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46350 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46351 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 46352 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 46353 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 46354 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 46355 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 46360 increment[4]
.sym 46363 fb0.0.0.0_RDATA[18]
.sym 46364 increment[5]
.sym 46365 address_reg[13]
.sym 46366 address_reg[6]
.sym 46367 fb0.0.0.0_RDATA[274]
.sym 46369 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 46370 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 46371 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 46372 address_reg[7]
.sym 46376 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 46377 address_reg[10]
.sym 46378 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 46380 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 46382 address_reg[13]
.sym 46383 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 46389 increment[1]
.sym 46391 increment[6]
.sym 46394 address_reg[6]
.sym 46395 address_reg[5]
.sym 46396 increment[3]
.sym 46398 increment[0]
.sym 46401 address_reg[0]
.sym 46402 increment[2]
.sym 46403 address_reg[2]
.sym 46407 address_reg[3]
.sym 46412 increment[5]
.sym 46414 increment[7]
.sym 46415 address_reg[4]
.sym 46417 address_reg[1]
.sym 46418 increment[4]
.sym 46419 address_reg[7]
.sym 46421 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46423 address_reg[0]
.sym 46424 increment[0]
.sym 46427 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 46429 increment[1]
.sym 46430 address_reg[1]
.sym 46431 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46433 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 46435 address_reg[2]
.sym 46436 increment[2]
.sym 46437 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 46439 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 46441 address_reg[3]
.sym 46442 increment[3]
.sym 46443 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 46445 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 46447 address_reg[4]
.sym 46448 increment[4]
.sym 46449 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 46451 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 46453 address_reg[5]
.sym 46454 increment[5]
.sym 46455 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 46457 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 46459 address_reg[6]
.sym 46460 increment[6]
.sym 46461 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 46463 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 46465 increment[7]
.sym 46466 address_reg[7]
.sym 46467 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 46471 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 46472 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 46473 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 46474 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 46475 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 46476 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 46477 address_reg[7]
.sym 46478 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 46483 fb0.0.0.0_RDATA[5]
.sym 46484 command_data[4]
.sym 46485 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46487 fb0.0.11.0_RCLKE
.sym 46488 command_data[7]
.sym 46490 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46493 command_data[7]
.sym 46494 command_data[0]
.sym 46495 fb0.0.0.0_RDATA[20]
.sym 46497 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 46498 fb0_char_SB_LUT4_O_I1[3]
.sym 46500 fb0.0.2.0_RCLKE
.sym 46501 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46507 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 46518 address_reg[8]
.sym 46519 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 46520 address_reg[11]
.sym 46527 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 46529 address_reg[9]
.sym 46533 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 46535 address_reg[12]
.sym 46537 address_reg[10]
.sym 46541 increment_neg
.sym 46542 address_reg[13]
.sym 46544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 46547 address_reg[8]
.sym 46548 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 46550 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 46553 address_reg[9]
.sym 46554 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 46556 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 46559 address_reg[10]
.sym 46560 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 46562 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 46565 address_reg[11]
.sym 46566 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 46568 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 46570 address_reg[12]
.sym 46572 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 46575 address_reg[13]
.sym 46576 increment_neg
.sym 46577 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 46578 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 46581 increment_neg
.sym 46582 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 46583 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 46584 address_reg[13]
.sym 46594 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 46596 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 46597 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 46598 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 46599 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 46600 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 46601 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 46605 fb0.0.0.0_RDATA[259]
.sym 46607 address_reg[7]
.sym 46608 address_reg_SB_DFFE_Q_5_E
.sym 46609 cur_char[4]
.sym 46611 $PACKER_VCC_NET
.sym 46612 address_reg[0]
.sym 46616 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 46621 increment_neg
.sym 46622 address_reg_SB_DFFE_Q_E[2]
.sym 46623 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46625 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 46639 fb0.0.0.0_RDATA[257]
.sym 46641 fb0.0.0.0_RDATA[337]
.sym 46646 fb0.0.0.0_RDATA[276]
.sym 46647 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 46652 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 46654 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46655 fb0.0.0.0_RDATA[20]
.sym 46656 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 46657 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 46658 fb0.0.0.0_RDATA[259]
.sym 46663 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46665 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46666 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 46668 fb0.0.0.0_RDATA[337]
.sym 46669 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 46670 fb0.0.0.0_RDATA[257]
.sym 46671 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 46680 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 46681 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 46682 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 46683 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 46704 fb0.0.0.0_RDATA[276]
.sym 46705 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46706 fb0.0.0.0_RDATA[20]
.sym 46707 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 46710 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 46712 fb0.0.0.0_RDATA[259]
.sym 46718 fb0_char_SB_LUT4_O_I1[3]
.sym 46729 address_reg[11]
.sym 46730 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 46732 fb0.0.0.0_RDATA[256]
.sym 46735 fb0.0.0.0_RDATA[257]
.sym 46737 address_reg[8]
.sym 46740 increment_neg
.sym 46741 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46743 command_data[6]
.sym 46744 fb0.0.0.0_RDATA[64]
.sym 46745 address_reg[1]
.sym 46747 command_data[1]
.sym 46748 fb0.0.0.0_RDATA[178]
.sym 46749 fb0.0.0.0_RDATA[323]
.sym 46750 $PACKER_VCC_NET
.sym 46751 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 46841 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 46843 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 46846 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 46851 fb0.0.0.0_RDATA[3]
.sym 46853 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 46857 command_data[0]
.sym 46862 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 46889 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 46890 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46896 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 46901 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46904 fb0.0.0.0_RDATA[19]
.sym 46909 fb0.0.0.0_RDATA[323]
.sym 46911 fb0.0.0.0_RDATA[355]
.sym 46912 fb0.0.0.0_RDATA[3]
.sym 46950 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 46951 fb0.0.0.0_RDATA[19]
.sym 46952 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 46953 fb0.0.0.0_RDATA[323]
.sym 46956 fb0.0.0.0_RDATA[355]
.sym 46957 fb0.0.0.0_RDATA[3]
.sym 46958 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 46959 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 46973 cur_char[6]
.sym 46975 fb0.0.0.0_RDATA[22]
.sym 46981 fb0.0.0.0_RDATA[17]
.sym 46983 fb0.0.0.0_RDATA[21]
.sym 46984 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 46990 fb0.0.0.0_RDATA[19]
.sym 47219 cur_char[5]
.sym 47596 $PACKER_VCC_NET
.sym 48078 fb0.0.0.0_RDATA[259]
.sym 48083 $PACKER_VCC_NET
.sym 48324 fb0.0.0.0_RDATA[3]
.sym 48448 cur_char[6]
.sym 48455 EN$SB_IO_IN
.sym 48580 $PACKER_VCC_NET
.sym 48583 cur_char[6]
.sym 48584 $PACKER_VCC_NET
.sym 48691 fast_counter
.sym 48694 cur_char[5]
.sym 48882 DE
.sym 48893 DE
.sym 48909 fgcolor[7]
.sym 48913 fgcolor[2]
.sym 48915 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 49036 green[0]$SB_IO_OUT
.sym 49037 green[1]$SB_IO_OUT
.sym 49039 blue[0]$SB_IO_OUT
.sym 49041 blue[1]$SB_IO_OUT
.sym 49042 red[2]$SB_IO_OUT
.sym 49050 fb0.0.15.0_RCLKE
.sym 49055 command_data[5]
.sym 49059 command_data[4]
.sym 49065 green[0]$SB_IO_OUT
.sym 49071 blue[0]$SB_IO_OUT
.sym 49081 command_data[7]
.sym 49098 command_data[3]
.sym 49099 command_data[1]
.sym 49198 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 49200 fgcolor[3]
.sym 49205 address_reg[4]
.sym 49206 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 49211 command_data[1]
.sym 49213 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49217 fb0.0.0.0_RDATA[243]
.sym 49218 ram_add[2]
.sym 49224 command_data[2]
.sym 49237 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 49247 fb0.0.0.0_RDATA[240]
.sym 49265 fb0.0.0.0_RDATA[243]
.sym 49281 fb0.0.0.0_RDATA[240]
.sym 49282 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 49294 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 49295 fb0.0.0.0_RDATA[243]
.sym 49332 command_data[0]
.sym 49342 fb0.0.0.0_RDATA[166]
.sym 49344 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 49345 fb0.0.0.0_RDATA[147]
.sym 49346 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49348 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 49349 address_reg[5]
.sym 49350 address_reg[5]
.sym 49351 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 49361 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 49362 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49365 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 49366 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 49369 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 49370 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49371 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 49373 DE
.sym 49374 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 49376 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 49379 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49380 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 49381 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49388 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49392 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 49393 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 49394 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49395 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 49400 DE
.sym 49401 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 49410 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 49411 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 49412 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49413 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49430 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 49434 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 49435 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 49436 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 49437 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 49438 DE_$glb_ce
.sym 49439 CLK_FAST
.sym 49441 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 49442 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 49443 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 49444 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 49445 fb0_char_SB_LUT4_O_2_I2[3]
.sym 49446 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 49447 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 49448 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 49451 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 49454 ram_add[6]
.sym 49457 fb0.0.14.0_RCLKE
.sym 49459 command_data[6]
.sym 49461 command_data[6]
.sym 49464 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 49465 command_data[7]
.sym 49466 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 49467 address_reg[4]
.sym 49470 address_reg[6]
.sym 49472 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 49474 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49482 fb0.0.0.0_RDATA[34]
.sym 49484 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 49485 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 49488 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 49489 fb0.0.0.0_RDATA[162]
.sym 49490 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 49491 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 49492 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49493 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49494 fb0.0.0.0_RDATA[146]
.sym 49495 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 49497 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 49498 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 49499 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 49500 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 49501 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 49502 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49503 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 49504 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 49505 fb0.0.0.0_RDATA[98]
.sym 49508 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49509 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 49510 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 49511 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 49512 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 49513 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 49515 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 49516 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 49517 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 49518 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49521 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 49522 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 49524 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 49527 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 49530 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 49533 fb0.0.0.0_RDATA[98]
.sym 49534 fb0.0.0.0_RDATA[34]
.sym 49535 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 49536 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49539 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 49540 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 49541 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 49542 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 49546 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 49547 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49548 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 49551 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 49552 fb0.0.0.0_RDATA[146]
.sym 49553 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 49554 fb0.0.0.0_RDATA[162]
.sym 49557 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 49558 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 49559 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 49560 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49564 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 49565 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 49566 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 49567 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 49568 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 49569 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 49570 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 49571 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 49576 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 49577 address_reg[7]
.sym 49580 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 49582 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49583 fb0_char_SB_LUT4_O_I1[2]
.sym 49584 command_data[4]
.sym 49585 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49586 ram_add[0]
.sym 49588 fb0.0.0.0_RDATA[54]
.sym 49589 fb0.0.0.0_RDATA[133]
.sym 49590 command_data[3]
.sym 49591 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 49593 fb0.0.0.0_RDATA[86]
.sym 49594 address_reg[6]
.sym 49596 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 49597 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49598 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 49605 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 49606 fb0_char_SB_LUT4_O_1_I3[0]
.sym 49609 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 49610 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 49611 fb0_char_SB_LUT4_O_I1[3]
.sym 49613 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 49614 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49615 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 49617 fb0.0.0.0_RDATA[38]
.sym 49620 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 49621 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 49623 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49624 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 49625 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 49626 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 49627 fb0_char_SB_LUT4_O_I1[2]
.sym 49628 fb0_char_SB_LUT4_O_I1[0]
.sym 49629 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 49630 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49631 fb0.0.0.0_RDATA[118]
.sym 49632 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 49633 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 49634 address_reg[1]
.sym 49635 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 49638 fb0_char_SB_LUT4_O_I1[3]
.sym 49639 fb0_char_SB_LUT4_O_1_I3[0]
.sym 49640 fb0_char_SB_LUT4_O_I1[2]
.sym 49641 fb0_char_SB_LUT4_O_I1[0]
.sym 49644 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 49645 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49646 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 49647 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 49650 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 49651 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 49653 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 49656 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 49657 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 49658 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 49659 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 49662 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49663 fb0.0.0.0_RDATA[118]
.sym 49664 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 49665 fb0.0.0.0_RDATA[38]
.sym 49669 address_reg[1]
.sym 49680 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 49681 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 49682 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 49683 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 49697 address_reg[3]
.sym 49700 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 49701 fb0.0.0.0_RDATA[210]
.sym 49702 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 49703 command_data[1]
.sym 49704 ram_add[7]
.sym 49706 fb0.0.0.0_RDATA[34]
.sym 49709 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 49710 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49711 command_data[2]
.sym 49713 address_reg[3]
.sym 49714 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 49715 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 49716 address_reg[9]
.sym 49717 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49719 address_reg[0]
.sym 49720 address_reg[11]
.sym 49721 address_reg[4]
.sym 49722 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49728 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 49729 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49730 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49732 fb0.0.0.0_RDATA[258]
.sym 49733 fb0.0.0.0_RDATA[130]
.sym 49734 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 49735 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49736 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 49737 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49738 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 49739 fb0.0.0.0_RDATA[181]
.sym 49741 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 49742 fb0.0.0.0_RDATA[278]
.sym 49743 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49745 address_reg[0]
.sym 49747 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 49748 fb0.0.0.0_RDATA[54]
.sym 49749 fb0.0.0.0_RDATA[133]
.sym 49752 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 49753 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 49754 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 49755 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49756 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 49757 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49767 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 49768 fb0.0.0.0_RDATA[54]
.sym 49769 fb0.0.0.0_RDATA[278]
.sym 49770 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49773 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 49774 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 49775 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 49776 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 49779 fb0.0.0.0_RDATA[130]
.sym 49780 fb0.0.0.0_RDATA[258]
.sym 49781 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 49782 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 49785 fb0.0.0.0_RDATA[181]
.sym 49786 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 49787 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 49788 fb0.0.0.0_RDATA[133]
.sym 49793 address_reg[0]
.sym 49797 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 49798 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 49799 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 49800 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 49803 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 49804 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 49805 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 49806 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 49816 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 49817 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 49822 command_data[4]
.sym 49824 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[0]
.sym 49825 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49827 command_data[0]
.sym 49828 cur_char[5]
.sym 49829 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 49831 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 49832 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 49833 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 49834 fb0.0.0.0_RDATA[308]
.sym 49835 address_reg[1]
.sym 49836 increment[0]
.sym 49837 address_reg[2]
.sym 49838 address_reg[7]
.sym 49839 increment[7]
.sym 49841 address_reg[5]
.sym 49842 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 49843 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 49844 address_reg[8]
.sym 49845 increment[5]
.sym 49853 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 49854 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49867 fb0.0.0.0_RDATA[307]
.sym 49879 fb0.0.0.0_RDATA[35]
.sym 49881 address_reg[13]
.sym 49884 fb0.0.0.0_RDATA[307]
.sym 49885 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 49886 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 49887 fb0.0.0.0_RDATA[35]
.sym 49904 address_reg[13]
.sym 49933 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 49934 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 49935 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 49936 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49937 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 49938 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 49939 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 49940 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 49946 fb0.0.0.0_RDATA[258]
.sym 49947 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 49950 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 49951 command_data[6]
.sym 49952 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 49953 fb0.0.0.0_RDATA[181]
.sym 49956 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 49957 address_reg[6]
.sym 49958 increment[2]
.sym 49959 address_reg[4]
.sym 49960 address_reg_SB_DFFE_Q_5_E
.sym 49961 increment[2]
.sym 49962 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 49964 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 49965 increment[7]
.sym 49966 increment[6]
.sym 49967 address_reg[3]
.sym 49968 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 49974 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 49975 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 49976 address_reg_SB_DFFE_Q_5_E
.sym 49977 command_data[3]
.sym 49978 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 49979 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 49980 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 49981 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 49982 fb0.0.0.0_RDATA[260]
.sym 49983 command_data[4]
.sym 49985 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49986 address_reg[9]
.sym 49987 increment_neg
.sym 49988 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 49990 address_reg_SB_DFFE_Q_E[2]
.sym 49991 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 49993 command_data[1]
.sym 49994 fb0.0.0.0_RDATA[308]
.sym 49995 command_data[2]
.sym 49996 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 49997 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 49998 address_reg_SB_DFFE_Q_E[2]
.sym 49999 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 50000 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 50001 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 50002 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 50003 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 50004 address_reg[8]
.sym 50005 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 50007 fb0.0.0.0_RDATA[308]
.sym 50008 fb0.0.0.0_RDATA[260]
.sym 50009 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 50010 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 50013 command_data[3]
.sym 50014 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 50015 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 50016 address_reg_SB_DFFE_Q_E[2]
.sym 50019 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 50020 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 50021 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 50022 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 50025 address_reg[9]
.sym 50027 address_reg[8]
.sym 50031 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 50032 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 50033 increment_neg
.sym 50034 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 50037 address_reg_SB_DFFE_Q_E[2]
.sym 50038 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 50039 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 50040 command_data[4]
.sym 50043 address_reg_SB_DFFE_Q_E[2]
.sym 50044 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 50045 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 50046 command_data[1]
.sym 50049 address_reg_SB_DFFE_Q_E[2]
.sym 50050 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 50051 command_data[2]
.sym 50052 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 50053 address_reg_SB_DFFE_Q_5_E
.sym 50054 CLK_FAST
.sym 50056 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[6]
.sym 50057 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[1]
.sym 50058 increment[7]
.sym 50059 address_reg[5]
.sym 50060 increment[4]
.sym 50061 increment[5]
.sym 50062 address_reg[6]
.sym 50063 increment[3]
.sym 50068 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 50069 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 50070 address_reg[4]
.sym 50071 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 50072 address_reg[3]
.sym 50073 command_data[4]
.sym 50074 cur_char[0]
.sym 50076 address_reg[7]
.sym 50077 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 50082 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 50085 address_reg[6]
.sym 50086 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 50087 address_reg[4]
.sym 50089 address_reg[1]
.sym 50091 address_reg[2]
.sym 50099 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50100 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50101 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 50102 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 50104 increment_neg
.sym 50108 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 50109 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 50110 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 50111 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 50113 fb0.0.0.0_RDATA[67]
.sym 50115 address_reg_SB_DFFE_Q_E[2]
.sym 50116 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 50117 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 50119 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 50120 address_reg[13]
.sym 50121 fb0.0.0.0_RDATA[291]
.sym 50122 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 50124 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 50126 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 50128 address_reg[13]
.sym 50130 address_reg[13]
.sym 50131 increment_neg
.sym 50132 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 50133 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 50139 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 50142 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 50148 increment_neg
.sym 50149 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 50150 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 50151 address_reg[13]
.sym 50154 fb0.0.0.0_RDATA[67]
.sym 50155 fb0.0.0.0_RDATA[291]
.sym 50156 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 50157 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 50160 increment_neg
.sym 50161 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 50162 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 50163 address_reg[13]
.sym 50166 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 50167 address_reg[13]
.sym 50168 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 50169 increment_neg
.sym 50173 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 50174 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 50176 address_reg_SB_DFFE_Q_E[2]
.sym 50177 CLK_FAST
.sym 50180 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 50181 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 50182 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 50183 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 50184 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 50185 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 50186 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 50191 fb0.0.0.0_RDATA[146]
.sym 50192 address_reg[6]
.sym 50193 command_data[1]
.sym 50194 address_reg[5]
.sym 50196 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 50197 fb0.0.0.0_RDATA[35]
.sym 50200 fb0.0.0.0_RDATA[194]
.sym 50203 address_reg[0]
.sym 50204 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 50205 address_reg[5]
.sym 50208 address_reg[9]
.sym 50210 address_reg[3]
.sym 50212 address_reg[11]
.sym 50214 address_reg[12]
.sym 50221 increment[0]
.sym 50222 increment[7]
.sym 50223 address_reg[5]
.sym 50225 increment[2]
.sym 50226 address_reg[6]
.sym 50230 increment[6]
.sym 50232 increment[4]
.sym 50233 increment[5]
.sym 50234 address_reg[7]
.sym 50235 increment[3]
.sym 50239 address_reg[3]
.sym 50241 increment[1]
.sym 50242 address_reg[0]
.sym 50247 address_reg[4]
.sym 50249 address_reg[1]
.sym 50251 address_reg[2]
.sym 50252 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 50254 increment[0]
.sym 50255 address_reg[0]
.sym 50258 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 50260 address_reg[1]
.sym 50261 increment[1]
.sym 50262 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 50264 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 50266 increment[2]
.sym 50267 address_reg[2]
.sym 50268 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 50270 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 50272 increment[3]
.sym 50273 address_reg[3]
.sym 50274 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 50276 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 50278 increment[4]
.sym 50279 address_reg[4]
.sym 50280 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 50282 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 50284 increment[5]
.sym 50285 address_reg[5]
.sym 50286 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 50288 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 50290 increment[6]
.sym 50291 address_reg[6]
.sym 50292 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 50294 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 50296 increment[7]
.sym 50297 address_reg[7]
.sym 50298 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 50302 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 50303 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 50304 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 50305 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 50306 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 50307 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 50308 address_reg[0]
.sym 50309 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 50314 address_reg[2]
.sym 50316 address_reg[3]
.sym 50317 command_data[5]
.sym 50320 address_reg[1]
.sym 50321 increment[2]
.sym 50322 address_reg[2]
.sym 50325 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 50327 address_reg[1]
.sym 50328 address_reg[8]
.sym 50330 address_reg[7]
.sym 50331 address_reg[0]
.sym 50336 address_reg[10]
.sym 50337 address_reg[2]
.sym 50338 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 50347 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 50349 address_reg[13]
.sym 50351 $PACKER_VCC_NET
.sym 50354 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 50355 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 50357 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 50361 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 50363 address_reg[11]
.sym 50365 command_data[2]
.sym 50366 increment_neg
.sym 50367 address_reg_SB_DFFE_Q_E[2]
.sym 50369 address_reg[9]
.sym 50370 address_reg[10]
.sym 50372 address_reg[12]
.sym 50374 address_reg[8]
.sym 50375 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 50378 address_reg[8]
.sym 50379 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 50381 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 50384 address_reg[9]
.sym 50385 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 50387 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 50390 address_reg[10]
.sym 50391 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 50393 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 50395 address_reg[11]
.sym 50397 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 50399 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 50402 address_reg[12]
.sym 50403 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 50407 address_reg[13]
.sym 50408 $PACKER_VCC_NET
.sym 50409 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 50412 command_data[2]
.sym 50413 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 50414 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 50415 address_reg_SB_DFFE_Q_E[2]
.sym 50418 increment_neg
.sym 50419 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 50420 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 50421 address_reg[13]
.sym 50422 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 50423 CLK_FAST
.sym 50425 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 50427 address_reg[9]
.sym 50428 address_reg[10]
.sym 50429 address_reg[11]
.sym 50430 address_reg[12]
.sym 50432 address_reg[8]
.sym 50437 fb0.0.0.0_RDATA[291]
.sym 50438 command_data[6]
.sym 50439 fb0.0.0.0_RDATA[176]
.sym 50440 command_data[3]
.sym 50441 fb0.0.16.0_RCLKE
.sym 50442 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 50443 command_data[2]
.sym 50444 command_data[1]
.sym 50445 fb0.0.18.0_RCLKE
.sym 50446 command_data[2]
.sym 50447 $PACKER_VCC_NET
.sym 50448 command_data[5]
.sym 50450 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 50455 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 50458 command_data[7]
.sym 50466 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 50467 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 50468 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 50469 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 50472 fb0.0.0.0_RDATA[256]
.sym 50475 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 50477 address_reg[13]
.sym 50478 increment_neg
.sym 50484 address_reg[9]
.sym 50485 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 50489 fb0.0.0.0_RDATA[64]
.sym 50490 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 50491 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 50492 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 50493 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 50497 address_reg[8]
.sym 50499 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 50500 increment_neg
.sym 50501 address_reg[13]
.sym 50502 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 50511 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 50512 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 50513 address_reg[13]
.sym 50514 increment_neg
.sym 50517 increment_neg
.sym 50518 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 50519 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 50520 address_reg[13]
.sym 50523 address_reg[13]
.sym 50524 increment_neg
.sym 50525 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 50526 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 50530 address_reg[8]
.sym 50532 address_reg[9]
.sym 50535 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 50536 fb0.0.0.0_RDATA[64]
.sym 50537 fb0.0.0.0_RDATA[256]
.sym 50538 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 50542 address_reg[9]
.sym 50544 address_reg[8]
.sym 50548 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 50562 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 50563 address_reg[10]
.sym 50564 command_data[5]
.sym 50565 command_data[4]
.sym 50572 address_reg[9]
.sym 50573 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 50574 command_data[6]
.sym 50575 command_data[3]
.sym 50577 address_reg[1]
.sym 50578 address_reg[12]
.sym 50579 address_reg[4]
.sym 50590 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50593 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 50595 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 50610 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 50628 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50629 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 50630 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 50631 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 50681 address_reg[4]
.sym 50683 command_data[1]
.sym 50684 fb0.0.0.0_RDATA[20]
.sym 50685 fb0.0.2.0_RCLKE
.sym 50689 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 50693 command_data[4]
.sym 50713 fb0.0.0.0_RDATA[17]
.sym 50714 fb0.0.0.0_RDATA[6]
.sym 50716 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50717 fb0.0.0.0_RDATA[22]
.sym 50722 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 50723 fb0.0.0.0_RDATA[21]
.sym 50736 fb0.0.0.0_RDATA[357]
.sym 50737 fb0.0.0.0_RDATA[353]
.sym 50738 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 50751 fb0.0.0.0_RDATA[357]
.sym 50752 fb0.0.0.0_RDATA[21]
.sym 50753 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 50754 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50763 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 50764 fb0.0.0.0_RDATA[6]
.sym 50765 fb0.0.0.0_RDATA[22]
.sym 50766 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50781 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50782 fb0.0.0.0_RDATA[17]
.sym 50783 fb0.0.0.0_RDATA[353]
.sym 50784 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 50808 command_data[6]
.sym 50814 command_data[5]
.sym 50816 command_data[3]
.sym 50817 command_data[2]
.sym 50818 address_reg[7]
.sym 50819 address_reg[1]
.sym 50930 command_data[1]
.sym 50932 $PACKER_VCC_NET
.sym 50934 command_data[6]
.sym 50936 address_reg[1]
.sym 50937 fb0.0.0.0_RDATA[178]
.sym 50939 $PACKER_VCC_NET
.sym 50940 command_data[6]
.sym 51066 address_reg[5]
.sym 51067 address_reg[4]
.sym 51172 address_reg[3]
.sym 51186 fb0.0.0.0_RDATA[19]
.sym 51312 address_reg[1]
.sym 51421 $PACKER_VCC_NET
.sym 52156 address_reg[4]
.sym 52176 DATA[2]$SB_IO_IN
.sym 52284 DATA[3]$SB_IO_IN
.sym 52540 DATA[1]$SB_IO_IN
.sym 52579 fast_counter
.sym 52628 fast_counter
.sym 52637 CLK_FAST
.sym 52639 DATA[2]$SB_IO_IN
.sym 52641 DATA[1]$SB_IO_IN
.sym 52656 $PACKER_VCC_NET
.sym 52668 DATA[2]$SB_IO_IN
.sym 52683 fast_counter
.sym 52707 fast_counter
.sym 52713 CLK_CPU$SB_IO_IN
.sym 52717 green[0]$SB_IO_OUT
.sym 52728 green[0]$SB_IO_OUT
.sym 52733 CLK_CPU$SB_IO_IN
.sym 52740 fgcolor[6]
.sym 52743 fgcolor[4]
.sym 52744 fgcolor[5]
.sym 52773 CLK_CPU$SB_IO_IN
.sym 52785 command_data[2]
.sym 52799 fgcolor_SB_DFFE_Q_E
.sym 52801 command_data[7]
.sym 52809 command_data[1]
.sym 52821 command_data[7]
.sym 52845 command_data[2]
.sym 52856 command_data[1]
.sym 52860 fgcolor_SB_DFFE_Q_E
.sym 52861 CLK_FAST
.sym 52867 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 52868 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 52869 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 52870 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 52871 red_SB_DFFSR_Q_R
.sym 52872 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52873 fgcolor_SB_DFFE_Q_E
.sym 52874 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52885 command_data[2]
.sym 52918 command_data[0]
.sym 52923 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 52927 command_data[6]
.sym 52929 fb0.0.0.0_RDATA[81]
.sym 52930 command_data[3]
.sym 52945 fgcolor[7]
.sym 52947 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 52949 fgcolor[2]
.sym 52957 fgcolor[3]
.sym 52959 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 52960 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 52964 red_SB_DFFSR_Q_R
.sym 52965 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52966 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 52967 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52969 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 52971 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 52974 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 52977 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 52978 fgcolor[2]
.sym 52980 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 52983 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52985 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 52986 fgcolor[3]
.sym 52995 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 52997 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 52998 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 53008 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 53009 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 53010 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 53014 fgcolor[7]
.sym 53015 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 53016 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 53024 CLK_PIX_$glb_clk
.sym 53025 red_SB_DFFSR_Q_R
.sym 53026 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 53031 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[2]
.sym 53032 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 53043 DE
.sym 53046 red[1]$SB_IO_OUT
.sym 53048 green[2]$SB_IO_OUT
.sym 53049 address_reg[5]
.sym 53057 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 53058 fgcolor_SB_DFFE_Q_E
.sym 53061 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53069 fgcolor_SB_DFFE_Q_E
.sym 53070 command_data[3]
.sym 53074 command_data[0]
.sym 53118 command_data[0]
.sym 53130 command_data[3]
.sym 53146 fgcolor_SB_DFFE_Q_E
.sym 53147 CLK_FAST
.sym 53151 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 53161 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 53174 fb0.0.0.0_RDATA[164]
.sym 53175 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 53176 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 53180 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 53181 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 53182 address_reg[0]
.sym 53183 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 53272 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 53274 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 53275 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 53277 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 53278 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 53279 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 53280 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 53285 command_data[2]
.sym 53286 fb0.0.0.0_RDATA[86]
.sym 53289 command_data[3]
.sym 53292 command_data[1]
.sym 53293 address_reg[6]
.sym 53296 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 53300 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 53304 command_data[0]
.sym 53305 address_reg[6]
.sym 53306 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 53313 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 53314 address_reg[9]
.sym 53315 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 53316 address_reg[5]
.sym 53317 address_reg[7]
.sym 53318 fb0.0.0.0_RDATA[148]
.sym 53319 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 53320 fb0.0.0.0_RDATA[147]
.sym 53321 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 53325 fb0.0.0.0_RDATA[166]
.sym 53326 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 53327 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 53328 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53330 fb0.0.0.0_RDATA[86]
.sym 53331 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 53332 address_reg[4]
.sym 53334 fb0.0.0.0_RDATA[164]
.sym 53335 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 53336 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 53337 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 53338 fb0.0.0.0_RDATA[99]
.sym 53339 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 53340 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 53341 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 53342 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 53343 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 53344 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53346 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 53347 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 53348 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53349 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 53352 address_reg[5]
.sym 53353 address_reg[7]
.sym 53354 address_reg[4]
.sym 53355 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 53358 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 53359 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 53360 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53361 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 53364 fb0.0.0.0_RDATA[166]
.sym 53365 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 53366 fb0.0.0.0_RDATA[86]
.sym 53367 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 53370 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 53371 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 53372 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 53373 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 53376 fb0.0.0.0_RDATA[148]
.sym 53377 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 53378 fb0.0.0.0_RDATA[164]
.sym 53379 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 53382 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 53383 fb0.0.0.0_RDATA[147]
.sym 53384 fb0.0.0.0_RDATA[99]
.sym 53385 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 53390 address_reg[9]
.sym 53408 command_data[2]
.sym 53409 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 53412 ram_add[0]
.sym 53416 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 53417 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 53418 address_reg[9]
.sym 53419 command_data[6]
.sym 53421 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 53423 fb0.0.0.0_RDATA[101]
.sym 53424 fb0.0.0.0_RDATA[99]
.sym 53426 command_data[3]
.sym 53429 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 53430 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53438 address_reg[7]
.sym 53439 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 53445 address_reg[6]
.sym 53446 address_reg[2]
.sym 53449 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 53450 address_reg[5]
.sym 53453 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 53456 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 53458 address_reg[4]
.sym 53459 address_reg[12]
.sym 53463 address_reg[13]
.sym 53466 address_reg[3]
.sym 53471 address_reg[4]
.sym 53476 address_reg[7]
.sym 53483 address_reg[6]
.sym 53487 address_reg[5]
.sym 53493 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 53494 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 53495 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 53496 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 53501 address_reg[2]
.sym 53508 address_reg[3]
.sym 53511 address_reg[3]
.sym 53512 address_reg[13]
.sym 53513 address_reg[12]
.sym 53514 address_reg[6]
.sym 53522 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 53523 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 53524 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 53525 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 53532 address_reg[7]
.sym 53533 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53534 address_reg[2]
.sym 53537 address_reg[1]
.sym 53539 address_reg[2]
.sym 53541 fb0.0.0.0_RDATA[147]
.sym 53542 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 53543 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 53545 address_reg[12]
.sym 53548 address_reg[10]
.sym 53549 address_reg[2]
.sym 53550 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 53553 address_reg[1]
.sym 53559 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53561 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 53562 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 53564 increment[2]
.sym 53565 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53567 increment[6]
.sym 53568 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 53572 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 53574 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[0]
.sym 53576 increment[7]
.sym 53580 increment[1]
.sym 53582 increment[3]
.sym 53587 increment[4]
.sym 53588 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[1]
.sym 53589 increment[0]
.sym 53590 increment[5]
.sym 53591 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 53593 increment[0]
.sym 53594 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[0]
.sym 53597 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 53599 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[1]
.sym 53600 increment[1]
.sym 53603 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 53605 increment[2]
.sym 53606 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 53609 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 53611 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53612 increment[3]
.sym 53615 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 53617 increment[4]
.sym 53618 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53621 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 53623 increment[5]
.sym 53624 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 53627 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 53629 increment[6]
.sym 53630 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 53633 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 53635 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 53636 increment[7]
.sym 53642 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 53643 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 53644 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 53645 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 53646 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 53647 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 53648 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 53657 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 53658 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 53660 increment[2]
.sym 53661 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 53663 increment[6]
.sym 53665 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[6]
.sym 53666 increment[1]
.sym 53668 address_reg[8]
.sym 53669 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 53670 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 53671 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 53673 increment[4]
.sym 53674 address_reg[0]
.sym 53676 address_reg[10]
.sym 53677 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 53685 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 53686 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 53687 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 53693 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 53694 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 53696 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 53697 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 53704 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 53708 address_reg[10]
.sym 53710 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 53714 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 53716 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 53720 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 53723 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 53726 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 53729 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 53732 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 53735 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 53738 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 53740 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 53744 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 53746 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 53751 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 53752 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 53753 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 53754 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 53759 address_reg[10]
.sym 53764 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 53765 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 53766 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 53767 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 53768 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 53769 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[7]
.sym 53770 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 53771 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[3]
.sym 53776 command_data[3]
.sym 53777 fb0.0.0.0_RDATA[54]
.sym 53778 address_reg[2]
.sym 53780 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 53782 command_data[1]
.sym 53786 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 53787 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 53788 command_data[0]
.sym 53789 address_reg[6]
.sym 53791 increment[3]
.sym 53792 increment[1]
.sym 53793 address_reg[11]
.sym 53794 command_data[0]
.sym 53796 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 53797 address_reg_SB_DFFE_Q_E[2]
.sym 53799 address_reg[5]
.sym 53805 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 53809 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 53811 address_reg[1]
.sym 53812 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 53814 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 53815 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 53816 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 53818 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 53819 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53820 address_reg[2]
.sym 53821 increment_neg
.sym 53822 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 53825 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 53826 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 53827 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 53829 increment[1]
.sym 53831 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 53833 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 53834 increment[2]
.sym 53835 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 53838 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 53839 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 53840 increment_neg
.sym 53841 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53844 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 53845 increment_neg
.sym 53846 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53847 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 53850 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 53851 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 53852 increment_neg
.sym 53853 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53856 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 53857 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 53858 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53859 increment_neg
.sym 53862 address_reg[1]
.sym 53863 increment[1]
.sym 53864 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 53865 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 53868 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 53869 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 53870 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53871 increment_neg
.sym 53874 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 53875 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 53876 increment_neg
.sym 53877 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 53881 increment[2]
.sym 53883 address_reg[2]
.sym 53887 increment[1]
.sym 53888 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 53889 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 53890 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 53891 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 53892 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 53893 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I3[3]
.sym 53894 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 53897 address_reg[5]
.sym 53899 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 53901 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 53903 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 53904 address_reg[5]
.sym 53907 address_reg[0]
.sym 53910 address_reg[1]
.sym 53911 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 53912 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 53914 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53915 command_data[6]
.sym 53917 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 53918 command_data[3]
.sym 53921 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 53922 address_reg[8]
.sym 53928 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 53930 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53934 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 53935 command_data[1]
.sym 53936 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 53939 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 53944 increment[1]
.sym 53945 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 53946 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 53949 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 53951 address_reg_SB_DFFE_Q_E[2]
.sym 53954 command_data[0]
.sym 53956 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 53957 address_reg_SB_DFFE_Q_E[2]
.sym 53958 address_reg[6]
.sym 53959 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 53961 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 53964 address_reg[6]
.sym 53970 increment[1]
.sym 53974 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 53979 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 53980 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 53981 command_data[0]
.sym 53982 address_reg_SB_DFFE_Q_E[2]
.sym 53985 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 53991 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 53997 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 53998 command_data[1]
.sym 53999 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 54000 address_reg_SB_DFFE_Q_E[2]
.sym 54003 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 54007 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54008 CLK_FAST
.sym 54010 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 54011 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 54012 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 54013 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[2]
.sym 54014 increment_reg[1]
.sym 54015 increment_reg[2]
.sym 54016 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 54017 increment_reg[3]
.sym 54022 address_reg[1]
.sym 54024 address_reg[7]
.sym 54026 address_reg[2]
.sym 54029 address_reg[7]
.sym 54030 address_reg[5]
.sym 54032 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 54033 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 54035 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 54036 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 54037 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 54038 address_reg[9]
.sym 54039 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 54040 address_reg[10]
.sym 54041 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 54042 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 54043 address_reg[6]
.sym 54044 address_reg[12]
.sym 54052 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[1]
.sym 54054 address_reg[4]
.sym 54055 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 54056 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 54057 address_reg[6]
.sym 54058 address_reg[2]
.sym 54060 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 54062 address_reg[5]
.sym 54063 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 54064 address_reg[1]
.sym 54065 address_reg[0]
.sym 54066 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 54073 address_reg[3]
.sym 54077 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 54078 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[2]
.sym 54081 address_reg[7]
.sym 54083 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 54085 address_reg[0]
.sym 54086 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 54089 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54091 address_reg[1]
.sym 54092 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[1]
.sym 54093 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 54095 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54097 address_reg[2]
.sym 54098 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[2]
.sym 54099 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 54101 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54103 address_reg[3]
.sym 54104 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 54105 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 54107 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54109 address_reg[4]
.sym 54110 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 54111 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 54113 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54115 address_reg[5]
.sym 54116 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 54117 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 54119 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 54121 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 54122 address_reg[6]
.sym 54123 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 54125 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54127 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 54128 address_reg[7]
.sym 54129 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 54133 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 54134 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 54135 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 54136 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 54137 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 54138 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 54139 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 54140 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 54145 increment[2]
.sym 54149 address_reg_SB_DFFE_Q_5_E
.sym 54150 address_reg[4]
.sym 54157 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 54160 address_reg[8]
.sym 54161 address_reg[0]
.sym 54164 address_reg[13]
.sym 54165 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 54168 address_reg[10]
.sym 54169 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54176 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 54179 $PACKER_VCC_NET
.sym 54180 address_reg[13]
.sym 54181 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 54184 address_reg[9]
.sym 54185 address_reg[10]
.sym 54186 address_reg[11]
.sym 54187 address_reg[12]
.sym 54189 address_reg[8]
.sym 54192 address_reg_SB_DFFE_Q_5_E
.sym 54195 command_data[0]
.sym 54196 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 54201 $PACKER_VCC_NET
.sym 54202 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 54203 address_reg_SB_DFFE_Q_E[2]
.sym 54204 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 54205 increment_neg
.sym 54206 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 54208 $PACKER_VCC_NET
.sym 54209 address_reg[8]
.sym 54210 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 54212 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 54214 $PACKER_VCC_NET
.sym 54215 address_reg[9]
.sym 54216 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 54218 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 54220 $PACKER_VCC_NET
.sym 54221 address_reg[10]
.sym 54222 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 54224 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 54226 $PACKER_VCC_NET
.sym 54227 address_reg[11]
.sym 54228 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 54230 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 54232 $PACKER_VCC_NET
.sym 54233 address_reg[12]
.sym 54234 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 54238 address_reg[13]
.sym 54239 $PACKER_VCC_NET
.sym 54240 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 54243 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 54244 command_data[0]
.sym 54245 address_reg_SB_DFFE_Q_E[2]
.sym 54246 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 54249 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 54250 increment_neg
.sym 54251 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 54252 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 54253 address_reg_SB_DFFE_Q_5_E
.sym 54254 CLK_FAST
.sym 54258 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 54270 address_reg[2]
.sym 54274 address_reg[6]
.sym 54276 address_reg[4]
.sym 54278 address_reg[1]
.sym 54280 address_reg[11]
.sym 54281 command_data[0]
.sym 54282 increment_neg
.sym 54289 address_reg_SB_DFFE_Q_E[2]
.sym 54291 increment_neg
.sym 54297 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 54299 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 54300 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 54301 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 54302 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 54304 command_data[5]
.sym 54305 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 54306 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 54307 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 54308 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 54309 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 54311 command_data[4]
.sym 54313 address_reg_SB_DFFE_Q_E[2]
.sym 54315 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54318 address_reg[12]
.sym 54320 command_data[3]
.sym 54321 command_data[7]
.sym 54324 address_reg[13]
.sym 54327 command_data[6]
.sym 54328 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 54330 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 54332 address_reg[13]
.sym 54333 address_reg[12]
.sym 54342 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 54343 command_data[4]
.sym 54344 address_reg_SB_DFFE_Q_E[2]
.sym 54345 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 54348 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 54349 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 54350 command_data[5]
.sym 54351 address_reg_SB_DFFE_Q_E[2]
.sym 54354 address_reg_SB_DFFE_Q_E[2]
.sym 54355 command_data[6]
.sym 54356 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 54357 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 54360 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 54361 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 54362 command_data[7]
.sym 54363 address_reg_SB_DFFE_Q_E[2]
.sym 54372 command_data[3]
.sym 54373 address_reg_SB_DFFE_Q_E[2]
.sym 54374 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 54375 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 54376 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 54377 CLK_FAST
.sym 54399 address_reg[10]
.sym 54401 address_reg[11]
.sym 54406 address_reg[10]
.sym 54408 address_reg[11]
.sym 54411 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 54414 address_reg[8]
.sym 54423 address_reg[10]
.sym 54432 address_reg[11]
.sym 54451 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 54454 address_reg[11]
.sym 54455 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 54456 address_reg[10]
.sym 54521 address_reg[7]
.sym 54653 address_reg[0]
.sym 55263 address_reg[5]
.sym 56571 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 56575 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 56613 fgcolor_SB_DFFE_Q_E
.sym 56628 command_data[4]
.sym 56632 command_data[5]
.sym 56636 command_data[6]
.sym 56653 command_data[6]
.sym 56669 command_data[4]
.sym 56674 command_data[5]
.sym 56690 fgcolor_SB_DFFE_Q_E
.sym 56691 CLK_FAST
.sym 56697 green[2]$SB_IO_OUT
.sym 56702 red[0]$SB_IO_OUT
.sym 56704 red[1]$SB_IO_OUT
.sym 56713 fgcolor_SB_DFFE_Q_E
.sym 56718 ram_add[6]
.sym 56719 ram_add[0]
.sym 56720 ram_add[4]
.sym 56737 green[1]$SB_IO_OUT
.sym 56740 fb0.0.0.0_RDATA[245]
.sym 56748 command_data[7]
.sym 56776 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 56778 command_data[0]
.sym 56780 DE
.sym 56782 address_reg[0]
.sym 56793 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 56799 command_data[3]
.sym 56800 command_data[1]
.sym 56802 command_data[7]
.sym 56805 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56808 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 56813 command_data[1]
.sym 56819 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56822 address_reg[0]
.sym 56825 command_data[7]
.sym 56831 DE
.sym 56838 command_data[0]
.sym 56843 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 56846 address_reg[0]
.sym 56852 command_data[3]
.sym 56853 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 56854 CLK_FAST
.sym 56857 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 56878 address_reg[0]
.sym 56882 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[2]
.sym 56889 fgcolor_SB_DFFE_Q_E
.sym 56902 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 56903 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 56905 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56907 fb0.0.0.0_RDATA[245]
.sym 56908 fb0.0.0.0_RDATA[81]
.sym 56910 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56915 XPOS[1]
.sym 56920 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 56925 fb0.0.0.0_RDATA[97]
.sym 56927 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 56931 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 56933 fb0.0.0.0_RDATA[245]
.sym 56960 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 56961 fb0.0.0.0_RDATA[81]
.sym 56962 fb0.0.0.0_RDATA[97]
.sym 56963 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 56966 XPOS[1]
.sym 56967 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 56968 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56969 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56976 DE_$glb_ce
.sym 56977 CLK_FAST
.sym 56985 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 56991 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56992 ram_add[4]
.sym 56995 ram_add[2]
.sym 56996 XPOS[0]
.sym 56998 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 57002 ram_add[2]
.sym 57004 fb0.0.0.0_RDATA[2]
.sym 57011 fb0.0.0.0_RDATA[37]
.sym 57020 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 57025 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 57031 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 57034 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 57065 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 57066 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 57067 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 57068 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 57112 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 57115 fb0.0.0.0_RDATA[81]
.sym 57117 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 57119 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 57121 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 57127 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 57130 fb0.0.0.0_RDATA[32]
.sym 57132 command_data[4]
.sym 57133 command_data[7]
.sym 57146 address_reg[1]
.sym 57147 command_data[2]
.sym 57149 address_reg[2]
.sym 57152 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 57153 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57154 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 57156 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 57159 fb0.0.0.0_RDATA[101]
.sym 57163 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 57167 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 57168 fb0.0.0.0_RDATA[179]
.sym 57169 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57171 fb0.0.0.0_RDATA[37]
.sym 57173 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 57174 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 57176 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 57178 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 57179 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57188 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 57190 fb0.0.0.0_RDATA[179]
.sym 57195 command_data[2]
.sym 57207 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 57208 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 57212 fb0.0.0.0_RDATA[101]
.sym 57213 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 57214 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 57215 fb0.0.0.0_RDATA[37]
.sym 57218 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57220 address_reg[1]
.sym 57221 address_reg[2]
.sym 57227 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57237 ram_add[2]
.sym 57238 ram_add[1]
.sym 57239 ram_add[4]
.sym 57242 address_reg[1]
.sym 57244 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 57245 address_reg[2]
.sym 57249 $PACKER_VCC_NET
.sym 57251 DE
.sym 57252 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 57253 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 57254 fb0.0.0.0_RDATA[179]
.sym 57255 address_reg[7]
.sym 57256 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 57266 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 57267 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 57269 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 57271 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 57272 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 57276 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 57280 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 57286 $PACKER_VCC_NET
.sym 57289 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 57294 $PACKER_VCC_NET
.sym 57298 $nextpnr_ICESTORM_LC_10$O
.sym 57300 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 57304 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[2]
.sym 57306 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 57307 $PACKER_VCC_NET
.sym 57310 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[3]
.sym 57313 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 57316 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[4]
.sym 57319 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 57322 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[5]
.sym 57324 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 57325 $PACKER_VCC_NET
.sym 57328 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[6]
.sym 57331 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 57334 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[7]
.sym 57336 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 57337 $PACKER_VCC_NET
.sym 57340 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 57343 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 57354 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 57355 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 57360 fb0.0.0.0_RDATA[213]
.sym 57361 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 57362 address_reg[10]
.sym 57365 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 57366 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 57370 address_reg[0]
.sym 57371 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 57372 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57374 address_reg[11]
.sym 57378 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 57379 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[2]
.sym 57383 cur_char[2]
.sym 57384 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 57397 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 57409 $PACKER_VCC_NET
.sym 57410 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 57412 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 57413 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 57415 address_reg[12]
.sym 57417 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57419 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 57420 address_reg[8]
.sym 57421 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[9]
.sym 57423 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 57424 $PACKER_VCC_NET
.sym 57427 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[10]
.sym 57429 $PACKER_VCC_NET
.sym 57430 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 57433 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CI[11]
.sym 57435 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 57436 $PACKER_VCC_NET
.sym 57439 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 57442 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 57447 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 57449 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 57452 address_reg[12]
.sym 57460 address_reg[8]
.sym 57464 address_reg[12]
.sym 57466 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57471 fb0_char_SB_LUT4_O_5_I2[2]
.sym 57473 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 57474 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[2]
.sym 57475 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 57476 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 57477 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 57487 ram_add[4]
.sym 57488 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 57489 address_reg[11]
.sym 57490 XPOS[2]
.sym 57492 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 57493 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 57497 address_reg[13]
.sym 57499 cur_char[3]
.sym 57500 cur_char[1]
.sym 57501 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 57504 fb0_char_SB_LUT4_O_5_I2[2]
.sym 57506 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 57519 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 57520 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 57521 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 57525 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[7]
.sym 57526 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 57527 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[3]
.sym 57529 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 57531 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[2]
.sym 57532 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[1]
.sym 57535 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 57536 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[5]
.sym 57537 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[6]
.sym 57539 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 57541 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[4]
.sym 57542 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[5]
.sym 57543 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 57544 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57546 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 57547 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 57550 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 57552 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[1]
.sym 57553 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 57554 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 57556 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 57558 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[2]
.sym 57559 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 57560 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 57562 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 57564 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[3]
.sym 57565 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 57566 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 57568 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 57570 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[5]
.sym 57571 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[4]
.sym 57572 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 57574 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 57576 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 57577 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[5]
.sym 57578 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 57580 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 57582 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 57583 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[6]
.sym 57584 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 57586 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 57588 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[7]
.sym 57589 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 57590 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 57594 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[5]
.sym 57595 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 57596 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 57597 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 57598 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[1]
.sym 57599 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[4]
.sym 57600 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[5]
.sym 57601 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 57606 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 57607 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 57610 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 57611 fb0.0.0.0_RDATA[305]
.sym 57613 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 57615 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 57616 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 57620 command_data[7]
.sym 57625 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 57626 fb0.0.0.0_RDATA[32]
.sym 57627 increment[2]
.sym 57630 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 57636 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 57639 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 57640 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 57643 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 57645 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 57646 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 57647 address_reg[12]
.sym 57648 address_reg[9]
.sym 57649 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 57650 address_reg[10]
.sym 57653 address_reg[3]
.sym 57654 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 57655 address_reg[11]
.sym 57657 address_reg[13]
.sym 57658 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 57662 address_reg[5]
.sym 57665 address_reg[7]
.sym 57666 address_reg[8]
.sym 57667 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 57669 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 57670 address_reg[8]
.sym 57671 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 57673 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 57675 address_reg[9]
.sym 57676 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 57677 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 57679 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 57681 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 57682 address_reg[10]
.sym 57683 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 57685 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 57687 address_reg[11]
.sym 57688 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 57689 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 57692 address_reg[13]
.sym 57693 address_reg[12]
.sym 57695 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 57698 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 57700 address_reg[7]
.sym 57704 address_reg[5]
.sym 57705 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 57706 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 57707 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 57711 address_reg[3]
.sym 57713 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 57717 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 57718 increment_SB_LUT4_O_7_I1[2]
.sym 57719 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[2]
.sym 57720 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 57721 increment_SB_LUT4_O_6_I0[0]
.sym 57722 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 57723 increment_SB_LUT4_O_7_I1[0]
.sym 57724 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_I3[2]
.sym 57729 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 57732 fb0.0.0.0_RCLKE
.sym 57733 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 57735 address_reg[12]
.sym 57736 address_reg[9]
.sym 57738 address_reg[10]
.sym 57740 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 57741 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57742 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 57744 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 57747 address_reg[7]
.sym 57748 DE
.sym 57750 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 57752 address_reg[0]
.sym 57758 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 57759 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 57763 increment_reg[2]
.sym 57764 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 57765 address_reg[7]
.sym 57767 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57768 address_reg[0]
.sym 57770 increment_reg[1]
.sym 57772 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I3[3]
.sym 57773 increment_reg[3]
.sym 57774 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 57775 increment_SB_LUT4_O_7_I1[2]
.sym 57776 increment_SB_LUT4_O_7_I1[1]
.sym 57777 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 57779 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57780 increment_SB_LUT4_O_7_I1[0]
.sym 57782 increment_SB_LUT4_O_7_I1[3]
.sym 57784 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[2]
.sym 57785 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 57787 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 57789 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 57791 increment_SB_LUT4_O_7_I1[0]
.sym 57792 increment_SB_LUT4_O_7_I1[3]
.sym 57793 increment_SB_LUT4_O_7_I1[1]
.sym 57794 increment_SB_LUT4_O_7_I1[2]
.sym 57797 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[2]
.sym 57798 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 57800 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 57803 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 57804 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 57805 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 57806 address_reg[0]
.sym 57809 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[2]
.sym 57810 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 57811 address_reg[7]
.sym 57812 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 57815 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 57817 increment_SB_LUT4_O_7_I1[0]
.sym 57818 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 57821 increment_SB_LUT4_O_7_I1[3]
.sym 57822 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 57823 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I3[3]
.sym 57824 increment_SB_LUT4_O_7_I1[1]
.sym 57827 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 57828 increment_reg[1]
.sym 57829 increment_reg[3]
.sym 57830 increment_reg[2]
.sym 57834 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57835 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57836 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 57840 increment_SB_LUT4_O_7_I1[3]
.sym 57841 increment_SB_LUT4_O_6_I2[1]
.sym 57842 increment_SB_LUT4_O_7_I1[1]
.sym 57843 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 57844 increment[2]
.sym 57845 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57846 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57847 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 57854 address_reg[0]
.sym 57864 address_reg[1]
.sym 57865 address_reg[11]
.sym 57866 fb0.0.0.0_RDATA[288]
.sym 57868 increment_SB_LUT4_O_6_I0[0]
.sym 57869 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57871 cur_char[2]
.sym 57874 fb0.0.0.0_RDATA[260]
.sym 57881 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57884 command_data[3]
.sym 57887 address_reg[4]
.sym 57889 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57890 command_data[4]
.sym 57892 increment_reg_SB_DFFE_Q_E
.sym 57899 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 57902 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57903 address_reg[6]
.sym 57908 command_data[5]
.sym 57909 increment[2]
.sym 57910 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57911 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57912 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 57914 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 57920 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57921 address_reg[4]
.sym 57922 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57923 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 57927 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57928 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57929 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57932 increment[2]
.sym 57939 command_data[3]
.sym 57947 command_data[4]
.sym 57950 address_reg[6]
.sym 57951 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 57952 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 57953 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57957 command_data[5]
.sym 57960 increment_reg_SB_DFFE_Q_E
.sym 57961 CLK_FAST
.sym 57964 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 57965 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 57966 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 57967 increment_SB_LUT4_O_7_I3[3]
.sym 57968 increment_SB_LUT4_O_6_I0[2]
.sym 57969 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 57970 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[1]
.sym 57988 ram_add[2]
.sym 57991 cur_char[3]
.sym 57993 cur_char[1]
.sym 57996 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 57997 fb0.0.0.0_RDATA[18]
.sym 58004 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 58005 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 58006 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 58007 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 58008 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 58009 increment_reg[2]
.sym 58010 address_reg[0]
.sym 58011 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 58012 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 58014 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 58015 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 58016 increment_reg[1]
.sym 58017 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 58018 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58019 increment_reg[3]
.sym 58020 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 58026 increment_neg
.sym 58033 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 58034 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 58035 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 58037 increment_reg[3]
.sym 58038 increment_reg[2]
.sym 58039 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 58040 increment_reg[1]
.sym 58043 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 58044 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 58045 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58046 increment_neg
.sym 58049 increment_neg
.sym 58050 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58051 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 58052 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 58055 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58056 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 58057 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 58058 increment_neg
.sym 58061 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 58062 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58063 increment_neg
.sym 58064 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 58067 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58068 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 58069 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 58070 increment_neg
.sym 58073 increment_neg
.sym 58074 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 58075 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 58076 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 58080 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 58082 address_reg[0]
.sym 58118 fb0.0.0.0_RDATA[32]
.sym 58134 address_reg[8]
.sym 58137 address_reg[9]
.sym 58173 address_reg[8]
.sym 58175 address_reg[9]
.sym 58223 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 58225 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 58227 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 58347 address_reg[0]
.sym 58361 fb0.0.0.0_RDATA[257]
.sym 58366 fb0.0.0.0_RDATA[260]
.sym 58470 ram_add[0]
.sym 58476 address_reg[11]
.sym 58479 cur_char[3]
.sym 58488 command_data[0]
.sym 58490 cur_char[1]
.sym 58594 address_reg[10]
.sym 58595 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 58596 address_reg[11]
.sym 58603 fb0.0.0.0_RDATA[22]
.sym 58848 fb0.0.0.0_RDATA[257]
.sym 58858 fb0.0.0.0_RDATA[260]
.sym 59220 ram_add[2]
.sym 59464 ram_add[2]
.sym 59584 DATA[7]$SB_IO_IN
.sym 59831 DATA[6]$SB_IO_IN
.sym 60082 $PACKER_GND_NET
.sym 60374 green[1]$SB_IO_OUT
.sym 60398 green[1]$SB_IO_OUT
.sym 60459 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 60461 command_data[4]
.sym 60465 command_data[5]
.sym 60489 command_data[5]
.sym 60510 command_data[4]
.sym 60520 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 60521 CLK_FAST
.sym 60582 fb0.0.0.0_RDATA[82]
.sym 60587 command_data[6]
.sym 60605 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 60608 red_SB_DFFSR_Q_R
.sym 60614 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 60618 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 60624 fgcolor[4]
.sym 60625 fgcolor[5]
.sym 60626 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 60629 fgcolor[6]
.sym 60637 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 60639 fgcolor[4]
.sym 60640 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 60667 fgcolor[5]
.sym 60669 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 60670 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 60680 fgcolor[6]
.sym 60681 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 60682 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 60684 CLK_PIX_$glb_clk
.sym 60685 red_SB_DFFSR_Q_R
.sym 60697 ram_add[2]
.sym 60698 red[2]$SB_IO_OUT
.sym 60700 red[0]$SB_IO_OUT
.sym 60701 ram_add[1]
.sym 60745 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 60752 command_data[6]
.sym 60769 command_data[6]
.sym 60806 red_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 60807 CLK_FAST
.sym 60821 ram_add[3]
.sym 60823 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 60825 fb0.0.0.0_RDATA[245]
.sym 60826 fb0.0.0.0_RDATA[240]
.sym 60828 ram_add[3]
.sym 60830 command_data[4]
.sym 60831 fb0.0.5.0_RCLKE
.sym 60833 address_reg[6]
.sym 60837 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 60850 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 60855 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 60858 fb0.0.0.0_RDATA[82]
.sym 60866 fb0.0.0.0_RDATA[2]
.sym 60919 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 60920 fb0.0.0.0_RDATA[82]
.sym 60921 fb0.0.0.0_RDATA[2]
.sym 60922 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 60944 address_reg[7]
.sym 60947 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 60948 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 60951 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 60953 ram_add[6]
.sym 60955 ram_add[7]
.sym 61067 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 61070 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 61071 fb0.0.12.0_RCLKE
.sym 61072 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 61076 ram_add[5]
.sym 61077 fb0.0.13.0_RCLKE
.sym 61078 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 61086 fb0.0.0.0_RDATA[53]
.sym 61087 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 61089 fb0.0.0.0_RDATA[48]
.sym 61103 address_reg[10]
.sym 61118 address_reg[11]
.sym 61143 address_reg[11]
.sym 61144 address_reg[10]
.sym 61182 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 61190 fb0.0.0.0_RDATA[2]
.sym 61191 fb0.0.0.0_RDATA[38]
.sym 61197 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 61201 fb0.0.0.0_RDATA[37]
.sym 61213 address_reg[4]
.sym 61230 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61232 fb0.0.0.0_RDATA[32]
.sym 61240 fb0.0.0.0_RDATA[4]
.sym 61245 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 61247 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 61249 fb0.0.0.0_RDATA[48]
.sym 61288 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61289 fb0.0.0.0_RDATA[48]
.sym 61290 fb0.0.0.0_RDATA[32]
.sym 61291 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 61294 fb0.0.0.0_RDATA[4]
.sym 61296 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 61307 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 61316 fb0.0.9.0_RCLKE
.sym 61317 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 61322 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 61323 fb0.0.3.0_RCLKE
.sym 61324 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 61325 address_reg[6]
.sym 61326 fb0.0.0.0_RDATA[4]
.sym 61328 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 61329 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61331 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 61336 fb0.0.0.0_RDATA[36]
.sym 61343 fb0.0.0.0_RDATA[36]
.sym 61344 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 61348 fb0.0.0.0_RDATA[305]
.sym 61349 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61351 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61352 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 61353 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[2]
.sym 61355 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 61356 address_reg[11]
.sym 61357 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 61363 increment[2]
.sym 61365 fb0.0.0.0_RDATA[33]
.sym 61366 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 61368 address_reg[2]
.sym 61372 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 61373 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 61375 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 61376 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 61377 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 61378 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 61387 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 61388 fb0.0.0.0_RDATA[33]
.sym 61389 fb0.0.0.0_RDATA[305]
.sym 61390 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61393 increment[2]
.sym 61395 address_reg[2]
.sym 61399 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 61401 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[2]
.sym 61402 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 61405 fb0.0.0.0_RDATA[36]
.sym 61406 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61414 address_reg[11]
.sym 61429 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 61436 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 61437 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 61438 ram_add[7]
.sym 61441 address_reg[0]
.sym 61442 fb0.0.0.0_RDATA[179]
.sym 61443 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 61445 ram_add[7]
.sym 61447 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 61451 fb0.0.0.0_RDATA[33]
.sym 61453 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 61465 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 61466 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 61476 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 61479 increment_SB_LUT4_O_7_I1[0]
.sym 61480 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 61482 address_reg[1]
.sym 61483 address_reg[4]
.sym 61487 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 61488 address_reg[3]
.sym 61489 increment[1]
.sym 61492 address_reg[5]
.sym 61494 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 61495 address_reg[0]
.sym 61496 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 61498 address_reg[5]
.sym 61500 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 61504 increment[1]
.sym 61506 address_reg[1]
.sym 61510 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 61511 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 61516 increment_SB_LUT4_O_7_I1[0]
.sym 61517 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 61518 address_reg[3]
.sym 61519 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 61523 increment[1]
.sym 61525 address_reg[1]
.sym 61529 address_reg[4]
.sym 61531 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 61534 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 61536 address_reg[5]
.sym 61541 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 61542 address_reg[0]
.sym 61559 fb0.0.0.0_RDATA[309]
.sym 61560 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 61564 address_reg[3]
.sym 61565 fb0.0.1.0_RCLKE
.sym 61568 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61570 address_reg[1]
.sym 61573 command_data[5]
.sym 61575 command_data[3]
.sym 61576 command_data[2]
.sym 61578 fb0.0.0.0_RDATA[181]
.sym 61579 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 61582 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 61589 increment_SB_LUT4_O_6_I2[1]
.sym 61592 increment_SB_LUT4_O_6_I0[0]
.sym 61595 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 61597 increment_SB_LUT4_O_6_I2[1]
.sym 61601 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 61608 increment_reg[1]
.sym 61611 increment_reg[3]
.sym 61612 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61617 increment_reg[2]
.sym 61619 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_I3[2]
.sym 61621 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_I3[2]
.sym 61622 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 61623 increment_SB_LUT4_O_6_I2[1]
.sym 61627 increment_reg[3]
.sym 61628 increment_reg[1]
.sym 61629 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61630 increment_reg[2]
.sym 61633 increment_reg[2]
.sym 61634 increment_reg[3]
.sym 61636 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61639 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61640 increment_reg[2]
.sym 61641 increment_reg[3]
.sym 61642 increment_reg[1]
.sym 61645 increment_reg[1]
.sym 61646 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61647 increment_reg[2]
.sym 61648 increment_reg[3]
.sym 61652 increment_SB_LUT4_O_6_I0[0]
.sym 61654 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 61658 increment_SB_LUT4_O_6_I2[1]
.sym 61659 increment_SB_LUT4_O_6_I0[0]
.sym 61663 increment_reg[3]
.sym 61664 increment_reg[2]
.sym 61665 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61666 increment_reg[1]
.sym 61682 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 61684 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 61711 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61712 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61715 increment_reg[1]
.sym 61716 increment_reg[2]
.sym 61720 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61721 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 61722 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 61723 increment_SB_LUT4_O_7_I3[3]
.sym 61724 increment_SB_LUT4_O_6_I0[2]
.sym 61726 increment_reg[3]
.sym 61732 increment_SB_LUT4_O_6_I0[0]
.sym 61735 increment_SB_LUT4_O_7_I1[3]
.sym 61736 increment_SB_LUT4_O_6_I2[1]
.sym 61744 increment_reg[1]
.sym 61746 increment_reg[3]
.sym 61747 increment_reg[2]
.sym 61750 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 61751 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 61756 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61757 increment_SB_LUT4_O_7_I3[3]
.sym 61758 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61762 increment_SB_LUT4_O_7_I1[3]
.sym 61763 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61764 increment_SB_LUT4_O_7_I3[3]
.sym 61765 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61768 increment_SB_LUT4_O_6_I0[2]
.sym 61769 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61770 increment_SB_LUT4_O_6_I2[1]
.sym 61771 increment_SB_LUT4_O_6_I0[0]
.sym 61776 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 61777 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 61780 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61782 increment_SB_LUT4_O_6_I0[2]
.sym 61783 increment_SB_LUT4_O_6_I0[0]
.sym 61786 increment_SB_LUT4_O_6_I0[0]
.sym 61787 increment_SB_LUT4_O_6_I0[2]
.sym 61789 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 61806 command_data[4]
.sym 61807 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61809 fb0.0.11.0_RCLKE
.sym 61811 fb0.0.0.0_RDATA[5]
.sym 61812 command_data[0]
.sym 61813 command_data[7]
.sym 61815 command_data[7]
.sym 61816 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 61818 fb0.0.0.0_RDATA[146]
.sym 61821 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 61822 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 61824 address_reg[6]
.sym 61825 fb0.0.0.0_RDATA[4]
.sym 61827 address_reg[5]
.sym 61828 fb0.0.0.0_RDATA[35]
.sym 61838 address_reg[0]
.sym 61842 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 61849 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[1]
.sym 61854 increment_reg[1]
.sym 61855 $PACKER_VCC_NET
.sym 61858 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61863 increment_reg[2]
.sym 61865 increment_reg[3]
.sym 61866 $nextpnr_ICESTORM_LC_17$O
.sym 61869 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[1]
.sym 61872 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[2]
.sym 61874 increment_reg[1]
.sym 61875 $PACKER_VCC_NET
.sym 61876 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[1]
.sym 61878 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[3]
.sym 61880 $PACKER_VCC_NET
.sym 61881 increment_reg[2]
.sym 61882 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[2]
.sym 61884 $nextpnr_ICESTORM_LC_18$I3
.sym 61886 increment_reg[3]
.sym 61887 $PACKER_VCC_NET
.sym 61888 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[3]
.sym 61890 $nextpnr_ICESTORM_LC_18$COUT
.sym 61892 $PACKER_VCC_NET
.sym 61894 $nextpnr_ICESTORM_LC_18$I3
.sym 61899 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61900 $nextpnr_ICESTORM_LC_18$COUT
.sym 61904 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 61905 address_reg[0]
.sym 61906 $PACKER_VCC_NET
.sym 61909 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 61929 address_reg[7]
.sym 61932 cur_char[4]
.sym 61934 address_reg[0]
.sym 61936 DE
.sym 61939 address_reg[7]
.sym 62051 cur_char[2]
.sym 62052 address_reg[1]
.sym 62056 fb0.0.0.0_RDATA[288]
.sym 62057 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 62061 fb0.0.0.0_RDATA[256]
.sym 62063 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 62066 command_data[5]
.sym 62068 fb0.0.0.0_RDATA[176]
.sym 62070 fb0.0.0.0_RDATA[181]
.sym 62071 command_data[5]
.sym 62072 $PACKER_VCC_NET
.sym 62173 ram_add[2]
.sym 62174 ram_add[2]
.sym 62182 fb0.0.0.0_RDATA[18]
.sym 62184 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 62197 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 62303 fb0.0.0.0_RDATA[17]
.sym 62304 fb0.0.18.0_WCLKE
.sym 62305 fb0.0.0.0_RDATA[21]
.sym 62308 fb0.0.0.0_RDATA[32]
.sym 62309 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 62312 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 62314 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62316 fb0.0.0.0_RDATA[4]
.sym 62317 address_reg[6]
.sym 62318 command_data[4]
.sym 62319 address_reg[5]
.sym 62320 fb0.0.0.0_RDATA[35]
.sym 62556 fb0.0.0.0_RDATA[178]
.sym 62560 fb0.0.0.0_RDATA[176]
.sym 62562 fb0.0.0.0_RDATA[181]
.sym 62563 command_data[6]
.sym 62566 command_data[5]
.sym 62670 command_data[0]
.sym 62672 cur_char[1]
.sym 62675 cur_char[3]
.sym 62798 fb0.0.0.0_RDATA[22]
.sym 62804 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 62806 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62808 fb0.0.0.0_RDATA[4]
.sym 62809 address_reg[6]
.sym 62810 command_data[4]
.sym 62811 address_reg[5]
.sym 62812 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 62921 $PACKER_VCC_NET
.sym 62923 fb0.0.1.0_WCLKE
.sym 63036 fb0.0.0.0_RDATA[257]
.sym 63038 fb0.0.0.0_RDATA[260]
.sym 63166 ram_add[3]
.sym 63295 fb0.0.0.0_RDATA[4]
.sym 63296 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 63303 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 63405 $PACKER_VCC_NET
.sym 63408 ram_add[2]
.sym 63650 ram_add[2]
.sym 63777 EN$SB_IO_IN
.sym 63780 $PACKER_GND_NET
.sym 63896 $PACKER_VCC_NET
.sym 63898 cur_char[6]
.sym 63899 $PACKER_VCC_NET
.sym 63905 $PACKER_VCC_NET
.sym 63906 $PACKER_VCC_NET
.sym 63913 DATA[3]$SB_IO_IN
.sym 64130 DATA[5]$SB_IO_IN
.sym 64132 DATA[3]$SB_IO_IN
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64378 fb0.0.15.0_RCLKE
.sym 64389 green[2]$SB_IO_OUT
.sym 64529 ram_add[2]
.sym 64530 address_reg[6]
.sym 64531 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 64533 command_data[1]
.sym 64536 fb0.0.0.0_RDATA[243]
.sym 64538 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64654 command_data[0]
.sym 64673 address_reg[2]
.sym 64674 address_reg[1]
.sym 64776 ram_add[6]
.sym 64777 fb0.0.14.0_RCLKE
.sym 64779 command_data[6]
.sym 64781 ram_add[6]
.sym 64782 fb0.0.0.0_RDATA[50]
.sym 64784 fb0.0.0.0_RDATA[82]
.sym 64898 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 64901 ram_add[0]
.sym 64902 fb0_char_SB_LUT4_O_I1[2]
.sym 64905 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 64906 command_data[4]
.sym 64907 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 64908 ram_add[0]
.sym 64921 address_reg[2]
.sym 65021 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 65022 address_reg[6]
.sym 65023 command_data[1]
.sym 65026 ram_add[7]
.sym 65027 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 65028 fb0.0.0.0_RDATA[34]
.sym 65029 ram_add[7]
.sym 65030 fb0.0.0.0_RDATA[210]
.sym 65031 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 65032 fb0.0.0.0_RDATA[150]
.sym 65035 ram_add[0]
.sym 65053 fb0.0.0.0_RDATA[53]
.sym 65060 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 65108 fb0.0.0.0_RDATA[53]
.sym 65110 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 65144 command_data[4]
.sym 65148 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 65149 command_data[0]
.sym 65150 cur_char[5]
.sym 65154 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 65157 address_reg[5]
.sym 65158 fb0.0.0.0_RDATA[147]
.sym 65166 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65177 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 65178 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 65182 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 65185 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 65242 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 65243 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 65244 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 65245 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 65268 fb0.0.0.0_RDATA[53]
.sym 65269 fb0.0.0.0_RDATA[258]
.sym 65270 fb0.0.0.0_RDATA[48]
.sym 65272 command_data[5]
.sym 65273 command_data[2]
.sym 65274 command_data[3]
.sym 65276 command_data[6]
.sym 65278 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 65288 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 65304 fb0.0.0.0_RDATA[229]
.sym 65309 fb0.0.0.0_RDATA[309]
.sym 65326 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65327 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 65359 fb0.0.0.0_RDATA[229]
.sym 65360 fb0.0.0.0_RDATA[309]
.sym 65361 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 65362 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 65390 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 65391 address_reg[4]
.sym 65392 address_reg[3]
.sym 65394 fb0.0.0.0_RDATA[294]
.sym 65395 command_data[4]
.sym 65398 address_reg[4]
.sym 65399 cur_char[0]
.sym 65400 fb0.0.0.0_RDATA[229]
.sym 65514 command_data[1]
.sym 65515 fb0.0.0.0_RDATA[36]
.sym 65516 address_reg[5]
.sym 65517 address_reg[5]
.sym 65519 address_reg[6]
.sym 65521 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 65522 fb0.0.0.0_RDATA[194]
.sym 65523 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 65636 address_reg[2]
.sym 65638 address_reg[3]
.sym 65640 fb0.0.0.0_RDATA[33]
.sym 65642 address_reg[1]
.sym 65644 address_reg[2]
.sym 65645 address_reg[1]
.sym 65649 fb0.0.0.0_RDATA[147]
.sym 65655 address_reg[5]
.sym 65759 command_data[2]
.sym 65760 $PACKER_VCC_NET
.sym 65761 command_data[2]
.sym 65762 command_data[3]
.sym 65763 fb0.0.16.0_RCLKE
.sym 65765 command_data[6]
.sym 65766 command_data[5]
.sym 65767 fb0.0.18.0_RCLKE
.sym 65769 command_data[1]
.sym 65770 fb0.0.0.0_RDATA[291]
.sym 65776 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 65887 command_data[4]
.sym 65894 address_reg[1]
.sym 65905 address_reg[2]
.sym 66005 address_reg[6]
.sym 66007 fb0.0.0.0_RDATA[20]
.sym 66008 command_data[4]
.sym 66010 command_data[1]
.sym 66012 address_reg[5]
.sym 66013 fb0.0.2.0_RCLKE
.sym 66014 fb0.0.0.0_RDATA[146]
.sym 66015 command_data[4]
.sym 66016 ram_add[4]
.sym 66026 address_reg[11]
.sym 66027 address_reg[10]
.sym 66134 command_data[3]
.sym 66135 command_data[2]
.sym 66136 command_data[6]
.sym 66139 command_data[5]
.sym 66144 address_reg[7]
.sym 66148 address_reg[5]
.sym 66251 command_data[6]
.sym 66252 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 66254 command_data[6]
.sym 66255 $PACKER_VCC_NET
.sym 66256 command_data[5]
.sym 66257 command_data[1]
.sym 66258 address_reg[1]
.sym 66261 $PACKER_VCC_NET
.sym 66262 command_data[1]
.sym 66268 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 66376 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 66386 address_reg[2]
.sym 66500 char_data_line[5]
.sym 66504 fb0.0.0.0_RDATA[35]
.sym 66505 char_data_line[6]
.sym 66508 fb0.0.0.0_RDATA[19]
.sym 66633 address_reg[5]
.sym 66744 fb0.0.0.0_RDATA[181]
.sym 66746 fb0.0.0.0_RDATA[176]
.sym 66748 command_data[6]
.sym 66749 command_data[5]
.sym 66752 fb0.0.0.0_RDATA[178]
.sym 66753 $PACKER_VCC_NET
.sym 66886 address_reg[2]
.sym 66992 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66994 address_reg[6]
.sym 66996 address_reg[5]
.sym 66999 command_data[4]
.sym 67000 address_reg[6]
.sym 67004 ram_add[0]
.sym 67111 DATA[5]$SB_IO_IN
.sym 67133 address_reg[5]
.sym 67246 ram_add[6]
.sym 67484 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 67486 fb0.0.0.0_RDATA[4]
.sym 67492 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 67961 DATA[4]$SB_IO_IN
.sym 67999 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68025 $PACKER_VCC_NET
.sym 68036 green[2]$SB_IO_OUT
.sym 68060 green[2]$SB_IO_OUT
.sym 68095 CLK_CPU$SB_IO_IN
.sym 68187 CLK_CPU$SB_IO_IN
.sym 68190 fb0.0.15.0_WCLKE
.sym 68193 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 68245 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 68348 fb0.0.5.0_MASK
.sym 68355 fb0.0.5.0_WCLKE
.sym 68363 address_reg[1]
.sym 68364 red[1]$SB_IO_OUT
.sym 68370 address_reg[2]
.sym 68371 address_reg[5]
.sym 68373 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 68477 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 68495 fb0.0.13.0_WCLKE
.sym 68496 fb0.0.0.0_RDATA[196]
.sym 68499 fb0.0.0.0_RDATA[244]
.sym 68501 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 68503 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 68594 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 68595 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 68596 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68598 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 68599 fb0_char_SB_LUT4_O_I1[2]
.sym 68600 fb0.0.13.0_WCLKE
.sym 68601 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 68607 command_data[2]
.sym 68608 fb0.0.0.0_RDATA[86]
.sym 68611 address_reg[2]
.sym 68614 command_data[3]
.sym 68615 address_reg[6]
.sym 68617 command_data[1]
.sym 68619 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 68620 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 68622 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 68624 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 68626 ram_add[2]
.sym 68627 XPOS[0]
.sym 68717 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 68718 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 68719 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 68720 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 68721 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 68722 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 68734 ram_add[0]
.sym 68736 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 68741 fb0.0.3.0_WCLKE
.sym 68744 fb0.0.0.0_RDATA[225]
.sym 68747 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 68751 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 68841 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 68843 fb0.0.3.0_MASK
.sym 68845 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 68846 fb0.0.3.0_WCLKE
.sym 68852 address_reg[5]
.sym 68857 address_reg[2]
.sym 68859 address_reg[1]
.sym 68861 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 68864 ram_add[1]
.sym 68868 ram_add[2]
.sym 68870 address_reg[10]
.sym 68871 ram_add[1]
.sym 68872 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 68875 ram_add[4]
.sym 68963 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 68978 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 68982 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 68990 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 68992 fb0.0.0.0_RDATA[196]
.sym 68995 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 68998 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 69087 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 69089 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 69090 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 69091 fb0.0.12.0_WCLKE
.sym 69092 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69099 address_reg[2]
.sym 69100 fb0.0.0.0_RDATA[54]
.sym 69104 command_data[1]
.sym 69108 command_data[3]
.sym 69111 ram_add[2]
.sym 69113 ram_add[4]
.sym 69114 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69115 XPOS[0]
.sym 69118 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69121 XPOS[2]
.sym 69209 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 69211 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 69212 fb0.0.14.0_WCLKE
.sym 69214 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 69215 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 69224 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 69230 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 69232 ram_add[0]
.sym 69237 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 69240 fb0.0.0.0_RDATA[225]
.sym 69243 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 69345 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 69346 address_reg[2]
.sym 69347 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 69349 address_reg[1]
.sym 69351 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 69354 address_reg[7]
.sym 69355 address_reg[5]
.sym 69356 ram_add[1]
.sym 69360 ram_add[2]
.sym 69361 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 69363 ram_add[1]
.sym 69365 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 69366 fb0.0.0.0_RCLKE
.sym 69367 ram_add[4]
.sym 69486 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69580 fb0.0.9.0_MASK
.sym 69585 fb0.0.9.0_WCLKE
.sym 69591 address_reg[2]
.sym 69593 address_reg[1]
.sym 69594 address_reg[4]
.sym 69596 address_reg[6]
.sym 69606 ram_add[4]
.sym 69607 XPOS[0]
.sym 69609 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69610 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69613 XPOS[2]
.sym 69721 address_reg[10]
.sym 69723 address_reg[11]
.sym 69728 address_reg[10]
.sym 69827 fb0.0.18.0_MASK
.sym 69828 fb0.0.18.0_WCLKE
.sym 69836 fb0.0.0.0_RDATA[147]
.sym 69843 address_reg[7]
.sym 69848 ram_add[1]
.sym 69852 ram_add[2]
.sym 69856 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 69858 fb0.0.0.0_RCLKE
.sym 69859 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 69955 ram_add[0]
.sym 69958 ram_add[0]
.sym 69976 address_reg[0]
.sym 69977 fb0.0.2.0_WCLKE
.sym 69982 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70071 fb0.0.2.0_WCLKE
.sym 70077 fb0.0.2.0_MASK
.sym 70083 address_reg[1]
.sym 70084 address_reg[2]
.sym 70094 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70095 XPOS[0]
.sym 70096 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 70098 char_data_line[2]
.sym 70099 ram_add[0]
.sym 70101 XPOS[2]
.sym 70103 ram_add[4]
.sym 70195 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70198 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70199 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70200 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 70209 address_reg[11]
.sym 70212 address_reg[10]
.sym 70220 address_reg[10]
.sym 70222 address_reg[11]
.sym 70223 address_reg[10]
.sym 70226 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 70319 fb0.0.11.0_MASK
.sym 70320 fb0.0.11.0_WCLKE
.sym 70335 address_reg[7]
.sym 70339 address_reg[5]
.sym 70340 ram_add[1]
.sym 70345 ram_add[1]
.sym 70348 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 70350 fb0.0.0.0_RCLKE
.sym 70445 fb0.0.1.0_WCLKE
.sym 70446 fb0.0.1.0_MASK
.sym 70453 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 70469 address_reg[0]
.sym 70474 char_data_line[4]
.sym 70583 address_reg[2]
.sym 70585 address_reg[5]
.sym 70589 char_data_line[2]
.sym 70591 ram_add[4]
.sym 70592 ram_add[0]
.sym 70718 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 70809 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 70811 fb0.0.16.0_WCLKE
.sym 70832 ram_add[1]
.sym 70838 fb0.0.0.0_RCLKE
.sym 70942 DATA[4]$SB_IO_IN
.sym 70958 char_data_line[4]
.sym 70966 address_reg[0]
.sym 71054 fb0.0.0.0_WCLKE
.sym 71061 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71071 address_reg[2]
.sym 71085 char_data_line[2]
.sym 71199 ram_add[0]
.sym 71210 DATA[7]$SB_IO_IN
.sym 71304 $PACKER_GND_NET
.sym 71322 address_reg[5]
.sym 71454 char_data_line[4]
.sym 71455 DATA[6]$SB_IO_IN
.sym 71697 DATA[7]$SB_IO_IN
.sym 71792 DATA[7]$SB_IO_IN
.sym 71794 DATA[6]$SB_IO_IN
.sym 72018 CLK_12M$SB_IO_IN
.sym 72021 fb0.0.0.0_RDATA[246]
.sym 72022 fb0.0.0.0_RDATA[245]
.sym 72023 fb0.0.0.0_RDATA[244]
.sym 72024 fb0.0.0.0_RDATA[243]
.sym 72025 fb0.0.0.0_RDATA[242]
.sym 72026 fb0.0.0.0_RDATA[241]
.sym 72027 fb0.0.0.0_RDATA[240]
.sym 72032 ram_add[4]
.sym 72035 ram_add[0]
.sym 72041 ram_add[6]
.sym 72048 $PACKER_VCC_NET
.sym 72049 red[2]$SB_IO_OUT
.sym 72052 ram_add[1]
.sym 72061 command_data[7]
.sym 72064 fb0.0.0.0_RDATA[240]
.sym 72066 ram_add[3]
.sym 72068 fb0.0.15.0_WCLKE
.sym 72069 command_data[4]
.sym 72071 fb0.0.0.0_RDATA[245]
.sym 72074 ram_add[6]
.sym 72075 address_reg[7]
.sym 72076 ram_add[7]
.sym 72077 fb0.0.0.0_RDATA[242]
.sym 72080 fb0.0.0.0_RDATA[241]
.sym 72083 ram_add[7]
.sym 72084 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72086 fb0.0.0.0_RDATA[246]
.sym 72116 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72123 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72128 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72136 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72138 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72139 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72155 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72156 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72157 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72194 fb0.0.0.0_RDATA[244]
.sym 72197 address_reg[0]
.sym 72203 ram_add[5]
.sym 72204 address_reg[1]
.sym 72209 fb0.0.5.0_WCLKE
.sym 72213 address_reg[3]
.sym 72236 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72246 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 72249 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72253 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72255 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72256 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 72296 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72297 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 72298 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72303 fb0.0.0.0_RDATA[86]
.sym 72304 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 72305 fb0.0.0.0_RDATA[84]
.sym 72306 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 72307 fb0.0.0.0_RDATA[82]
.sym 72308 fb0.0.0.0_RDATA[81]
.sym 72309 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 72314 fb0.0.5.0_MASK
.sym 72316 ram_add[2]
.sym 72320 ram_add[4]
.sym 72326 fb0.0.0.0_RDATA[177]
.sym 72330 $PACKER_VCC_NET
.sym 72334 $PACKER_VCC_NET
.sym 72335 fb0.0.0.0_RDATA[195]
.sym 72336 ram_add[1]
.sym 72337 $PACKER_VCC_NET
.sym 72353 fb0.0.0.0_RDATA[242]
.sym 72372 fb0.0.0.0_RDATA[50]
.sym 72373 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72374 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72412 fb0.0.0.0_RDATA[50]
.sym 72413 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72414 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72415 fb0.0.0.0_RDATA[242]
.sym 72438 fb0.0.0.0_RDATA[81]
.sym 72449 command_data[0]
.sym 72450 ram_add[3]
.sym 72452 fb0.0.3.0_RCLKE
.sym 72453 ram_add[3]
.sym 72456 fb0.0.0.0_RDATA[192]
.sym 72457 command_data[7]
.sym 72458 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 72460 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72467 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72469 fb0.0.0.0_RDATA[84]
.sym 72471 fb0.0.0.0_RDATA[196]
.sym 72472 fb0.0.0.0_RDATA[192]
.sym 72473 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 72474 fb0.0.0.0_RDATA[244]
.sym 72477 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 72478 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72482 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 72484 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72485 fb0.0.0.0_RDATA[212]
.sym 72486 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 72487 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72488 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72489 fb0.0.0.0_RDATA[208]
.sym 72490 fb0.0.0.0_RDATA[180]
.sym 72491 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 72493 fb0.0.0.0_RDATA[52]
.sym 72495 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72496 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 72497 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72499 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72500 fb0.0.0.0_RDATA[84]
.sym 72501 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 72502 fb0.0.0.0_RDATA[196]
.sym 72505 fb0.0.0.0_RDATA[208]
.sym 72506 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72507 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72508 fb0.0.0.0_RDATA[192]
.sym 72511 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72512 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72514 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72523 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72524 fb0.0.0.0_RDATA[244]
.sym 72525 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 72526 fb0.0.0.0_RDATA[180]
.sym 72529 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 72530 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 72531 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 72532 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 72536 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72537 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72538 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72541 fb0.0.0.0_RDATA[212]
.sym 72542 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72543 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72544 fb0.0.0.0_RDATA[52]
.sym 72549 fb0.0.0.0_RDATA[214]
.sym 72550 fb0.0.0.0_RDATA[213]
.sym 72551 fb0.0.0.0_RDATA[212]
.sym 72552 fb0.0.0.0_RDATA[211]
.sym 72553 fb0.0.0.0_RDATA[210]
.sym 72554 fb0.0.0.0_RDATA[209]
.sym 72555 fb0.0.0.0_RDATA[208]
.sym 72562 ram_add[4]
.sym 72565 ram_add[2]
.sym 72566 ram_add[1]
.sym 72571 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 72572 ram_add[7]
.sym 72573 fb0.0.0.0_RDATA[241]
.sym 72574 address_reg[0]
.sym 72576 fb0.0.0.0_RDATA[180]
.sym 72577 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 72578 fb0.0.0.0_RDATA[262]
.sym 72579 fb0.0.0.0_RDATA[52]
.sym 72580 address_reg[7]
.sym 72581 fb0.0.0.0_RDATA[51]
.sym 72582 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 72583 fb0.0.0.0_RDATA[246]
.sym 72591 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 72592 fb0.0.0.0_RDATA[51]
.sym 72595 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72598 fb0.0.0.0_RDATA[177]
.sym 72599 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72601 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 72602 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 72605 fb0.0.0.0_RDATA[195]
.sym 72606 fb0.0.0.0_RDATA[214]
.sym 72608 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72609 fb0.0.0.0_RDATA[211]
.sym 72611 fb0.0.0.0_RDATA[209]
.sym 72613 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 72614 fb0.0.0.0_RDATA[150]
.sym 72616 fb0.0.0.0_RDATA[224]
.sym 72617 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72618 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 72622 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 72623 fb0.0.0.0_RDATA[214]
.sym 72624 fb0.0.0.0_RDATA[150]
.sym 72625 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72628 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 72629 fb0.0.0.0_RDATA[209]
.sym 72630 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72631 fb0.0.0.0_RDATA[177]
.sym 72636 fb0.0.0.0_RDATA[195]
.sym 72637 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72642 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72643 fb0.0.0.0_RDATA[224]
.sym 72646 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 72647 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72648 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 72649 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 72652 fb0.0.0.0_RDATA[51]
.sym 72653 fb0.0.0.0_RDATA[211]
.sym 72654 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 72655 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72686 address_reg[0]
.sym 72692 fb0.0.13.0_WCLKE
.sym 72694 fb0.0.0.0_RDATA[213]
.sym 72695 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72696 ram_add[5]
.sym 72697 address_reg[3]
.sym 72698 fb0.0.12.0_RCLKE
.sym 72700 fb0.0.0.0_RDATA[289]
.sym 72702 fb0.0.0.0_RDATA[224]
.sym 72703 address_reg[1]
.sym 72705 fb0.0.12.0_WCLKE
.sym 72718 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72720 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72721 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72724 address_reg[11]
.sym 72727 fb0.0.0.0_RDATA[225]
.sym 72730 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72733 fb0.0.0.0_RDATA[241]
.sym 72735 address_reg[10]
.sym 72738 fb0.0.0.0_RDATA[262]
.sym 72742 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 72743 fb0.0.0.0_RDATA[246]
.sym 72751 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 72752 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72753 fb0.0.0.0_RDATA[241]
.sym 72754 fb0.0.0.0_RDATA[225]
.sym 72763 address_reg[10]
.sym 72764 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72765 address_reg[11]
.sym 72766 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72775 fb0.0.0.0_RDATA[262]
.sym 72776 fb0.0.0.0_RDATA[246]
.sym 72777 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 72778 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 72781 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72782 address_reg[10]
.sym 72783 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 72784 address_reg[11]
.sym 72795 fb0.0.0.0_RDATA[54]
.sym 72796 fb0.0.0.0_RDATA[53]
.sym 72797 fb0.0.0.0_RDATA[52]
.sym 72798 fb0.0.0.0_RDATA[51]
.sym 72799 fb0.0.0.0_RDATA[50]
.sym 72800 fb0.0.0.0_RDATA[49]
.sym 72801 fb0.0.0.0_RDATA[48]
.sym 72812 address_reg[11]
.sym 72813 ram_add[4]
.sym 72817 ram_add[2]
.sym 72818 fb0.0.0.0_RDATA[38]
.sym 72819 fb0.0.0.0_RDATA[2]
.sym 72820 fb0.0.0.0_RDATA[37]
.sym 72821 $PACKER_VCC_NET
.sym 72823 $PACKER_VCC_NET
.sym 72824 fb0.0.14.0_WCLKE
.sym 72825 $PACKER_VCC_NET
.sym 72826 $PACKER_VCC_NET
.sym 72827 fb0.0.0.0_RDATA[195]
.sym 72828 ram_add[1]
.sym 72829 fb0.0.0.0_RDATA[177]
.sym 72860 fb0.0.0.0_RDATA[289]
.sym 72863 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 72864 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72865 fb0.0.0.0_RDATA[49]
.sym 72868 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 72869 fb0.0.0.0_RDATA[49]
.sym 72870 fb0.0.0.0_RDATA[289]
.sym 72871 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 72929 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 72938 fb0.0.3.0_WCLKE
.sym 72942 fb0.0.0.0_RDATA[149]
.sym 72943 fb0.0.0.0_RDATA[192]
.sym 72944 command_data[7]
.sym 72945 command_data[0]
.sym 72947 command_data[4]
.sym 72948 command_data[7]
.sym 72949 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 72950 ram_add[3]
.sym 72951 fb0.0.9.0_RCLKE
.sym 72958 fb0.0.0.0_RDATA[149]
.sym 72960 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 72966 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 72973 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 72975 fb0.0.0.0_RDATA[198]
.sym 72976 fb0.0.0.0_RDATA[294]
.sym 72979 fb0.0.0.0_RDATA[261]
.sym 72980 fb0.0.0.0_RDATA[193]
.sym 72982 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 72984 fb0.0.0.0_RDATA[145]
.sym 72985 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 72986 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 72988 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72997 fb0.0.0.0_RDATA[198]
.sym 72998 fb0.0.0.0_RDATA[294]
.sym 72999 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 73000 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 73009 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 73010 fb0.0.0.0_RDATA[149]
.sym 73011 fb0.0.0.0_RDATA[261]
.sym 73012 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 73015 fb0.0.0.0_RDATA[193]
.sym 73016 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 73017 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 73018 fb0.0.0.0_RDATA[145]
.sym 73021 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73022 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 73023 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 73027 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 73028 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73030 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 73041 fb0.0.0.0_RDATA[198]
.sym 73042 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 73043 fb0.0.0.0_RDATA[196]
.sym 73044 fb0.0.0.0_RDATA[195]
.sym 73045 fb0.0.0.0_RDATA[194]
.sym 73046 fb0.0.0.0_RDATA[193]
.sym 73047 fb0.0.0.0_RDATA[192]
.sym 73058 ram_add[4]
.sym 73059 ram_add[2]
.sym 73060 ram_add[1]
.sym 73062 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 73064 fb0.0.0.0_RDATA[290]
.sym 73065 fb0.0.0.0_RDATA[261]
.sym 73066 ram_add[7]
.sym 73067 fb0.0.0.0_RDATA[230]
.sym 73068 fb0.0.0.0_RDATA[180]
.sym 73069 fb0.0.0.0_RDATA[179]
.sym 73070 fb0.0.0.0_RDATA[145]
.sym 73071 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 73072 address_reg[7]
.sym 73073 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 73074 fb0.0.0.0_RDATA[182]
.sym 73075 fb0.0.0.0_RDATA[226]
.sym 73082 fb0.0.0.0_RDATA[290]
.sym 73083 fb0.0.0.0_RDATA[230]
.sym 73087 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 73091 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 73095 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 73099 fb0.0.0.0_RDATA[226]
.sym 73100 fb0.0.0.0_RDATA[182]
.sym 73103 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 73104 fb0.0.0.0_RDATA[292]
.sym 73105 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 73106 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73111 fb0.0.0.0_RDATA[228]
.sym 73112 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73114 fb0.0.0.0_RDATA[226]
.sym 73115 fb0.0.0.0_RDATA[290]
.sym 73116 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 73117 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 73126 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73128 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73129 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 73133 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73134 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 73135 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73144 fb0.0.0.0_RDATA[182]
.sym 73145 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 73146 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 73147 fb0.0.0.0_RDATA[230]
.sym 73150 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 73151 fb0.0.0.0_RDATA[292]
.sym 73152 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 73153 fb0.0.0.0_RDATA[228]
.sym 73177 address_reg[0]
.sym 73178 fb0.0.0.0_RDATA[196]
.sym 73187 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73188 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 73189 fb0.0.0.0_RDATA[224]
.sym 73190 fb0.0.0.0_RDATA[292]
.sym 73192 fb0.0.0.0_RDATA[289]
.sym 73193 fb0.0.12.0_WCLKE
.sym 73195 fb0.0.1.0_RCLKE
.sym 73196 ram_add[5]
.sym 73197 fb0.0.0.0_RDATA[228]
.sym 73287 fb0.0.0.0_RDATA[230]
.sym 73288 fb0.0.0.0_RDATA[229]
.sym 73289 fb0.0.0.0_RDATA[228]
.sym 73290 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 73291 fb0.0.0.0_RDATA[226]
.sym 73292 fb0.0.0.0_RDATA[225]
.sym 73293 fb0.0.0.0_RDATA[224]
.sym 73306 ram_add[2]
.sym 73308 ram_add[4]
.sym 73310 $PACKER_VCC_NET
.sym 73311 fb0.0.0.0_RDATA[37]
.sym 73312 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73313 ram_add[1]
.sym 73314 fb0.0.0.0_RDATA[38]
.sym 73316 fb0.0.0.0_RDATA[177]
.sym 73317 $PACKER_VCC_NET
.sym 73318 fb0.0.0.0_RDATA[2]
.sym 73321 fb0.0.14.0_WCLKE
.sym 73422 fb0.0.0.0_RDATA[225]
.sym 73435 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 73436 fb0.0.11.0_RCLKE
.sym 73437 command_data[0]
.sym 73438 fb0.0.0.0_RDATA[5]
.sym 73439 fb0.0.9.0_WCLKE
.sym 73440 command_data[7]
.sym 73441 fb0.0.0.0_RDATA[149]
.sym 73442 ram_add[3]
.sym 73443 fb0.0.9.0_RCLKE
.sym 73444 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73453 address_reg[10]
.sym 73455 address_reg[11]
.sym 73465 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73472 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73495 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73496 address_reg[10]
.sym 73497 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73498 address_reg[11]
.sym 73525 address_reg[10]
.sym 73526 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73527 address_reg[11]
.sym 73528 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73533 fb0.0.0.0_RDATA[150]
.sym 73534 fb0.0.0.0_RDATA[149]
.sym 73535 fb0.0.0.0_RDATA[148]
.sym 73536 fb0.0.0.0_RDATA[147]
.sym 73537 fb0.0.0.0_RDATA[146]
.sym 73538 fb0.0.0.0_RDATA[145]
.sym 73539 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 73544 ram_add[1]
.sym 73550 ram_add[4]
.sym 73551 ram_add[2]
.sym 73553 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 73556 address_reg[7]
.sym 73557 fb0.0.0.0_RDATA[261]
.sym 73558 ram_add[7]
.sym 73559 fb0.0.0.0_RDATA[180]
.sym 73561 fb0.0.0.0_RDATA[145]
.sym 73562 cur_char[4]
.sym 73563 address_reg[7]
.sym 73564 address_reg[0]
.sym 73565 fb0.0.0.0_RDATA[179]
.sym 73566 DE
.sym 73567 fb0.0.0.0_RDATA[290]
.sym 73670 address_reg[0]
.sym 73679 fb0.0.0.0_RDATA[289]
.sym 73680 fb0.0.1.0_RCLKE
.sym 73681 fb0.0.0.0_RDATA[288]
.sym 73682 fb0.0.0.0_RDATA[256]
.sym 73683 cur_char[2]
.sym 73684 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 73686 address_reg[1]
.sym 73687 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73688 ram_add[5]
.sym 73689 fb0.0.0.0_RDATA[292]
.sym 73698 address_reg[11]
.sym 73703 address_reg[10]
.sym 73706 address_reg[11]
.sym 73711 address_reg[10]
.sym 73714 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73722 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73747 address_reg[11]
.sym 73748 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73749 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73750 address_reg[10]
.sym 73753 address_reg[11]
.sym 73754 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73755 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73756 address_reg[10]
.sym 73779 fb0.0.0.0_RDATA[294]
.sym 73780 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 73781 fb0.0.0.0_RDATA[292]
.sym 73782 fb0.0.0.0_RDATA[291]
.sym 73783 fb0.0.0.0_RDATA[290]
.sym 73784 fb0.0.0.0_RDATA[289]
.sym 73785 fb0.0.0.0_RDATA[288]
.sym 73792 address_reg[11]
.sym 73797 ram_add[4]
.sym 73802 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 73803 ram_add[2]
.sym 73805 fb0.0.0.0_RDATA[38]
.sym 73806 ram_add[1]
.sym 73807 fb0.0.0.0_RDATA[37]
.sym 73808 fb0.0.0.0_RDATA[177]
.sym 73809 fb0.0.0.0_RDATA[18]
.sym 73810 fb0.0.0.0_RDATA[2]
.sym 73812 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73813 $PACKER_VCC_NET
.sym 73925 fb0.0.0.0_RDATA[5]
.sym 73926 fb0.0.0.0_RDATA[21]
.sym 73927 fb0.0.0.0_RDATA[32]
.sym 73928 fb0.0.11.0_RCLKE
.sym 73929 command_data[0]
.sym 73930 fb0.0.0.0_RDATA[17]
.sym 73931 fb0.0.18.0_WCLKE
.sym 73933 command_data[7]
.sym 73934 ram_add[3]
.sym 73936 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73942 address_reg[10]
.sym 73957 address_reg[11]
.sym 73968 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73972 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73981 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 73982 address_reg[10]
.sym 73983 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 73984 address_reg[11]
.sym 74017 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 74018 address_reg[10]
.sym 74019 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74020 address_reg[11]
.sym 74025 fb0.0.0.0_RDATA[38]
.sym 74026 fb0.0.0.0_RDATA[37]
.sym 74027 fb0.0.0.0_RDATA[36]
.sym 74028 fb0.0.0.0_RDATA[35]
.sym 74029 fb0.0.0.0_RDATA[34]
.sym 74030 fb0.0.0.0_RDATA[33]
.sym 74031 fb0.0.0.0_RDATA[32]
.sym 74037 ram_add[1]
.sym 74043 ram_add[2]
.sym 74048 $PACKER_VCC_NET
.sym 74049 fb0.0.0.0_RDATA[261]
.sym 74050 char_data_line[1]
.sym 74051 address_reg[7]
.sym 74052 char_data_line[3]
.sym 74053 address_reg[7]
.sym 74054 DE
.sym 74055 fb0.0.0.0_RDATA[180]
.sym 74056 address_reg[0]
.sym 74057 fb0.0.0.0_RDATA[179]
.sym 74058 ram_add[7]
.sym 74059 cur_char[4]
.sym 74068 char_data_line[1]
.sym 74070 char_data_line[3]
.sym 74073 char_data_line[2]
.sym 74075 char_data_line[4]
.sym 74076 XPOS[2]
.sym 74078 XPOS[0]
.sym 74083 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 74084 char_data_line[5]
.sym 74086 char_data_line[7]
.sym 74093 char_data_line[0]
.sym 74095 char_data_line[6]
.sym 74110 XPOS[2]
.sym 74111 char_data_line[1]
.sym 74112 XPOS[0]
.sym 74113 char_data_line[5]
.sym 74128 char_data_line[0]
.sym 74129 XPOS[0]
.sym 74130 char_data_line[4]
.sym 74131 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 74134 XPOS[2]
.sym 74135 char_data_line[2]
.sym 74136 XPOS[0]
.sym 74137 char_data_line[6]
.sym 74140 char_data_line[3]
.sym 74141 XPOS[2]
.sym 74142 char_data_line[7]
.sym 74143 XPOS[0]
.sym 74161 char_data_line[4]
.sym 74165 address_reg[0]
.sym 74168 fb0.0.2.0_WCLKE
.sym 74171 fb0.0.11.0_WCLKE
.sym 74172 char_data_line[7]
.sym 74173 fb0.0.1.0_RCLKE
.sym 74174 address_reg[1]
.sym 74175 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74176 ram_add[5]
.sym 74177 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74178 fb0.0.11.0_WCLKE
.sym 74179 char_data_line[0]
.sym 74180 cur_char[2]
.sym 74181 fb0.0.0.0_RDATA[256]
.sym 74189 address_reg[11]
.sym 74190 address_reg[10]
.sym 74195 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74197 address_reg[11]
.sym 74198 address_reg[10]
.sym 74203 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74239 address_reg[11]
.sym 74240 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74241 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74242 address_reg[10]
.sym 74245 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74246 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74247 address_reg[11]
.sym 74248 address_reg[10]
.sym 74271 fb0.0.0.0_RDATA[182]
.sym 74272 fb0.0.0.0_RDATA[181]
.sym 74273 fb0.0.0.0_RDATA[180]
.sym 74274 fb0.0.0.0_RDATA[179]
.sym 74275 fb0.0.0.0_RDATA[178]
.sym 74276 fb0.0.0.0_RDATA[177]
.sym 74277 fb0.0.0.0_RDATA[176]
.sym 74284 ram_add[0]
.sym 74292 ram_add[4]
.sym 74294 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74295 cur_char[3]
.sym 74296 ram_add[2]
.sym 74297 command_data[0]
.sym 74299 fb0.0.0.0_RDATA[177]
.sym 74301 fb0.0.0.0_RDATA[2]
.sym 74302 cur_char[1]
.sym 74303 ram_add[1]
.sym 74304 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74305 fb0.0.0.0_RDATA[18]
.sym 74313 address_reg[10]
.sym 74315 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74323 address_reg[11]
.sym 74335 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74380 address_reg[10]
.sym 74381 address_reg[11]
.sym 74382 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74383 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74386 address_reg[11]
.sym 74387 address_reg[10]
.sym 74388 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74389 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 74417 fb0.0.0.0_RDATA[17]
.sym 74418 command_data[7]
.sym 74419 command_data[6]
.sym 74421 fb0.0.0.0_RDATA[5]
.sym 74423 fb0.0.0.0_RDATA[22]
.sym 74424 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74425 fb0.0.0.0_RDATA[21]
.sym 74427 ram_add[3]
.sym 74428 fb0.0.1.0_MASK
.sym 74517 fb0.0.0.0_RDATA[22]
.sym 74518 fb0.0.0.0_RDATA[21]
.sym 74519 fb0.0.0.0_RDATA[20]
.sym 74520 fb0.0.0.0_RDATA[19]
.sym 74521 fb0.0.0.0_RDATA[18]
.sym 74522 fb0.0.0.0_RDATA[17]
.sym 74523 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 74530 ram_add[1]
.sym 74540 $PACKER_VCC_NET
.sym 74541 address_reg[7]
.sym 74542 DE
.sym 74543 fb0.0.1.0_WCLKE
.sym 74544 char_data_line[3]
.sym 74545 fb0.0.0.0_RDATA[261]
.sym 74546 char_data_line[1]
.sym 74547 cur_char[4]
.sym 74548 address_reg[0]
.sym 74549 ram_add[2]
.sym 74550 ram_add[7]
.sym 74551 address_reg[7]
.sym 74652 address_reg[0]
.sym 74663 fb0.0.0.0_RDATA[257]
.sym 74664 ram_add[5]
.sym 74665 fb0.0.0.0_RDATA[256]
.sym 74668 char_data_line[7]
.sym 74671 char_data_line[0]
.sym 74672 cur_char[2]
.sym 74673 fb0.0.0.0_RDATA[260]
.sym 74685 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74694 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74719 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74721 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74731 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74733 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74763 fb0.0.0.0_RDATA[262]
.sym 74764 fb0.0.0.0_RDATA[261]
.sym 74765 fb0.0.0.0_RDATA[260]
.sym 74766 fb0.0.0.0_RDATA[259]
.sym 74767 fb0.0.0.0_RDATA[258]
.sym 74768 fb0.0.0.0_RDATA[257]
.sym 74769 fb0.0.0.0_RDATA[256]
.sym 74775 ram_add[0]
.sym 74778 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 74780 ram_add[4]
.sym 74786 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74787 ram_add[2]
.sym 74790 cur_char[1]
.sym 74791 fb0.0.0.0_WCLKE
.sym 74792 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74793 ram_add[3]
.sym 74795 cur_char[3]
.sym 74796 ram_add[1]
.sym 74797 fb0.0.0.0_RDATA[2]
.sym 74916 command_data[6]
.sym 74917 fb0.0.0.0_RDATA[5]
.sym 74946 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74952 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 74959 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 74960 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75001 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 75002 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 75009 fb0.0.0.0_RDATA[6]
.sym 75010 fb0.0.0.0_RDATA[5]
.sym 75011 fb0.0.0.0_RDATA[4]
.sym 75012 fb0.0.0.0_RDATA[3]
.sym 75013 fb0.0.0.0_RDATA[2]
.sym 75014 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 75015 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 75021 ram_add[1]
.sym 75029 fb0.0.0.0_RCLKE
.sym 75032 $PACKER_VCC_NET
.sym 75033 $PACKER_VCC_NET
.sym 75035 cur_char[4]
.sym 75036 $PACKER_VCC_NET
.sym 75037 char_data_line[1]
.sym 75039 DE
.sym 75040 char_data_line[3]
.sym 75043 address_reg[7]
.sym 75133 char_data_line[3]
.sym 75137 char_data_line[2]
.sym 75145 address_reg[0]
.sym 75155 char_data_line[0]
.sym 75160 char_data_line[7]
.sym 75164 cur_char[2]
.sym 75256 char_data_line[1]
.sym 75260 char_data_line[0]
.sym 75267 char_data_line[2]
.sym 75278 cur_char[1]
.sym 75283 $PACKER_GND_NET
.sym 75288 cur_char[3]
.sym 75379 char_data_line[7]
.sym 75383 char_data_line[6]
.sym 75407 $PACKER_GND_NET
.sym 75410 EN$SB_IO_IN
.sym 75502 char_data_line[5]
.sym 75506 char_data_line[4]
.sym 75525 $PACKER_VCC_NET
.sym 75526 cur_char[6]
.sym 75528 $PACKER_VCC_NET
.sym 75531 DE
.sym 75623 EN$SB_IO_IN
.sym 75632 char_data_line[4]
.sym 75663 DATA[6]$SB_IO_IN
.sym 75698 red[2]$SB_IO_OUT
.sym 75720 red[2]$SB_IO_OUT
.sym 75744 CLK_12M$SB_IO_IN
.sym 75746 command_data[6]
.sym 75752 $PACKER_VCC_NET
.sym 75758 red[0]$SB_IO_OUT
.sym 75763 ram_add[1]
.sym 75767 $PACKER_VCC_NET
.sym 75768 ram_add[4]
.sym 75769 ram_add[5]
.sym 75773 ram_add[6]
.sym 75777 ram_add[0]
.sym 75783 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75784 ram_add[2]
.sym 75785 ram_add[7]
.sym 75790 fb0.0.15.0_RCLKE
.sym 75791 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75792 ram_add[3]
.sym 75807 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75808 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75809 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75810 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75811 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75812 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75813 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75814 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75815 ram_add[0]
.sym 75816 ram_add[1]
.sym 75818 ram_add[2]
.sym 75819 ram_add[3]
.sym 75820 ram_add[4]
.sym 75821 ram_add[5]
.sym 75822 ram_add[6]
.sym 75823 ram_add[7]
.sym 75826 CLK_FAST
.sym 75827 fb0.0.15.0_RCLKE
.sym 75828 $PACKER_VCC_NET
.sym 75839 fb0.0.0.0_RDATA[262]
.sym 75849 ram_add[5]
.sym 75858 ram_add[2]
.sym 75881 command_data[0]
.sym 75889 command_data[5]
.sym 75892 command_data[5]
.sym 75893 command_data[3]
.sym 75906 address_reg[0]
.sym 75907 command_data[4]
.sym 75908 command_data[3]
.sym 75909 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75910 command_data[7]
.sym 75916 fb0.0.15.0_WCLKE
.sym 75917 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75920 command_data[2]
.sym 75921 address_reg[7]
.sym 75922 command_data[5]
.sym 75925 $PACKER_VCC_NET
.sym 75927 address_reg[3]
.sym 75928 command_data[1]
.sym 75929 address_reg[2]
.sym 75930 address_reg[5]
.sym 75931 address_reg[4]
.sym 75932 address_reg[1]
.sym 75933 address_reg[6]
.sym 75934 command_data[6]
.sym 75936 command_data[0]
.sym 75945 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75946 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75947 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75948 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75949 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75950 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75951 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75952 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_2_O
.sym 75953 address_reg[0]
.sym 75954 address_reg[1]
.sym 75956 address_reg[2]
.sym 75957 address_reg[3]
.sym 75958 address_reg[4]
.sym 75959 address_reg[5]
.sym 75960 address_reg[6]
.sym 75961 address_reg[7]
.sym 75964 CLK_FAST
.sym 75965 fb0.0.15.0_WCLKE
.sym 75966 command_data[0]
.sym 75967 command_data[1]
.sym 75968 command_data[2]
.sym 75969 command_data[3]
.sym 75970 command_data[4]
.sym 75971 command_data[5]
.sym 75972 command_data[6]
.sym 75973 command_data[7]
.sym 75974 $PACKER_VCC_NET
.sym 75977 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 75987 red[0]$SB_IO_OUT
.sym 75995 ram_add[0]
.sym 75997 address_reg[4]
.sym 75998 command_data[4]
.sym 76008 ram_add[4]
.sym 76011 ram_add[7]
.sym 76012 ram_add[0]
.sym 76014 ram_add[2]
.sym 76015 fb0.0.5.0_MASK
.sym 76016 ram_add[3]
.sym 76018 fb0.0.5.0_RCLKE
.sym 76019 ram_add[6]
.sym 76020 fb0.0.5.0_MASK
.sym 76027 $PACKER_VCC_NET
.sym 76029 ram_add[1]
.sym 76032 ram_add[5]
.sym 76047 fb0.0.5.0_MASK
.sym 76048 fb0.0.5.0_MASK
.sym 76049 fb0.0.5.0_MASK
.sym 76050 fb0.0.5.0_MASK
.sym 76051 fb0.0.5.0_MASK
.sym 76052 fb0.0.5.0_MASK
.sym 76053 fb0.0.5.0_MASK
.sym 76054 fb0.0.5.0_MASK
.sym 76055 ram_add[0]
.sym 76056 ram_add[1]
.sym 76058 ram_add[2]
.sym 76059 ram_add[3]
.sym 76060 ram_add[4]
.sym 76061 ram_add[5]
.sym 76062 ram_add[6]
.sym 76063 ram_add[7]
.sym 76066 CLK_FAST
.sym 76067 fb0.0.5.0_RCLKE
.sym 76068 $PACKER_VCC_NET
.sym 76082 ram_add[3]
.sym 76084 fb0.0.5.0_RCLKE
.sym 76100 ram_add[7]
.sym 76104 address_reg[5]
.sym 76109 address_reg[7]
.sym 76111 fb0.0.5.0_WCLKE
.sym 76115 address_reg[3]
.sym 76117 address_reg[0]
.sym 76121 command_data[5]
.sym 76122 address_reg[1]
.sym 76125 fb0.0.5.0_MASK
.sym 76126 command_data[1]
.sym 76127 address_reg[5]
.sym 76128 address_reg[2]
.sym 76129 command_data[0]
.sym 76132 address_reg[6]
.sym 76133 fb0.0.5.0_MASK
.sym 76134 command_data[2]
.sym 76135 address_reg[4]
.sym 76136 command_data[4]
.sym 76137 command_data[7]
.sym 76138 $PACKER_VCC_NET
.sym 76139 command_data[3]
.sym 76140 command_data[6]
.sym 76149 fb0.0.5.0_MASK
.sym 76150 fb0.0.5.0_MASK
.sym 76151 fb0.0.5.0_MASK
.sym 76152 fb0.0.5.0_MASK
.sym 76153 fb0.0.5.0_MASK
.sym 76154 fb0.0.5.0_MASK
.sym 76155 fb0.0.5.0_MASK
.sym 76156 fb0.0.5.0_MASK
.sym 76157 address_reg[0]
.sym 76158 address_reg[1]
.sym 76160 address_reg[2]
.sym 76161 address_reg[3]
.sym 76162 address_reg[4]
.sym 76163 address_reg[5]
.sym 76164 address_reg[6]
.sym 76165 address_reg[7]
.sym 76168 CLK_FAST
.sym 76169 fb0.0.5.0_WCLKE
.sym 76170 command_data[0]
.sym 76171 command_data[1]
.sym 76172 command_data[2]
.sym 76173 command_data[3]
.sym 76174 command_data[4]
.sym 76175 command_data[5]
.sym 76176 command_data[6]
.sym 76177 command_data[7]
.sym 76178 $PACKER_VCC_NET
.sym 76182 $PACKER_VCC_NET
.sym 76183 address_reg[7]
.sym 76193 address_reg[0]
.sym 76197 command_data[0]
.sym 76202 command_data[4]
.sym 76213 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76215 $PACKER_VCC_NET
.sym 76218 ram_add[4]
.sym 76220 ram_add[1]
.sym 76221 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76222 fb0.0.13.0_RCLKE
.sym 76225 ram_add[2]
.sym 76226 ram_add[5]
.sym 76227 ram_add[3]
.sym 76230 ram_add[0]
.sym 76238 ram_add[7]
.sym 76239 ram_add[6]
.sym 76251 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76252 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76253 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76254 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76255 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76256 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76257 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76258 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76259 ram_add[0]
.sym 76260 ram_add[1]
.sym 76262 ram_add[2]
.sym 76263 ram_add[3]
.sym 76264 ram_add[4]
.sym 76265 ram_add[5]
.sym 76266 ram_add[6]
.sym 76267 ram_add[7]
.sym 76270 CLK_FAST
.sym 76271 fb0.0.13.0_RCLKE
.sym 76272 $PACKER_VCC_NET
.sym 76283 fb0.0.0.0_RDATA[148]
.sym 76284 ram_add[5]
.sym 76288 fb0.0.13.0_RCLKE
.sym 76294 ram_add[5]
.sym 76297 command_data[5]
.sym 76301 command_data[3]
.sym 76302 command_data[2]
.sym 76303 command_data[6]
.sym 76304 ram_add[6]
.sym 76305 ram_add[6]
.sym 76307 fb0.0.0.0_RDATA[50]
.sym 76308 fb0.0.14.0_RCLKE
.sym 76314 command_data[5]
.sym 76315 fb0.0.13.0_WCLKE
.sym 76317 command_data[2]
.sym 76318 command_data[3]
.sym 76325 command_data[7]
.sym 76327 address_reg[0]
.sym 76328 command_data[6]
.sym 76329 address_reg[5]
.sym 76331 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76332 address_reg[2]
.sym 76333 $PACKER_VCC_NET
.sym 76334 address_reg[4]
.sym 76335 command_data[0]
.sym 76336 command_data[1]
.sym 76338 address_reg[7]
.sym 76339 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76340 command_data[4]
.sym 76341 address_reg[6]
.sym 76342 address_reg[1]
.sym 76344 address_reg[3]
.sym 76353 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76354 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76355 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76356 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76357 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76358 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76359 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76360 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76361 address_reg[0]
.sym 76362 address_reg[1]
.sym 76364 address_reg[2]
.sym 76365 address_reg[3]
.sym 76366 address_reg[4]
.sym 76367 address_reg[5]
.sym 76368 address_reg[6]
.sym 76369 address_reg[7]
.sym 76372 CLK_FAST
.sym 76373 fb0.0.13.0_WCLKE
.sym 76374 command_data[0]
.sym 76375 command_data[1]
.sym 76376 command_data[2]
.sym 76377 command_data[3]
.sym 76378 command_data[4]
.sym 76379 command_data[5]
.sym 76380 command_data[6]
.sym 76381 command_data[7]
.sym 76382 $PACKER_VCC_NET
.sym 76399 ram_add[0]
.sym 76400 address_reg[4]
.sym 76401 command_data[4]
.sym 76405 address_reg[4]
.sym 76410 address_reg[3]
.sym 76416 ram_add[0]
.sym 76417 fb0.0.3.0_RCLKE
.sym 76418 fb0.0.3.0_MASK
.sym 76419 ram_add[7]
.sym 76423 ram_add[4]
.sym 76426 fb0.0.3.0_MASK
.sym 76427 ram_add[2]
.sym 76428 ram_add[3]
.sym 76431 ram_add[5]
.sym 76435 $PACKER_VCC_NET
.sym 76437 ram_add[1]
.sym 76443 ram_add[6]
.sym 76455 fb0.0.3.0_MASK
.sym 76456 fb0.0.3.0_MASK
.sym 76457 fb0.0.3.0_MASK
.sym 76458 fb0.0.3.0_MASK
.sym 76459 fb0.0.3.0_MASK
.sym 76460 fb0.0.3.0_MASK
.sym 76461 fb0.0.3.0_MASK
.sym 76462 fb0.0.3.0_MASK
.sym 76463 ram_add[0]
.sym 76464 ram_add[1]
.sym 76466 ram_add[2]
.sym 76467 ram_add[3]
.sym 76468 ram_add[4]
.sym 76469 ram_add[5]
.sym 76470 ram_add[6]
.sym 76471 ram_add[7]
.sym 76474 CLK_FAST
.sym 76475 fb0.0.3.0_RCLKE
.sym 76476 $PACKER_VCC_NET
.sym 76503 fb0.0.0.0_RDATA[150]
.sym 76504 address_reg[5]
.sym 76505 fb0.0.0.0_RDATA[34]
.sym 76510 ram_add[7]
.sym 76511 address_reg[5]
.sym 76512 address_reg[6]
.sym 76517 address_reg[5]
.sym 76518 address_reg[6]
.sym 76519 fb0.0.3.0_WCLKE
.sym 76520 address_reg[0]
.sym 76521 address_reg[1]
.sym 76526 address_reg[7]
.sym 76533 command_data[0]
.sym 76534 address_reg[2]
.sym 76535 command_data[6]
.sym 76536 fb0.0.3.0_MASK
.sym 76537 $PACKER_VCC_NET
.sym 76538 address_reg[4]
.sym 76539 command_data[4]
.sym 76540 command_data[7]
.sym 76541 command_data[3]
.sym 76542 command_data[2]
.sym 76544 fb0.0.3.0_MASK
.sym 76545 command_data[1]
.sym 76547 command_data[5]
.sym 76548 address_reg[3]
.sym 76557 fb0.0.3.0_MASK
.sym 76558 fb0.0.3.0_MASK
.sym 76559 fb0.0.3.0_MASK
.sym 76560 fb0.0.3.0_MASK
.sym 76561 fb0.0.3.0_MASK
.sym 76562 fb0.0.3.0_MASK
.sym 76563 fb0.0.3.0_MASK
.sym 76564 fb0.0.3.0_MASK
.sym 76565 address_reg[0]
.sym 76566 address_reg[1]
.sym 76568 address_reg[2]
.sym 76569 address_reg[3]
.sym 76570 address_reg[4]
.sym 76571 address_reg[5]
.sym 76572 address_reg[6]
.sym 76573 address_reg[7]
.sym 76576 CLK_FAST
.sym 76577 fb0.0.3.0_WCLKE
.sym 76578 command_data[0]
.sym 76579 command_data[1]
.sym 76580 command_data[2]
.sym 76581 command_data[3]
.sym 76582 command_data[4]
.sym 76583 command_data[5]
.sym 76584 command_data[6]
.sym 76585 command_data[7]
.sym 76586 $PACKER_VCC_NET
.sym 76594 address_reg[0]
.sym 76602 address_reg[7]
.sym 76611 cur_char[5]
.sym 76612 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 76619 ram_add[5]
.sym 76620 ram_add[4]
.sym 76621 fb0.0.12.0_RCLKE
.sym 76623 $PACKER_VCC_NET
.sym 76625 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76627 ram_add[2]
.sym 76630 ram_add[1]
.sym 76633 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76635 ram_add[3]
.sym 76636 ram_add[0]
.sym 76642 ram_add[6]
.sym 76648 ram_add[7]
.sym 76659 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76660 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76661 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76662 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76663 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76664 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76665 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76666 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76667 ram_add[0]
.sym 76668 ram_add[1]
.sym 76670 ram_add[2]
.sym 76671 ram_add[3]
.sym 76672 ram_add[4]
.sym 76673 ram_add[5]
.sym 76674 ram_add[6]
.sym 76675 ram_add[7]
.sym 76678 CLK_FAST
.sym 76679 fb0.0.12.0_RCLKE
.sym 76680 $PACKER_VCC_NET
.sym 76691 fb0.0.0.0_RDATA[182]
.sym 76708 ram_add[6]
.sym 76709 command_data[5]
.sym 76710 command_data[2]
.sym 76712 fb0.0.14.0_RCLKE
.sym 76715 command_data[3]
.sym 76716 fb0.0.0.0_RDATA[258]
.sym 76721 command_data[0]
.sym 76723 command_data[4]
.sym 76724 command_data[7]
.sym 76725 command_data[2]
.sym 76726 command_data[5]
.sym 76728 address_reg[0]
.sym 76737 address_reg[7]
.sym 76738 address_reg[6]
.sym 76739 fb0.0.12.0_WCLKE
.sym 76740 command_data[3]
.sym 76741 $PACKER_VCC_NET
.sym 76742 address_reg[4]
.sym 76743 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76746 address_reg[5]
.sym 76747 address_reg[2]
.sym 76748 address_reg[1]
.sym 76749 command_data[1]
.sym 76750 command_data[6]
.sym 76751 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76752 address_reg[3]
.sym 76761 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76762 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76763 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76764 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76765 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76766 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76767 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76768 fb0.0.8.0_WCLKE_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76769 address_reg[0]
.sym 76770 address_reg[1]
.sym 76772 address_reg[2]
.sym 76773 address_reg[3]
.sym 76774 address_reg[4]
.sym 76775 address_reg[5]
.sym 76776 address_reg[6]
.sym 76777 address_reg[7]
.sym 76780 CLK_FAST
.sym 76781 fb0.0.12.0_WCLKE
.sym 76782 command_data[0]
.sym 76783 command_data[1]
.sym 76784 command_data[2]
.sym 76785 command_data[3]
.sym 76786 command_data[4]
.sym 76787 command_data[5]
.sym 76788 command_data[6]
.sym 76789 command_data[7]
.sym 76790 $PACKER_VCC_NET
.sym 76793 command_data[0]
.sym 76807 address_reg[4]
.sym 76808 address_reg[4]
.sym 76809 command_data[4]
.sym 76810 fb0.0.0.0_RDATA[294]
.sym 76813 cur_char[0]
.sym 76814 address_reg[4]
.sym 76815 ram_add[0]
.sym 76816 fb0.0.0.0_RDATA[229]
.sym 76818 address_reg[3]
.sym 76823 ram_add[3]
.sym 76826 ram_add[2]
.sym 76828 ram_add[4]
.sym 76829 ram_add[7]
.sym 76839 ram_add[5]
.sym 76840 ram_add[0]
.sym 76841 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76843 $PACKER_VCC_NET
.sym 76846 ram_add[6]
.sym 76849 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76850 fb0.0.14.0_RCLKE
.sym 76854 ram_add[1]
.sym 76863 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76864 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76865 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76866 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76867 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76868 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76869 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76870 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76871 ram_add[0]
.sym 76872 ram_add[1]
.sym 76874 ram_add[2]
.sym 76875 ram_add[3]
.sym 76876 ram_add[4]
.sym 76877 ram_add[5]
.sym 76878 ram_add[6]
.sym 76879 ram_add[7]
.sym 76882 CLK_FAST
.sym 76883 fb0.0.14.0_RCLKE
.sym 76884 $PACKER_VCC_NET
.sym 76896 CLK_12M$SB_IO_IN
.sym 76911 fb0.0.0.0_RDATA[150]
.sym 76912 fb0.0.0.0_RDATA[34]
.sym 76915 address_reg[5]
.sym 76918 ram_add[7]
.sym 76920 fb0.0.0.0_RDATA[36]
.sym 76930 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76934 address_reg[7]
.sym 76937 address_reg[0]
.sym 76938 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76940 address_reg[5]
.sym 76941 command_data[0]
.sym 76942 address_reg[2]
.sym 76943 fb0.0.14.0_WCLKE
.sym 76944 command_data[7]
.sym 76945 $PACKER_VCC_NET
.sym 76946 command_data[1]
.sym 76947 command_data[4]
.sym 76949 command_data[5]
.sym 76950 command_data[6]
.sym 76951 address_reg[4]
.sym 76952 address_reg[1]
.sym 76953 address_reg[6]
.sym 76954 command_data[2]
.sym 76955 command_data[3]
.sym 76956 address_reg[3]
.sym 76965 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76966 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76967 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76968 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76969 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76970 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76971 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76972 fb0.0.15.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 76973 address_reg[0]
.sym 76974 address_reg[1]
.sym 76976 address_reg[2]
.sym 76977 address_reg[3]
.sym 76978 address_reg[4]
.sym 76979 address_reg[5]
.sym 76980 address_reg[6]
.sym 76981 address_reg[7]
.sym 76984 CLK_FAST
.sym 76985 fb0.0.14.0_WCLKE
.sym 76986 command_data[0]
.sym 76987 command_data[1]
.sym 76988 command_data[2]
.sym 76989 command_data[3]
.sym 76990 command_data[4]
.sym 76991 command_data[5]
.sym 76992 command_data[6]
.sym 76993 command_data[7]
.sym 76994 $PACKER_VCC_NET
.sym 76997 command_data[6]
.sym 77005 address_reg[0]
.sym 77010 address_reg[7]
.sym 77013 address_reg[3]
.sym 77015 address_reg[2]
.sym 77016 address_reg[1]
.sym 77017 address_reg[1]
.sym 77018 command_data[6]
.sym 77019 cur_char[5]
.sym 77020 fb0.0.0.0_RDATA[33]
.sym 77021 address_reg[2]
.sym 77022 address_reg[3]
.sym 77027 ram_add[5]
.sym 77028 ram_add[4]
.sym 77029 fb0.0.9.0_MASK
.sym 77031 $PACKER_VCC_NET
.sym 77035 ram_add[2]
.sym 77037 fb0.0.9.0_MASK
.sym 77040 ram_add[1]
.sym 77043 ram_add[3]
.sym 77044 ram_add[0]
.sym 77051 ram_add[6]
.sym 77054 fb0.0.9.0_RCLKE
.sym 77056 ram_add[7]
.sym 77067 fb0.0.9.0_MASK
.sym 77068 fb0.0.9.0_MASK
.sym 77069 fb0.0.9.0_MASK
.sym 77070 fb0.0.9.0_MASK
.sym 77071 fb0.0.9.0_MASK
.sym 77072 fb0.0.9.0_MASK
.sym 77073 fb0.0.9.0_MASK
.sym 77074 fb0.0.9.0_MASK
.sym 77075 ram_add[0]
.sym 77076 ram_add[1]
.sym 77078 ram_add[2]
.sym 77079 ram_add[3]
.sym 77080 ram_add[4]
.sym 77081 ram_add[5]
.sym 77082 ram_add[6]
.sym 77083 ram_add[7]
.sym 77086 CLK_FAST
.sym 77087 fb0.0.9.0_RCLKE
.sym 77088 $PACKER_VCC_NET
.sym 77099 fb0.0.0.0_RDATA[262]
.sym 77114 command_data[2]
.sym 77115 command_data[2]
.sym 77116 fb0.0.0.0_RDATA[258]
.sym 77117 ram_add[6]
.sym 77118 command_data[3]
.sym 77119 fb0.0.16.0_RCLKE
.sym 77120 fb0.0.18.0_RCLKE
.sym 77121 fb0.0.0.0_RDATA[291]
.sym 77122 $PACKER_VCC_NET
.sym 77123 command_data[3]
.sym 77124 command_data[5]
.sym 77129 command_data[0]
.sym 77130 command_data[5]
.sym 77131 fb0.0.9.0_WCLKE
.sym 77132 command_data[7]
.sym 77140 command_data[2]
.sym 77141 command_data[3]
.sym 77143 address_reg[0]
.sym 77144 address_reg[5]
.sym 77147 fb0.0.9.0_MASK
.sym 77149 $PACKER_VCC_NET
.sym 77150 address_reg[6]
.sym 77151 command_data[4]
.sym 77152 address_reg[4]
.sym 77153 address_reg[2]
.sym 77154 address_reg[1]
.sym 77155 fb0.0.9.0_MASK
.sym 77156 command_data[6]
.sym 77158 address_reg[7]
.sym 77159 command_data[1]
.sym 77160 address_reg[3]
.sym 77169 fb0.0.9.0_MASK
.sym 77170 fb0.0.9.0_MASK
.sym 77171 fb0.0.9.0_MASK
.sym 77172 fb0.0.9.0_MASK
.sym 77173 fb0.0.9.0_MASK
.sym 77174 fb0.0.9.0_MASK
.sym 77175 fb0.0.9.0_MASK
.sym 77176 fb0.0.9.0_MASK
.sym 77177 address_reg[0]
.sym 77178 address_reg[1]
.sym 77180 address_reg[2]
.sym 77181 address_reg[3]
.sym 77182 address_reg[4]
.sym 77183 address_reg[5]
.sym 77184 address_reg[6]
.sym 77185 address_reg[7]
.sym 77188 CLK_FAST
.sym 77189 fb0.0.9.0_WCLKE
.sym 77190 command_data[0]
.sym 77191 command_data[1]
.sym 77192 command_data[2]
.sym 77193 command_data[3]
.sym 77194 command_data[4]
.sym 77195 command_data[5]
.sym 77196 command_data[6]
.sym 77197 command_data[7]
.sym 77198 $PACKER_VCC_NET
.sym 77201 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 77215 address_reg[3]
.sym 77216 ram_add[0]
.sym 77218 address_reg[4]
.sym 77220 address_reg[4]
.sym 77222 fb0.0.0.0_RDATA[294]
.sym 77223 ram_add[0]
.sym 77226 cur_char[0]
.sym 77231 ram_add[3]
.sym 77234 fb0.0.18.0_MASK
.sym 77237 ram_add[7]
.sym 77239 ram_add[4]
.sym 77242 fb0.0.18.0_MASK
.sym 77243 ram_add[0]
.sym 77247 ram_add[1]
.sym 77251 ram_add[5]
.sym 77252 ram_add[2]
.sym 77255 ram_add[6]
.sym 77258 fb0.0.18.0_RCLKE
.sym 77260 $PACKER_VCC_NET
.sym 77271 fb0.0.18.0_MASK
.sym 77272 fb0.0.18.0_MASK
.sym 77273 fb0.0.18.0_MASK
.sym 77274 fb0.0.18.0_MASK
.sym 77275 fb0.0.18.0_MASK
.sym 77276 fb0.0.18.0_MASK
.sym 77277 fb0.0.18.0_MASK
.sym 77278 fb0.0.18.0_MASK
.sym 77279 ram_add[0]
.sym 77280 ram_add[1]
.sym 77282 ram_add[2]
.sym 77283 ram_add[3]
.sym 77284 ram_add[4]
.sym 77285 ram_add[5]
.sym 77286 ram_add[6]
.sym 77287 ram_add[7]
.sym 77290 CLK_FAST
.sym 77291 fb0.0.18.0_RCLKE
.sym 77292 $PACKER_VCC_NET
.sym 77303 fb0.0.0.0_RDATA[6]
.sym 77306 fb0.0.18.0_WCLKE
.sym 77317 command_data[4]
.sym 77318 address_reg[6]
.sym 77319 command_data[1]
.sym 77320 ram_add[4]
.sym 77321 address_reg[5]
.sym 77322 command_data[4]
.sym 77323 fb0.0.0.0_RDATA[36]
.sym 77324 fb0.0.2.0_RCLKE
.sym 77325 ram_add[4]
.sym 77326 ram_add[7]
.sym 77327 fb0.0.0.0_RDATA[34]
.sym 77328 fb0.0.0.0_RDATA[20]
.sym 77334 address_reg[0]
.sym 77337 command_data[4]
.sym 77339 address_reg[7]
.sym 77341 address_reg[6]
.sym 77344 command_data[2]
.sym 77345 command_data[3]
.sym 77346 address_reg[5]
.sym 77349 command_data[0]
.sym 77350 command_data[1]
.sym 77351 fb0.0.18.0_WCLKE
.sym 77352 fb0.0.18.0_MASK
.sym 77353 address_reg[3]
.sym 77355 command_data[6]
.sym 77356 address_reg[4]
.sym 77358 address_reg[1]
.sym 77359 address_reg[2]
.sym 77360 fb0.0.18.0_MASK
.sym 77361 command_data[7]
.sym 77362 $PACKER_VCC_NET
.sym 77363 command_data[5]
.sym 77373 fb0.0.18.0_MASK
.sym 77374 fb0.0.18.0_MASK
.sym 77375 fb0.0.18.0_MASK
.sym 77376 fb0.0.18.0_MASK
.sym 77377 fb0.0.18.0_MASK
.sym 77378 fb0.0.18.0_MASK
.sym 77379 fb0.0.18.0_MASK
.sym 77380 fb0.0.18.0_MASK
.sym 77381 address_reg[0]
.sym 77382 address_reg[1]
.sym 77384 address_reg[2]
.sym 77385 address_reg[3]
.sym 77386 address_reg[4]
.sym 77387 address_reg[5]
.sym 77388 address_reg[6]
.sym 77389 address_reg[7]
.sym 77392 CLK_FAST
.sym 77393 fb0.0.18.0_WCLKE
.sym 77394 command_data[0]
.sym 77395 command_data[1]
.sym 77396 command_data[2]
.sym 77397 command_data[3]
.sym 77398 command_data[4]
.sym 77399 command_data[5]
.sym 77400 command_data[6]
.sym 77401 command_data[7]
.sym 77402 $PACKER_VCC_NET
.sym 77406 $PACKER_VCC_NET
.sym 77420 fb0.0.0.0_RDATA[33]
.sym 77421 address_reg[3]
.sym 77423 cur_char[5]
.sym 77424 command_data[3]
.sym 77425 address_reg[1]
.sym 77426 command_data[6]
.sym 77427 command_data[5]
.sym 77428 address_reg[2]
.sym 77429 address_reg[2]
.sym 77430 command_data[2]
.sym 77435 ram_add[5]
.sym 77439 ram_add[1]
.sym 77442 fb0.0.2.0_MASK
.sym 77443 ram_add[2]
.sym 77450 fb0.0.2.0_MASK
.sym 77451 ram_add[3]
.sym 77452 ram_add[0]
.sym 77455 $PACKER_VCC_NET
.sym 77458 ram_add[4]
.sym 77459 ram_add[6]
.sym 77462 fb0.0.2.0_RCLKE
.sym 77464 ram_add[7]
.sym 77475 fb0.0.2.0_MASK
.sym 77476 fb0.0.2.0_MASK
.sym 77477 fb0.0.2.0_MASK
.sym 77478 fb0.0.2.0_MASK
.sym 77479 fb0.0.2.0_MASK
.sym 77480 fb0.0.2.0_MASK
.sym 77481 fb0.0.2.0_MASK
.sym 77482 fb0.0.2.0_MASK
.sym 77483 ram_add[0]
.sym 77484 ram_add[1]
.sym 77486 ram_add[2]
.sym 77487 ram_add[3]
.sym 77488 ram_add[4]
.sym 77489 ram_add[5]
.sym 77490 ram_add[6]
.sym 77491 ram_add[7]
.sym 77494 CLK_FAST
.sym 77495 fb0.0.2.0_RCLKE
.sym 77496 $PACKER_VCC_NET
.sym 77521 ram_add[6]
.sym 77522 command_data[6]
.sym 77523 fb0.0.16.0_RCLKE
.sym 77524 command_data[3]
.sym 77525 ram_add[6]
.sym 77526 command_data[1]
.sym 77529 command_data[1]
.sym 77530 command_data[2]
.sym 77531 fb0.0.0.0_RDATA[258]
.sym 77532 address_reg[1]
.sym 77537 command_data[0]
.sym 77538 address_reg[0]
.sym 77539 fb0.0.2.0_WCLKE
.sym 77543 address_reg[3]
.sym 77545 address_reg[6]
.sym 77546 command_data[4]
.sym 77547 command_data[3]
.sym 77549 command_data[7]
.sym 77553 command_data[2]
.sym 77554 command_data[1]
.sym 77555 address_reg[1]
.sym 77557 $PACKER_VCC_NET
.sym 77560 fb0.0.2.0_MASK
.sym 77562 address_reg[5]
.sym 77563 address_reg[4]
.sym 77564 command_data[6]
.sym 77565 command_data[5]
.sym 77566 address_reg[7]
.sym 77567 address_reg[2]
.sym 77568 fb0.0.2.0_MASK
.sym 77577 fb0.0.2.0_MASK
.sym 77578 fb0.0.2.0_MASK
.sym 77579 fb0.0.2.0_MASK
.sym 77580 fb0.0.2.0_MASK
.sym 77581 fb0.0.2.0_MASK
.sym 77582 fb0.0.2.0_MASK
.sym 77583 fb0.0.2.0_MASK
.sym 77584 fb0.0.2.0_MASK
.sym 77585 address_reg[0]
.sym 77586 address_reg[1]
.sym 77588 address_reg[2]
.sym 77589 address_reg[3]
.sym 77590 address_reg[4]
.sym 77591 address_reg[5]
.sym 77592 address_reg[6]
.sym 77593 address_reg[7]
.sym 77596 CLK_FAST
.sym 77597 fb0.0.2.0_WCLKE
.sym 77598 command_data[0]
.sym 77599 command_data[1]
.sym 77600 command_data[2]
.sym 77601 command_data[3]
.sym 77602 command_data[4]
.sym 77603 command_data[5]
.sym 77604 command_data[6]
.sym 77605 command_data[7]
.sym 77606 $PACKER_VCC_NET
.sym 77623 address_reg[3]
.sym 77624 ram_add[0]
.sym 77629 address_reg[4]
.sym 77630 cur_char[0]
.sym 77639 ram_add[3]
.sym 77641 fb0.0.11.0_RCLKE
.sym 77642 fb0.0.11.0_MASK
.sym 77643 $PACKER_VCC_NET
.sym 77644 ram_add[4]
.sym 77645 ram_add[7]
.sym 77646 ram_add[0]
.sym 77650 fb0.0.11.0_MASK
.sym 77659 ram_add[5]
.sym 77663 ram_add[6]
.sym 77668 ram_add[1]
.sym 77669 ram_add[2]
.sym 77679 fb0.0.11.0_MASK
.sym 77680 fb0.0.11.0_MASK
.sym 77681 fb0.0.11.0_MASK
.sym 77682 fb0.0.11.0_MASK
.sym 77683 fb0.0.11.0_MASK
.sym 77684 fb0.0.11.0_MASK
.sym 77685 fb0.0.11.0_MASK
.sym 77686 fb0.0.11.0_MASK
.sym 77687 ram_add[0]
.sym 77688 ram_add[1]
.sym 77690 ram_add[2]
.sym 77691 ram_add[3]
.sym 77692 ram_add[4]
.sym 77693 ram_add[5]
.sym 77694 ram_add[6]
.sym 77695 ram_add[7]
.sym 77698 CLK_FAST
.sym 77699 fb0.0.11.0_RCLKE
.sym 77700 $PACKER_VCC_NET
.sym 77712 command_data[7]
.sym 77725 address_reg[5]
.sym 77726 ram_add[4]
.sym 77727 address_reg[6]
.sym 77729 char_data_line[5]
.sym 77730 command_data[4]
.sym 77731 fb0.0.0.0_RDATA[20]
.sym 77732 char_data_line[6]
.sym 77733 fb0.0.0.0_RDATA[19]
.sym 77734 ram_add[7]
.sym 77735 command_data[1]
.sym 77742 address_reg[0]
.sym 77743 address_reg[7]
.sym 77744 address_reg[6]
.sym 77745 command_data[4]
.sym 77751 command_data[3]
.sym 77752 fb0.0.11.0_WCLKE
.sym 77753 command_data[1]
.sym 77756 address_reg[1]
.sym 77757 command_data[2]
.sym 77758 command_data[5]
.sym 77759 command_data[0]
.sym 77760 fb0.0.11.0_MASK
.sym 77761 address_reg[3]
.sym 77762 command_data[7]
.sym 77763 command_data[6]
.sym 77764 address_reg[2]
.sym 77766 address_reg[5]
.sym 77767 address_reg[4]
.sym 77768 fb0.0.11.0_MASK
.sym 77770 $PACKER_VCC_NET
.sym 77781 fb0.0.11.0_MASK
.sym 77782 fb0.0.11.0_MASK
.sym 77783 fb0.0.11.0_MASK
.sym 77784 fb0.0.11.0_MASK
.sym 77785 fb0.0.11.0_MASK
.sym 77786 fb0.0.11.0_MASK
.sym 77787 fb0.0.11.0_MASK
.sym 77788 fb0.0.11.0_MASK
.sym 77789 address_reg[0]
.sym 77790 address_reg[1]
.sym 77792 address_reg[2]
.sym 77793 address_reg[3]
.sym 77794 address_reg[4]
.sym 77795 address_reg[5]
.sym 77796 address_reg[6]
.sym 77797 address_reg[7]
.sym 77800 CLK_FAST
.sym 77801 fb0.0.11.0_WCLKE
.sym 77802 command_data[0]
.sym 77803 command_data[1]
.sym 77804 command_data[2]
.sym 77805 command_data[3]
.sym 77806 command_data[4]
.sym 77807 command_data[5]
.sym 77808 command_data[6]
.sym 77809 command_data[7]
.sym 77810 $PACKER_VCC_NET
.sym 77829 address_reg[3]
.sym 77830 YPOS[2]
.sym 77831 command_data[5]
.sym 77832 address_reg[2]
.sym 77833 command_data[3]
.sym 77834 command_data[2]
.sym 77836 cur_char[5]
.sym 77837 address_reg[2]
.sym 77838 address_reg[1]
.sym 77847 ram_add[5]
.sym 77851 ram_add[0]
.sym 77854 fb0.0.1.0_RCLKE
.sym 77857 ram_add[2]
.sym 77858 ram_add[1]
.sym 77863 $PACKER_VCC_NET
.sym 77864 ram_add[4]
.sym 77866 fb0.0.1.0_MASK
.sym 77870 ram_add[3]
.sym 77871 ram_add[6]
.sym 77872 ram_add[7]
.sym 77874 fb0.0.1.0_MASK
.sym 77883 fb0.0.1.0_MASK
.sym 77884 fb0.0.1.0_MASK
.sym 77885 fb0.0.1.0_MASK
.sym 77886 fb0.0.1.0_MASK
.sym 77887 fb0.0.1.0_MASK
.sym 77888 fb0.0.1.0_MASK
.sym 77889 fb0.0.1.0_MASK
.sym 77890 fb0.0.1.0_MASK
.sym 77891 ram_add[0]
.sym 77892 ram_add[1]
.sym 77894 ram_add[2]
.sym 77895 ram_add[3]
.sym 77896 ram_add[4]
.sym 77897 ram_add[5]
.sym 77898 ram_add[6]
.sym 77899 ram_add[7]
.sym 77902 CLK_FAST
.sym 77903 fb0.0.1.0_RCLKE
.sym 77904 $PACKER_VCC_NET
.sym 77918 fb0.0.11.0_WCLKE
.sym 77929 address_reg[1]
.sym 77930 command_data[1]
.sym 77931 command_data[6]
.sym 77932 command_data[3]
.sym 77934 command_data[5]
.sym 77936 fb0.0.16.0_RCLKE
.sym 77937 ram_add[6]
.sym 77938 command_data[2]
.sym 77939 fb0.0.0.0_RDATA[258]
.sym 77946 address_reg[4]
.sym 77950 command_data[7]
.sym 77952 fb0.0.1.0_MASK
.sym 77953 command_data[1]
.sym 77954 address_reg[5]
.sym 77956 command_data[6]
.sym 77957 address_reg[0]
.sym 77960 fb0.0.1.0_MASK
.sym 77961 address_reg[7]
.sym 77963 fb0.0.1.0_WCLKE
.sym 77965 $PACKER_VCC_NET
.sym 77967 address_reg[3]
.sym 77969 command_data[5]
.sym 77970 command_data[0]
.sym 77971 command_data[3]
.sym 77972 command_data[2]
.sym 77973 address_reg[6]
.sym 77974 command_data[4]
.sym 77975 address_reg[2]
.sym 77976 address_reg[1]
.sym 77985 fb0.0.1.0_MASK
.sym 77986 fb0.0.1.0_MASK
.sym 77987 fb0.0.1.0_MASK
.sym 77988 fb0.0.1.0_MASK
.sym 77989 fb0.0.1.0_MASK
.sym 77990 fb0.0.1.0_MASK
.sym 77991 fb0.0.1.0_MASK
.sym 77992 fb0.0.1.0_MASK
.sym 77993 address_reg[0]
.sym 77994 address_reg[1]
.sym 77996 address_reg[2]
.sym 77997 address_reg[3]
.sym 77998 address_reg[4]
.sym 77999 address_reg[5]
.sym 78000 address_reg[6]
.sym 78001 address_reg[7]
.sym 78004 CLK_FAST
.sym 78005 fb0.0.1.0_WCLKE
.sym 78006 command_data[0]
.sym 78007 command_data[1]
.sym 78008 command_data[2]
.sym 78009 command_data[3]
.sym 78010 command_data[4]
.sym 78011 command_data[5]
.sym 78012 command_data[6]
.sym 78013 command_data[7]
.sym 78014 $PACKER_VCC_NET
.sym 78017 command_data[0]
.sym 78020 address_reg[4]
.sym 78031 address_reg[3]
.sym 78032 YPOS[2]
.sym 78037 address_reg[4]
.sym 78039 cur_char[0]
.sym 78048 ram_add[4]
.sym 78051 $PACKER_VCC_NET
.sym 78052 ram_add[2]
.sym 78053 ram_add[7]
.sym 78054 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78056 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78058 ram_add[3]
.sym 78059 ram_add[0]
.sym 78063 ram_add[5]
.sym 78069 ram_add[1]
.sym 78074 fb0.0.16.0_RCLKE
.sym 78075 ram_add[6]
.sym 78087 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78088 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78089 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78090 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78091 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78092 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78093 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78094 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78095 ram_add[0]
.sym 78096 ram_add[1]
.sym 78098 ram_add[2]
.sym 78099 ram_add[3]
.sym 78100 ram_add[4]
.sym 78101 ram_add[5]
.sym 78102 ram_add[6]
.sym 78103 ram_add[7]
.sym 78106 CLK_FAST
.sym 78107 fb0.0.16.0_RCLKE
.sym 78108 $PACKER_VCC_NET
.sym 78134 ram_add[4]
.sym 78135 char_data_line[6]
.sym 78136 command_data[1]
.sym 78137 char_data_line[5]
.sym 78138 ram_add[7]
.sym 78139 command_data[4]
.sym 78141 address_reg[6]
.sym 78142 address_reg[6]
.sym 78144 address_reg[5]
.sym 78149 address_reg[7]
.sym 78150 address_reg[0]
.sym 78152 address_reg[6]
.sym 78153 $PACKER_VCC_NET
.sym 78157 command_data[1]
.sym 78158 address_reg[1]
.sym 78159 command_data[3]
.sym 78160 command_data[6]
.sym 78161 command_data[5]
.sym 78164 command_data[4]
.sym 78165 command_data[2]
.sym 78166 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78167 address_reg[5]
.sym 78168 address_reg[2]
.sym 78169 address_reg[3]
.sym 78172 command_data[7]
.sym 78174 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78175 address_reg[4]
.sym 78176 fb0.0.16.0_WCLKE
.sym 78178 command_data[0]
.sym 78189 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78190 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78191 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78192 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78193 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78194 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78195 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78196 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 78197 address_reg[0]
.sym 78198 address_reg[1]
.sym 78200 address_reg[2]
.sym 78201 address_reg[3]
.sym 78202 address_reg[4]
.sym 78203 address_reg[5]
.sym 78204 address_reg[6]
.sym 78205 address_reg[7]
.sym 78208 CLK_FAST
.sym 78209 fb0.0.16.0_WCLKE
.sym 78210 command_data[0]
.sym 78211 command_data[1]
.sym 78212 command_data[2]
.sym 78213 command_data[3]
.sym 78214 command_data[4]
.sym 78215 command_data[5]
.sym 78216 command_data[6]
.sym 78217 command_data[7]
.sym 78218 $PACKER_VCC_NET
.sym 78229 $PACKER_VCC_NET
.sym 78235 address_reg[1]
.sym 78236 address_reg[2]
.sym 78237 address_reg[3]
.sym 78238 YPOS[2]
.sym 78239 command_data[5]
.sym 78241 command_data[3]
.sym 78242 command_data[2]
.sym 78245 cur_char[5]
.sym 78251 ram_add[5]
.sym 78253 fb0.0.0.0_RCLKE
.sym 78255 ram_add[1]
.sym 78256 ram_add[2]
.sym 78258 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78262 ram_add[3]
.sym 78266 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78272 ram_add[4]
.sym 78275 ram_add[0]
.sym 78276 ram_add[7]
.sym 78279 ram_add[6]
.sym 78280 $PACKER_VCC_NET
.sym 78291 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78292 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78293 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78294 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78295 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78296 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78297 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78298 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78299 ram_add[0]
.sym 78300 ram_add[1]
.sym 78302 ram_add[2]
.sym 78303 ram_add[3]
.sym 78304 ram_add[4]
.sym 78305 ram_add[5]
.sym 78306 ram_add[6]
.sym 78307 ram_add[7]
.sym 78310 CLK_FAST
.sym 78311 fb0.0.0.0_RCLKE
.sym 78312 $PACKER_VCC_NET
.sym 78345 ram_add[6]
.sym 78355 fb0.0.0.0_WCLKE
.sym 78360 address_reg[0]
.sym 78363 command_data[1]
.sym 78364 command_data[6]
.sym 78367 address_reg[4]
.sym 78368 command_data[4]
.sym 78369 address_reg[5]
.sym 78370 address_reg[6]
.sym 78371 address_reg[7]
.sym 78372 command_data[7]
.sym 78373 address_reg[1]
.sym 78374 address_reg[2]
.sym 78375 address_reg[3]
.sym 78376 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78377 command_data[5]
.sym 78378 command_data[0]
.sym 78379 command_data[3]
.sym 78380 command_data[2]
.sym 78382 $PACKER_VCC_NET
.sym 78384 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78393 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78394 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78395 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78396 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78397 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78398 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78399 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78400 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78401 address_reg[0]
.sym 78402 address_reg[1]
.sym 78404 address_reg[2]
.sym 78405 address_reg[3]
.sym 78406 address_reg[4]
.sym 78407 address_reg[5]
.sym 78408 address_reg[6]
.sym 78409 address_reg[7]
.sym 78412 CLK_FAST
.sym 78413 fb0.0.0.0_WCLKE
.sym 78414 command_data[0]
.sym 78415 command_data[1]
.sym 78416 command_data[2]
.sym 78417 command_data[3]
.sym 78418 command_data[4]
.sym 78419 command_data[5]
.sym 78420 command_data[6]
.sym 78421 command_data[7]
.sym 78422 $PACKER_VCC_NET
.sym 78425 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78429 fb0.0.0.0_WCLKE
.sym 78440 YPOS[2]
.sym 78443 cur_char[0]
.sym 78459 $PACKER_VCC_NET
.sym 78464 cur_char[6]
.sym 78465 YPOS[2]
.sym 78466 DE
.sym 78468 cur_char[0]
.sym 78470 cur_char[4]
.sym 78471 cur_char[2]
.sym 78474 cur_char[5]
.sym 78477 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78478 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78483 cur_char[1]
.sym 78485 cur_char[3]
.sym 78503 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78504 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78506 YPOS[2]
.sym 78507 cur_char[0]
.sym 78508 cur_char[1]
.sym 78509 cur_char[2]
.sym 78510 cur_char[3]
.sym 78511 cur_char[4]
.sym 78512 cur_char[5]
.sym 78513 cur_char[6]
.sym 78514 CLK_FAST
.sym 78515 DE
.sym 78516 $PACKER_VCC_NET
.sym 78530 $PACKER_GND_NET
.sym 78541 cur_char[4]
.sym 78542 char_data_line[6]
.sym 78544 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78545 char_data_line[5]
.sym 78561 $PACKER_VCC_NET
.sym 78575 $PACKER_GND_NET
.sym 78617 $PACKER_GND_NET
.sym 78626 $PACKER_VCC_NET
.sym 78637 $PACKER_VCC_NET
.sym 78659 cur_char[2]
.sym 78660 cur_char[5]
.sym 78667 YPOS[2]
.sym 78671 cur_char[1]
.sym 78672 cur_char[0]
.sym 78673 cur_char[3]
.sym 78677 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78679 cur_char[4]
.sym 78681 cur_char[6]
.sym 78682 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78686 DE
.sym 78688 $PACKER_VCC_NET
.sym 78707 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78708 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78710 YPOS[2]
.sym 78711 cur_char[0]
.sym 78712 cur_char[1]
.sym 78713 cur_char[2]
.sym 78714 cur_char[3]
.sym 78715 cur_char[4]
.sym 78716 cur_char[5]
.sym 78717 cur_char[6]
.sym 78718 CLK_FAST
.sym 78719 DE
.sym 78720 $PACKER_VCC_NET
.sym 78763 $PACKER_GND_NET
.sym 78790 $PACKER_VCC_NET
.sym 78817 $PACKER_GND_NET
.sym 78826 $PACKER_VCC_NET
.sym 78833 $PACKER_GND_NET
.sym 78947 command_data[3]
.sym 79089 red[1]$SB_IO_OUT
.sym 79589 cur_char[4]
.sym 80091 address_reg[4]
.sym 80574 YPOS[2]
.sym 81065 cur_char[4]
.sym 81435 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82732 red[1]$SB_IO_OUT
.sym 82743 red[1]$SB_IO_OUT
.sym 86563 red[0]$SB_IO_OUT
.sym 86576 red[0]$SB_IO_OUT
.sym 86748 red[0]$SB_IO_OUT
.sym 88987 address_reg[4]
.sym 91574 address_reg[4]
.sym 104324 locked
.sym 105570 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2[0]
.sym 105575 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[1]
.sym 105579 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[2]
.sym 105583 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[3]
.sym 105587 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 105591 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 105595 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 105599 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 105604 $nextpnr_ICESTORM_LC_1$I3
.sym 105676 did_write[1]
.sym 106274 HSYNC_SB_LUT4_O_I0[0]
.sym 106279 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106283 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106286 $PACKER_VCC_NET
.sym 106287 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 106291 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106294 $PACKER_VCC_NET
.sym 106295 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106300 $nextpnr_ICESTORM_LC_24$I3
.sym 106306 HSYNC_SB_LUT4_O_I0[0]
.sym 106310 $PACKER_VCC_NET
.sym 106311 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106314 $PACKER_VCC_NET
.sym 106315 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106318 $PACKER_VCC_NET
.sym 106319 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 106323 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106326 $PACKER_VCC_NET
.sym 106327 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106329 HSYNC_SB_LUT4_O_I0[5]
.sym 106330 HSYNC_SB_LUT4_O_I1[1]
.sym 106331 HSYNC_SB_LUT4_O_I1[2]
.sym 106332 HSYNC_SB_LUT4_O_I1[3]
.sym 106336 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106339 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106340 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106341 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106342 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106343 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106344 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106345 char[3]
.sym 106350 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106351 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106352 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106364 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106365 char[2]
.sym 106370 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_I3[0]
.sym 106375 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106378 $PACKER_VCC_NET
.sym 106379 HSYNC_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106381 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106382 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106383 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 106384 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 106385 char[0]
.sym 106392 XPOS[4]
.sym 106396 XPOS[7]
.sym 106397 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 106398 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 106399 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 106400 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 106404 XPOS[8]
.sym 106405 XPOS[4]
.sym 106406 XPOS[8]
.sym 106407 XPOS[7]
.sym 106408 XPOS[9]
.sym 106413 XPOS[7]
.sym 106414 XPOS[4]
.sym 106415 XPOS[9]
.sym 106416 XPOS[8]
.sym 106420 XPOS[9]
.sym 106429 XPOS[7]
.sym 106430 XPOS[8]
.sym 106431 XPOS[9]
.sym 106432 XPOS[4]
.sym 106500 command_buf_w_ptr[6]
.sym 106502 command_buf_r_ptr[0]
.sym 106503 cnt2_SB_LUT4_O_I2[0]
.sym 106504 $PACKER_VCC_NET
.sym 106508 command_buf_w_ptr[0]
.sym 106526 cnt1[0]
.sym 106527 cnt1_SB_LUT4_I1_I3[1]
.sym 106528 cnt1_SB_LUT4_I1_I3[2]
.sym 106530 cnt1[3]
.sym 106531 cnt2[3]
.sym 106532 cnt1_SB_LUT4_I1_I3[2]
.sym 106534 cnt1[5]
.sym 106535 cnt2[5]
.sym 106536 cnt1_SB_LUT4_I1_I3[2]
.sym 106538 cnt1[4]
.sym 106539 cnt2[4]
.sym 106540 cnt1_SB_LUT4_I1_I3[2]
.sym 106542 cnt1[6]
.sym 106543 cnt2[6]
.sym 106544 cnt1_SB_LUT4_I1_I3[2]
.sym 106546 cnt1[2]
.sym 106547 cnt2[2]
.sym 106548 cnt1_SB_LUT4_I1_I3[2]
.sym 106550 command_buf_w_ptr[0]
.sym 106551 cnt1_SB_LUT4_O_6_I2[0]
.sym 106552 $PACKER_VCC_NET
.sym 106554 cnt1[1]
.sym 106555 cnt2[1]
.sym 106556 cnt1_SB_LUT4_I1_I3[2]
.sym 106558 cnt1[7]
.sym 106559 cnt2[7]
.sym 106560 cnt1_SB_LUT4_I1_I3[2]
.sym 106562 command_buf_w_ptr[0]
.sym 106563 cnt1_SB_LUT4_O_6_I2[0]
.sym 106566 command_buf_w_ptr[1]
.sym 106567 cnt1_SB_LUT4_O_6_I2[1]
.sym 106568 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 106570 command_buf_w_ptr[2]
.sym 106571 cnt1_SB_LUT4_O_6_I2[2]
.sym 106572 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 106574 command_buf_w_ptr[3]
.sym 106575 cnt1_SB_LUT4_O_6_I2[3]
.sym 106576 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 106578 command_buf_w_ptr[4]
.sym 106579 cnt1_SB_LUT4_O_6_I2[4]
.sym 106580 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 106582 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106583 cnt1_SB_LUT4_O_6_I2[5]
.sym 106584 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 106586 command_buf_w_ptr[6]
.sym 106587 cnt1_SB_LUT4_O_6_I2[6]
.sym 106588 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 106589 cnt1_SB_LUT4_O_7_I2[7]
.sym 106590 command_buf_w_ptr[7]
.sym 106592 cnt1_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 106594 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106599 did_write_SB_DFFNESR_Q_4_D[1]
.sym 106602 $PACKER_VCC_NET
.sym 106603 did_write_SB_DFFNESR_Q_4_D[2]
.sym 106607 did_write_SB_DFFNESR_Q_4_D[3]
.sym 106611 did_write_SB_DFFNESR_Q_4_D[4]
.sym 106614 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106615 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 106616 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106620 did_write[4]
.sym 106624 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106626 did_write[0]
.sym 106631 did_write[1]
.sym 106635 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 106636 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 106639 did_write[3]
.sym 106640 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 106643 did_write[4]
.sym 106644 did_write_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 106648 did_write[3]
.sym 106649 did_write[0]
.sym 106650 did_write[1]
.sym 106651 did_write[3]
.sym 106652 did_write[4]
.sym 106655 did_write[1]
.sym 106656 did_write[0]
.sym 107234 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 107239 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107242 $PACKER_VCC_NET
.sym 107243 ram_add_SB_LUT4_O_7_I1[0]
.sym 107247 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 107250 $PACKER_VCC_NET
.sym 107251 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107254 $PACKER_VCC_NET
.sym 107255 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 107258 $PACKER_VCC_NET
.sym 107259 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 107262 $PACKER_VCC_NET
.sym 107263 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 107267 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 107272 $nextpnr_ICESTORM_LC_3$I3
.sym 107282 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107283 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107284 char[1]
.sym 107288 YPOS[9]
.sym 107290 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107291 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107292 char[2]
.sym 107298 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 107302 $PACKER_VCC_NET
.sym 107303 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 107306 $PACKER_VCC_NET
.sym 107307 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 107310 $PACKER_VCC_NET
.sym 107311 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 107315 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 107317 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107318 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 107319 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107320 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[4]
.sym 107323 XPOS[1]
.sym 107324 XPOS[0]
.sym 107325 XPOS[0]
.sym 107326 XPOS[1]
.sym 107327 XPOS[2]
.sym 107328 XPOS[3]
.sym 107330 XPOS[0]
.sym 107335 XPOS[1]
.sym 107339 XPOS[2]
.sym 107340 char_SB_LUT4_O_I3[2]
.sym 107343 XPOS[3]
.sym 107344 char_SB_LUT4_O_I3[3]
.sym 107347 XPOS[4]
.sym 107348 char_SB_LUT4_O_I3[4]
.sym 107351 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[0]
.sym 107352 char_SB_LUT4_O_I3[5]
.sym 107355 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 107356 char_SB_LUT4_O_I3[6]
.sym 107359 XPOS[7]
.sym 107360 char_SB_LUT4_O_I3[7]
.sym 107363 XPOS[8]
.sym 107364 char_SB_LUT4_O_I3[8]
.sym 107367 XPOS[9]
.sym 107368 char_SB_LUT4_O_I3[9]
.sym 107370 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 107371 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 107372 char[0]
.sym 107373 char[4]
.sym 107381 char[6]
.sym 107385 char[5]
.sym 107389 char[1]
.sym 107426 command_buf_r_ptr[0]
.sym 107427 cnt2_SB_LUT4_O_I2[0]
.sym 107430 cnt1_SB_LUT4_O_7_I2[1]
.sym 107431 cnt2_SB_LUT4_O_I2[1]
.sym 107434 cnt1_SB_LUT4_O_7_I2[2]
.sym 107435 cnt2_SB_LUT4_O_I2[2]
.sym 107438 cnt1_SB_LUT4_O_7_I2[3]
.sym 107439 cnt2_SB_LUT4_O_I2[3]
.sym 107442 cnt1_SB_LUT4_O_7_I2[4]
.sym 107443 cnt2_SB_LUT4_O_I2[4]
.sym 107446 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107447 cnt2_SB_LUT4_O_I2[5]
.sym 107450 cnt1_SB_LUT4_O_7_I2[6]
.sym 107451 cnt2_SB_LUT4_O_I2[6]
.sym 107454 cnt1_SB_LUT4_O_7_I2[7]
.sym 107455 cnt2_SB_LUT4_O_I2[7]
.sym 107458 cnt1_SB_LUT4_O_7_I2[8]
.sym 107459 cnt2_SB_LUT4_O_I2[8]
.sym 107462 cnt1_SB_LUT4_O_7_I2[9]
.sym 107463 cnt2_SB_LUT4_O_I2[9]
.sym 107466 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[0]
.sym 107467 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[1]
.sym 107468 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1[2]
.sym 107472 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107476 command_buf_w_ptr[1]
.sym 107480 command_buf_w_ptr[4]
.sym 107484 command_buf_w_ptr[2]
.sym 107488 command_buf_w_ptr[3]
.sym 107490 command_buf_r_ptr[0]
.sym 107491 cnt2_SB_LUT4_O_I2[0]
.sym 107494 cnt1_SB_LUT4_O_7_I2[1]
.sym 107495 cnt2_SB_LUT4_O_I2[1]
.sym 107496 cnt2_SB_LUT4_O_I3[1]
.sym 107498 cnt1_SB_LUT4_O_7_I2[2]
.sym 107499 cnt2_SB_LUT4_O_I2[2]
.sym 107500 cnt2_SB_LUT4_O_I3[2]
.sym 107502 cnt1_SB_LUT4_O_7_I2[3]
.sym 107503 cnt2_SB_LUT4_O_I2[3]
.sym 107504 cnt2_SB_LUT4_O_I3[3]
.sym 107506 cnt1_SB_LUT4_O_7_I2[4]
.sym 107507 cnt2_SB_LUT4_O_I2[4]
.sym 107508 cnt2_SB_LUT4_O_I3[4]
.sym 107510 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107511 cnt2_SB_LUT4_O_I2[5]
.sym 107512 cnt2_SB_LUT4_O_I3[5]
.sym 107514 cnt1_SB_LUT4_O_7_I2[6]
.sym 107515 cnt2_SB_LUT4_O_I2[6]
.sym 107516 cnt2_SB_LUT4_O_I3[6]
.sym 107518 cnt1_SB_LUT4_O_7_I2[7]
.sym 107519 cnt2_SB_LUT4_O_I2[7]
.sym 107520 cnt2_SB_LUT4_O_I3[7]
.sym 107524 command_buf_r_ptr[0]
.sym 107528 cnt1_SB_LUT4_O_7_I2[2]
.sym 107532 cnt1_SB_LUT4_O_7_I2[1]
.sym 107536 command_buf_w_ptr[7]
.sym 107540 cnt1_SB_LUT4_O_7_I2[6]
.sym 107544 cnt1_SB_LUT4_O_7_I2[3]
.sym 107548 cnt1_SB_LUT4_O_7_I2[4]
.sym 107552 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107565 cnt1_SB_LUT4_O_6_I2[0]
.sym 107575 cnt1_SB_LUT4_O_7_I2[1]
.sym 107576 command_buf_r_ptr[0]
.sym 107593 EN_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107600 did_write[0]
.sym 107603 EN_SB_LUT4_I2_O[1]
.sym 107604 EN_SB_LUT4_I2_O[0]
.sym 107607 EN_SB_LUT4_I2_O[0]
.sym 107608 EN_SB_LUT4_I2_O[1]
.sym 107611 command_buf_w_ptr[0]
.sym 107612 command_buf_r_ptr[0]
.sym 107617 cnt2_SB_LUT4_O_I2[0]
.sym 107636 command_buf_w_ptr[8]
.sym 107640 command_buf_w_ptr[9]
.sym 108194 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108198 $PACKER_VCC_NET
.sym 108199 ram_add_SB_LUT4_O_7_I1[0]
.sym 108203 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 108206 $PACKER_VCC_NET
.sym 108207 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 108210 $PACKER_VCC_NET
.sym 108211 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 108214 $PACKER_VCC_NET
.sym 108215 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 108218 $PACKER_VCC_NET
.sym 108219 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 108223 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 108225 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[8]
.sym 108226 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108227 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 108228 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 108232 YPOS[6]
.sym 108234 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108235 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108236 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108240 YPOS[7]
.sym 108242 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108243 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108244 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108248 YPOS[5]
.sym 108249 YPOS[4]
.sym 108250 YPOS[2]
.sym 108251 YPOS[5]
.sym 108252 YPOS[3]
.sym 108254 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108255 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108256 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108258 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108259 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108260 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108261 YPOS[8]
.sym 108262 ram_add_SB_LUT4_O_7_I1[5]
.sym 108263 ram_add_SB_LUT4_O_7_I1[7]
.sym 108264 DE
.sym 108268 XPOS[0]
.sym 108269 YPOS[9]
.sym 108270 YPOS[7]
.sym 108271 YPOS[8]
.sym 108272 YPOS[6]
.sym 108276 YPOS[8]
.sym 108278 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108279 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108280 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108283 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108284 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 108285 YPOS[5]
.sym 108286 YPOS[4]
.sym 108287 YPOS[2]
.sym 108288 YPOS[3]
.sym 108290 YPOS[3]
.sym 108295 YPOS[4]
.sym 108299 YPOS[5]
.sym 108300 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[2]
.sym 108301 DE
.sym 108303 YPOS[6]
.sym 108304 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[3]
.sym 108305 DE
.sym 108307 YPOS[7]
.sym 108308 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[4]
.sym 108311 YPOS[8]
.sym 108312 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[5]
.sym 108313 DE
.sym 108315 YPOS[9]
.sym 108316 ram_add_SB_LUT4_O_7_I1_SB_LUT4_O_I3[6]
.sym 108318 $PACKER_VCC_NET
.sym 108320 $nextpnr_ICESTORM_LC_9$I3
.sym 108322 DE
.sym 108323 ram_add_SB_LUT4_O_7_I1[5]
.sym 108324 $nextpnr_ICESTORM_LC_9$COUT
.sym 108325 YPOS[5]
.sym 108326 ram_add_SB_LUT4_O_7_I1[2]
.sym 108327 DE
.sym 108328 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 108329 YPOS[8]
.sym 108330 ram_add_SB_LUT4_O_7_I1[5]
.sym 108331 DE
.sym 108332 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 108335 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 108336 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 108339 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 108340 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 108341 ram_add_SB_LUT4_O_7_I1[5]
.sym 108342 YPOS[8]
.sym 108343 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 108344 DE
.sym 108347 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_I2[2]
.sym 108348 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 108351 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 108352 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 108354 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 108355 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 108358 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[4]
.sym 108359 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[3]
.sym 108360 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[4]
.sym 108362 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[5]
.sym 108363 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[4]
.sym 108364 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[5]
.sym 108366 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[6]
.sym 108367 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[5]
.sym 108368 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[6]
.sym 108370 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[7]
.sym 108371 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[6]
.sym 108372 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[7]
.sym 108374 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[0]
.sym 108375 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[7]
.sym 108376 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O_SB_LUT4_O_I3[8]
.sym 108377 address_reg[10]
.sym 108378 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108379 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108380 address_reg[11]
.sym 108381 ram_add_SB_LUT4_O_7_I1[2]
.sym 108382 YPOS[5]
.sym 108383 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_2_I3[1]
.sym 108384 DE
.sym 108387 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108388 DE
.sym 108389 cursor_counter[0]
.sym 108390 cursor_counter[1]
.sym 108391 cursor_counter[2]
.sym 108392 cursor_counter[3]
.sym 108397 address_reg[10]
.sym 108398 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 108399 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108400 address_reg[11]
.sym 108405 address_reg[10]
.sym 108406 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 108407 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108408 address_reg[11]
.sym 108412 cursor_counter[0]
.sym 108413 cursor_counter[4]
.sym 108414 cursor_counter[5]
.sym 108415 cursor_counter[6]
.sym 108416 show_cursor_SB_DFFNE_Q_E_SB_LUT4_O_I3[3]
.sym 108418 cursor_counter[0]
.sym 108423 cursor_counter[1]
.sym 108424 cursor_counter[0]
.sym 108427 cursor_counter[2]
.sym 108428 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
.sym 108431 cursor_counter[3]
.sym 108432 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.sym 108435 cursor_counter[4]
.sym 108436 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[4]
.sym 108439 cursor_counter[5]
.sym 108440 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[5]
.sym 108443 cursor_counter[6]
.sym 108444 cursor_counter_SB_DFFN_Q_D_SB_LUT4_O_I3[6]
.sym 108447 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 108448 DE
.sym 108461 address_reg[10]
.sym 108462 address_reg[11]
.sym 108463 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108464 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108465 address_reg[10]
.sym 108466 address_reg[11]
.sym 108467 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108468 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108492 fb0.0.19.0_WCLKE
.sym 108495 save_state_SB_DFFESR_Q_R[0]
.sym 108496 save_state_SB_DFFESR_Q_R[1]
.sym 108513 command[7]
.sym 108518 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108519 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 108520 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108525 command[0]
.sym 108533 command[4]
.sym 108542 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 108543 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 108544 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108546 command_buf_w_ptr[0]
.sym 108551 command_buf_w_ptr[1]
.sym 108555 command_buf_w_ptr[2]
.sym 108556 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[2]
.sym 108559 command_buf_w_ptr[3]
.sym 108560 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 108563 command_buf_w_ptr[4]
.sym 108564 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[4]
.sym 108567 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108568 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[5]
.sym 108571 command_buf_w_ptr[6]
.sym 108572 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[6]
.sym 108575 command_buf_w_ptr[7]
.sym 108576 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[7]
.sym 108579 command_buf_w_ptr[8]
.sym 108580 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[8]
.sym 108583 command_buf_w_ptr[9]
.sym 108584 command_buf_w_ptr_SB_DFFNE_Q_D_SB_LUT4_O_I3[9]
.sym 108585 command_buf_w_ptr[7]
.sym 108586 cnt1_SB_LUT4_O_7_I2[7]
.sym 108587 cnt1_SB_LUT4_O_7_I2[6]
.sym 108588 command_buf_w_ptr[6]
.sym 108589 command_buf_w_ptr[4]
.sym 108590 cnt1_SB_LUT4_O_7_I2[4]
.sym 108591 command_buf_w_ptr[9]
.sym 108592 cnt1_SB_LUT4_O_7_I2[9]
.sym 108593 command_buf_w_ptr[2]
.sym 108594 cnt1_SB_LUT4_O_7_I2[2]
.sym 108595 command_buf_w_ptr[3]
.sym 108596 cnt1_SB_LUT4_O_7_I2[3]
.sym 108598 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 108599 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 108600 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 108601 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 108602 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 108603 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 108604 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 108607 command_buffer.0.0.0_WCLKE[0]
.sym 108608 EN_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 108610 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108611 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108612 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108617 command_buf_w_ptr[1]
.sym 108618 cnt1_SB_LUT4_O_7_I2[1]
.sym 108619 command_buf_w_ptr[8]
.sym 108620 cnt1_SB_LUT4_O_7_I2[8]
.sym 108635 command_buf_w_ptr[1]
.sym 108636 command_buf_w_ptr[0]
.sym 108638 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108639 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108640 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108642 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108643 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 108644 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108645 fb0.0.0.0_RDATA[352]
.sym 108646 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 108647 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108648 fb0.0.0.0_RDATA[320]
.sym 108650 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108651 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 108652 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108657 fb0.0.0.0_RDATA[354]
.sym 108658 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 108659 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 108660 fb0.0.0.0_RDATA[322]
.sym 108714 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108715 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108716 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108722 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108723 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 108724 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108762 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108763 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108764 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108766 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108767 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108768 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108805 address_reg[10]
.sym 108806 address_reg[11]
.sym 108807 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108808 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108829 address_reg[10]
.sym 108830 address_reg[11]
.sym 108831 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108832 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 108909 DATA[5]$SB_IO_IN
.sym 108947 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 108948 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 108957 DATA[7]$SB_IO_IN
.sym 108973 DATA[2]$SB_IO_IN
.sym 109011 EN$SB_IO_IN
.sym 109012 RW$SB_IO_IN
.sym 109017 DATA[6]$SB_IO_IN
.sym 109025 DATA[3]$SB_IO_IN
.sym 109041 REG[2]$SB_IO_IN
.sym 109049 REG[1]$SB_IO_IN
.sym 109136 CLK_PIX
.sym 109154 ram_add_SB_LUT4_O_I0[0]
.sym 109159 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 109163 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 109167 ram_add_SB_LUT4_O_7_I1[0]
.sym 109171 timings.sy_SB_DFFESR_Q_9_D[4]
.sym 109174 $PACKER_VCC_NET
.sym 109175 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 109178 $PACKER_VCC_NET
.sym 109179 timings.sy_SB_DFFESR_Q_9_D[6]
.sym 109182 $PACKER_VCC_NET
.sym 109183 timings.sy_SB_DFFESR_Q_9_D[7]
.sym 109186 $PACKER_VCC_NET
.sym 109187 timings.sy_SB_DFFESR_Q_9_D[8]
.sym 109191 timings.sy_SB_DFFESR_Q_9_D[9]
.sym 109194 $PACKER_VCC_NET
.sym 109196 $nextpnr_ICESTORM_LC_5$I3
.sym 109198 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109199 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109200 $nextpnr_ICESTORM_LC_5$COUT
.sym 109204 YPOS[2]
.sym 109207 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109208 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109209 ram_add_SB_LUT4_O_I0[0]
.sym 109216 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109218 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109223 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109227 YPOS[2]
.sym 109228 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109231 YPOS[3]
.sym 109232 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109235 YPOS[4]
.sym 109236 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109239 YPOS[5]
.sym 109240 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109243 YPOS[6]
.sym 109244 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109247 YPOS[7]
.sym 109248 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109251 YPOS[8]
.sym 109252 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109255 YPOS[9]
.sym 109256 timings.sy_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109257 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109258 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 109259 YPOS[4]
.sym 109260 YPOS[6]
.sym 109261 YPOS[5]
.sym 109262 ram_add_SB_LUT4_O_7_I1[2]
.sym 109263 DE
.sym 109264 YPOS[3]
.sym 109266 ram_add_SB_LUT4_O_7_I1[1]
.sym 109267 YPOS[4]
.sym 109268 DE
.sym 109269 YPOS[5]
.sym 109270 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.sym 109271 YPOS[2]
.sym 109272 YPOS[3]
.sym 109273 YPOS[7]
.sym 109274 YPOS[8]
.sym 109275 timings.sy_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109276 YPOS[9]
.sym 109279 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 109280 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 109282 char[4]
.sym 109283 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 109286 char[5]
.sym 109287 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[1]
.sym 109288 this_line_addr_SB_LUT4_O_I3[1]
.sym 109290 char[6]
.sym 109291 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 109292 this_line_addr_SB_LUT4_O_I3[2]
.sym 109295 ram_add_SB_LUT4_O_2_I3[1]
.sym 109296 this_line_addr_SB_LUT4_O_I3[3]
.sym 109299 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109300 this_line_addr_SB_LUT4_O_I3[4]
.sym 109303 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 109304 this_line_addr_SB_LUT4_O_I3[5]
.sym 109307 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 109308 this_line_addr_SB_LUT4_O_I3[6]
.sym 109311 ram_add_SB_LUT4_O_2_I1[0]
.sym 109312 this_line_addr_SB_LUT4_O_I3[7]
.sym 109315 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 109316 this_line_addr_SB_LUT4_O_I3[8]
.sym 109318 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109319 ram_add_SB_LUT4_O_2_I1[1]
.sym 109320 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 109321 ram_add_SB_LUT4_O_I0[9]
.sym 109322 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[5]
.sym 109323 this_line_addr[9]
.sym 109324 DE
.sym 109325 ram_add_SB_LUT4_O_7_I1[2]
.sym 109326 YPOS[5]
.sym 109327 YPOS[3]
.sym 109328 DE
.sym 109331 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 109332 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109333 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 109334 ram_add_SB_LUT4_O_2_I1[1]
.sym 109335 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 109336 address_reg[8]
.sym 109337 fb0.0.8.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109342 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_O[3]
.sym 109343 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I0_O[2]
.sym 109349 fb0.0.0.0_RDATA[277]
.sym 109350 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 109351 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 109352 fb0.0.0.0_RDATA[165]
.sym 109357 fb0.0.0.0_RDATA[161]
.sym 109358 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 109359 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109360 fb0.0.0.0_RDATA[129]
.sym 109361 fb0.0.0.0_RDATA[163]
.sym 109362 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 109363 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109364 fb0.0.0.0_RDATA[131]
.sym 109368 show_cursor
.sym 109369 fb0.0.0.0_RDATA[310]
.sym 109370 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 109371 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109372 fb0.0.0.0_RDATA[134]
.sym 109375 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109376 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 109377 fb0.0.0.0_RDATA[358]
.sym 109378 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109379 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 109380 fb0.0.0.0_RDATA[102]
.sym 109387 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109388 DE
.sym 109391 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109392 DE
.sym 109397 fb0.0.19.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109401 fb0.0.0.0_RDATA[356]
.sym 109402 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 109403 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109404 fb0.0.0.0_RDATA[132]
.sym 109405 fb0.0.0.0_RDATA[272]
.sym 109406 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 109407 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 109408 fb0.0.0.0_RDATA[128]
.sym 109410 save_data[0]
.sym 109415 save_data[1]
.sym 109416 save_data[0]
.sym 109419 save_data[2]
.sym 109420 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109423 save_data[3]
.sym 109424 save_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109425 save_data[0]
.sym 109426 save_data[1]
.sym 109427 save_data[3]
.sym 109428 save_data[2]
.sym 109432 save_data[0]
.sym 109435 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109436 DE
.sym 109439 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 109440 DE
.sym 109442 get_command[0]
.sym 109447 get_command[1]
.sym 109448 get_command[0]
.sym 109451 get_command[2]
.sym 109452 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109455 get_command[3]
.sym 109456 get_command_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109460 get_command[0]
.sym 109465 get_command[0]
.sym 109466 get_command[1]
.sym 109467 get_command[3]
.sym 109468 get_command[2]
.sym 109473 command[10]
.sym 109491 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[0]
.sym 109492 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O[1]
.sym 109509 command[1]
.sym 109513 command[2]
.sym 109517 command[5]
.sym 109521 command[3]
.sym 109525 command[6]
.sym 109538 command_buf_r_ptr[0]
.sym 109543 cnt1_SB_LUT4_O_7_I2[1]
.sym 109547 cnt1_SB_LUT4_O_7_I2[2]
.sym 109548 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 109551 cnt1_SB_LUT4_O_7_I2[3]
.sym 109552 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 109555 cnt1_SB_LUT4_O_7_I2[4]
.sym 109556 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 109559 cnt1_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 109560 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 109563 cnt1_SB_LUT4_O_7_I2[6]
.sym 109564 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 109567 cnt1_SB_LUT4_O_7_I2[7]
.sym 109568 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 109571 cnt1_SB_LUT4_O_7_I2[8]
.sym 109572 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 109575 cnt1_SB_LUT4_O_7_I2[9]
.sym 109576 command_buf_r_ptr_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 109869 DATA[4]$SB_IO_IN
.sym 109937 DATA[0]$SB_IO_IN
.sym 109997 DATA[1]$SB_IO_IN
.sym 110001 REG[0]$SB_IO_IN
.sym 110140 VSYNC_SB_LUT4_O_I3
.sym 110148 VSYNC_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110172 YPOS[4]
.sym 110176 YPOS[3]
.sym 110179 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110180 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110187 YPOS[4]
.sym 110188 YPOS[3]
.sym 110190 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110191 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110192 DE
.sym 110193 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110194 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110195 YPOS[3]
.sym 110196 ram_add_SB_LUT4_O_I0[9]
.sym 110206 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110207 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110208 char[3]
.sym 110209 ram_add_SB_LUT4_O_I0[9]
.sym 110210 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[2]
.sym 110211 this_line_addr[6]
.sym 110212 DE
.sym 110213 ram_add_SB_LUT4_O_6_I3[0]
.sym 110214 DE
.sym 110215 ram_add_SB_LUT4_O_6_I3[2]
.sym 110216 address_reg[4]
.sym 110218 DE
.sym 110219 ram_add_SB_LUT4_O_6_I3[0]
.sym 110220 ram_add_SB_LUT4_O_6_I3[2]
.sym 110223 DE
.sym 110224 YPOS[3]
.sym 110225 fb0.0.0.0_RDATA[100]
.sym 110226 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 110227 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110228 fb0.0.0.0_RDATA[68]
.sym 110230 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110231 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110232 DE
.sym 110234 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 110235 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110236 DE
.sym 110238 char[4]
.sym 110239 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[0]
.sym 110241 ram_add_SB_LUT4_O_2_I1[0]
.sym 110242 ram_add_SB_LUT4_O_2_I1[1]
.sym 110243 ram_add_SB_LUT4_O_2_I1[2]
.sym 110244 address_reg[11]
.sym 110245 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 110246 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 110247 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110248 address_reg[9]
.sym 110250 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 110251 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110252 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 110254 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110255 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110256 this_line_addr[8]
.sym 110258 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110259 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110260 this_line_addr[11]
.sym 110262 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 110263 HSYNC_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 110264 this_line_addr[7]
.sym 110265 ram_add_SB_LUT4_O_I0[9]
.sym 110266 ram_add_SB_LUT4_O_7_I1[1]
.sym 110267 this_line_addr[5]
.sym 110268 DE
.sym 110271 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110272 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110274 ram_add_SB_LUT4_O_2_I1[0]
.sym 110275 ram_add_SB_LUT4_O_2_I1[1]
.sym 110276 ram_add_SB_LUT4_O_2_I1[2]
.sym 110277 ram_add_SB_LUT4_O_I0[9]
.sym 110278 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[6]
.sym 110279 this_line_addr[10]
.sym 110280 DE
.sym 110281 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 110282 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110283 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 110284 show_cursor_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 110285 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 110286 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 110287 DE
.sym 110288 this_line_addr[12]
.sym 110289 ram_add[7]
.sym 110290 address_reg[7]
.sym 110291 show_cursor_SB_LUT4_I3_O[2]
.sym 110292 show_cursor_SB_LUT4_I3_O[3]
.sym 110293 ram_add_SB_LUT4_O_I0[9]
.sym 110294 ram_add_SB_LUT4_O_7_I1_SB_LUT4_I1_4_O[8]
.sym 110295 this_line_addr[12]
.sym 110296 DE
.sym 110297 address_reg[2]
.sym 110298 ram_add[2]
.sym 110299 address_reg[3]
.sym 110300 ram_add[3]
.sym 110301 address_reg[4]
.sym 110302 ram_add[4]
.sym 110303 address_reg[5]
.sym 110304 ram_add[5]
.sym 110305 address_reg[2]
.sym 110306 ram_add[2]
.sym 110307 address_reg[13]
.sym 110308 show_cursor
.sym 110311 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110312 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110314 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110315 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 110316 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 110319 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110320 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110323 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110324 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110325 address_reg[8]
.sym 110326 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110327 address_reg[12]
.sym 110328 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110330 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110331 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 110332 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 110334 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110335 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 110336 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 110337 fb0.0.20.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110346 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110347 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 110348 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110351 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 110352 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 110353 fb0.0.21.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110358 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[0]
.sym 110359 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110360 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 110361 fb0.0.17.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110373 fb0.0.22.0_RCLKE_SB_LUT4_O_I2[0]
.sym 110382 DE
.sym 110383 command_reg_SB_LUT4_I1_O[2]
.sym 110384 command_reg_SB_LUT4_I1_O[3]
.sym 110393 DE
.sym 110394 command_reg_SB_LUT4_I1_O[1]
.sym 110395 command_reg_SB_LUT4_I1_O[2]
.sym 110396 command_reg_SB_LUT4_I1_O[3]
.sym 110406 DE
.sym 110407 command_reg_SB_LUT4_I1_O[2]
.sym 110408 command_reg_SB_LUT4_I1_O[3]
.sym 110411 address_reg[11]
.sym 110412 address_reg[10]
.sym 110413 command_reg_SB_LUT4_I1_O[3]
.sym 110414 command_reg_SB_LUT4_I1_O[1]
.sym 110415 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 110416 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 110419 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 110420 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 110423 command_reg_SB_LUT4_I1_O[1]
.sym 110424 command_reg_SB_LUT4_I1_O[3]
.sym 110427 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 110428 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 110433 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 110434 save_state_SB_DFFESR_Q_R_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110435 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 110436 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 110438 command_reg[1]
.sym 110439 command_reg[2]
.sym 110440 command_reg[0]
.sym 110443 command_reg[0]
.sym 110444 command_reg[2]
.sym 110447 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 110448 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 110450 command_reg[1]
.sym 110451 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110452 command_reg_SB_LUT4_I1_O[2]
.sym 110453 fb0.0.0.0_RDATA[273]
.sym 110454 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110455 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 110456 fb0.0.0.0_RDATA[65]
.sym 110458 command_reg[2]
.sym 110459 command_reg[1]
.sym 110460 command_reg[0]
.sym 110461 increment_reg_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 110462 command_reg[1]
.sym 110463 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 110464 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 110469 command[8]
.sym 110481 command[9]
.sym 110509 fb0.0.0.0_RDATA[339]
.sym 110510 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 110511 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 110512 fb0.0.0.0_RDATA[275]
.sym 110517 fb0.0.0.0_RDATA[340]
.sym 110518 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 110519 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110520 fb0.0.0.0_RDATA[324]
.sym 110521 fb0.0.0.0_RDATA[342]
.sym 110522 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 110523 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 110524 fb0.0.0.0_RDATA[326]
.sym 111155 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111156 fb0.0.0.0_RDATA[113]
.sym 111171 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111172 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111173 fb0.0.0.0_RDATA[338]
.sym 111174 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 111175 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111176 fb0.0.0.0_RDATA[114]
.sym 111183 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111184 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111191 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 111192 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111195 fb0.0.23.0_RCLKE_SB_LUT4_O_I1[1]
.sym 111196 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111201 address_reg[6]
.sym 111202 ram_add[6]
.sym 111203 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 111204 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 111205 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 111206 address_reg[11]
.sym 111207 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 111208 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 111209 ram_add_SB_LUT4_O_2_I1[1]
.sym 111210 ram_add_SB_LUT4_O_2_I3[1]
.sym 111211 ram_add_SB_LUT4_O_2_I3[2]
.sym 111212 address_reg[7]
.sym 111213 address_reg[10]
.sym 111214 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111215 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 111216 address_reg[11]
.sym 111219 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111220 DE
.sym 111223 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111224 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111225 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 111226 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 111227 address_reg[10]
.sym 111228 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 111230 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 111231 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 111232 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111233 address_reg[0]
.sym 111234 ram_add[0]
.sym 111235 ram_add[1]
.sym 111236 address_reg[1]
.sym 111239 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]
.sym 111240 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111243 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111244 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111247 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111248 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111250 ram_add_SB_LUT4_O_2_I1[1]
.sym 111251 ram_add_SB_LUT4_O_2_I3[1]
.sym 111252 ram_add_SB_LUT4_O_2_I3[2]
.sym 111255 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111256 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 111261 fb0.0.10.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111270 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 111271 fb0.0.22.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 111272 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 111279 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O[3]
.sym 111280 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 111291 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 111292 fb0.0.0.0_RDATA[341]
.sym 111303 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111304 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111307 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 111308 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111311 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111312 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111313 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111317 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 111318 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 111319 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 111320 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 111323 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 111324 fb0.0.18.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111327 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 111328 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 111406 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[0]
.sym 111407 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 111408 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 111411 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[2]
.sym 111412 address_reg_SB_DFFE_Q_5_E_SB_LUT4_O_I1[1]
.sym 111413 command_data[7]
.sym 112098 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112099 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 112100 DE
.sym 112101 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112119 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 112120 fb0.0.0.0_RDATA[96]
.sym 112123 fb0.0.15.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112124 DE
.sym 112129 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112139 fb0.0.23.0_RCLKE_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 112140 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 112141 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112147 ram_add_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 112148 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112149 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 112150 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 112151 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]
.sym 112152 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 112155 fb0.0.6.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112156 fb0.0.15.0_RCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112157 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112163 fb0.0.11.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112164 DE
.sym 112167 fb0.0.12.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112168 DE
.sym 112171 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 112172 fb0.0.0.0_RDATA[210]
.sym 112173 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]
.sym 112174 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112175 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 112176 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 112179 fb0.0.13.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112180 DE
.sym 112181 fb0_char_SB_LUT4_O_4_I2[0]
.sym 112182 fb0_char_SB_LUT4_O_1_I3[0]
.sym 112183 fb0_char_SB_LUT4_O_4_I2[2]
.sym 112184 fb0_char_SB_LUT4_O_4_I2[3]
.sym 112185 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 112186 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 112187 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 112188 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 112189 fb0_char_SB_LUT4_O_2_I2[0]
.sym 112190 fb0_char_SB_LUT4_O_1_I3[0]
.sym 112191 fb0_char_SB_LUT4_O_2_I2[2]
.sym 112192 fb0_char_SB_LUT4_O_2_I2[3]
.sym 112194 fb0_char_SB_LUT4_O_1_I3[0]
.sym 112195 fb0_char_SB_LUT4_O_3_I3[1]
.sym 112196 fb0_char_SB_LUT4_O_3_I3[2]
.sym 112197 fb0_char_SB_LUT4_O_I2[0]
.sym 112198 fb0_char_SB_LUT4_O_1_I3[0]
.sym 112199 fb0_char_SB_LUT4_O_I2[2]
.sym 112200 fb0_char_SB_LUT4_O_I2[3]
.sym 112201 fb0_char_SB_LUT4_O_5_I2[0]
.sym 112202 fb0_char_SB_LUT4_O_1_I3[0]
.sym 112203 fb0_char_SB_LUT4_O_5_I2[2]
.sym 112204 fb0_char_SB_LUT4_O_5_I2[3]
.sym 112206 fb0_char_SB_LUT4_O_1_I3[0]
.sym 112207 fb0_char_SB_LUT4_O_1_I3[1]
.sym 112208 fb0_char_SB_LUT4_O_1_I3[2]
.sym 112210 fb0_char_SB_LUT4_O_6_I1[0]
.sym 112211 fb0_char_SB_LUT4_O_6_I1[1]
.sym 112212 fb0_char_SB_LUT4_O_6_I1[2]
.sym 112213 fb0.0.0.0_RDATA[325]
.sym 112214 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 112215 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 112216 fb0.0.0.0_RDATA[213]
.sym 112217 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 112218 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 112219 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 112220 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 112221 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 112222 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 112223 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 112224 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 112227 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112228 DE
.sym 112229 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 112230 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 112231 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 112232 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 112233 fb0.0.0.0_RDATA[176]
.sym 112234 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 112235 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 112236 fb0.0.0.0_RDATA[160]
.sym 112237 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112243 fb0.0.9.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112244 DE
.sym 112245 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 112246 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 112247 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 112248 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[3]
.sym 112249 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 112250 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 112251 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 112252 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 112253 fb0.0.3.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112257 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 112258 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 112259 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 112260 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 112261 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112266 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 112267 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 112268 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 112269 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112275 fb0.0.2.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112276 DE
.sym 112277 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112281 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112285 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]
.sym 112286 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 112287 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 112288 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 112289 fb0.0.0.0_RDATA[306]
.sym 112290 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 112291 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 112292 fb0.0.0.0_RDATA[194]
.sym 112295 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112296 address_reg[12]
.sym 112299 fb0.0.1.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112300 DE
.sym 112301 fb0.0.0.0_RDATA[336]
.sym 112302 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 112303 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 112304 fb0.0.0.0_RDATA[288]
.sym 112305 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 112306 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 112307 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 112308 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 112311 fb0.0.18.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112312 DE
.sym 112315 fb0.0.16.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112316 DE
.sym 112319 fb0.0.0.0_RCLKE_SB_LUT4_O_I2[0]
.sym 112320 DE
.sym 112321 fb0.0.0.0_RDATA[274]
.sym 112322 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 112323 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 112324 fb0.0.0.0_RDATA[178]
.sym 112326 increment[0]
.sym 112327 address_reg[0]
.sym 112329 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 112330 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112331 increment_neg
.sym 112332 address_reg[13]
.sym 112333 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112334 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 112335 increment_neg
.sym 112336 address_reg[13]
.sym 112338 address_reg[0]
.sym 112339 increment[0]
.sym 112341 fb0.0.0.0_RDATA[69]
.sym 112342 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 112343 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 112344 fb0.0.0.0_RDATA[5]
.sym 112345 fb0.0.0.0_RDATA[66]
.sym 112346 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 112347 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112348 fb0.0.0.0_RDATA[18]
.sym 112349 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 112350 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112351 increment_neg
.sym 112352 address_reg[13]
.sym 112354 increment[0]
.sym 112355 address_reg[0]
.sym 112358 increment[1]
.sym 112359 address_reg[1]
.sym 112360 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112362 increment[2]
.sym 112363 address_reg[2]
.sym 112364 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112366 increment[3]
.sym 112367 address_reg[3]
.sym 112368 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 112370 increment[4]
.sym 112371 address_reg[4]
.sym 112372 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 112374 increment[5]
.sym 112375 address_reg[5]
.sym 112376 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 112378 increment[6]
.sym 112379 address_reg[6]
.sym 112380 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 112382 increment[7]
.sym 112383 address_reg[7]
.sym 112384 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 112387 address_reg[8]
.sym 112388 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 112391 address_reg[9]
.sym 112392 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 112395 address_reg[10]
.sym 112396 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 112399 address_reg[11]
.sym 112400 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 112403 address_reg[12]
.sym 112404 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 112405 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 112406 increment_neg
.sym 112407 address_reg[13]
.sym 112408 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 112409 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 112410 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 112411 increment_neg
.sym 112412 address_reg[13]
.sym 112417 fb0.0.0.0_RDATA[337]
.sym 112418 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[1]
.sym 112419 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 112420 fb0.0.0.0_RDATA[257]
.sym 112425 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112426 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 112427 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 112428 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 112441 fb0.0.0.0_RDATA[276]
.sym 112442 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 112443 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112444 fb0.0.0.0_RDATA[20]
.sym 112447 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 112448 fb0.0.0.0_RDATA[259]
.sym 112505 fb0.0.0.0_RDATA[323]
.sym 112506 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 112507 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112508 fb0.0.0.0_RDATA[19]
.sym 112509 fb0.0.0.0_RDATA[355]
.sym 112510 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 112511 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 112512 fb0.0.0.0_RDATA[3]
.sym 113067 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 113068 fb0.0.0.0_RDATA[240]
.sym 113075 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 113076 fb0.0.0.0_RDATA[243]
.sym 113089 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 113090 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 113091 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 113092 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 113095 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 113096 DE
.sym 113101 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 113102 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 113103 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113104 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 113113 fb0.0.14.0_RCLKE_SB_LUT4_O_I2[0]
.sym 113117 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 113118 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 113119 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 113120 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 113121 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 113122 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 113123 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 113124 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113126 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 113127 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 113128 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 113131 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 113132 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 113133 fb0.0.0.0_RDATA[98]
.sym 113134 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 113135 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 113136 fb0.0.0.0_RDATA[34]
.sym 113137 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 113138 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 113139 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]
.sym 113140 fb0_char_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 113142 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 113143 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 113144 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 113145 fb0.0.0.0_RDATA[162]
.sym 113146 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 113147 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 113148 fb0.0.0.0_RDATA[146]
.sym 113149 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 113150 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113151 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 113152 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[3]
.sym 113153 fb0_char_SB_LUT4_O_I1[0]
.sym 113154 fb0_char_SB_LUT4_O_1_I3[0]
.sym 113155 fb0_char_SB_LUT4_O_I1[2]
.sym 113156 fb0_char_SB_LUT4_O_I1[3]
.sym 113157 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 113158 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 113159 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 113160 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 113162 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 113163 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 113164 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 113165 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 113166 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 113167 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 113168 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 113169 fb0.0.0.0_RDATA[118]
.sym 113170 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 113171 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 113172 fb0.0.0.0_RDATA[38]
.sym 113176 address_reg[1]
.sym 113181 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 113182 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 113183 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 113184 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 113189 fb0.0.0.0_RDATA[278]
.sym 113190 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[17]
.sym 113191 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 113192 fb0.0.0.0_RDATA[54]
.sym 113193 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 113194 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 113195 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 113196 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 113197 fb0.0.0.0_RDATA[258]
.sym 113198 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 113199 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 113200 fb0.0.0.0_RDATA[130]
.sym 113201 fb0.0.0.0_RDATA[181]
.sym 113202 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 113203 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[8]
.sym 113204 fb0.0.0.0_RDATA[133]
.sym 113208 address_reg[0]
.sym 113209 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 113210 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 113211 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 113212 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 113213 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113214 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113215 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113216 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113217 fb0.0.0.0_RDATA[307]
.sym 113218 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 113219 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 113220 fb0.0.0.0_RDATA[35]
.sym 113232 address_reg[13]
.sym 113249 fb0.0.0.0_RDATA[308]
.sym 113250 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 113251 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 113252 fb0.0.0.0_RDATA[260]
.sym 113253 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 113254 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 113255 command_data[3]
.sym 113256 address_reg_SB_DFFE_Q_E[2]
.sym 113257 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 113258 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 113259 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 113260 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 113263 address_reg[8]
.sym 113264 address_reg[9]
.sym 113265 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 113266 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 113267 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 113268 increment_neg
.sym 113269 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 113270 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 113271 command_data[4]
.sym 113272 address_reg_SB_DFFE_Q_E[2]
.sym 113273 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[0]
.sym 113274 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_3_O[1]
.sym 113275 command_data[1]
.sym 113276 address_reg_SB_DFFE_Q_E[2]
.sym 113277 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 113278 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 113279 command_data[2]
.sym 113280 address_reg_SB_DFFE_Q_E[2]
.sym 113281 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 113282 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 113283 increment_neg
.sym 113284 address_reg[13]
.sym 113288 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 113292 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 113293 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 113294 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 113295 increment_neg
.sym 113296 address_reg[13]
.sym 113297 fb0.0.0.0_RDATA[291]
.sym 113298 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 113299 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 113300 fb0.0.0.0_RDATA[67]
.sym 113301 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 113302 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113303 increment_neg
.sym 113304 address_reg[13]
.sym 113305 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 113306 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 113307 increment_neg
.sym 113308 address_reg[13]
.sym 113311 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113312 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 113314 address_reg[0]
.sym 113315 increment[0]
.sym 113318 address_reg[1]
.sym 113319 increment[1]
.sym 113320 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 113322 address_reg[2]
.sym 113323 increment[2]
.sym 113324 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113326 address_reg[3]
.sym 113327 increment[3]
.sym 113328 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 113330 address_reg[4]
.sym 113331 increment[4]
.sym 113332 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 113334 address_reg[5]
.sym 113335 increment[5]
.sym 113336 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 113338 address_reg[6]
.sym 113339 increment[6]
.sym 113340 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 113342 address_reg[7]
.sym 113343 increment[7]
.sym 113344 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 113346 address_reg[8]
.sym 113348 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 113350 address_reg[9]
.sym 113352 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 113354 address_reg[10]
.sym 113356 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 113358 address_reg[11]
.sym 113360 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 113362 address_reg[12]
.sym 113364 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 113366 $PACKER_VCC_NET
.sym 113367 address_reg[13]
.sym 113368 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 113369 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[0]
.sym 113370 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_10_O[1]
.sym 113371 command_data[2]
.sym 113372 address_reg_SB_DFFE_Q_E[2]
.sym 113373 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 113374 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 113375 increment_neg
.sym 113376 address_reg[13]
.sym 113377 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 113378 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 113379 increment_neg
.sym 113380 address_reg[13]
.sym 113385 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 113386 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 113387 increment_neg
.sym 113388 address_reg[13]
.sym 113389 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 113390 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 113391 increment_neg
.sym 113392 address_reg[13]
.sym 113393 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 113394 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 113395 increment_neg
.sym 113396 address_reg[13]
.sym 113399 address_reg[8]
.sym 113400 address_reg[9]
.sym 113401 fb0.0.0.0_RDATA[256]
.sym 113402 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 113403 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 113404 fb0.0.0.0_RDATA[64]
.sym 113407 address_reg[8]
.sym 113408 address_reg[9]
.sym 113413 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 113414 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113415 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 113416 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 113445 fb0.0.0.0_RDATA[357]
.sym 113446 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 113447 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113448 fb0.0.0.0_RDATA[21]
.sym 113453 fb0.0.0.0_RDATA[22]
.sym 113454 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113455 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 113456 fb0.0.0.0_RDATA[6]
.sym 113465 fb0.0.0.0_RDATA[353]
.sym 113466 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I3[2]
.sym 113467 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113468 fb0.0.0.0_RDATA[17]
.sym 113948 fast_counter
.sym 113957 command_data[7]
.sym 113973 command_data[2]
.sym 113981 command_data[1]
.sym 113986 fgcolor[2]
.sym 113987 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 113988 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 113990 fgcolor[3]
.sym 113991 green_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113992 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 113998 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113999 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 114000 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114006 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 114007 blue_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 114008 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114010 fgcolor[7]
.sym 114011 red_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 114012 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 114029 command_data[0]
.sym 114037 command_data[3]
.sym 114081 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]
.sym 114082 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114083 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 114084 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 114085 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 114086 address_reg[4]
.sym 114087 address_reg[5]
.sym 114088 address_reg[7]
.sym 114089 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 114090 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114091 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 114092 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 114093 fb0.0.0.0_RDATA[166]
.sym 114094 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 114095 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 114096 fb0.0.0.0_RDATA[86]
.sym 114097 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 114098 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 114099 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 114100 fb0_char_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 114101 fb0.0.0.0_RDATA[164]
.sym 114102 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[10]
.sym 114103 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 114104 fb0.0.0.0_RDATA[148]
.sym 114105 fb0.0.0.0_RDATA[147]
.sym 114106 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 114107 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 114108 fb0.0.0.0_RDATA[99]
.sym 114112 address_reg[9]
.sym 114116 address_reg[4]
.sym 114120 address_reg[7]
.sym 114124 address_reg[6]
.sym 114128 address_reg[5]
.sym 114129 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 114130 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 114131 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 114132 fb0_char_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 114136 address_reg[2]
.sym 114140 address_reg[3]
.sym 114141 address_reg[13]
.sym 114142 address_reg[3]
.sym 114143 address_reg[6]
.sym 114144 address_reg[12]
.sym 114146 increment[0]
.sym 114147 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[0]
.sym 114150 increment[1]
.sym 114151 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1[1]
.sym 114154 increment[2]
.sym 114155 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 114158 increment[3]
.sym 114159 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 114162 increment[4]
.sym 114163 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 114166 increment[5]
.sym 114167 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 114170 increment[6]
.sym 114171 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 114174 increment[7]
.sym 114175 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 114179 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 114183 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 114187 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 114191 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 114195 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 114199 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 114201 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 114202 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 114203 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 114204 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 114208 address_reg[10]
.sym 114209 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 114210 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 114211 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114212 increment_neg
.sym 114213 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 114214 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 114215 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114216 increment_neg
.sym 114217 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 114218 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 114219 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114220 increment_neg
.sym 114221 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 114222 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 114223 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114224 increment_neg
.sym 114225 increment[1]
.sym 114226 address_reg[1]
.sym 114227 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 114228 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 114229 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 114230 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 114231 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114232 increment_neg
.sym 114233 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 114234 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 114235 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114236 increment_neg
.sym 114239 increment[2]
.sym 114240 address_reg[2]
.sym 114243 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 114244 address_reg[6]
.sym 114248 increment[1]
.sym 114252 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 114253 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[0]
.sym 114254 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_12_O[1]
.sym 114255 command_data[0]
.sym 114256 address_reg_SB_DFFE_Q_E[2]
.sym 114260 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 114264 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 114265 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[0]
.sym 114266 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_11_O[1]
.sym 114267 command_data[1]
.sym 114268 address_reg_SB_DFFE_Q_E[2]
.sym 114272 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 114274 address_reg[0]
.sym 114275 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 114278 address_reg[1]
.sym 114279 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[1]
.sym 114280 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114282 address_reg[2]
.sym 114283 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[2]
.sym 114284 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 114286 address_reg[3]
.sym 114287 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 114288 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114290 address_reg[4]
.sym 114291 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 114292 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 114294 address_reg[5]
.sym 114295 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 114296 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 114298 address_reg[6]
.sym 114299 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[6]
.sym 114300 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 114302 address_reg[7]
.sym 114303 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 114304 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114306 address_reg[8]
.sym 114307 $PACKER_VCC_NET
.sym 114308 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 114310 address_reg[9]
.sym 114311 $PACKER_VCC_NET
.sym 114312 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 114314 address_reg[10]
.sym 114315 $PACKER_VCC_NET
.sym 114316 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 114318 address_reg[11]
.sym 114319 $PACKER_VCC_NET
.sym 114320 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 114322 address_reg[12]
.sym 114323 $PACKER_VCC_NET
.sym 114324 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 114326 address_reg[13]
.sym 114327 $PACKER_VCC_NET
.sym 114328 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 114329 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[0]
.sym 114330 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_O[1]
.sym 114331 command_data[0]
.sym 114332 address_reg_SB_DFFE_Q_E[2]
.sym 114333 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 114334 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 114335 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 114336 increment_neg
.sym 114338 address_reg[12]
.sym 114339 address_reg[13]
.sym 114340 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 114345 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[0]
.sym 114346 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_8_O[1]
.sym 114347 command_data[4]
.sym 114348 address_reg_SB_DFFE_Q_E[2]
.sym 114349 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[0]
.sym 114350 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_7_O[1]
.sym 114351 command_data[5]
.sym 114352 address_reg_SB_DFFE_Q_E[2]
.sym 114353 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[0]
.sym 114354 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_6_O[1]
.sym 114355 command_data[6]
.sym 114356 address_reg_SB_DFFE_Q_E[2]
.sym 114357 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[0]
.sym 114358 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_5_O[1]
.sym 114359 command_data[7]
.sym 114360 address_reg_SB_DFFE_Q_E[2]
.sym 114365 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[0]
.sym 114366 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_9_O[1]
.sym 114367 command_data[3]
.sym 114368 address_reg_SB_DFFE_Q_E[2]
.sym 114370 address_reg[10]
.sym 114371 address_reg[11]
.sym 114372 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 114917 command_data[6]
.sym 114929 command_data[4]
.sym 114933 command_data[5]
.sym 114945 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 114952 command_data[1]
.sym 114955 address_reg[0]
.sym 114956 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114960 command_data[7]
.sym 114964 DE
.sym 114968 command_data[0]
.sym 114971 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 114972 address_reg[0]
.sym 114976 command_data[3]
.sym 114979 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 114980 fb0.0.0.0_RDATA[245]
.sym 114997 fb0.0.0.0_RDATA[97]
.sym 114998 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 114999 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 115000 fb0.0.0.0_RDATA[81]
.sym 115001 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115002 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115003 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115004 XPOS[1]
.sym 115017 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[0]
.sym 115018 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 115019 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]
.sym 115020 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]
.sym 115042 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 115043 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115044 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 115051 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 115052 fb0.0.0.0_RDATA[179]
.sym 115056 command_data[2]
.sym 115063 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115064 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115065 fb0.0.0.0_RDATA[101]
.sym 115066 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[6]
.sym 115067 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 115068 fb0.0.0.0_RDATA[37]
.sym 115070 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 115071 address_reg[1]
.sym 115072 address_reg[2]
.sym 115074 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 115078 $PACKER_VCC_NET
.sym 115079 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 115083 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 115087 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 115090 $PACKER_VCC_NET
.sym 115091 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[4]
.sym 115095 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[5]
.sym 115098 $PACKER_VCC_NET
.sym 115099 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 115103 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 115106 $PACKER_VCC_NET
.sym 115107 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 115110 $PACKER_VCC_NET
.sym 115111 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 115114 $PACKER_VCC_NET
.sym 115115 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 115119 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[11]
.sym 115123 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115124 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 115128 address_reg[12]
.sym 115132 address_reg[8]
.sym 115135 address_reg[12]
.sym 115136 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 115138 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 115139 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 115142 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[2]
.sym 115143 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[1]
.sym 115144 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 115146 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 115147 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[2]
.sym 115148 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 115150 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 115151 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[3]
.sym 115152 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 115154 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[5]
.sym 115155 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[4]
.sym 115156 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 115158 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 115159 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[5]
.sym 115160 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 115162 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 115163 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[6]
.sym 115164 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 115166 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[6]
.sym 115167 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[7]
.sym 115168 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 115170 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[7]
.sym 115171 address_reg[8]
.sym 115172 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 115174 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[8]
.sym 115175 address_reg[9]
.sym 115176 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 115178 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[9]
.sym 115179 address_reg[10]
.sym 115180 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 115182 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[10]
.sym 115183 address_reg[11]
.sym 115184 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 115186 address_reg[13]
.sym 115187 address_reg[12]
.sym 115188 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 115191 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[7]
.sym 115192 address_reg[7]
.sym 115193 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 115194 address_reg[5]
.sym 115195 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[3]
.sym 115196 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[7]
.sym 115199 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[3]
.sym 115200 address_reg[3]
.sym 115201 increment_SB_LUT4_O_7_I1[0]
.sym 115202 increment_SB_LUT4_O_7_I1[1]
.sym 115203 increment_SB_LUT4_O_7_I1[2]
.sym 115204 increment_SB_LUT4_O_7_I1[3]
.sym 115206 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 115207 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 115208 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[2]
.sym 115209 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 115210 address_reg[0]
.sym 115211 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[4]
.sym 115212 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[6]
.sym 115213 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 115214 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 115215 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[2]
.sym 115216 address_reg[7]
.sym 115218 increment_SB_LUT4_O_7_I1[0]
.sym 115219 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 115220 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 115221 increment_SB_LUT4_O_7_I1[3]
.sym 115222 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[0]
.sym 115223 increment_SB_LUT4_O_7_I1[1]
.sym 115224 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I3[3]
.sym 115225 increment_reg[2]
.sym 115226 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 115227 increment_reg[1]
.sym 115228 increment_reg[3]
.sym 115230 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 115231 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 115232 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 115233 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D
.sym 115237 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 115238 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 115239 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 115240 address_reg[4]
.sym 115242 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 115243 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 115244 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 115248 increment[2]
.sym 115249 command_data[3]
.sym 115253 command_data[4]
.sym 115257 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 115258 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 115259 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[2]
.sym 115260 address_reg[6]
.sym 115261 command_data[5]
.sym 115265 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 115266 increment_reg[1]
.sym 115267 increment_reg[3]
.sym 115268 increment_reg[2]
.sym 115269 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 115270 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 115271 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 115272 increment_neg
.sym 115273 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 115274 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 115275 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 115276 increment_neg
.sym 115277 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 115278 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 115279 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 115280 increment_neg
.sym 115281 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 115282 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 115283 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 115284 increment_neg
.sym 115285 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 115286 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 115287 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 115288 increment_neg
.sym 115289 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_4_I0[0]
.sym 115290 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 115291 fb0.0.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 115292 increment_neg
.sym 115295 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 115296 address_reg[0]
.sym 115307 address_reg[9]
.sym 115308 address_reg[8]
.sym 115884 command_data[5]
.sym 115900 command_data[4]
.sym 115906 fgcolor[4]
.sym 115907 green_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 115908 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 115926 fgcolor[5]
.sym 115927 red_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 115928 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 115934 fgcolor[6]
.sym 115935 red_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 115936 blue_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 115944 command_data[6]
.sym 115993 fb0.0.0.0_RDATA[82]
.sym 115994 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 115995 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 115996 fb0.0.0.0_RDATA[2]
.sym 116043 address_reg[10]
.sym 116044 address_reg[11]
.sym 116089 fb0.0.0.0_RDATA[48]
.sym 116090 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 116091 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 116092 fb0.0.0.0_RDATA[32]
.sym 116095 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 116096 fb0.0.0.0_RDATA[4]
.sym 116097 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 116098 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 116099 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 116100 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 116105 fb0.0.0.0_RDATA[305]
.sym 116106 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 116107 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 116108 fb0.0.0.0_RDATA[33]
.sym 116111 increment[2]
.sym 116112 address_reg[2]
.sym 116114 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[0]
.sym 116115 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[1]
.sym 116116 fb0_char_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3[2]
.sym 116119 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.sym 116120 fb0.0.0.0_RDATA[36]
.sym 116124 address_reg[11]
.sym 116131 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 116132 address_reg[5]
.sym 116135 increment[1]
.sym 116136 address_reg[1]
.sym 116138 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 116139 address_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_8_I2[0]
.sym 116141 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_1_I1[1]
.sym 116142 increment_SB_LUT4_O_7_I1[0]
.sym 116143 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_O[2]
.sym 116144 address_reg[3]
.sym 116147 increment[1]
.sym 116148 address_reg[1]
.sym 116151 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[4]
.sym 116152 address_reg[4]
.sym 116155 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[5]
.sym 116156 address_reg[5]
.sym 116159 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 116160 address_reg[0]
.sym 116162 increment_SB_LUT4_O_6_I2[1]
.sym 116163 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[0]
.sym 116164 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_I3[2]
.sym 116165 increment_reg[2]
.sym 116166 increment_reg[1]
.sym 116167 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116168 increment_reg[3]
.sym 116170 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116171 increment_reg[2]
.sym 116172 increment_reg[3]
.sym 116173 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116174 increment_reg[2]
.sym 116175 increment_reg[1]
.sym 116176 increment_reg[3]
.sym 116177 increment_reg[2]
.sym 116178 increment_reg[1]
.sym 116179 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116180 increment_reg[3]
.sym 116183 increment_SB_LUT4_O_6_I0[0]
.sym 116184 increment_SB_LUT4_O_6_I0_SB_LUT4_I1_O[1]
.sym 116187 increment_SB_LUT4_O_6_I0[0]
.sym 116188 increment_SB_LUT4_O_6_I2[1]
.sym 116189 increment_reg[2]
.sym 116190 increment_reg[1]
.sym 116191 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116192 increment_reg[3]
.sym 116194 increment_reg[3]
.sym 116195 increment_reg[2]
.sym 116196 increment_reg[1]
.sym 116199 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 116200 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 116202 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116203 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116204 increment_SB_LUT4_O_7_I3[3]
.sym 116205 increment_SB_LUT4_O_7_I1[3]
.sym 116206 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116207 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116208 increment_SB_LUT4_O_7_I3[3]
.sym 116209 increment_SB_LUT4_O_6_I0[0]
.sym 116210 increment_SB_LUT4_O_6_I0[2]
.sym 116211 increment_SB_LUT4_O_6_I2[1]
.sym 116212 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116215 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[3]
.sym 116216 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[2]
.sym 116218 increment_SB_LUT4_O_6_I0[0]
.sym 116219 increment_SB_LUT4_O_6_I0[2]
.sym 116220 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116222 increment_SB_LUT4_O_6_I0[0]
.sym 116223 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[1]
.sym 116224 increment_SB_LUT4_O_6_I0[2]
.sym 116226 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[1]
.sym 116230 increment_reg[1]
.sym 116231 $PACKER_VCC_NET
.sym 116232 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[1]
.sym 116234 increment_reg[2]
.sym 116235 $PACKER_VCC_NET
.sym 116236 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[2]
.sym 116238 increment_reg[3]
.sym 116239 $PACKER_VCC_NET
.sym 116240 increment_SB_LUT4_O_7_I3_SB_LUT4_I0_I3[3]
.sym 116242 $PACKER_VCC_NET
.sym 116244 $nextpnr_ICESTORM_LC_18$I3
.sym 116247 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 116248 $nextpnr_ICESTORM_LC_18$COUT
.sym 116250 address_reg[0]
.sym 116251 increment_SB_LUT4_O_6_I2_SB_LUT4_I1_O[0]
.sym 116252 $PACKER_VCC_NET
.sym 116256 green_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_DFFE_D_Q[0]
.sym 117043 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 117044 fb0.0.0.0_RDATA[53]
.sym 117081 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]
.sym 117082 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 117083 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 117084 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]
.sym 117109 fb0.0.0.0_RDATA[309]
.sym 117110 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]
.sym 117111 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117112 fb0.0.0.0_RDATA[229]
.sym 118790 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118791 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118792 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118802 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118803 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118804 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118818 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118819 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 118820 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118846 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118847 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 118848 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118873 fb0.0.0.0_RDATA[242]
.sym 118874 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 118875 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 118876 fb0.0.0.0_RDATA[50]
.sym 118881 fb0.0.0.0_RDATA[196]
.sym 118882 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 118883 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 118884 fb0.0.0.0_RDATA[84]
.sym 118885 fb0.0.0.0_RDATA[208]
.sym 118886 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 118887 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 118888 fb0.0.0.0_RDATA[192]
.sym 118890 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118891 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118892 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 118897 fb0.0.0.0_RDATA[244]
.sym 118898 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 118899 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 118900 fb0.0.0.0_RDATA[180]
.sym 118901 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118902 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1]
.sym 118903 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118904 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 118906 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118907 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118908 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 118909 fb0.0.0.0_RDATA[212]
.sym 118910 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 118911 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 118912 fb0.0.0.0_RDATA[52]
.sym 118913 fb0.0.0.0_RDATA[214]
.sym 118914 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 118915 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 118916 fb0.0.0.0_RDATA[150]
.sym 118917 fb0.0.0.0_RDATA[209]
.sym 118918 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 118919 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 118920 fb0.0.0.0_RDATA[177]
.sym 118923 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 118924 fb0.0.0.0_RDATA[195]
.sym 118927 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 118928 fb0.0.0.0_RDATA[224]
.sym 118929 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 118930 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 118931 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 118932 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 118933 fb0.0.0.0_RDATA[211]
.sym 118934 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[13]
.sym 118935 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 118936 fb0.0.0.0_RDATA[51]
.sym 118949 fb0.0.0.0_RDATA[241]
.sym 118950 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 118951 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 118952 fb0.0.0.0_RDATA[225]
.sym 118957 address_reg[10]
.sym 118958 address_reg[11]
.sym 118959 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118960 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118965 fb0.0.0.0_RDATA[262]
.sym 118966 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 118967 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[15]
.sym 118968 fb0.0.0.0_RDATA[246]
.sym 118969 address_reg[10]
.sym 118970 address_reg[11]
.sym 118971 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118972 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118977 fb0.0.0.0_RDATA[289]
.sym 118978 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 118979 fb0_char_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 118980 fb0.0.0.0_RDATA[49]
.sym 119013 fb0.0.0.0_RDATA[294]
.sym 119014 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 119015 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 119016 fb0.0.0.0_RDATA[198]
.sym 119021 fb0.0.0.0_RDATA[261]
.sym 119022 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[16]
.sym 119023 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 119024 fb0.0.0.0_RDATA[149]
.sym 119025 fb0.0.0.0_RDATA[193]
.sym 119026 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 119027 fb0_char_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 119028 fb0.0.0.0_RDATA[145]
.sym 119030 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119031 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119032 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 119034 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119035 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119036 fb0.0.8.0_WCLKE_SB_LUT4_O_I1[2]
.sym 119041 fb0.0.0.0_RDATA[290]
.sym 119042 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 119043 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119044 fb0.0.0.0_RDATA[226]
.sym 119050 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119051 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119052 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119054 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119055 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119056 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119061 fb0.0.0.0_RDATA[230]
.sym 119062 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119063 fb0.0.1.0_RCLKE_SB_LUT4_O_I2_SB_DFFE_D_Q[11]
.sym 119064 fb0.0.0.0_RDATA[182]
.sym 119065 fb0.0.0.0_RDATA[292]
.sym 119066 fb0_char_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 119067 fb0_char_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 119068 fb0.0.0.0_RDATA[228]
.sym 119145 address_reg[10]
.sym 119146 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119147 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119148 address_reg[11]
.sym 119165 address_reg[10]
.sym 119166 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119167 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119168 address_reg[11]
.sym 119213 address_reg[10]
.sym 119214 address_reg[11]
.sym 119215 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119216 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119217 address_reg[10]
.sym 119218 address_reg[11]
.sym 119219 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119220 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119269 address_reg[10]
.sym 119270 address_reg[11]
.sym 119271 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119272 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119293 address_reg[10]
.sym 119294 address_reg[11]
.sym 119295 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119296 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 119305 char_data_line[1]
.sym 119306 char_data_line[5]
.sym 119307 XPOS[0]
.sym 119308 XPOS[2]
.sym 119317 char_data_line[0]
.sym 119318 char_data_line[4]
.sym 119319 XPOS[0]
.sym 119320 cur_px_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 119321 char_data_line[2]
.sym 119322 char_data_line[6]
.sym 119323 XPOS[0]
.sym 119324 XPOS[2]
.sym 119325 char_data_line[3]
.sym 119326 char_data_line[7]
.sym 119327 XPOS[2]
.sym 119328 XPOS[0]
.sym 119341 address_reg[10]
.sym 119342 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119343 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119344 address_reg[11]
.sym 119345 address_reg[10]
.sym 119346 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119347 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119348 address_reg[11]
.sym 119385 address_reg[10]
.sym 119386 address_reg[11]
.sym 119387 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119388 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119389 address_reg[10]
.sym 119390 address_reg[11]
.sym 119391 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119392 fb0.0.15.0_WCLKE_SB_LUT4_O_I2[2]
.sym 119463 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119464 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119471 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119472 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119523 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119524 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
.sym 119551 fgcolor_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 119552 fb0.0.0.0_WCLKE_SB_LUT4_O_I3[2]
