
display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d940  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f74  0800da50  0800da50  0001da50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9c4  0800e9c4  0002025c  2**0
                  CONTENTS
  4 .ARM          00000000  0800e9c4  0800e9c4  0002025c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e9c4  0800e9c4  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9c4  0800e9c4  0001e9c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e9c8  0800e9c8  0001e9c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  0800e9cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019e4  2000025c  0800ec28  0002025c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c40  0800ec28  00021c40  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e4b6  00000000  00000000  00020285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000402e  00000000  00000000  0003e73b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00042770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001440  00000000  00000000  00043d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bd81  00000000  00000000  00045180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b280  00000000  00000000  00060f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095873  00000000  00000000  0007c181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001119f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000605c  00000000  00000000  00111a48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000025c 	.word	0x2000025c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800da38 	.word	0x0800da38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000260 	.word	0x20000260
 800014c:	0800da38 	.word	0x0800da38

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <start>:
//chlazen
uint16_t ventilatorper = 0;  //vkon ventiltoru v %
uint8_t ventilatorhyst = 0;	//hystereze ventilatoru
//start
void start()
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80010b4:	f002 fc8c 	bl	80039d0 <SSD1306_Clear>
	SSD1306_GotoXY (25,25);
 80010b8:	2119      	movs	r1, #25
 80010ba:	2019      	movs	r0, #25
 80010bc:	f002 fad2 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("zdrojOS", &Font_11x18, 1);
 80010c0:	2201      	movs	r2, #1
 80010c2:	490c      	ldr	r1, [pc, #48]	; (80010f4 <start+0x44>)
 80010c4:	480c      	ldr	r0, [pc, #48]	; (80010f8 <start+0x48>)
 80010c6:	f002 fb63 	bl	8003790 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80010ca:	f002 fa27 	bl	800351c <SSD1306_UpdateScreen>
	HAL_Delay(1000);
 80010ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010d2:	f002 ff5b 	bl	8003f8c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010dc:	4807      	ldr	r0, [pc, #28]	; (80010fc <start+0x4c>)
 80010de:	f004 f852 	bl	8005186 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 80010e2:	2201      	movs	r2, #1
 80010e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010e8:	4804      	ldr	r0, [pc, #16]	; (80010fc <start+0x4c>)
 80010ea:	f004 f84c 	bl	8005186 <HAL_GPIO_WritePin>
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000000 	.word	0x20000000
 80010f8:	0800da50 	.word	0x0800da50
 80010fc:	40010800 	.word	0x40010800

08001100 <error>:

//error
void error(uint8_t event)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001110:	4862      	ldr	r0, [pc, #392]	; (800129c <error+0x19c>)
 8001112:	f004 f838 	bl	8005186 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111c:	485f      	ldr	r0, [pc, #380]	; (800129c <error+0x19c>)
 800111e:	f004 f832 	bl	8005186 <HAL_GPIO_WritePin>
	SSD1306_Clear();
 8001122:	f002 fc55 	bl	80039d0 <SSD1306_Clear>
	SSD1306_GotoXY (3,3);
 8001126:	2103      	movs	r1, #3
 8001128:	2003      	movs	r0, #3
 800112a:	f002 fa9b 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("error:", &Font_11x18, 1);
 800112e:	2201      	movs	r2, #1
 8001130:	495b      	ldr	r1, [pc, #364]	; (80012a0 <error+0x1a0>)
 8001132:	485c      	ldr	r0, [pc, #368]	; (80012a4 <error+0x1a4>)
 8001134:	f002 fb2c 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (3,25);
 8001138:	2119      	movs	r1, #25
 800113a:	2003      	movs	r0, #3
 800113c:	f002 fa92 	bl	8003664 <SSD1306_GotoXY>
	switch (event) {
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	2b04      	cmp	r3, #4
 8001144:	f200 80a4 	bhi.w	8001290 <error+0x190>
 8001148:	a201      	add	r2, pc, #4	; (adr r2, 8001150 <error+0x50>)
 800114a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800114e:	bf00      	nop
 8001150:	08001165 	.word	0x08001165
 8001154:	080011a1 	.word	0x080011a1
 8001158:	080011dd 	.word	0x080011dd
 800115c:	08001219 	.word	0x08001219
 8001160:	08001255 	.word	0x08001255
		case 0:
			SSD1306_Puts("mereni tep.", &Font_11x18, 1);
 8001164:	2201      	movs	r2, #1
 8001166:	494e      	ldr	r1, [pc, #312]	; (80012a0 <error+0x1a0>)
 8001168:	484f      	ldr	r0, [pc, #316]	; (80012a8 <error+0x1a8>)
 800116a:	f002 fb11 	bl	8003790 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 800116e:	212d      	movs	r1, #45	; 0x2d
 8001170:	2003      	movs	r0, #3
 8001172:	f002 fa77 	bl	8003664 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 8001176:	2201      	movs	r2, #1
 8001178:	4949      	ldr	r1, [pc, #292]	; (80012a0 <error+0x1a0>)
 800117a:	484c      	ldr	r0, [pc, #304]	; (80012ac <error+0x1ac>)
 800117c:	f002 fb08 	bl	8003790 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001180:	f002 f9cc 	bl	800351c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001184:	e002      	b.n	800118c <error+0x8c>
			{
				HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f002 ff00 	bl	8003f8c <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 800118c:	2110      	movs	r1, #16
 800118e:	4843      	ldr	r0, [pc, #268]	; (800129c <error+0x19c>)
 8001190:	f003 ffe2 	bl	8005158 <HAL_GPIO_ReadPin>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f5      	bne.n	8001186 <error+0x86>
			}
			start();
 800119a:	f7ff ff89 	bl	80010b0 <start>
			break;
 800119e:	e078      	b.n	8001292 <error+0x192>
		case 1:
			SSD1306_Puts("prehrati", &Font_11x18, 1);
 80011a0:	2201      	movs	r2, #1
 80011a2:	493f      	ldr	r1, [pc, #252]	; (80012a0 <error+0x1a0>)
 80011a4:	4842      	ldr	r0, [pc, #264]	; (80012b0 <error+0x1b0>)
 80011a6:	f002 faf3 	bl	8003790 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 80011aa:	212d      	movs	r1, #45	; 0x2d
 80011ac:	2003      	movs	r0, #3
 80011ae:	f002 fa59 	bl	8003664 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 80011b2:	2201      	movs	r2, #1
 80011b4:	493a      	ldr	r1, [pc, #232]	; (80012a0 <error+0x1a0>)
 80011b6:	483d      	ldr	r0, [pc, #244]	; (80012ac <error+0x1ac>)
 80011b8:	f002 faea 	bl	8003790 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 80011bc:	f002 f9ae 	bl	800351c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 80011c0:	e002      	b.n	80011c8 <error+0xc8>
			{
				HAL_Delay(1);
 80011c2:	2001      	movs	r0, #1
 80011c4:	f002 fee2 	bl	8003f8c <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 80011c8:	2110      	movs	r1, #16
 80011ca:	4834      	ldr	r0, [pc, #208]	; (800129c <error+0x19c>)
 80011cc:	f003 ffc4 	bl	8005158 <HAL_GPIO_ReadPin>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f5      	bne.n	80011c2 <error+0xc2>
			}
			start();
 80011d6:	f7ff ff6b 	bl	80010b0 <start>
			break;
 80011da:	e05a      	b.n	8001292 <error+0x192>
		case 2:
			SSD1306_Puts("chyba U0", &Font_11x18, 1);
 80011dc:	2201      	movs	r2, #1
 80011de:	4930      	ldr	r1, [pc, #192]	; (80012a0 <error+0x1a0>)
 80011e0:	4834      	ldr	r0, [pc, #208]	; (80012b4 <error+0x1b4>)
 80011e2:	f002 fad5 	bl	8003790 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 80011e6:	212d      	movs	r1, #45	; 0x2d
 80011e8:	2003      	movs	r0, #3
 80011ea:	f002 fa3b 	bl	8003664 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 80011ee:	2201      	movs	r2, #1
 80011f0:	492b      	ldr	r1, [pc, #172]	; (80012a0 <error+0x1a0>)
 80011f2:	482e      	ldr	r0, [pc, #184]	; (80012ac <error+0x1ac>)
 80011f4:	f002 facc 	bl	8003790 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 80011f8:	f002 f990 	bl	800351c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 80011fc:	e002      	b.n	8001204 <error+0x104>
			{
				HAL_Delay(1);
 80011fe:	2001      	movs	r0, #1
 8001200:	f002 fec4 	bl	8003f8c <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001204:	2110      	movs	r1, #16
 8001206:	4825      	ldr	r0, [pc, #148]	; (800129c <error+0x19c>)
 8001208:	f003 ffa6 	bl	8005158 <HAL_GPIO_ReadPin>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1f5      	bne.n	80011fe <error+0xfe>
			}
			start();
 8001212:	f7ff ff4d 	bl	80010b0 <start>
			break;
 8001216:	e03c      	b.n	8001292 <error+0x192>
		case 3:
			SSD1306_Puts("chyba U1", &Font_11x18, 1);
 8001218:	2201      	movs	r2, #1
 800121a:	4921      	ldr	r1, [pc, #132]	; (80012a0 <error+0x1a0>)
 800121c:	4826      	ldr	r0, [pc, #152]	; (80012b8 <error+0x1b8>)
 800121e:	f002 fab7 	bl	8003790 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 8001222:	212d      	movs	r1, #45	; 0x2d
 8001224:	2003      	movs	r0, #3
 8001226:	f002 fa1d 	bl	8003664 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 800122a:	2201      	movs	r2, #1
 800122c:	491c      	ldr	r1, [pc, #112]	; (80012a0 <error+0x1a0>)
 800122e:	481f      	ldr	r0, [pc, #124]	; (80012ac <error+0x1ac>)
 8001230:	f002 faae 	bl	8003790 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001234:	f002 f972 	bl	800351c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001238:	e002      	b.n	8001240 <error+0x140>
			{
				HAL_Delay(1);
 800123a:	2001      	movs	r0, #1
 800123c:	f002 fea6 	bl	8003f8c <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001240:	2110      	movs	r1, #16
 8001242:	4816      	ldr	r0, [pc, #88]	; (800129c <error+0x19c>)
 8001244:	f003 ff88 	bl	8005158 <HAL_GPIO_ReadPin>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d1f5      	bne.n	800123a <error+0x13a>
			}
			start();
 800124e:	f7ff ff2f 	bl	80010b0 <start>
			break;
 8001252:	e01e      	b.n	8001292 <error+0x192>
		case 4:
			SSD1306_Puts("chyba U3", &Font_11x18, 1);
 8001254:	2201      	movs	r2, #1
 8001256:	4912      	ldr	r1, [pc, #72]	; (80012a0 <error+0x1a0>)
 8001258:	4818      	ldr	r0, [pc, #96]	; (80012bc <error+0x1bc>)
 800125a:	f002 fa99 	bl	8003790 <SSD1306_Puts>
			SSD1306_GotoXY (3,45);
 800125e:	212d      	movs	r1, #45	; 0x2d
 8001260:	2003      	movs	r0, #3
 8001262:	f002 f9ff 	bl	8003664 <SSD1306_GotoXY>
			SSD1306_Puts("OK=>reset", &Font_11x18, 1);
 8001266:	2201      	movs	r2, #1
 8001268:	490d      	ldr	r1, [pc, #52]	; (80012a0 <error+0x1a0>)
 800126a:	4810      	ldr	r0, [pc, #64]	; (80012ac <error+0x1ac>)
 800126c:	f002 fa90 	bl	8003790 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8001270:	f002 f954 	bl	800351c <SSD1306_UpdateScreen>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 8001274:	e002      	b.n	800127c <error+0x17c>
			{
				HAL_Delay(1);
 8001276:	2001      	movs	r0, #1
 8001278:	f002 fe88 	bl	8003f8c <HAL_Delay>
			while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) != 0)
 800127c:	2110      	movs	r1, #16
 800127e:	4807      	ldr	r0, [pc, #28]	; (800129c <error+0x19c>)
 8001280:	f003 ff6a 	bl	8005158 <HAL_GPIO_ReadPin>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f5      	bne.n	8001276 <error+0x176>
			}
			start();
 800128a:	f7ff ff11 	bl	80010b0 <start>
			break;
 800128e:	e000      	b.n	8001292 <error+0x192>
		default:
			break;
 8001290:	bf00      	nop

	}
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40010800 	.word	0x40010800
 80012a0:	20000000 	.word	0x20000000
 80012a4:	0800da58 	.word	0x0800da58
 80012a8:	0800da60 	.word	0x0800da60
 80012ac:	0800da6c 	.word	0x0800da6c
 80012b0:	0800da78 	.word	0x0800da78
 80012b4:	0800da84 	.word	0x0800da84
 80012b8:	0800da90 	.word	0x0800da90
 80012bc:	0800da9c 	.word	0x0800da9c

080012c0 <read_ser>:

//USB
uint8_t loopcount =0;
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);
void read_ser()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
	char u_char[5];
	for(int i = 0; i<4; i++){
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	e00c      	b.n	80012e6 <read_ser+0x26>
		u_char[i] = buffer_usb[i+1];
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	3301      	adds	r3, #1
 80012d0:	4a29      	ldr	r2, [pc, #164]	; (8001378 <read_ser+0xb8>)
 80012d2:	5cd1      	ldrb	r1, [r2, r3]
 80012d4:	f107 0208 	add.w	r2, r7, #8
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	4413      	add	r3, r2
 80012dc:	460a      	mov	r2, r1
 80012de:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<4; i++){
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3301      	adds	r3, #1
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	2b03      	cmp	r3, #3
 80012ea:	ddef      	ble.n	80012cc <read_ser+0xc>
	}
	u_char[4] = '\0';
 80012ec:	2300      	movs	r3, #0
 80012ee:	733b      	strb	r3, [r7, #12]
	setvoltage = atoi(u_char);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4618      	mov	r0, r3
 80012f6:	f00c f87d 	bl	800d3f4 <atoi>
 80012fa:	4603      	mov	r3, r0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fc9d 	bl	8000c3c <__aeabi_i2f>
 8001302:	4603      	mov	r3, r0
 8001304:	4a1d      	ldr	r2, [pc, #116]	; (800137c <read_ser+0xbc>)
 8001306:	6013      	str	r3, [r2, #0]
	setvoltage = setvoltage/100;
 8001308:	4b1c      	ldr	r3, [pc, #112]	; (800137c <read_ser+0xbc>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	491c      	ldr	r1, [pc, #112]	; (8001380 <read_ser+0xc0>)
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff fd9c 	bl	8000e4c <__aeabi_fdiv>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	4b18      	ldr	r3, [pc, #96]	; (800137c <read_ser+0xbc>)
 800131a:	601a      	str	r2, [r3, #0]

	char i_char[5];
	for(int i = 0; i<4; i++){
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	e00b      	b.n	800133a <read_ser+0x7a>
		i_char[i] = buffer_usb[i+6];
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	3306      	adds	r3, #6
 8001326:	4a14      	ldr	r2, [pc, #80]	; (8001378 <read_ser+0xb8>)
 8001328:	5cd1      	ldrb	r1, [r2, r3]
 800132a:	463a      	mov	r2, r7
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	4413      	add	r3, r2
 8001330:	460a      	mov	r2, r1
 8001332:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<4; i++){
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	3301      	adds	r3, #1
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	2b03      	cmp	r3, #3
 800133e:	ddf0      	ble.n	8001322 <read_ser+0x62>
	}
	i_char[4] = '\0';
 8001340:	2300      	movs	r3, #0
 8001342:	713b      	strb	r3, [r7, #4]
	setcurrent = atoi(i_char);
 8001344:	463b      	mov	r3, r7
 8001346:	4618      	mov	r0, r3
 8001348:	f00c f854 	bl	800d3f4 <atoi>
 800134c:	4603      	mov	r3, r0
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fc74 	bl	8000c3c <__aeabi_i2f>
 8001354:	4603      	mov	r3, r0
 8001356:	4a0b      	ldr	r2, [pc, #44]	; (8001384 <read_ser+0xc4>)
 8001358:	6013      	str	r3, [r2, #0]
	setcurrent = setcurrent/100;
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <read_ser+0xc4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4908      	ldr	r1, [pc, #32]	; (8001380 <read_ser+0xc0>)
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fd73 	bl	8000e4c <__aeabi_fdiv>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <read_ser+0xc4>)
 800136c:	601a      	str	r2, [r3, #0]

}
 800136e:	bf00      	nop
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000c58 	.word	0x20000c58
 800137c:	20000290 	.word	0x20000290
 8001380:	42c80000 	.word	0x42c80000
 8001384:	20000294 	.word	0x20000294

08001388 <create_mess>:
void create_mess(float v, float c, uint8_t cvcc, uint8_t err, float teplota, uint16_t vent)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b090      	sub	sp, #64	; 0x40
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	4611      	mov	r1, r2
 8001394:	461a      	mov	r2, r3
 8001396:	460b      	mov	r3, r1
 8001398:	71fb      	strb	r3, [r7, #7]
 800139a:	4613      	mov	r3, r2
 800139c:	71bb      	strb	r3, [r7, #6]
	//pevod float napt
	v = v*100;
 800139e:	49a9      	ldr	r1, [pc, #676]	; (8001644 <create_mess+0x2bc>)
 80013a0:	68f8      	ldr	r0, [r7, #12]
 80013a2:	f7ff fc9f 	bl	8000ce4 <__aeabi_fmul>
 80013a6:	4603      	mov	r3, r0
 80013a8:	60fb      	str	r3, [r7, #12]
	char vs[5];
	itoa((uint16_t)v, vs, 10);
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f7ff fe60 	bl	8001070 <__aeabi_f2uiz>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f107 0320 	add.w	r3, r7, #32
 80013ba:	220a      	movs	r2, #10
 80013bc:	4619      	mov	r1, r3
 80013be:	f00c f85f 	bl	800d480 <itoa>
	if(v<10){
 80013c2:	49a1      	ldr	r1, [pc, #644]	; (8001648 <create_mess+0x2c0>)
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f7ff fe2b 	bl	8001020 <__aeabi_fcmplt>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00d      	beq.n	80013ec <create_mess+0x64>
		message[1] = '0';
 80013d0:	4b9e      	ldr	r3, [pc, #632]	; (800164c <create_mess+0x2c4>)
 80013d2:	2230      	movs	r2, #48	; 0x30
 80013d4:	705a      	strb	r2, [r3, #1]
		message[2] = '0';
 80013d6:	4b9d      	ldr	r3, [pc, #628]	; (800164c <create_mess+0x2c4>)
 80013d8:	2230      	movs	r2, #48	; 0x30
 80013da:	709a      	strb	r2, [r3, #2]
		message[3] = '0';
 80013dc:	4b9b      	ldr	r3, [pc, #620]	; (800164c <create_mess+0x2c4>)
 80013de:	2230      	movs	r2, #48	; 0x30
 80013e0:	70da      	strb	r2, [r3, #3]
		message[4] = vs[0];
 80013e2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80013e6:	4b99      	ldr	r3, [pc, #612]	; (800164c <create_mess+0x2c4>)
 80013e8:	711a      	strb	r2, [r3, #4]
 80013ea:	e051      	b.n	8001490 <create_mess+0x108>
	}else if(v<100){
 80013ec:	4995      	ldr	r1, [pc, #596]	; (8001644 <create_mess+0x2bc>)
 80013ee:	68f8      	ldr	r0, [r7, #12]
 80013f0:	f7ff fe16 	bl	8001020 <__aeabi_fcmplt>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d018      	beq.n	800142c <create_mess+0xa4>
		for(int i = 0; i<2; i++){
 80013fa:	2300      	movs	r3, #0
 80013fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013fe:	e00b      	b.n	8001418 <create_mess+0x90>
			message[i+3] = vs[i];
 8001400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001402:	3303      	adds	r3, #3
 8001404:	f107 0120 	add.w	r1, r7, #32
 8001408:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800140a:	440a      	add	r2, r1
 800140c:	7811      	ldrb	r1, [r2, #0]
 800140e:	4a8f      	ldr	r2, [pc, #572]	; (800164c <create_mess+0x2c4>)
 8001410:	54d1      	strb	r1, [r2, r3]
		for(int i = 0; i<2; i++){
 8001412:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001414:	3301      	adds	r3, #1
 8001416:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001418:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800141a:	2b01      	cmp	r3, #1
 800141c:	ddf0      	ble.n	8001400 <create_mess+0x78>
		}
		message[2] = '0';
 800141e:	4b8b      	ldr	r3, [pc, #556]	; (800164c <create_mess+0x2c4>)
 8001420:	2230      	movs	r2, #48	; 0x30
 8001422:	709a      	strb	r2, [r3, #2]
		message[1] = '0';
 8001424:	4b89      	ldr	r3, [pc, #548]	; (800164c <create_mess+0x2c4>)
 8001426:	2230      	movs	r2, #48	; 0x30
 8001428:	705a      	strb	r2, [r3, #1]
 800142a:	e031      	b.n	8001490 <create_mess+0x108>
	}else if(v<1000){
 800142c:	4988      	ldr	r1, [pc, #544]	; (8001650 <create_mess+0x2c8>)
 800142e:	68f8      	ldr	r0, [r7, #12]
 8001430:	f7ff fdf6 	bl	8001020 <__aeabi_fcmplt>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d015      	beq.n	8001466 <create_mess+0xde>
		for(int i = 0; i<3; i++){
 800143a:	2300      	movs	r3, #0
 800143c:	63bb      	str	r3, [r7, #56]	; 0x38
 800143e:	e00b      	b.n	8001458 <create_mess+0xd0>
			message[i+2] = vs[i];
 8001440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001442:	3302      	adds	r3, #2
 8001444:	f107 0120 	add.w	r1, r7, #32
 8001448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800144a:	440a      	add	r2, r1
 800144c:	7811      	ldrb	r1, [r2, #0]
 800144e:	4a7f      	ldr	r2, [pc, #508]	; (800164c <create_mess+0x2c4>)
 8001450:	54d1      	strb	r1, [r2, r3]
		for(int i = 0; i<3; i++){
 8001452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001454:	3301      	adds	r3, #1
 8001456:	63bb      	str	r3, [r7, #56]	; 0x38
 8001458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800145a:	2b02      	cmp	r3, #2
 800145c:	ddf0      	ble.n	8001440 <create_mess+0xb8>
		}
		message[1] = '0';
 800145e:	4b7b      	ldr	r3, [pc, #492]	; (800164c <create_mess+0x2c4>)
 8001460:	2230      	movs	r2, #48	; 0x30
 8001462:	705a      	strb	r2, [r3, #1]
 8001464:	e014      	b.n	8001490 <create_mess+0x108>
	}else{
	for(int i = 1; i<5; i++){
 8001466:	2301      	movs	r3, #1
 8001468:	637b      	str	r3, [r7, #52]	; 0x34
 800146a:	e00e      	b.n	800148a <create_mess+0x102>
		message[i] = vs[i-1];
 800146c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800146e:	3b01      	subs	r3, #1
 8001470:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001474:	4413      	add	r3, r2
 8001476:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 800147a:	4a74      	ldr	r2, [pc, #464]	; (800164c <create_mess+0x2c4>)
 800147c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800147e:	4413      	add	r3, r2
 8001480:	460a      	mov	r2, r1
 8001482:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i<5; i++){
 8001484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001486:	3301      	adds	r3, #1
 8001488:	637b      	str	r3, [r7, #52]	; 0x34
 800148a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800148c:	2b04      	cmp	r3, #4
 800148e:	dded      	ble.n	800146c <create_mess+0xe4>
	}}
	//pevod float proudu
	c = c*100;
 8001490:	496c      	ldr	r1, [pc, #432]	; (8001644 <create_mess+0x2bc>)
 8001492:	68b8      	ldr	r0, [r7, #8]
 8001494:	f7ff fc26 	bl	8000ce4 <__aeabi_fmul>
 8001498:	4603      	mov	r3, r0
 800149a:	60bb      	str	r3, [r7, #8]
	char cs[5];
	itoa((uint16_t)c, cs, 10);
 800149c:	68b8      	ldr	r0, [r7, #8]
 800149e:	f7ff fde7 	bl	8001070 <__aeabi_f2uiz>
 80014a2:	4603      	mov	r3, r0
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	4618      	mov	r0, r3
 80014a8:	f107 0318 	add.w	r3, r7, #24
 80014ac:	220a      	movs	r2, #10
 80014ae:	4619      	mov	r1, r3
 80014b0:	f00b ffe6 	bl	800d480 <itoa>
	if(c<10){
 80014b4:	4964      	ldr	r1, [pc, #400]	; (8001648 <create_mess+0x2c0>)
 80014b6:	68b8      	ldr	r0, [r7, #8]
 80014b8:	f7ff fdb2 	bl	8001020 <__aeabi_fcmplt>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d00c      	beq.n	80014dc <create_mess+0x154>
		message[6] = '0';
 80014c2:	4b62      	ldr	r3, [pc, #392]	; (800164c <create_mess+0x2c4>)
 80014c4:	2230      	movs	r2, #48	; 0x30
 80014c6:	719a      	strb	r2, [r3, #6]
		message[7] = '0';
 80014c8:	4b60      	ldr	r3, [pc, #384]	; (800164c <create_mess+0x2c4>)
 80014ca:	2230      	movs	r2, #48	; 0x30
 80014cc:	71da      	strb	r2, [r3, #7]
		message[8] = '0';
 80014ce:	4b5f      	ldr	r3, [pc, #380]	; (800164c <create_mess+0x2c4>)
 80014d0:	2230      	movs	r2, #48	; 0x30
 80014d2:	721a      	strb	r2, [r3, #8]
		message[9] = cs[0];
 80014d4:	7e3a      	ldrb	r2, [r7, #24]
 80014d6:	4b5d      	ldr	r3, [pc, #372]	; (800164c <create_mess+0x2c4>)
 80014d8:	725a      	strb	r2, [r3, #9]
 80014da:	e04e      	b.n	800157a <create_mess+0x1f2>
	}else if(c<100){
 80014dc:	4959      	ldr	r1, [pc, #356]	; (8001644 <create_mess+0x2bc>)
 80014de:	68b8      	ldr	r0, [r7, #8]
 80014e0:	f7ff fd9e 	bl	8001020 <__aeabi_fcmplt>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d018      	beq.n	800151c <create_mess+0x194>
		for(int i = 0; i<2; i++){
 80014ea:	2300      	movs	r3, #0
 80014ec:	633b      	str	r3, [r7, #48]	; 0x30
 80014ee:	e00b      	b.n	8001508 <create_mess+0x180>
			message[i+8] = cs[i];
 80014f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014f2:	3308      	adds	r3, #8
 80014f4:	f107 0118 	add.w	r1, r7, #24
 80014f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014fa:	440a      	add	r2, r1
 80014fc:	7811      	ldrb	r1, [r2, #0]
 80014fe:	4a53      	ldr	r2, [pc, #332]	; (800164c <create_mess+0x2c4>)
 8001500:	54d1      	strb	r1, [r2, r3]
		for(int i = 0; i<2; i++){
 8001502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001504:	3301      	adds	r3, #1
 8001506:	633b      	str	r3, [r7, #48]	; 0x30
 8001508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800150a:	2b01      	cmp	r3, #1
 800150c:	ddf0      	ble.n	80014f0 <create_mess+0x168>
		}
		message[7] = '0';
 800150e:	4b4f      	ldr	r3, [pc, #316]	; (800164c <create_mess+0x2c4>)
 8001510:	2230      	movs	r2, #48	; 0x30
 8001512:	71da      	strb	r2, [r3, #7]
		message[6] = '0';
 8001514:	4b4d      	ldr	r3, [pc, #308]	; (800164c <create_mess+0x2c4>)
 8001516:	2230      	movs	r2, #48	; 0x30
 8001518:	719a      	strb	r2, [r3, #6]
 800151a:	e02e      	b.n	800157a <create_mess+0x1f2>
	}else if(c<1000){
 800151c:	494c      	ldr	r1, [pc, #304]	; (8001650 <create_mess+0x2c8>)
 800151e:	68b8      	ldr	r0, [r7, #8]
 8001520:	f7ff fd7e 	bl	8001020 <__aeabi_fcmplt>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d015      	beq.n	8001556 <create_mess+0x1ce>
		for(int i = 0; i<3; i++){
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800152e:	e00b      	b.n	8001548 <create_mess+0x1c0>
			message[i+7] = cs[i];
 8001530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001532:	3307      	adds	r3, #7
 8001534:	f107 0118 	add.w	r1, r7, #24
 8001538:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800153a:	440a      	add	r2, r1
 800153c:	7811      	ldrb	r1, [r2, #0]
 800153e:	4a43      	ldr	r2, [pc, #268]	; (800164c <create_mess+0x2c4>)
 8001540:	54d1      	strb	r1, [r2, r3]
		for(int i = 0; i<3; i++){
 8001542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001544:	3301      	adds	r3, #1
 8001546:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800154a:	2b02      	cmp	r3, #2
 800154c:	ddf0      	ble.n	8001530 <create_mess+0x1a8>
		}
		message[6] = '0';
 800154e:	4b3f      	ldr	r3, [pc, #252]	; (800164c <create_mess+0x2c4>)
 8001550:	2230      	movs	r2, #48	; 0x30
 8001552:	719a      	strb	r2, [r3, #6]
 8001554:	e011      	b.n	800157a <create_mess+0x1f2>
	}else{
	for(int i = 0; i<4; i++){
 8001556:	2300      	movs	r3, #0
 8001558:	62bb      	str	r3, [r7, #40]	; 0x28
 800155a:	e00b      	b.n	8001574 <create_mess+0x1ec>
		message[i+6] = cs[i];
 800155c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800155e:	3306      	adds	r3, #6
 8001560:	f107 0118 	add.w	r1, r7, #24
 8001564:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001566:	440a      	add	r2, r1
 8001568:	7811      	ldrb	r1, [r2, #0]
 800156a:	4a38      	ldr	r2, [pc, #224]	; (800164c <create_mess+0x2c4>)
 800156c:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i<4; i++){
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	3301      	adds	r3, #1
 8001572:	62bb      	str	r3, [r7, #40]	; 0x28
 8001574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001576:	2b03      	cmp	r3, #3
 8001578:	ddf0      	ble.n	800155c <create_mess+0x1d4>
	}}
	//pevod CVCC reimu
	if(cvcc ==1){
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d103      	bne.n	8001588 <create_mess+0x200>
		message[11] = 'V';
 8001580:	4b32      	ldr	r3, [pc, #200]	; (800164c <create_mess+0x2c4>)
 8001582:	2256      	movs	r2, #86	; 0x56
 8001584:	72da      	strb	r2, [r3, #11]
 8001586:	e002      	b.n	800158e <create_mess+0x206>
	}else{
		message[11] = 'C';
 8001588:	4b30      	ldr	r3, [pc, #192]	; (800164c <create_mess+0x2c4>)
 800158a:	2243      	movs	r2, #67	; 0x43
 800158c:	72da      	strb	r2, [r3, #11]
	}
	//pevod float teploty
	teplota = 1000*teplota;
 800158e:	4930      	ldr	r1, [pc, #192]	; (8001650 <create_mess+0x2c8>)
 8001590:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001592:	f7ff fba7 	bl	8000ce4 <__aeabi_fmul>
 8001596:	4603      	mov	r3, r0
 8001598:	64bb      	str	r3, [r7, #72]	; 0x48
	char teplotas[4];
	itoa((uint16_t)teplota, teplotas, 10);
 800159a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800159c:	f7ff fd68 	bl	8001070 <__aeabi_f2uiz>
 80015a0:	4603      	mov	r3, r0
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	4618      	mov	r0, r3
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	220a      	movs	r2, #10
 80015ac:	4619      	mov	r1, r3
 80015ae:	f00b ff67 	bl	800d480 <itoa>
	if(teplota<100){
 80015b2:	4924      	ldr	r1, [pc, #144]	; (8001644 <create_mess+0x2bc>)
 80015b4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80015b6:	f7ff fd33 	bl	8001020 <__aeabi_fcmplt>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d009      	beq.n	80015d4 <create_mess+0x24c>
		message[13]=teplotas[0];
 80015c0:	7d3a      	ldrb	r2, [r7, #20]
 80015c2:	4b22      	ldr	r3, [pc, #136]	; (800164c <create_mess+0x2c4>)
 80015c4:	735a      	strb	r2, [r3, #13]
		message[14]=teplotas[1];
 80015c6:	7d7a      	ldrb	r2, [r7, #21]
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <create_mess+0x2c4>)
 80015ca:	739a      	strb	r2, [r3, #14]
		message[15]=teplotas[2];
 80015cc:	7dba      	ldrb	r2, [r7, #22]
 80015ce:	4b1f      	ldr	r3, [pc, #124]	; (800164c <create_mess+0x2c4>)
 80015d0:	73da      	strb	r2, [r3, #15]
 80015d2:	e019      	b.n	8001608 <create_mess+0x280>
	}else if(teplota<10){
 80015d4:	491c      	ldr	r1, [pc, #112]	; (8001648 <create_mess+0x2c0>)
 80015d6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80015d8:	f7ff fd22 	bl	8001020 <__aeabi_fcmplt>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d009      	beq.n	80015f6 <create_mess+0x26e>
		message[13]='0';
 80015e2:	4b1a      	ldr	r3, [pc, #104]	; (800164c <create_mess+0x2c4>)
 80015e4:	2230      	movs	r2, #48	; 0x30
 80015e6:	735a      	strb	r2, [r3, #13]
		message[14]=teplotas[0];
 80015e8:	7d3a      	ldrb	r2, [r7, #20]
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <create_mess+0x2c4>)
 80015ec:	739a      	strb	r2, [r3, #14]
		message[15]=teplotas[1];
 80015ee:	7d7a      	ldrb	r2, [r7, #21]
 80015f0:	4b16      	ldr	r3, [pc, #88]	; (800164c <create_mess+0x2c4>)
 80015f2:	73da      	strb	r2, [r3, #15]
 80015f4:	e008      	b.n	8001608 <create_mess+0x280>
	}else {
		message[13]='0';
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <create_mess+0x2c4>)
 80015f8:	2230      	movs	r2, #48	; 0x30
 80015fa:	735a      	strb	r2, [r3, #13]
		message[14]='0';
 80015fc:	4b13      	ldr	r3, [pc, #76]	; (800164c <create_mess+0x2c4>)
 80015fe:	2230      	movs	r2, #48	; 0x30
 8001600:	739a      	strb	r2, [r3, #14]
		message[15]=teplotas[0];
 8001602:	7d3a      	ldrb	r2, [r7, #20]
 8001604:	4b11      	ldr	r3, [pc, #68]	; (800164c <create_mess+0x2c4>)
 8001606:	73da      	strb	r2, [r3, #15]
	}
	//pokud jede vent na 100% odele hodnotu 99% (kvli formtu)
	if(vent == 100)
 8001608:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800160c:	2b64      	cmp	r3, #100	; 0x64
 800160e:	d106      	bne.n	800161e <create_mess+0x296>
	{
		message[17] = '9';
 8001610:	4b0e      	ldr	r3, [pc, #56]	; (800164c <create_mess+0x2c4>)
 8001612:	2239      	movs	r2, #57	; 0x39
 8001614:	745a      	strb	r2, [r3, #17]
		message[18] = '9';
 8001616:	4b0d      	ldr	r3, [pc, #52]	; (800164c <create_mess+0x2c4>)
 8001618:	2239      	movs	r2, #57	; 0x39
 800161a:	749a      	strb	r2, [r3, #18]
 800161c:	e020      	b.n	8001660 <create_mess+0x2d8>
	}else{
		char vents[3];
		itoa(vent, vents, 10);
 800161e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001622:	f107 0110 	add.w	r1, r7, #16
 8001626:	220a      	movs	r2, #10
 8001628:	4618      	mov	r0, r3
 800162a:	f00b ff29 	bl	800d480 <itoa>
		if(vent<10){
 800162e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001632:	2b09      	cmp	r3, #9
 8001634:	d80e      	bhi.n	8001654 <create_mess+0x2cc>
			message[17] = '0';
 8001636:	4b05      	ldr	r3, [pc, #20]	; (800164c <create_mess+0x2c4>)
 8001638:	2230      	movs	r2, #48	; 0x30
 800163a:	745a      	strb	r2, [r3, #17]
			message[18] = vents[0];
 800163c:	7c3a      	ldrb	r2, [r7, #16]
 800163e:	4b03      	ldr	r3, [pc, #12]	; (800164c <create_mess+0x2c4>)
 8001640:	749a      	strb	r2, [r3, #18]
 8001642:	e00d      	b.n	8001660 <create_mess+0x2d8>
 8001644:	42c80000 	.word	0x42c80000
 8001648:	41200000 	.word	0x41200000
 800164c:	2000000c 	.word	0x2000000c
 8001650:	447a0000 	.word	0x447a0000
		}else{
		message[17] = vents[0];
 8001654:	7c3a      	ldrb	r2, [r7, #16]
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <create_mess+0x2f8>)
 8001658:	745a      	strb	r2, [r3, #17]
		message[18] = vents[1];}
 800165a:	7c7a      	ldrb	r2, [r7, #17]
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <create_mess+0x2f8>)
 800165e:	749a      	strb	r2, [r3, #18]
	}
	//errror mess 99==no error
	if(err == 99){
 8001660:	79bb      	ldrb	r3, [r7, #6]
 8001662:	2b63      	cmp	r3, #99	; 0x63
 8001664:	d103      	bne.n	800166e <create_mess+0x2e6>
		message[20] = 'E';
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <create_mess+0x2f8>)
 8001668:	2245      	movs	r2, #69	; 0x45
 800166a:	751a      	strb	r2, [r3, #20]
	}else{
		message[20] = err + '0';
	}
}
 800166c:	e004      	b.n	8001678 <create_mess+0x2f0>
		message[20] = err + '0';
 800166e:	79bb      	ldrb	r3, [r7, #6]
 8001670:	3330      	adds	r3, #48	; 0x30
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b02      	ldr	r3, [pc, #8]	; (8001680 <create_mess+0x2f8>)
 8001676:	751a      	strb	r2, [r3, #20]
}
 8001678:	bf00      	nop
 800167a:	3740      	adds	r7, #64	; 0x40
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	2000000c 	.word	0x2000000c

08001684 <readbuttons>:

//vstupy

void readbuttons()	//pulling tlatek
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	if(debounce[0] == 0)
 8001688:	4b7d      	ldr	r3, [pc, #500]	; (8001880 <readbuttons+0x1fc>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d13c      	bne.n	800170a <readbuttons+0x86>
	{
	  tlacitko[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 8001690:	2110      	movs	r1, #16
 8001692:	487c      	ldr	r0, [pc, #496]	; (8001884 <readbuttons+0x200>)
 8001694:	f003 fd60 	bl	8005158 <HAL_GPIO_ReadPin>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	4b7a      	ldr	r3, [pc, #488]	; (8001888 <readbuttons+0x204>)
 800169e:	701a      	strb	r2, [r3, #0]
	  if(tlacitko[0] != poslednistav[0])
 80016a0:	4b79      	ldr	r3, [pc, #484]	; (8001888 <readbuttons+0x204>)
 80016a2:	781a      	ldrb	r2, [r3, #0]
 80016a4:	4b79      	ldr	r3, [pc, #484]	; (800188c <readbuttons+0x208>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d02e      	beq.n	800170a <readbuttons+0x86>
	  {
		  poslednistav[0] = tlacitko[0];
 80016ac:	4b76      	ldr	r3, [pc, #472]	; (8001888 <readbuttons+0x204>)
 80016ae:	781a      	ldrb	r2, [r3, #0]
 80016b0:	4b76      	ldr	r3, [pc, #472]	; (800188c <readbuttons+0x208>)
 80016b2:	701a      	strb	r2, [r3, #0]
		  if(tlacitko[0] == 0)
 80016b4:	4b74      	ldr	r3, [pc, #464]	; (8001888 <readbuttons+0x204>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d126      	bne.n	800170a <readbuttons+0x86>
		  {
			setmodeflag = 500;
 80016bc:	4b74      	ldr	r3, [pc, #464]	; (8001890 <readbuttons+0x20c>)
 80016be:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80016c2:	801a      	strh	r2, [r3, #0]
			debounce[0] = 10;
 80016c4:	4b6e      	ldr	r3, [pc, #440]	; (8001880 <readbuttons+0x1fc>)
 80016c6:	220a      	movs	r2, #10
 80016c8:	701a      	strb	r2, [r3, #0]
			if(cursor == 0)
 80016ca:	4b72      	ldr	r3, [pc, #456]	; (8001894 <readbuttons+0x210>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d103      	bne.n	80016da <readbuttons+0x56>
			{
				  cursor = 0x04;
 80016d2:	4b70      	ldr	r3, [pc, #448]	; (8001894 <readbuttons+0x210>)
 80016d4:	2204      	movs	r2, #4
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e017      	b.n	800170a <readbuttons+0x86>
			}else{
			  if(cursor>0x08)
 80016da:	4b6e      	ldr	r3, [pc, #440]	; (8001894 <readbuttons+0x210>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b08      	cmp	r3, #8
 80016e0:	d905      	bls.n	80016ee <readbuttons+0x6a>
			  {
				  cursor = 0;
 80016e2:	4b6c      	ldr	r3, [pc, #432]	; (8001894 <readbuttons+0x210>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
				  setmodeflag = 10;
 80016e8:	4b69      	ldr	r3, [pc, #420]	; (8001890 <readbuttons+0x20c>)
 80016ea:	220a      	movs	r2, #10
 80016ec:	801a      	strh	r2, [r3, #0]
			  }
			  if((cursor>0)&&(cursor<0x10))
 80016ee:	4b69      	ldr	r3, [pc, #420]	; (8001894 <readbuttons+0x210>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d009      	beq.n	800170a <readbuttons+0x86>
 80016f6:	4b67      	ldr	r3, [pc, #412]	; (8001894 <readbuttons+0x210>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b0f      	cmp	r3, #15
 80016fc:	d805      	bhi.n	800170a <readbuttons+0x86>
			  {
				  cursor = (cursor<<4);
 80016fe:	4b65      	ldr	r3, [pc, #404]	; (8001894 <readbuttons+0x210>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	011b      	lsls	r3, r3, #4
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4b63      	ldr	r3, [pc, #396]	; (8001894 <readbuttons+0x210>)
 8001708:	701a      	strb	r2, [r3, #0]
			  }
			}
		 }
	  }
	}
	if(debounce[1] == 0)
 800170a:	4b5d      	ldr	r3, [pc, #372]	; (8001880 <readbuttons+0x1fc>)
 800170c:	785b      	ldrb	r3, [r3, #1]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d139      	bne.n	8001786 <readbuttons+0x102>
	{
	  tlacitko[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 8001712:	2120      	movs	r1, #32
 8001714:	485b      	ldr	r0, [pc, #364]	; (8001884 <readbuttons+0x200>)
 8001716:	f003 fd1f 	bl	8005158 <HAL_GPIO_ReadPin>
 800171a:	4603      	mov	r3, r0
 800171c:	461a      	mov	r2, r3
 800171e:	4b5a      	ldr	r3, [pc, #360]	; (8001888 <readbuttons+0x204>)
 8001720:	705a      	strb	r2, [r3, #1]
	  if(tlacitko[1] != poslednistav[1])
 8001722:	4b59      	ldr	r3, [pc, #356]	; (8001888 <readbuttons+0x204>)
 8001724:	785a      	ldrb	r2, [r3, #1]
 8001726:	4b59      	ldr	r3, [pc, #356]	; (800188c <readbuttons+0x208>)
 8001728:	785b      	ldrb	r3, [r3, #1]
 800172a:	429a      	cmp	r2, r3
 800172c:	d02b      	beq.n	8001786 <readbuttons+0x102>
	  {
		  poslednistav[1] = tlacitko[1];
 800172e:	4b56      	ldr	r3, [pc, #344]	; (8001888 <readbuttons+0x204>)
 8001730:	785a      	ldrb	r2, [r3, #1]
 8001732:	4b56      	ldr	r3, [pc, #344]	; (800188c <readbuttons+0x208>)
 8001734:	705a      	strb	r2, [r3, #1]
		  if(tlacitko[1] == 0)
 8001736:	4b54      	ldr	r3, [pc, #336]	; (8001888 <readbuttons+0x204>)
 8001738:	785b      	ldrb	r3, [r3, #1]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d123      	bne.n	8001786 <readbuttons+0x102>
		  {
			  setmodeflag = 500;
 800173e:	4b54      	ldr	r3, [pc, #336]	; (8001890 <readbuttons+0x20c>)
 8001740:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001744:	801a      	strh	r2, [r3, #0]
			  debounce[1] = 10;
 8001746:	4b4e      	ldr	r3, [pc, #312]	; (8001880 <readbuttons+0x1fc>)
 8001748:	220a      	movs	r2, #10
 800174a:	705a      	strb	r2, [r3, #1]
				if(cursor == 0)
 800174c:	4b51      	ldr	r3, [pc, #324]	; (8001894 <readbuttons+0x210>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d103      	bne.n	800175c <readbuttons+0xd8>
				{
					  cursor = 0x04;
 8001754:	4b4f      	ldr	r3, [pc, #316]	; (8001894 <readbuttons+0x210>)
 8001756:	2204      	movs	r2, #4
 8001758:	701a      	strb	r2, [r3, #0]
 800175a:	e015      	b.n	8001788 <readbuttons+0x104>
				}
				else
				{
					switch (cursor) {
 800175c:	4b4d      	ldr	r3, [pc, #308]	; (8001894 <readbuttons+0x210>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b08      	cmp	r3, #8
 8001762:	d005      	beq.n	8001770 <readbuttons+0xec>
 8001764:	2b80      	cmp	r3, #128	; 0x80
 8001766:	d107      	bne.n	8001778 <readbuttons+0xf4>
						case 0x80:
							cursor = 0x10;
 8001768:	4b4a      	ldr	r3, [pc, #296]	; (8001894 <readbuttons+0x210>)
 800176a:	2210      	movs	r2, #16
 800176c:	701a      	strb	r2, [r3, #0]
							break;
 800176e:	e00b      	b.n	8001788 <readbuttons+0x104>
						case 0x08:
							cursor = 0x01;
 8001770:	4b48      	ldr	r3, [pc, #288]	; (8001894 <readbuttons+0x210>)
 8001772:	2201      	movs	r2, #1
 8001774:	701a      	strb	r2, [r3, #0]
							break;
 8001776:	e007      	b.n	8001788 <readbuttons+0x104>
						default:
							cursor *= 2;
 8001778:	4b46      	ldr	r3, [pc, #280]	; (8001894 <readbuttons+0x210>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	b2da      	uxtb	r2, r3
 8001780:	4b44      	ldr	r3, [pc, #272]	; (8001894 <readbuttons+0x210>)
 8001782:	701a      	strb	r2, [r3, #0]
							break;
 8001784:	e000      	b.n	8001788 <readbuttons+0x104>
					}
				}
 8001786:	bf00      	nop
		  }
	  }
	}
	if(debounce[2] == 0)
 8001788:	4b3d      	ldr	r3, [pc, #244]	; (8001880 <readbuttons+0x1fc>)
 800178a:	789b      	ldrb	r3, [r3, #2]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d13a      	bne.n	8001806 <readbuttons+0x182>
	{
	  tlacitko[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8001790:	2140      	movs	r1, #64	; 0x40
 8001792:	483c      	ldr	r0, [pc, #240]	; (8001884 <readbuttons+0x200>)
 8001794:	f003 fce0 	bl	8005158 <HAL_GPIO_ReadPin>
 8001798:	4603      	mov	r3, r0
 800179a:	461a      	mov	r2, r3
 800179c:	4b3a      	ldr	r3, [pc, #232]	; (8001888 <readbuttons+0x204>)
 800179e:	709a      	strb	r2, [r3, #2]
	  if(tlacitko[2] != poslednistav[2])
 80017a0:	4b39      	ldr	r3, [pc, #228]	; (8001888 <readbuttons+0x204>)
 80017a2:	789a      	ldrb	r2, [r3, #2]
 80017a4:	4b39      	ldr	r3, [pc, #228]	; (800188c <readbuttons+0x208>)
 80017a6:	789b      	ldrb	r3, [r3, #2]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d02c      	beq.n	8001806 <readbuttons+0x182>
	  {
		  poslednistav[2] = tlacitko[2];
 80017ac:	4b36      	ldr	r3, [pc, #216]	; (8001888 <readbuttons+0x204>)
 80017ae:	789a      	ldrb	r2, [r3, #2]
 80017b0:	4b36      	ldr	r3, [pc, #216]	; (800188c <readbuttons+0x208>)
 80017b2:	709a      	strb	r2, [r3, #2]
		  if(tlacitko[2] == 0)
 80017b4:	4b34      	ldr	r3, [pc, #208]	; (8001888 <readbuttons+0x204>)
 80017b6:	789b      	ldrb	r3, [r3, #2]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d124      	bne.n	8001806 <readbuttons+0x182>
		  {
			setmodeflag = 500;
 80017bc:	4b34      	ldr	r3, [pc, #208]	; (8001890 <readbuttons+0x20c>)
 80017be:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80017c2:	801a      	strh	r2, [r3, #0]
			debounce[2] = 10;
 80017c4:	4b2e      	ldr	r3, [pc, #184]	; (8001880 <readbuttons+0x1fc>)
 80017c6:	220a      	movs	r2, #10
 80017c8:	709a      	strb	r2, [r3, #2]
			if(cursor == 0)
 80017ca:	4b32      	ldr	r3, [pc, #200]	; (8001894 <readbuttons+0x210>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d103      	bne.n	80017da <readbuttons+0x156>
			{
				  cursor = 0x04;
 80017d2:	4b30      	ldr	r3, [pc, #192]	; (8001894 <readbuttons+0x210>)
 80017d4:	2204      	movs	r2, #4
 80017d6:	701a      	strb	r2, [r3, #0]
 80017d8:	e016      	b.n	8001808 <readbuttons+0x184>
			}
			else
			{
				switch (cursor) {
 80017da:	4b2e      	ldr	r3, [pc, #184]	; (8001894 <readbuttons+0x210>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d002      	beq.n	80017e8 <readbuttons+0x164>
 80017e2:	2b10      	cmp	r3, #16
 80017e4:	d004      	beq.n	80017f0 <readbuttons+0x16c>
 80017e6:	e007      	b.n	80017f8 <readbuttons+0x174>
					case 0x01:
						cursor = 0x08;
 80017e8:	4b2a      	ldr	r3, [pc, #168]	; (8001894 <readbuttons+0x210>)
 80017ea:	2208      	movs	r2, #8
 80017ec:	701a      	strb	r2, [r3, #0]
						break;
 80017ee:	e00b      	b.n	8001808 <readbuttons+0x184>
					case 0x10:
						cursor = 0x80;
 80017f0:	4b28      	ldr	r3, [pc, #160]	; (8001894 <readbuttons+0x210>)
 80017f2:	2280      	movs	r2, #128	; 0x80
 80017f4:	701a      	strb	r2, [r3, #0]
						break;
 80017f6:	e007      	b.n	8001808 <readbuttons+0x184>
					default:
						cursor = cursor>>1;
 80017f8:	4b26      	ldr	r3, [pc, #152]	; (8001894 <readbuttons+0x210>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	085b      	lsrs	r3, r3, #1
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	4b24      	ldr	r3, [pc, #144]	; (8001894 <readbuttons+0x210>)
 8001802:	701a      	strb	r2, [r3, #0]
						break;
 8001804:	e000      	b.n	8001808 <readbuttons+0x184>
				}

			}
 8001806:	bf00      	nop
		  }
	  }
	}
	if(debounce[3] == 0)
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <readbuttons+0x1fc>)
 800180a:	78db      	ldrb	r3, [r3, #3]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d134      	bne.n	800187a <readbuttons+0x1f6>
	{
	  tlacitko[3] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8001810:	2180      	movs	r1, #128	; 0x80
 8001812:	481c      	ldr	r0, [pc, #112]	; (8001884 <readbuttons+0x200>)
 8001814:	f003 fca0 	bl	8005158 <HAL_GPIO_ReadPin>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <readbuttons+0x204>)
 800181e:	70da      	strb	r2, [r3, #3]
	  if(tlacitko[3] != poslednistav[3])
 8001820:	4b19      	ldr	r3, [pc, #100]	; (8001888 <readbuttons+0x204>)
 8001822:	78da      	ldrb	r2, [r3, #3]
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <readbuttons+0x208>)
 8001826:	78db      	ldrb	r3, [r3, #3]
 8001828:	429a      	cmp	r2, r3
 800182a:	d026      	beq.n	800187a <readbuttons+0x1f6>
	  {
		  poslednistav[3] = tlacitko[3];
 800182c:	4b16      	ldr	r3, [pc, #88]	; (8001888 <readbuttons+0x204>)
 800182e:	78da      	ldrb	r2, [r3, #3]
 8001830:	4b16      	ldr	r3, [pc, #88]	; (800188c <readbuttons+0x208>)
 8001832:	70da      	strb	r2, [r3, #3]
		  if(tlacitko[3] == 0)
 8001834:	4b14      	ldr	r3, [pc, #80]	; (8001888 <readbuttons+0x204>)
 8001836:	78db      	ldrb	r3, [r3, #3]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d11e      	bne.n	800187a <readbuttons+0x1f6>
		  {
			  if((setmodeflag > 0)||(menupage>0))
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <readbuttons+0x20c>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d103      	bne.n	800184c <readbuttons+0x1c8>
 8001844:	4b14      	ldr	r3, [pc, #80]	; (8001898 <readbuttons+0x214>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <readbuttons+0x1d4>
			  {
				  menupage++;
 800184c:	4b12      	ldr	r3, [pc, #72]	; (8001898 <readbuttons+0x214>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	3301      	adds	r3, #1
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <readbuttons+0x214>)
 8001856:	701a      	strb	r2, [r3, #0]
			  }
			  setmodeflag = 500;
 8001858:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <readbuttons+0x20c>)
 800185a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800185e:	801a      	strh	r2, [r3, #0]
			  debounce[3] = 10;
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <readbuttons+0x1fc>)
 8001862:	220a      	movs	r2, #10
 8001864:	70da      	strb	r2, [r3, #3]
			  if(menupage>2)
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <readbuttons+0x214>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d905      	bls.n	800187a <readbuttons+0x1f6>
			  {
				  menupage = 0;
 800186e:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <readbuttons+0x214>)
 8001870:	2200      	movs	r2, #0
 8001872:	701a      	strb	r2, [r3, #0]
				  setmodeflag = 10;
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <readbuttons+0x20c>)
 8001876:	220a      	movs	r2, #10
 8001878:	801a      	strh	r2, [r3, #0]
			  }
		  }
	  }
	}

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000974 	.word	0x20000974
 8001884:	40010800 	.word	0x40010800
 8001888:	200008c8 	.word	0x200008c8
 800188c:	20000c64 	.word	0x20000c64
 8001890:	2000028a 	.word	0x2000028a
 8001894:	2000028c 	.word	0x2000028c
 8001898:	2000028d 	.word	0x2000028d

0800189c <trimm>:

//pomocn pevodn funkce

char* trimm(float f)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	static char trimmed [4];

	f *= 100;
 80018a4:	4929      	ldr	r1, [pc, #164]	; (800194c <trimm+0xb0>)
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff fa1c 	bl	8000ce4 <__aeabi_fmul>
 80018ac:	4603      	mov	r3, r0
 80018ae:	607b      	str	r3, [r7, #4]
	uint16_t g = f;
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff fbdd 	bl	8001070 <__aeabi_f2uiz>
 80018b6:	4603      	mov	r3, r0
 80018b8:	81bb      	strh	r3, [r7, #12]
	itoa(g, trimmed, 10);
 80018ba:	89bb      	ldrh	r3, [r7, #12]
 80018bc:	220a      	movs	r2, #10
 80018be:	4924      	ldr	r1, [pc, #144]	; (8001950 <trimm+0xb4>)
 80018c0:	4618      	mov	r0, r3
 80018c2:	f00b fddd 	bl	800d480 <itoa>

	if(g<10)
 80018c6:	89bb      	ldrh	r3, [r7, #12]
 80018c8:	2b09      	cmp	r3, #9
 80018ca:	d80c      	bhi.n	80018e6 <trimm+0x4a>
	{
		trimmed[3] = trimmed[0];
 80018cc:	4b20      	ldr	r3, [pc, #128]	; (8001950 <trimm+0xb4>)
 80018ce:	781a      	ldrb	r2, [r3, #0]
 80018d0:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <trimm+0xb4>)
 80018d2:	70da      	strb	r2, [r3, #3]
		trimmed[2] = '0';
 80018d4:	4b1e      	ldr	r3, [pc, #120]	; (8001950 <trimm+0xb4>)
 80018d6:	2230      	movs	r2, #48	; 0x30
 80018d8:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 80018da:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <trimm+0xb4>)
 80018dc:	2230      	movs	r2, #48	; 0x30
 80018de:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 80018e0:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <trimm+0xb4>)
 80018e2:	2220      	movs	r2, #32
 80018e4:	701a      	strb	r2, [r3, #0]


	}
	if((g<100)&&(g>9))
 80018e6:	89bb      	ldrh	r3, [r7, #12]
 80018e8:	2b63      	cmp	r3, #99	; 0x63
 80018ea:	d810      	bhi.n	800190e <trimm+0x72>
 80018ec:	89bb      	ldrh	r3, [r7, #12]
 80018ee:	2b09      	cmp	r3, #9
 80018f0:	d90d      	bls.n	800190e <trimm+0x72>
	{
		trimmed[3] = trimmed[1];
 80018f2:	4b17      	ldr	r3, [pc, #92]	; (8001950 <trimm+0xb4>)
 80018f4:	785a      	ldrb	r2, [r3, #1]
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <trimm+0xb4>)
 80018f8:	70da      	strb	r2, [r3, #3]
		trimmed[2] = trimmed[0];
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <trimm+0xb4>)
 80018fc:	781a      	ldrb	r2, [r3, #0]
 80018fe:	4b14      	ldr	r3, [pc, #80]	; (8001950 <trimm+0xb4>)
 8001900:	709a      	strb	r2, [r3, #2]
		trimmed[1] = '0';
 8001902:	4b13      	ldr	r3, [pc, #76]	; (8001950 <trimm+0xb4>)
 8001904:	2230      	movs	r2, #48	; 0x30
 8001906:	705a      	strb	r2, [r3, #1]
		trimmed[0] = ' ';
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <trimm+0xb4>)
 800190a:	2220      	movs	r2, #32
 800190c:	701a      	strb	r2, [r3, #0]

	}
	if((g<1000)&&(g>99))
 800190e:	89bb      	ldrh	r3, [r7, #12]
 8001910:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001914:	d215      	bcs.n	8001942 <trimm+0xa6>
 8001916:	89bb      	ldrh	r3, [r7, #12]
 8001918:	2b63      	cmp	r3, #99	; 0x63
 800191a:	d912      	bls.n	8001942 <trimm+0xa6>
	{
		for(uint8_t i = 3; i>0; i--)
 800191c:	2303      	movs	r3, #3
 800191e:	73fb      	strb	r3, [r7, #15]
 8001920:	e009      	b.n	8001936 <trimm+0x9a>
		{
			trimmed[i] = trimmed[i-1];
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	1e5a      	subs	r2, r3, #1
 8001926:	7bfb      	ldrb	r3, [r7, #15]
 8001928:	4909      	ldr	r1, [pc, #36]	; (8001950 <trimm+0xb4>)
 800192a:	5c89      	ldrb	r1, [r1, r2]
 800192c:	4a08      	ldr	r2, [pc, #32]	; (8001950 <trimm+0xb4>)
 800192e:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 3; i>0; i--)
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	3b01      	subs	r3, #1
 8001934:	73fb      	strb	r3, [r7, #15]
 8001936:	7bfb      	ldrb	r3, [r7, #15]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1f2      	bne.n	8001922 <trimm+0x86>
		}
		trimmed[0] = ' ';
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <trimm+0xb4>)
 800193e:	2220      	movs	r2, #32
 8001940:	701a      	strb	r2, [r3, #0]

	}

	return trimmed;
 8001942:	4b03      	ldr	r3, [pc, #12]	; (8001950 <trimm+0xb4>)
}
 8001944:	4618      	mov	r0, r3
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	42c80000 	.word	0x42c80000
 8001950:	2000029c 	.word	0x2000029c
 8001954:	00000000 	.word	0x00000000

08001958 <ADCtoVoltage>:
float ADCtoVoltage(uint16_t ADCvalue)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
	float voltage = 0;
 8001962:	f04f 0300 	mov.w	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
	if(ADCvalue >= 161)
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	2ba0      	cmp	r3, #160	; 0xa0
 800196c:	d91a      	bls.n	80019a4 <ADCtoVoltage+0x4c>
	{
		voltage = (ADCvalue/1226.9938)+0.0693;
 800196e:	88fb      	ldrh	r3, [r7, #6]
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe fd3f 	bl	80003f4 <__aeabi_i2d>
 8001976:	a314      	add	r3, pc, #80	; (adr r3, 80019c8 <ADCtoVoltage+0x70>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe fece 	bl	800071c <__aeabi_ddiv>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4610      	mov	r0, r2
 8001986:	4619      	mov	r1, r3
 8001988:	a311      	add	r3, pc, #68	; (adr r3, 80019d0 <ADCtoVoltage+0x78>)
 800198a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198e:	f7fe fbe5 	bl	800015c <__adddf3>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4610      	mov	r0, r2
 8001998:	4619      	mov	r1, r3
 800199a:	f7ff f845 	bl	8000a28 <__aeabi_d2f>
 800199e:	4603      	mov	r3, r0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	e00b      	b.n	80019bc <ADCtoVoltage+0x64>
	}
	else
	{
		voltage = ADCvalue;
 80019a4:	88fb      	ldrh	r3, [r7, #6]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff f944 	bl	8000c34 <__aeabi_ui2f>
 80019ac:	4603      	mov	r3, r0
 80019ae:	60fb      	str	r3, [r7, #12]
		voltage = voltage/365;
 80019b0:	4909      	ldr	r1, [pc, #36]	; (80019d8 <ADCtoVoltage+0x80>)
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f7ff fa4a 	bl	8000e4c <__aeabi_fdiv>
 80019b8:	4603      	mov	r3, r0
 80019ba:	60fb      	str	r3, [r7, #12]
	}
	return voltage;
 80019bc:	68fb      	ldr	r3, [r7, #12]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3710      	adds	r7, #16
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	a6b50b0f 	.word	0xa6b50b0f
 80019cc:	40932bf9 	.word	0x40932bf9
 80019d0:	119ce076 	.word	0x119ce076
 80019d4:	3fb1bda5 	.word	0x3fb1bda5
 80019d8:	43b68000 	.word	0x43b68000
 80019dc:	00000000 	.word	0x00000000

080019e0 <Voltagetoteperatur>:
float Voltagetoteperatur(float napeti)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	  napeti = (Uadc/ napeti)-1;
 80019e8:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <Voltagetoteperatur+0xb8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fa2c 	bl	8000e4c <__aeabi_fdiv>
 80019f4:	4603      	mov	r3, r0
 80019f6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff f868 	bl	8000ad0 <__aeabi_fsub>
 8001a00:	4603      	mov	r3, r0
 8001a02:	607b      	str	r3, [r7, #4]
	 napeti = 1/(((log(napeti))/3380)+(1/298.5));
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7fe fd07 	bl	8000418 <__aeabi_f2d>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4619      	mov	r1, r3
 8001a12:	f00b fe1f 	bl	800d654 <log>
 8001a16:	a31a      	add	r3, pc, #104	; (adr r3, 8001a80 <Voltagetoteperatur+0xa0>)
 8001a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1c:	f7fe fe7e 	bl	800071c <__aeabi_ddiv>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	a317      	add	r3, pc, #92	; (adr r3, 8001a88 <Voltagetoteperatur+0xa8>)
 8001a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2e:	f7fe fb95 	bl	800015c <__adddf3>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	f04f 0000 	mov.w	r0, #0
 8001a3a:	4918      	ldr	r1, [pc, #96]	; (8001a9c <Voltagetoteperatur+0xbc>)
 8001a3c:	f7fe fe6e 	bl	800071c <__aeabi_ddiv>
 8001a40:	4602      	mov	r2, r0
 8001a42:	460b      	mov	r3, r1
 8001a44:	4610      	mov	r0, r2
 8001a46:	4619      	mov	r1, r3
 8001a48:	f7fe ffee 	bl	8000a28 <__aeabi_d2f>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	607b      	str	r3, [r7, #4]
	  napeti = napeti - 273.15; // K => C
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7fe fce1 	bl	8000418 <__aeabi_f2d>
 8001a56:	a30e      	add	r3, pc, #56	; (adr r3, 8001a90 <Voltagetoteperatur+0xb0>)
 8001a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5c:	f7fe fb7c 	bl	8000158 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7fe ffde 	bl	8000a28 <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	607b      	str	r3, [r7, #4]
	  return napeti;
 8001a70:	687b      	ldr	r3, [r7, #4]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	f3af 8000 	nop.w
 8001a80:	00000000 	.word	0x00000000
 8001a84:	40aa6800 	.word	0x40aa6800
 8001a88:	84ee6b34 	.word	0x84ee6b34
 8001a8c:	3f6b71a2 	.word	0x3f6b71a2
 8001a90:	66666666 	.word	0x66666666
 8001a94:	40711266 	.word	0x40711266
 8001a98:	20000024 	.word	0x20000024
 8001a9c:	3ff00000 	.word	0x3ff00000

08001aa0 <drawlogoC>:


//funkce vykreslovn displaje

void drawlogoC (uint8_t x, uint8_t y){
 8001aa0:	b590      	push	{r4, r7, lr}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af02      	add	r7, sp, #8
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	460a      	mov	r2, r1
 8001aaa:	71fb      	strb	r3, [r7, #7]
 8001aac:	4613      	mov	r3, r2
 8001aae:	71bb      	strb	r3, [r7, #6]
	  SSD1306_DrawLine((5+x), (y+5), (5+x), (y+11), 1);
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	3305      	adds	r3, #5
 8001ab6:	b298      	uxth	r0, r3
 8001ab8:	79bb      	ldrb	r3, [r7, #6]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3305      	adds	r3, #5
 8001abe:	b299      	uxth	r1, r3
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	3305      	adds	r3, #5
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	79bb      	ldrb	r3, [r7, #6]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	330b      	adds	r3, #11
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	2401      	movs	r4, #1
 8001ad2:	9400      	str	r4, [sp, #0]
 8001ad4:	f001 fe81 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((6+x), (y+3), (6+x), (y+13), 1);
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	3306      	adds	r3, #6
 8001ade:	b298      	uxth	r0, r3
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	3303      	adds	r3, #3
 8001ae6:	b299      	uxth	r1, r3
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	3306      	adds	r3, #6
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	79bb      	ldrb	r3, [r7, #6]
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	330d      	adds	r3, #13
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	2401      	movs	r4, #1
 8001afa:	9400      	str	r4, [sp, #0]
 8001afc:	f001 fe6d 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+3), (7+x), (y+5), 1);
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	3307      	adds	r3, #7
 8001b06:	b298      	uxth	r0, r3
 8001b08:	79bb      	ldrb	r3, [r7, #6]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	3303      	adds	r3, #3
 8001b0e:	b299      	uxth	r1, r3
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	3307      	adds	r3, #7
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	79bb      	ldrb	r3, [r7, #6]
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3305      	adds	r3, #5
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	2401      	movs	r4, #1
 8001b22:	9400      	str	r4, [sp, #0]
 8001b24:	f001 fe59 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((7+x), (y+11), (7+x), (y+13), 1);
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	3307      	adds	r3, #7
 8001b2e:	b298      	uxth	r0, r3
 8001b30:	79bb      	ldrb	r3, [r7, #6]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	330b      	adds	r3, #11
 8001b36:	b299      	uxth	r1, r3
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	3307      	adds	r3, #7
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	79bb      	ldrb	r3, [r7, #6]
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	330d      	adds	r3, #13
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	2401      	movs	r4, #1
 8001b4a:	9400      	str	r4, [sp, #0]
 8001b4c:	f001 fe45 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+14), (10+x), (y+14), 1);
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	3308      	adds	r3, #8
 8001b56:	b298      	uxth	r0, r3
 8001b58:	79bb      	ldrb	r3, [r7, #6]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	330e      	adds	r3, #14
 8001b5e:	b299      	uxth	r1, r3
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	330a      	adds	r3, #10
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	79bb      	ldrb	r3, [r7, #6]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	330e      	adds	r3, #14
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	2401      	movs	r4, #1
 8001b72:	9400      	str	r4, [sp, #0]
 8001b74:	f001 fe31 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+13), (10+x), (y+13), 1);
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	3308      	adds	r3, #8
 8001b7e:	b298      	uxth	r0, r3
 8001b80:	79bb      	ldrb	r3, [r7, #6]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	330d      	adds	r3, #13
 8001b86:	b299      	uxth	r1, r3
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	330a      	adds	r3, #10
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	79bb      	ldrb	r3, [r7, #6]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	330d      	adds	r3, #13
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	2401      	movs	r4, #1
 8001b9a:	9400      	str	r4, [sp, #0]
 8001b9c:	f001 fe1d 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+2), (10+x), (y+2), 1);
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	3308      	adds	r3, #8
 8001ba6:	b298      	uxth	r0, r3
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	3302      	adds	r3, #2
 8001bae:	b299      	uxth	r1, r3
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	330a      	adds	r3, #10
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	79bb      	ldrb	r3, [r7, #6]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	3302      	adds	r3, #2
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	2401      	movs	r4, #1
 8001bc2:	9400      	str	r4, [sp, #0]
 8001bc4:	f001 fe09 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((8+x), (y+3), (10+x), (y+3), 1);
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	3308      	adds	r3, #8
 8001bce:	b298      	uxth	r0, r3
 8001bd0:	79bb      	ldrb	r3, [r7, #6]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3303      	adds	r3, #3
 8001bd6:	b299      	uxth	r1, r3
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	330a      	adds	r3, #10
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	79bb      	ldrb	r3, [r7, #6]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	3303      	adds	r3, #3
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	2401      	movs	r4, #1
 8001bea:	9400      	str	r4, [sp, #0]
 8001bec:	f001 fdf5 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+3), (11+x), (y+4), 1);
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	330b      	adds	r3, #11
 8001bf6:	b298      	uxth	r0, r3
 8001bf8:	79bb      	ldrb	r3, [r7, #6]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	3303      	adds	r3, #3
 8001bfe:	b299      	uxth	r1, r3
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	330b      	adds	r3, #11
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	79bb      	ldrb	r3, [r7, #6]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	2401      	movs	r4, #1
 8001c12:	9400      	str	r4, [sp, #0]
 8001c14:	f001 fde1 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((11+x), (y+13), (11+x), (y+12), 1);
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	330b      	adds	r3, #11
 8001c1e:	b298      	uxth	r0, r3
 8001c20:	79bb      	ldrb	r3, [r7, #6]
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	330d      	adds	r3, #13
 8001c26:	b299      	uxth	r1, r3
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	330b      	adds	r3, #11
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	79bb      	ldrb	r3, [r7, #6]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	330c      	adds	r3, #12
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	2401      	movs	r4, #1
 8001c3a:	9400      	str	r4, [sp, #0]
 8001c3c:	f001 fdcd 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+4), (12+x), (y+6), 1);
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	330c      	adds	r3, #12
 8001c46:	b298      	uxth	r0, r3
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	b299      	uxth	r1, r3
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	330c      	adds	r3, #12
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	79bb      	ldrb	r3, [r7, #6]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	3306      	adds	r3, #6
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	2401      	movs	r4, #1
 8001c62:	9400      	str	r4, [sp, #0]
 8001c64:	f001 fdb9 	bl	80037da <SSD1306_DrawLine>
	  SSD1306_DrawLine((12+x), (y+12), (12+x), (y+10), 1);
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	330c      	adds	r3, #12
 8001c6e:	b298      	uxth	r0, r3
 8001c70:	79bb      	ldrb	r3, [r7, #6]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	330c      	adds	r3, #12
 8001c76:	b299      	uxth	r1, r3
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	330c      	adds	r3, #12
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	79bb      	ldrb	r3, [r7, #6]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	330a      	adds	r3, #10
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	2401      	movs	r4, #1
 8001c8a:	9400      	str	r4, [sp, #0]
 8001c8c:	f001 fda5 	bl	80037da <SSD1306_DrawLine>
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd90      	pop	{r4, r7, pc}

08001c98 <drawmenu1>:
void drawmenu1(uint8_t cursorm1, uint8_t cvcc, float x, float y)
{
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b08b      	sub	sp, #44	; 0x2c
 8001c9c:	af02      	add	r7, sp, #8
 8001c9e:	60ba      	str	r2, [r7, #8]
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	73bb      	strb	r3, [r7, #14]
	  SSD1306_Clear();
 8001caa:	f001 fe91 	bl	80039d0 <SSD1306_Clear>
	  cursorm1 = ~cursorm1;
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	73fb      	strb	r3, [r7, #15]
	  char* mecha = trimm(y);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff fdf1 	bl	800189c <trimm>
 8001cba:	61b8      	str	r0, [r7, #24]
	  SSD1306_GotoXY (26,3);
 8001cbc:	2103      	movs	r1, #3
 8001cbe:	201a      	movs	r0, #26
 8001cc0:	f001 fcd0 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[0], &Font_11x18, ((cursorm1 & 0x08)>>3));
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	7818      	ldrb	r0, [r3, #0]
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	10db      	asrs	r3, r3, #3
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	4953      	ldr	r1, [pc, #332]	; (8001e24 <drawmenu1+0x18c>)
 8001cd8:	f001 fcda 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (37,3);
 8001cdc:	2103      	movs	r1, #3
 8001cde:	2025      	movs	r0, #37	; 0x25
 8001ce0:	f001 fcc0 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[1], &Font_11x18, ((cursorm1 & 0x04)>>2));
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	7818      	ldrb	r0, [r3, #0]
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	109b      	asrs	r3, r3, #2
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	494a      	ldr	r1, [pc, #296]	; (8001e24 <drawmenu1+0x18c>)
 8001cfa:	f001 fcc9 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (48,3);
 8001cfe:	2103      	movs	r1, #3
 8001d00:	2030      	movs	r0, #48	; 0x30
 8001d02:	f001 fcaf 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 8001d06:	2201      	movs	r2, #1
 8001d08:	4946      	ldr	r1, [pc, #280]	; (8001e24 <drawmenu1+0x18c>)
 8001d0a:	202c      	movs	r0, #44	; 0x2c
 8001d0c:	f001 fcc0 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (59,3);
 8001d10:	2103      	movs	r1, #3
 8001d12:	203b      	movs	r0, #59	; 0x3b
 8001d14:	f001 fca6 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[2], &Font_11x18, ((cursorm1 & 0x02)>>1));
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	3302      	adds	r3, #2
 8001d1c:	7818      	ldrb	r0, [r3, #0]
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	105b      	asrs	r3, r3, #1
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	493d      	ldr	r1, [pc, #244]	; (8001e24 <drawmenu1+0x18c>)
 8001d2e:	f001 fcaf 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (70,3);
 8001d32:	2103      	movs	r1, #3
 8001d34:	2046      	movs	r0, #70	; 0x46
 8001d36:	f001 fc95 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (mecha[3], &Font_11x18, (cursorm1 & 0x01));
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	3303      	adds	r3, #3
 8001d3e:	7818      	ldrb	r0, [r3, #0]
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4936      	ldr	r1, [pc, #216]	; (8001e24 <drawmenu1+0x18c>)
 8001d4c:	f001 fca0 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (107,3);
 8001d50:	2103      	movs	r1, #3
 8001d52:	206b      	movs	r0, #107	; 0x6b
 8001d54:	f001 fc86 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc('V', &Font_11x18, 1);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4932      	ldr	r1, [pc, #200]	; (8001e24 <drawmenu1+0x18c>)
 8001d5c:	2056      	movs	r0, #86	; 0x56
 8001d5e:	f001 fc97 	bl	8003690 <SSD1306_Putc>
	  char* proud = trimm(x);
 8001d62:	68b8      	ldr	r0, [r7, #8]
 8001d64:	f7ff fd9a 	bl	800189c <trimm>
 8001d68:	6178      	str	r0, [r7, #20]
	  SSD1306_GotoXY (26,25);
 8001d6a:	2119      	movs	r1, #25
 8001d6c:	201a      	movs	r0, #26
 8001d6e:	f001 fc79 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[0], &Font_11x18, ((cursorm1 & 0x80)>>7));
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	7818      	ldrb	r0, [r3, #0]
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
 8001d78:	09db      	lsrs	r3, r3, #7
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4929      	ldr	r1, [pc, #164]	; (8001e24 <drawmenu1+0x18c>)
 8001d80:	f001 fc86 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (37,25);
 8001d84:	2119      	movs	r1, #25
 8001d86:	2025      	movs	r0, #37	; 0x25
 8001d88:	f001 fc6c 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[1], &Font_11x18, ((cursorm1 & 0x40)>>6));
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	7818      	ldrb	r0, [r3, #0]
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	119b      	asrs	r3, r3, #6
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4920      	ldr	r1, [pc, #128]	; (8001e24 <drawmenu1+0x18c>)
 8001da2:	f001 fc75 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (48,25);
 8001da6:	2119      	movs	r1, #25
 8001da8:	2030      	movs	r0, #48	; 0x30
 8001daa:	f001 fc5b 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc(',', &Font_11x18, 1);
 8001dae:	2201      	movs	r2, #1
 8001db0:	491c      	ldr	r1, [pc, #112]	; (8001e24 <drawmenu1+0x18c>)
 8001db2:	202c      	movs	r0, #44	; 0x2c
 8001db4:	f001 fc6c 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (59,25);
 8001db8:	2119      	movs	r1, #25
 8001dba:	203b      	movs	r0, #59	; 0x3b
 8001dbc:	f001 fc52 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[2], &Font_11x18, ((cursorm1 & 0x20)>>5));
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3302      	adds	r3, #2
 8001dc4:	7818      	ldrb	r0, [r3, #0]
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
 8001dc8:	115b      	asrs	r3, r3, #5
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4913      	ldr	r1, [pc, #76]	; (8001e24 <drawmenu1+0x18c>)
 8001dd6:	f001 fc5b 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (70,25);
 8001dda:	2119      	movs	r1, #25
 8001ddc:	2046      	movs	r0, #70	; 0x46
 8001dde:	f001 fc41 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc (proud[3], &Font_11x18, ((cursorm1 & 0x10)>>4));
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	3303      	adds	r3, #3
 8001de6:	7818      	ldrb	r0, [r3, #0]
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	111b      	asrs	r3, r3, #4
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	461a      	mov	r2, r3
 8001df6:	490b      	ldr	r1, [pc, #44]	; (8001e24 <drawmenu1+0x18c>)
 8001df8:	f001 fc4a 	bl	8003690 <SSD1306_Putc>
	  SSD1306_GotoXY (107,25);
 8001dfc:	2119      	movs	r1, #25
 8001dfe:	206b      	movs	r0, #107	; 0x6b
 8001e00:	f001 fc30 	bl	8003664 <SSD1306_GotoXY>
	  SSD1306_Putc('A', &Font_11x18, 1);
 8001e04:	2201      	movs	r2, #1
 8001e06:	4907      	ldr	r1, [pc, #28]	; (8001e24 <drawmenu1+0x18c>)
 8001e08:	2041      	movs	r0, #65	; 0x41
 8001e0a:	f001 fc41 	bl	8003690 <SSD1306_Putc>
	  uint8_t xcvcc = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	77fb      	strb	r3, [r7, #31]
	  uint8_t ycvcc = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	77bb      	strb	r3, [r7, #30]
	  switch (cvcc) {
 8001e16:	7bbb      	ldrb	r3, [r7, #14]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d005      	beq.n	8001e28 <drawmenu1+0x190>
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	f000 80c5 	beq.w	8001fac <drawmenu1+0x314>
			  ycvcc = 45;
			  drawlogoC(xcvcc, ycvcc);
			  drawlogoC((xcvcc+10), ycvcc);
			break;
		default:
			break;
 8001e22:	e0d6      	b.n	8001fd2 <drawmenu1+0x33a>
 8001e24:	20000000 	.word	0x20000000
			  xcvcc = 81;
 8001e28:	2351      	movs	r3, #81	; 0x51
 8001e2a:	77fb      	strb	r3, [r7, #31]
			  ycvcc = 45;
 8001e2c:	232d      	movs	r3, #45	; 0x2d
 8001e2e:	77bb      	strb	r3, [r7, #30]
			  drawlogoC(92, ycvcc);
 8001e30:	7fbb      	ldrb	r3, [r7, #30]
 8001e32:	4619      	mov	r1, r3
 8001e34:	205c      	movs	r0, #92	; 0x5c
 8001e36:	f7ff fe33 	bl	8001aa0 <drawlogoC>
			  SSD1306_DrawLine((5+xcvcc), (ycvcc+2), (5+xcvcc), (ycvcc+6), 1);
 8001e3a:	7ffb      	ldrb	r3, [r7, #31]
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	3305      	adds	r3, #5
 8001e40:	b298      	uxth	r0, r3
 8001e42:	7fbb      	ldrb	r3, [r7, #30]
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3302      	adds	r3, #2
 8001e48:	b299      	uxth	r1, r3
 8001e4a:	7ffb      	ldrb	r3, [r7, #31]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	3305      	adds	r3, #5
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	7fbb      	ldrb	r3, [r7, #30]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	3306      	adds	r3, #6
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	2401      	movs	r4, #1
 8001e5c:	9400      	str	r4, [sp, #0]
 8001e5e:	f001 fcbc 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((13+xcvcc), (ycvcc+2), (13+xcvcc), (ycvcc+6), 1);
 8001e62:	7ffb      	ldrb	r3, [r7, #31]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	330d      	adds	r3, #13
 8001e68:	b298      	uxth	r0, r3
 8001e6a:	7fbb      	ldrb	r3, [r7, #30]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	3302      	adds	r3, #2
 8001e70:	b299      	uxth	r1, r3
 8001e72:	7ffb      	ldrb	r3, [r7, #31]
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	330d      	adds	r3, #13
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	7fbb      	ldrb	r3, [r7, #30]
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	3306      	adds	r3, #6
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	2401      	movs	r4, #1
 8001e84:	9400      	str	r4, [sp, #0]
 8001e86:	f001 fca8 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((6+xcvcc), (ycvcc+2), (6+xcvcc), (ycvcc+11), 1);
 8001e8a:	7ffb      	ldrb	r3, [r7, #31]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	3306      	adds	r3, #6
 8001e90:	b298      	uxth	r0, r3
 8001e92:	7fbb      	ldrb	r3, [r7, #30]
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	3302      	adds	r3, #2
 8001e98:	b299      	uxth	r1, r3
 8001e9a:	7ffb      	ldrb	r3, [r7, #31]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	3306      	adds	r3, #6
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	7fbb      	ldrb	r3, [r7, #30]
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	330b      	adds	r3, #11
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	2401      	movs	r4, #1
 8001eac:	9400      	str	r4, [sp, #0]
 8001eae:	f001 fc94 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((12+xcvcc), (ycvcc+2), (12+xcvcc), (ycvcc+11), 1);
 8001eb2:	7ffb      	ldrb	r3, [r7, #31]
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	330c      	adds	r3, #12
 8001eb8:	b298      	uxth	r0, r3
 8001eba:	7fbb      	ldrb	r3, [r7, #30]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	3302      	adds	r3, #2
 8001ec0:	b299      	uxth	r1, r3
 8001ec2:	7ffb      	ldrb	r3, [r7, #31]
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	330c      	adds	r3, #12
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	7fbb      	ldrb	r3, [r7, #30]
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	330b      	adds	r3, #11
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	2401      	movs	r4, #1
 8001ed4:	9400      	str	r4, [sp, #0]
 8001ed6:	f001 fc80 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((7+xcvcc), (ycvcc+6), (7+xcvcc), (ycvcc+13), 1);
 8001eda:	7ffb      	ldrb	r3, [r7, #31]
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	3307      	adds	r3, #7
 8001ee0:	b298      	uxth	r0, r3
 8001ee2:	7fbb      	ldrb	r3, [r7, #30]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	3306      	adds	r3, #6
 8001ee8:	b299      	uxth	r1, r3
 8001eea:	7ffb      	ldrb	r3, [r7, #31]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	3307      	adds	r3, #7
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	7fbb      	ldrb	r3, [r7, #30]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	330d      	adds	r3, #13
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	2401      	movs	r4, #1
 8001efc:	9400      	str	r4, [sp, #0]
 8001efe:	f001 fc6c 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((11+xcvcc), (ycvcc+6), (11+xcvcc), (ycvcc+13), 1);
 8001f02:	7ffb      	ldrb	r3, [r7, #31]
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	330b      	adds	r3, #11
 8001f08:	b298      	uxth	r0, r3
 8001f0a:	7fbb      	ldrb	r3, [r7, #30]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	3306      	adds	r3, #6
 8001f10:	b299      	uxth	r1, r3
 8001f12:	7ffb      	ldrb	r3, [r7, #31]
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	330b      	adds	r3, #11
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	7fbb      	ldrb	r3, [r7, #30]
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	330d      	adds	r3, #13
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	2401      	movs	r4, #1
 8001f24:	9400      	str	r4, [sp, #0]
 8001f26:	f001 fc58 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((8+xcvcc), (ycvcc+11), (8+xcvcc), (ycvcc+14), 1);
 8001f2a:	7ffb      	ldrb	r3, [r7, #31]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	3308      	adds	r3, #8
 8001f30:	b298      	uxth	r0, r3
 8001f32:	7fbb      	ldrb	r3, [r7, #30]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	330b      	adds	r3, #11
 8001f38:	b299      	uxth	r1, r3
 8001f3a:	7ffb      	ldrb	r3, [r7, #31]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	3308      	adds	r3, #8
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	7fbb      	ldrb	r3, [r7, #30]
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	330e      	adds	r3, #14
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	2401      	movs	r4, #1
 8001f4c:	9400      	str	r4, [sp, #0]
 8001f4e:	f001 fc44 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawLine((10+xcvcc), (ycvcc+11), (10+xcvcc), (ycvcc+14), 1);
 8001f52:	7ffb      	ldrb	r3, [r7, #31]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	330a      	adds	r3, #10
 8001f58:	b298      	uxth	r0, r3
 8001f5a:	7fbb      	ldrb	r3, [r7, #30]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	330b      	adds	r3, #11
 8001f60:	b299      	uxth	r1, r3
 8001f62:	7ffb      	ldrb	r3, [r7, #31]
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	330a      	adds	r3, #10
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	7fbb      	ldrb	r3, [r7, #30]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	330e      	adds	r3, #14
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2401      	movs	r4, #1
 8001f74:	9400      	str	r4, [sp, #0]
 8001f76:	f001 fc30 	bl	80037da <SSD1306_DrawLine>
			  SSD1306_DrawPixel((9+xcvcc), (ycvcc+13), 1);
 8001f7a:	7ffb      	ldrb	r3, [r7, #31]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	3309      	adds	r3, #9
 8001f80:	b298      	uxth	r0, r3
 8001f82:	7fbb      	ldrb	r3, [r7, #30]
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	330d      	adds	r3, #13
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f001 fb0b 	bl	80035a8 <SSD1306_DrawPixel>
			  SSD1306_DrawPixel((9+xcvcc), (ycvcc+14), 1);
 8001f92:	7ffb      	ldrb	r3, [r7, #31]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	3309      	adds	r3, #9
 8001f98:	b298      	uxth	r0, r3
 8001f9a:	7fbb      	ldrb	r3, [r7, #30]
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	330e      	adds	r3, #14
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f001 faff 	bl	80035a8 <SSD1306_DrawPixel>
			break;
 8001faa:	e012      	b.n	8001fd2 <drawmenu1+0x33a>
			  xcvcc = 20;
 8001fac:	2314      	movs	r3, #20
 8001fae:	77fb      	strb	r3, [r7, #31]
			  ycvcc = 45;
 8001fb0:	232d      	movs	r3, #45	; 0x2d
 8001fb2:	77bb      	strb	r3, [r7, #30]
			  drawlogoC(xcvcc, ycvcc);
 8001fb4:	7fba      	ldrb	r2, [r7, #30]
 8001fb6:	7ffb      	ldrb	r3, [r7, #31]
 8001fb8:	4611      	mov	r1, r2
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fd70 	bl	8001aa0 <drawlogoC>
			  drawlogoC((xcvcc+10), ycvcc);
 8001fc0:	7ffb      	ldrb	r3, [r7, #31]
 8001fc2:	330a      	adds	r3, #10
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	7fba      	ldrb	r2, [r7, #30]
 8001fc8:	4611      	mov	r1, r2
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff fd68 	bl	8001aa0 <drawlogoC>
			break;
 8001fd0:	bf00      	nop
	}
	  if (cvcc) {
 8001fd2:	7bbb      	ldrb	r3, [r7, #14]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d077      	beq.n	80020c8 <drawmenu1+0x430>
		  	  SSD1306_DrawLine((2+xcvcc), ycvcc , (25+xcvcc), ycvcc, 1);
 8001fd8:	7ffb      	ldrb	r3, [r7, #31]
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	3302      	adds	r3, #2
 8001fde:	b298      	uxth	r0, r3
 8001fe0:	7fbb      	ldrb	r3, [r7, #30]
 8001fe2:	b299      	uxth	r1, r3
 8001fe4:	7ffb      	ldrb	r3, [r7, #31]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	3319      	adds	r3, #25
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	7fbb      	ldrb	r3, [r7, #30]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	2401      	movs	r4, #1
 8001ff2:	9400      	str	r4, [sp, #0]
 8001ff4:	f001 fbf1 	bl	80037da <SSD1306_DrawLine>
		  	  SSD1306_DrawLine(xcvcc, (ycvcc+2), xcvcc, (ycvcc+15), 1);
 8001ff8:	7ffb      	ldrb	r3, [r7, #31]
 8001ffa:	b298      	uxth	r0, r3
 8001ffc:	7fbb      	ldrb	r3, [r7, #30]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	3302      	adds	r3, #2
 8002002:	b299      	uxth	r1, r3
 8002004:	7ffb      	ldrb	r3, [r7, #31]
 8002006:	b29a      	uxth	r2, r3
 8002008:	7fbb      	ldrb	r3, [r7, #30]
 800200a:	b29b      	uxth	r3, r3
 800200c:	330f      	adds	r3, #15
 800200e:	b29b      	uxth	r3, r3
 8002010:	2401      	movs	r4, #1
 8002012:	9400      	str	r4, [sp, #0]
 8002014:	f001 fbe1 	bl	80037da <SSD1306_DrawLine>
		  	  SSD1306_DrawLine((2+xcvcc), (ycvcc+17), (25+xcvcc), (ycvcc+17), 1);
 8002018:	7ffb      	ldrb	r3, [r7, #31]
 800201a:	b29b      	uxth	r3, r3
 800201c:	3302      	adds	r3, #2
 800201e:	b298      	uxth	r0, r3
 8002020:	7fbb      	ldrb	r3, [r7, #30]
 8002022:	b29b      	uxth	r3, r3
 8002024:	3311      	adds	r3, #17
 8002026:	b299      	uxth	r1, r3
 8002028:	7ffb      	ldrb	r3, [r7, #31]
 800202a:	b29b      	uxth	r3, r3
 800202c:	3319      	adds	r3, #25
 800202e:	b29a      	uxth	r2, r3
 8002030:	7fbb      	ldrb	r3, [r7, #30]
 8002032:	b29b      	uxth	r3, r3
 8002034:	3311      	adds	r3, #17
 8002036:	b29b      	uxth	r3, r3
 8002038:	2401      	movs	r4, #1
 800203a:	9400      	str	r4, [sp, #0]
 800203c:	f001 fbcd 	bl	80037da <SSD1306_DrawLine>
		  	  SSD1306_DrawLine((27+xcvcc), (ycvcc+2), (27+xcvcc), (ycvcc+15), 1);
 8002040:	7ffb      	ldrb	r3, [r7, #31]
 8002042:	b29b      	uxth	r3, r3
 8002044:	331b      	adds	r3, #27
 8002046:	b298      	uxth	r0, r3
 8002048:	7fbb      	ldrb	r3, [r7, #30]
 800204a:	b29b      	uxth	r3, r3
 800204c:	3302      	adds	r3, #2
 800204e:	b299      	uxth	r1, r3
 8002050:	7ffb      	ldrb	r3, [r7, #31]
 8002052:	b29b      	uxth	r3, r3
 8002054:	331b      	adds	r3, #27
 8002056:	b29a      	uxth	r2, r3
 8002058:	7fbb      	ldrb	r3, [r7, #30]
 800205a:	b29b      	uxth	r3, r3
 800205c:	330f      	adds	r3, #15
 800205e:	b29b      	uxth	r3, r3
 8002060:	2401      	movs	r4, #1
 8002062:	9400      	str	r4, [sp, #0]
 8002064:	f001 fbb9 	bl	80037da <SSD1306_DrawLine>
		  	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+1), 1);
 8002068:	7ffb      	ldrb	r3, [r7, #31]
 800206a:	b29b      	uxth	r3, r3
 800206c:	3301      	adds	r3, #1
 800206e:	b298      	uxth	r0, r3
 8002070:	7fbb      	ldrb	r3, [r7, #30]
 8002072:	b29b      	uxth	r3, r3
 8002074:	3301      	adds	r3, #1
 8002076:	b29b      	uxth	r3, r3
 8002078:	2201      	movs	r2, #1
 800207a:	4619      	mov	r1, r3
 800207c:	f001 fa94 	bl	80035a8 <SSD1306_DrawPixel>
		  	  SSD1306_DrawPixel((1+xcvcc), (ycvcc+16), 1);
 8002080:	7ffb      	ldrb	r3, [r7, #31]
 8002082:	b29b      	uxth	r3, r3
 8002084:	3301      	adds	r3, #1
 8002086:	b298      	uxth	r0, r3
 8002088:	7fbb      	ldrb	r3, [r7, #30]
 800208a:	b29b      	uxth	r3, r3
 800208c:	3310      	adds	r3, #16
 800208e:	b29b      	uxth	r3, r3
 8002090:	2201      	movs	r2, #1
 8002092:	4619      	mov	r1, r3
 8002094:	f001 fa88 	bl	80035a8 <SSD1306_DrawPixel>
		  	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+1), 1);
 8002098:	7ffb      	ldrb	r3, [r7, #31]
 800209a:	b29b      	uxth	r3, r3
 800209c:	331a      	adds	r3, #26
 800209e:	b298      	uxth	r0, r3
 80020a0:	7fbb      	ldrb	r3, [r7, #30]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	3301      	adds	r3, #1
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	2201      	movs	r2, #1
 80020aa:	4619      	mov	r1, r3
 80020ac:	f001 fa7c 	bl	80035a8 <SSD1306_DrawPixel>
		  	  SSD1306_DrawPixel((26+xcvcc), (ycvcc+16), 1);
 80020b0:	7ffb      	ldrb	r3, [r7, #31]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	331a      	adds	r3, #26
 80020b6:	b298      	uxth	r0, r3
 80020b8:	7fbb      	ldrb	r3, [r7, #30]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	3310      	adds	r3, #16
 80020be:	b29b      	uxth	r3, r3
 80020c0:	2201      	movs	r2, #1
 80020c2:	4619      	mov	r1, r3
 80020c4:	f001 fa70 	bl	80035a8 <SSD1306_DrawPixel>
	  }
	  SSD1306_UpdateScreen(); // update screen
 80020c8:	f001 fa28 	bl	800351c <SSD1306_UpdateScreen>
}
 80020cc:	bf00      	nop
 80020ce:	3724      	adds	r7, #36	; 0x24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}

080020d4 <drawmenu2>:
void drawmenu2()
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
	uint16_t pz = 0;
 80020da:	2300      	movs	r3, #0
 80020dc:	81fb      	strh	r3, [r7, #14]
	uint16_t temp = teplota;
 80020de:	4b43      	ldr	r3, [pc, #268]	; (80021ec <drawmenu2+0x118>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7fe ffc4 	bl	8001070 <__aeabi_f2uiz>
 80020e8:	4603      	mov	r3, r0
 80020ea:	81bb      	strh	r3, [r7, #12]
	char pzc [3];
	char tempc [3];
	char ventc [3];
	itoa(temp, tempc, 10);
 80020ec:	89bb      	ldrh	r3, [r7, #12]
 80020ee:	1d39      	adds	r1, r7, #4
 80020f0:	220a      	movs	r2, #10
 80020f2:	4618      	mov	r0, r3
 80020f4:	f00b f9c4 	bl	800d480 <itoa>
	itoa(ventilatorper, ventc, 10);
 80020f8:	4b3d      	ldr	r3, [pc, #244]	; (80021f0 <drawmenu2+0x11c>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	4618      	mov	r0, r3
 80020fe:	463b      	mov	r3, r7
 8002100:	220a      	movs	r2, #10
 8002102:	4619      	mov	r1, r3
 8002104:	f00b f9bc 	bl	800d480 <itoa>
	pz = Uzobrazene* Izobrazene;
 8002108:	4b3a      	ldr	r3, [pc, #232]	; (80021f4 <drawmenu2+0x120>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a3a      	ldr	r2, [pc, #232]	; (80021f8 <drawmenu2+0x124>)
 800210e:	6812      	ldr	r2, [r2, #0]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe fde6 	bl	8000ce4 <__aeabi_fmul>
 8002118:	4603      	mov	r3, r0
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe ffa8 	bl	8001070 <__aeabi_f2uiz>
 8002120:	4603      	mov	r3, r0
 8002122:	81fb      	strh	r3, [r7, #14]
	itoa(pz, pzc, 10);
 8002124:	89fb      	ldrh	r3, [r7, #14]
 8002126:	f107 0108 	add.w	r1, r7, #8
 800212a:	220a      	movs	r2, #10
 800212c:	4618      	mov	r0, r3
 800212e:	f00b f9a7 	bl	800d480 <itoa>
	SSD1306_Clear();
 8002132:	f001 fc4d 	bl	80039d0 <SSD1306_Clear>
	SSD1306_GotoXY (10,3);
 8002136:	2103      	movs	r1, #3
 8002138:	200a      	movs	r0, #10
 800213a:	f001 fa93 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("Pz =", &Font_11x18, 1);
 800213e:	2201      	movs	r2, #1
 8002140:	492e      	ldr	r1, [pc, #184]	; (80021fc <drawmenu2+0x128>)
 8002142:	482f      	ldr	r0, [pc, #188]	; (8002200 <drawmenu2+0x12c>)
 8002144:	f001 fb24 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (65,3);
 8002148:	2103      	movs	r1, #3
 800214a:	2041      	movs	r0, #65	; 0x41
 800214c:	f001 fa8a 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts(pzc, &Font_11x18, 1);
 8002150:	f107 0308 	add.w	r3, r7, #8
 8002154:	2201      	movs	r2, #1
 8002156:	4929      	ldr	r1, [pc, #164]	; (80021fc <drawmenu2+0x128>)
 8002158:	4618      	mov	r0, r3
 800215a:	f001 fb19 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (107,3);
 800215e:	2103      	movs	r1, #3
 8002160:	206b      	movs	r0, #107	; 0x6b
 8002162:	f001 fa7f 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Putc('W', &Font_11x18, 1);
 8002166:	2201      	movs	r2, #1
 8002168:	4924      	ldr	r1, [pc, #144]	; (80021fc <drawmenu2+0x128>)
 800216a:	2057      	movs	r0, #87	; 0x57
 800216c:	f001 fa90 	bl	8003690 <SSD1306_Putc>
	SSD1306_GotoXY (10,25);
 8002170:	2119      	movs	r1, #25
 8002172:	200a      	movs	r0, #10
 8002174:	f001 fa76 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("tep=", &Font_11x18, 1);
 8002178:	2201      	movs	r2, #1
 800217a:	4920      	ldr	r1, [pc, #128]	; (80021fc <drawmenu2+0x128>)
 800217c:	4821      	ldr	r0, [pc, #132]	; (8002204 <drawmenu2+0x130>)
 800217e:	f001 fb07 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (65,25);
 8002182:	2119      	movs	r1, #25
 8002184:	2041      	movs	r0, #65	; 0x41
 8002186:	f001 fa6d 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts(tempc, &Font_11x18, 1);
 800218a:	1d3b      	adds	r3, r7, #4
 800218c:	2201      	movs	r2, #1
 800218e:	491b      	ldr	r1, [pc, #108]	; (80021fc <drawmenu2+0x128>)
 8002190:	4618      	mov	r0, r3
 8002192:	f001 fafd 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (107,25);
 8002196:	2119      	movs	r1, #25
 8002198:	206b      	movs	r0, #107	; 0x6b
 800219a:	f001 fa63 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Putc('C', &Font_11x18, 1);
 800219e:	2201      	movs	r2, #1
 80021a0:	4916      	ldr	r1, [pc, #88]	; (80021fc <drawmenu2+0x128>)
 80021a2:	2043      	movs	r0, #67	; 0x43
 80021a4:	f001 fa74 	bl	8003690 <SSD1306_Putc>
	SSD1306_GotoXY (10,43);
 80021a8:	212b      	movs	r1, #43	; 0x2b
 80021aa:	200a      	movs	r0, #10
 80021ac:	f001 fa5a 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("vent=", &Font_11x18, 1);
 80021b0:	2201      	movs	r2, #1
 80021b2:	4912      	ldr	r1, [pc, #72]	; (80021fc <drawmenu2+0x128>)
 80021b4:	4814      	ldr	r0, [pc, #80]	; (8002208 <drawmenu2+0x134>)
 80021b6:	f001 faeb 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (65, 43);
 80021ba:	212b      	movs	r1, #43	; 0x2b
 80021bc:	2041      	movs	r0, #65	; 0x41
 80021be:	f001 fa51 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts(ventc, &Font_11x18, 1);
 80021c2:	463b      	mov	r3, r7
 80021c4:	2201      	movs	r2, #1
 80021c6:	490d      	ldr	r1, [pc, #52]	; (80021fc <drawmenu2+0x128>)
 80021c8:	4618      	mov	r0, r3
 80021ca:	f001 fae1 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (107,43);
 80021ce:	212b      	movs	r1, #43	; 0x2b
 80021d0:	206b      	movs	r0, #107	; 0x6b
 80021d2:	f001 fa47 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Putc('%', &Font_11x18, 1);
 80021d6:	2201      	movs	r2, #1
 80021d8:	4908      	ldr	r1, [pc, #32]	; (80021fc <drawmenu2+0x128>)
 80021da:	2025      	movs	r0, #37	; 0x25
 80021dc:	f001 fa58 	bl	8003690 <SSD1306_Putc>
	SSD1306_UpdateScreen(); // update screen
 80021e0:	f001 f99c 	bl	800351c <SSD1306_UpdateScreen>

}
 80021e4:	bf00      	nop
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000284 	.word	0x20000284
 80021f0:	20000298 	.word	0x20000298
 80021f4:	20000278 	.word	0x20000278
 80021f8:	2000027c 	.word	0x2000027c
 80021fc:	20000000 	.word	0x20000000
 8002200:	0800daa8 	.word	0x0800daa8
 8002204:	0800dab0 	.word	0x0800dab0
 8002208:	0800dab8 	.word	0x0800dab8

0800220c <drawmenu3>:
void drawmenu3()
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
	char U0c [3];
	char U1c [3];
	char U2c [3];
	itoa(ADCout[0], U0c, 10);
 8002212:	4b2e      	ldr	r3, [pc, #184]	; (80022cc <drawmenu3+0xc0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f107 030c 	add.w	r3, r7, #12
 800221c:	220a      	movs	r2, #10
 800221e:	4619      	mov	r1, r3
 8002220:	f00b f92e 	bl	800d480 <itoa>
	itoa(ADCout[1], U1c, 10);
 8002224:	4b29      	ldr	r3, [pc, #164]	; (80022cc <drawmenu3+0xc0>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	4618      	mov	r0, r3
 800222a:	f107 0308 	add.w	r3, r7, #8
 800222e:	220a      	movs	r2, #10
 8002230:	4619      	mov	r1, r3
 8002232:	f00b f925 	bl	800d480 <itoa>
	itoa(ADCout[2], U2c, 10);
 8002236:	4b25      	ldr	r3, [pc, #148]	; (80022cc <drawmenu3+0xc0>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	4618      	mov	r0, r3
 800223c:	1d3b      	adds	r3, r7, #4
 800223e:	220a      	movs	r2, #10
 8002240:	4619      	mov	r1, r3
 8002242:	f00b f91d 	bl	800d480 <itoa>
	SSD1306_Clear();
 8002246:	f001 fbc3 	bl	80039d0 <SSD1306_Clear>
	SSD1306_GotoXY (10,3);
 800224a:	2103      	movs	r1, #3
 800224c:	200a      	movs	r0, #10
 800224e:	f001 fa09 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("U0 =", &Font_11x18, 1);
 8002252:	2201      	movs	r2, #1
 8002254:	491e      	ldr	r1, [pc, #120]	; (80022d0 <drawmenu3+0xc4>)
 8002256:	481f      	ldr	r0, [pc, #124]	; (80022d4 <drawmenu3+0xc8>)
 8002258:	f001 fa9a 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (65,3);
 800225c:	2103      	movs	r1, #3
 800225e:	2041      	movs	r0, #65	; 0x41
 8002260:	f001 fa00 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts(U0c, &Font_11x18, 1);
 8002264:	f107 030c 	add.w	r3, r7, #12
 8002268:	2201      	movs	r2, #1
 800226a:	4919      	ldr	r1, [pc, #100]	; (80022d0 <drawmenu3+0xc4>)
 800226c:	4618      	mov	r0, r3
 800226e:	f001 fa8f 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (10,25);
 8002272:	2119      	movs	r1, #25
 8002274:	200a      	movs	r0, #10
 8002276:	f001 f9f5 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("U1=", &Font_11x18, 1);
 800227a:	2201      	movs	r2, #1
 800227c:	4914      	ldr	r1, [pc, #80]	; (80022d0 <drawmenu3+0xc4>)
 800227e:	4816      	ldr	r0, [pc, #88]	; (80022d8 <drawmenu3+0xcc>)
 8002280:	f001 fa86 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (65,25);
 8002284:	2119      	movs	r1, #25
 8002286:	2041      	movs	r0, #65	; 0x41
 8002288:	f001 f9ec 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts(U1c, &Font_11x18, 1);
 800228c:	f107 0308 	add.w	r3, r7, #8
 8002290:	2201      	movs	r2, #1
 8002292:	490f      	ldr	r1, [pc, #60]	; (80022d0 <drawmenu3+0xc4>)
 8002294:	4618      	mov	r0, r3
 8002296:	f001 fa7b 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (10,43);
 800229a:	212b      	movs	r1, #43	; 0x2b
 800229c:	200a      	movs	r0, #10
 800229e:	f001 f9e1 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts("U2=", &Font_11x18, 1);
 80022a2:	2201      	movs	r2, #1
 80022a4:	490a      	ldr	r1, [pc, #40]	; (80022d0 <drawmenu3+0xc4>)
 80022a6:	480d      	ldr	r0, [pc, #52]	; (80022dc <drawmenu3+0xd0>)
 80022a8:	f001 fa72 	bl	8003790 <SSD1306_Puts>
	SSD1306_GotoXY (65, 43);
 80022ac:	212b      	movs	r1, #43	; 0x2b
 80022ae:	2041      	movs	r0, #65	; 0x41
 80022b0:	f001 f9d8 	bl	8003664 <SSD1306_GotoXY>
	SSD1306_Puts(U2c, &Font_11x18, 1);
 80022b4:	1d3b      	adds	r3, r7, #4
 80022b6:	2201      	movs	r2, #1
 80022b8:	4905      	ldr	r1, [pc, #20]	; (80022d0 <drawmenu3+0xc4>)
 80022ba:	4618      	mov	r0, r3
 80022bc:	f001 fa68 	bl	8003790 <SSD1306_Puts>
	SSD1306_UpdateScreen(); // update screen
 80022c0:	f001 f92c 	bl	800351c <SSD1306_UpdateScreen>

}
 80022c4:	bf00      	nop
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000c04 	.word	0x20000c04
 80022d0:	20000000 	.word	0x20000000
 80022d4:	0800dac0 	.word	0x0800dac0
 80022d8:	0800dac8 	.word	0x0800dac8
 80022dc:	0800dacc 	.word	0x0800dacc

080022e0 <ventilator>:

// vstupn elektrick veliiny

void ventilator(float temp)  //nastaven rovn PWM ventiltoru
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	// kontrola sprvnosti
	if((teplota > 100)||(teplota < 1))
 80022e8:	4b36      	ldr	r3, [pc, #216]	; (80023c4 <ventilator+0xe4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4936      	ldr	r1, [pc, #216]	; (80023c8 <ventilator+0xe8>)
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe feb4 	bl	800105c <__aeabi_fcmpgt>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d109      	bne.n	800230e <ventilator+0x2e>
 80022fa:	4b32      	ldr	r3, [pc, #200]	; (80023c4 <ventilator+0xe4>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe fe8c 	bl	8001020 <__aeabi_fcmplt>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <ventilator+0x34>
	{
		error(0);
 800230e:	2000      	movs	r0, #0
 8002310:	f7fe fef6 	bl	8001100 <error>
	}
	if(teplota > 70)
 8002314:	4b2b      	ldr	r3, [pc, #172]	; (80023c4 <ventilator+0xe4>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	492c      	ldr	r1, [pc, #176]	; (80023cc <ventilator+0xec>)
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fe9e 	bl	800105c <__aeabi_fcmpgt>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d002      	beq.n	800232c <ventilator+0x4c>
	{
		error(1);
 8002326:	2001      	movs	r0, #1
 8002328:	f7fe feea 	bl	8001100 <error>
	}

	//hystereze
	if(temp > 30)
 800232c:	4928      	ldr	r1, [pc, #160]	; (80023d0 <ventilator+0xf0>)
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7fe fe94 	bl	800105c <__aeabi_fcmpgt>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d002      	beq.n	8002340 <ventilator+0x60>
	{
		ventilatorhyst = 1;
 800233a:	4b26      	ldr	r3, [pc, #152]	; (80023d4 <ventilator+0xf4>)
 800233c:	2201      	movs	r2, #1
 800233e:	701a      	strb	r2, [r3, #0]
	}
	if(temp < 28)
 8002340:	4925      	ldr	r1, [pc, #148]	; (80023d8 <ventilator+0xf8>)
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7fe fe6c 	bl	8001020 <__aeabi_fcmplt>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d002      	beq.n	8002354 <ventilator+0x74>
	{
		ventilatorhyst = 0;
 800234e:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <ventilator+0xf4>)
 8002350:	2200      	movs	r2, #0
 8002352:	701a      	strb	r2, [r3, #0]
	}
	//vpoet v %
	if(ventilatorhyst == 1)
 8002354:	4b1f      	ldr	r3, [pc, #124]	; (80023d4 <ventilator+0xf4>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d11d      	bne.n	8002398 <ventilator+0xb8>
	{
		ventilatorper = ((temp - 25) * 2) + 50;
 800235c:	491f      	ldr	r1, [pc, #124]	; (80023dc <ventilator+0xfc>)
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7fe fbb6 	bl	8000ad0 <__aeabi_fsub>
 8002364:	4603      	mov	r3, r0
 8002366:	4619      	mov	r1, r3
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe fbb3 	bl	8000ad4 <__addsf3>
 800236e:	4603      	mov	r3, r0
 8002370:	491b      	ldr	r1, [pc, #108]	; (80023e0 <ventilator+0x100>)
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe fbae 	bl	8000ad4 <__addsf3>
 8002378:	4603      	mov	r3, r0
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fe78 	bl	8001070 <__aeabi_f2uiz>
 8002380:	4603      	mov	r3, r0
 8002382:	b29a      	uxth	r2, r3
 8002384:	4b17      	ldr	r3, [pc, #92]	; (80023e4 <ventilator+0x104>)
 8002386:	801a      	strh	r2, [r3, #0]
		if(ventilatorper > 100)
 8002388:	4b16      	ldr	r3, [pc, #88]	; (80023e4 <ventilator+0x104>)
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	2b64      	cmp	r3, #100	; 0x64
 800238e:	d906      	bls.n	800239e <ventilator+0xbe>
		{
			ventilatorper = 100;
 8002390:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <ventilator+0x104>)
 8002392:	2264      	movs	r2, #100	; 0x64
 8002394:	801a      	strh	r2, [r3, #0]
 8002396:	e002      	b.n	800239e <ventilator+0xbe>
		}
	}else
	{
		ventilatorper = 0;
 8002398:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <ventilator+0x104>)
 800239a:	2200      	movs	r2, #0
 800239c:	801a      	strh	r2, [r3, #0]
	}
	//nastaven asovae v 8-bit
	TIM2->CCR1 = (ventilatorper*255)/100;
 800239e:	4b11      	ldr	r3, [pc, #68]	; (80023e4 <ventilator+0x104>)
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4613      	mov	r3, r2
 80023a6:	021b      	lsls	r3, r3, #8
 80023a8:	1a9b      	subs	r3, r3, r2
 80023aa:	4a0f      	ldr	r2, [pc, #60]	; (80023e8 <ventilator+0x108>)
 80023ac:	fb82 1203 	smull	r1, r2, r2, r3
 80023b0:	1152      	asrs	r2, r2, #5
 80023b2:	17db      	asrs	r3, r3, #31
 80023b4:	1ad2      	subs	r2, r2, r3
 80023b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023ba:	635a      	str	r2, [r3, #52]	; 0x34
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000284 	.word	0x20000284
 80023c8:	42c80000 	.word	0x42c80000
 80023cc:	428c0000 	.word	0x428c0000
 80023d0:	41f00000 	.word	0x41f00000
 80023d4:	2000029a 	.word	0x2000029a
 80023d8:	41e00000 	.word	0x41e00000
 80023dc:	41c80000 	.word	0x41c80000
 80023e0:	42480000 	.word	0x42480000
 80023e4:	20000298 	.word	0x20000298
 80023e8:	51eb851f 	.word	0x51eb851f

080023ec <setDAC1>:
void setDAC1 (uint16_t data) // zape vpravo zarovnan 12-bit data do DAC1 na I2C2
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af02      	add	r7, sp, #8
 80023f2:	4603      	mov	r3, r0
 80023f4:	80fb      	strh	r3, [r7, #6]
	dataDAC [1] = (data >> 4);
 80023f6:	88fb      	ldrh	r3, [r7, #6]
 80023f8:	091b      	lsrs	r3, r3, #4
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	4b09      	ldr	r3, [pc, #36]	; (8002424 <setDAC1+0x38>)
 8002400:	705a      	strb	r2, [r3, #1]
	dataDAC [2] = (data << 4) & 0xf0;
 8002402:	88fb      	ldrh	r3, [r7, #6]
 8002404:	011b      	lsls	r3, r3, #4
 8002406:	b2da      	uxtb	r2, r3
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <setDAC1+0x38>)
 800240a:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Master_Transmit(&hi2c1, (0b1100001<<1), dataDAC, 3, 10);
 800240c:	230a      	movs	r3, #10
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2303      	movs	r3, #3
 8002412:	4a04      	ldr	r2, [pc, #16]	; (8002424 <setDAC1+0x38>)
 8002414:	21c2      	movs	r1, #194	; 0xc2
 8002416:	4804      	ldr	r0, [pc, #16]	; (8002428 <setDAC1+0x3c>)
 8002418:	f003 f842 	bl	80054a0 <HAL_I2C_Master_Transmit>
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000008 	.word	0x20000008
 8002428:	200008cc 	.word	0x200008cc

0800242c <setDAC2>:
void setDAC2 (uint16_t data) // zape vpravo zarovnan 12-bit data do DAC1 na I2C2
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af02      	add	r7, sp, #8
 8002432:	4603      	mov	r3, r0
 8002434:	80fb      	strh	r3, [r7, #6]
	dataDAC [1] = (data >> 4);
 8002436:	88fb      	ldrh	r3, [r7, #6]
 8002438:	091b      	lsrs	r3, r3, #4
 800243a:	b29b      	uxth	r3, r3
 800243c:	b2da      	uxtb	r2, r3
 800243e:	4b09      	ldr	r3, [pc, #36]	; (8002464 <setDAC2+0x38>)
 8002440:	705a      	strb	r2, [r3, #1]
	dataDAC [2] = (data << 4) & 0xf0;
 8002442:	88fb      	ldrh	r3, [r7, #6]
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	b2da      	uxtb	r2, r3
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <setDAC2+0x38>)
 800244a:	709a      	strb	r2, [r3, #2]
	HAL_I2C_Master_Transmit(&hi2c2, (0b1100001<<1), dataDAC, 3, 10);
 800244c:	230a      	movs	r3, #10
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	2303      	movs	r3, #3
 8002452:	4a04      	ldr	r2, [pc, #16]	; (8002464 <setDAC2+0x38>)
 8002454:	21c2      	movs	r1, #194	; 0xc2
 8002456:	4804      	ldr	r0, [pc, #16]	; (8002468 <setDAC2+0x3c>)
 8002458:	f003 f822 	bl	80054a0 <HAL_I2C_Master_Transmit>
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000008 	.word	0x20000008
 8002468:	20000920 	.word	0x20000920
 800246c:	00000000 	.word	0x00000000

08002470 <setVout>:
void setVout (float napeti)	 //zen spnanho napovho regultoru  + pprava pro ADC
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
	uint16_t output;
	uint8_t i = 1;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
	if(napeti>18.71)
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7fd ffcb 	bl	8000418 <__aeabi_f2d>
 8002482:	a341      	add	r3, pc, #260	; (adr r3, 8002588 <setVout+0x118>)
 8002484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002488:	f7fe faae 	bl	80009e8 <__aeabi_dcmpgt>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00c      	beq.n	80024ac <setVout+0x3c>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8002492:	2201      	movs	r2, #1
 8002494:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002498:	483d      	ldr	r0, [pc, #244]	; (8002590 <setVout+0x120>)
 800249a:	f002 fe74 	bl	8005186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024a4:	483a      	ldr	r0, [pc, #232]	; (8002590 <setVout+0x120>)
 80024a6:	f002 fe6e 	bl	8005186 <HAL_GPIO_WritePin>
 80024aa:	e052      	b.n	8002552 <setVout+0xe2>
	}else{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024b2:	4837      	ldr	r0, [pc, #220]	; (8002590 <setVout+0x120>)
 80024b4:	f002 fe67 	bl	8005186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 1);
 80024b8:	2201      	movs	r2, #1
 80024ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024be:	4834      	ldr	r0, [pc, #208]	; (8002590 <setVout+0x120>)
 80024c0:	f002 fe61 	bl	8005186 <HAL_GPIO_WritePin>
		while(napetiBUCK[i]<napeti)
 80024c4:	e002      	b.n	80024cc <setVout+0x5c>
		{
			i++;
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	3301      	adds	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
		while(napetiBUCK[i]<napeti)
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
 80024ce:	4a31      	ldr	r2, [pc, #196]	; (8002594 <setVout+0x124>)
 80024d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d4:	4619      	mov	r1, r3
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7fe fdc0 	bl	800105c <__aeabi_fcmpgt>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f1      	bne.n	80024c6 <setVout+0x56>
		}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, (1&&(dataBUCK[i] & 0x08)));
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	4a2c      	ldr	r2, [pc, #176]	; (8002598 <setVout+0x128>)
 80024e6:	5cd3      	ldrb	r3, [r2, r3]
 80024e8:	f003 0308 	and.w	r3, r3, #8
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	bf14      	ite	ne
 80024f0:	2301      	movne	r3, #1
 80024f2:	2300      	moveq	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	461a      	mov	r2, r3
 80024f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024fc:	4827      	ldr	r0, [pc, #156]	; (800259c <setVout+0x12c>)
 80024fe:	f002 fe42 	bl	8005186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, (1&&(dataBUCK[i] & 0x04)));
 8002502:	7bfb      	ldrb	r3, [r7, #15]
 8002504:	4a24      	ldr	r2, [pc, #144]	; (8002598 <setVout+0x128>)
 8002506:	5cd3      	ldrb	r3, [r2, r3]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	bf14      	ite	ne
 8002510:	2301      	movne	r3, #1
 8002512:	2300      	moveq	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	461a      	mov	r2, r3
 8002518:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800251c:	481f      	ldr	r0, [pc, #124]	; (800259c <setVout+0x12c>)
 800251e:	f002 fe32 	bl	8005186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, (dataBUCK[i] & 0x02));
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <setVout+0x128>)
 8002526:	5cd3      	ldrb	r3, [r2, r3]
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	b2db      	uxtb	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002534:	4819      	ldr	r0, [pc, #100]	; (800259c <setVout+0x12c>)
 8002536:	f002 fe26 	bl	8005186 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, (dataBUCK[i] & 0x01));
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	4a16      	ldr	r2, [pc, #88]	; (8002598 <setVout+0x128>)
 800253e:	5cd3      	ldrb	r3, [r2, r3]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	b2db      	uxtb	r3, r3
 8002546:	461a      	mov	r2, r3
 8002548:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800254c:	4813      	ldr	r0, [pc, #76]	; (800259c <setVout+0x12c>)
 800254e:	f002 fe1a 	bl	8005186 <HAL_GPIO_WritePin>
	}
	output = (napeti*512)/Uadc;
 8002552:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7fe fbc4 	bl	8000ce4 <__aeabi_fmul>
 800255c:	4603      	mov	r3, r0
 800255e:	461a      	mov	r2, r3
 8002560:	4b0f      	ldr	r3, [pc, #60]	; (80025a0 <setVout+0x130>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4619      	mov	r1, r3
 8002566:	4610      	mov	r0, r2
 8002568:	f7fe fc70 	bl	8000e4c <__aeabi_fdiv>
 800256c:	4603      	mov	r3, r0
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe fd7e 	bl	8001070 <__aeabi_f2uiz>
 8002574:	4603      	mov	r3, r0
 8002576:	81bb      	strh	r3, [r7, #12]
	setDAC2(output);
 8002578:	89bb      	ldrh	r3, [r7, #12]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff ff56 	bl	800242c <setDAC2>
}
 8002580:	bf00      	nop
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	8f5c28f6 	.word	0x8f5c28f6
 800258c:	4032b5c2 	.word	0x4032b5c2
 8002590:	40010800 	.word	0x40010800
 8002594:	20000028 	.word	0x20000028
 8002598:	20000068 	.word	0x20000068
 800259c:	40010c00 	.word	0x40010c00
 80025a0:	20000024 	.word	0x20000024

080025a4 <setIout>:
void setIout(float proud)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	uint16_t output;
	output = (proud*4095)/Uadc;
 80025ac:	490c      	ldr	r1, [pc, #48]	; (80025e0 <setIout+0x3c>)
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f7fe fb98 	bl	8000ce4 <__aeabi_fmul>
 80025b4:	4603      	mov	r3, r0
 80025b6:	461a      	mov	r2, r3
 80025b8:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <setIout+0x40>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4619      	mov	r1, r3
 80025be:	4610      	mov	r0, r2
 80025c0:	f7fe fc44 	bl	8000e4c <__aeabi_fdiv>
 80025c4:	4603      	mov	r3, r0
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7fe fd52 	bl	8001070 <__aeabi_f2uiz>
 80025cc:	4603      	mov	r3, r0
 80025ce:	81fb      	strh	r3, [r7, #14]
	setDAC1(output);
 80025d0:	89fb      	ldrh	r3, [r7, #14]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff ff0a 	bl	80023ec <setDAC1>
}
 80025d8:	bf00      	nop
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	457ff000 	.word	0x457ff000
 80025e4:	20000024 	.word	0x20000024

080025e8 <HAL_GPIO_EXTI_Callback>:


//vektory peruen

 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)  //peruen krok encoderu
{
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	80fb      	strh	r3, [r7, #6]
	uint8_t direct = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 80025f2:	2102      	movs	r1, #2
 80025f4:	48aa      	ldr	r0, [pc, #680]	; (80028a0 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80025f6:	f002 fdaf 	bl	8005158 <HAL_GPIO_ReadPin>
 80025fa:	4603      	mov	r3, r0
 80025fc:	73bb      	strb	r3, [r7, #14]
	if(GPIO_Pin == GPIO_PIN_0)
 80025fe:	88fb      	ldrh	r3, [r7, #6]
 8002600:	2b01      	cmp	r3, #1
 8002602:	f040 8197 	bne.w	8002934 <HAL_GPIO_EXTI_Callback+0x34c>
	{
		if((setmodeflag > 0)&&(menupage == 0)){
 8002606:	4ba7      	ldr	r3, [pc, #668]	; (80028a4 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 8192 	beq.w	8002934 <HAL_GPIO_EXTI_Callback+0x34c>
 8002610:	4ba5      	ldr	r3, [pc, #660]	; (80028a8 <HAL_GPIO_EXTI_Callback+0x2c0>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	f040 818d 	bne.w	8002934 <HAL_GPIO_EXTI_Callback+0x34c>
		if(debounce[4] == 0)
 800261a:	4ba4      	ldr	r3, [pc, #656]	; (80028ac <HAL_GPIO_EXTI_Callback+0x2c4>)
 800261c:	791b      	ldrb	r3, [r3, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	f040 8188 	bne.w	8002934 <HAL_GPIO_EXTI_Callback+0x34c>
		{
		int8_t i = 1;
 8002624:	2301      	movs	r3, #1
 8002626:	73fb      	strb	r3, [r7, #15]
		setmodeflag = 500;
 8002628:	4b9e      	ldr	r3, [pc, #632]	; (80028a4 <HAL_GPIO_EXTI_Callback+0x2bc>)
 800262a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800262e:	801a      	strh	r2, [r3, #0]
		if(direct == 1)
 8002630:	7bbb      	ldrb	r3, [r7, #14]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_GPIO_EXTI_Callback+0x52>
		{
			i = -1;
 8002636:	23ff      	movs	r3, #255	; 0xff
 8002638:	73fb      	strb	r3, [r7, #15]
		}
		switch (cursor) {
 800263a:	4b9d      	ldr	r3, [pc, #628]	; (80028b0 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b80      	cmp	r3, #128	; 0x80
 8002640:	f000 80a6 	beq.w	8002790 <HAL_GPIO_EXTI_Callback+0x1a8>
 8002644:	2b80      	cmp	r3, #128	; 0x80
 8002646:	f300 8139 	bgt.w	80028bc <HAL_GPIO_EXTI_Callback+0x2d4>
 800264a:	2b20      	cmp	r3, #32
 800264c:	dc4a      	bgt.n	80026e4 <HAL_GPIO_EXTI_Callback+0xfc>
 800264e:	2b00      	cmp	r3, #0
 8002650:	f340 8134 	ble.w	80028bc <HAL_GPIO_EXTI_Callback+0x2d4>
 8002654:	3b01      	subs	r3, #1
 8002656:	2b1f      	cmp	r3, #31
 8002658:	f200 8130 	bhi.w	80028bc <HAL_GPIO_EXTI_Callback+0x2d4>
 800265c:	a201      	add	r2, pc, #4	; (adr r2, 8002664 <HAL_GPIO_EXTI_Callback+0x7c>)
 800265e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002662:	bf00      	nop
 8002664:	080027bb 	.word	0x080027bb
 8002668:	080027fd 	.word	0x080027fd
 800266c:	080028bd 	.word	0x080028bd
 8002670:	0800283f 	.word	0x0800283f
 8002674:	080028bd 	.word	0x080028bd
 8002678:	080028bd 	.word	0x080028bd
 800267c:	080028bd 	.word	0x080028bd
 8002680:	08002861 	.word	0x08002861
 8002684:	080028bd 	.word	0x080028bd
 8002688:	080028bd 	.word	0x080028bd
 800268c:	080028bd 	.word	0x080028bd
 8002690:	080028bd 	.word	0x080028bd
 8002694:	080028bd 	.word	0x080028bd
 8002698:	080028bd 	.word	0x080028bd
 800269c:	080028bd 	.word	0x080028bd
 80026a0:	080026eb 	.word	0x080026eb
 80026a4:	080028bd 	.word	0x080028bd
 80026a8:	080028bd 	.word	0x080028bd
 80026ac:	080028bd 	.word	0x080028bd
 80026b0:	080028bd 	.word	0x080028bd
 80026b4:	080028bd 	.word	0x080028bd
 80026b8:	080028bd 	.word	0x080028bd
 80026bc:	080028bd 	.word	0x080028bd
 80026c0:	080028bd 	.word	0x080028bd
 80026c4:	080028bd 	.word	0x080028bd
 80026c8:	080028bd 	.word	0x080028bd
 80026cc:	080028bd 	.word	0x080028bd
 80026d0:	080028bd 	.word	0x080028bd
 80026d4:	080028bd 	.word	0x080028bd
 80026d8:	080028bd 	.word	0x080028bd
 80026dc:	080028bd 	.word	0x080028bd
 80026e0:	0800272d 	.word	0x0800272d
 80026e4:	2b40      	cmp	r3, #64	; 0x40
 80026e6:	d042      	beq.n	800276e <HAL_GPIO_EXTI_Callback+0x186>
				break;
			case 0x08:
				setvoltage = setvoltage + (10*i);
				break;
			default:
				break;
 80026e8:	e0e8      	b.n	80028bc <HAL_GPIO_EXTI_Callback+0x2d4>
				setcurrent = setcurrent + (0.01 * i);
 80026ea:	4b72      	ldr	r3, [pc, #456]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fd fe92 	bl	8000418 <__aeabi_f2d>
 80026f4:	4604      	mov	r4, r0
 80026f6:	460d      	mov	r5, r1
 80026f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fd fe79 	bl	80003f4 <__aeabi_i2d>
 8002702:	a363      	add	r3, pc, #396	; (adr r3, 8002890 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	f7fd fede 	bl	80004c8 <__aeabi_dmul>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4620      	mov	r0, r4
 8002712:	4629      	mov	r1, r5
 8002714:	f7fd fd22 	bl	800015c <__adddf3>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4610      	mov	r0, r2
 800271e:	4619      	mov	r1, r3
 8002720:	f7fe f982 	bl	8000a28 <__aeabi_d2f>
 8002724:	4603      	mov	r3, r0
 8002726:	4a63      	ldr	r2, [pc, #396]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8002728:	6013      	str	r3, [r2, #0]
				break;
 800272a:	e0c8      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setcurrent = setcurrent + (0.1 * i);
 800272c:	4b61      	ldr	r3, [pc, #388]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7fd fe71 	bl	8000418 <__aeabi_f2d>
 8002736:	4604      	mov	r4, r0
 8002738:	460d      	mov	r5, r1
 800273a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd fe58 	bl	80003f4 <__aeabi_i2d>
 8002744:	a354      	add	r3, pc, #336	; (adr r3, 8002898 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fd febd 	bl	80004c8 <__aeabi_dmul>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4620      	mov	r0, r4
 8002754:	4629      	mov	r1, r5
 8002756:	f7fd fd01 	bl	800015c <__adddf3>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	f7fe f961 	bl	8000a28 <__aeabi_d2f>
 8002766:	4603      	mov	r3, r0
 8002768:	4a52      	ldr	r2, [pc, #328]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800276a:	6013      	str	r3, [r2, #0]
				break;
 800276c:	e0a7      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setcurrent = setcurrent + i;
 800276e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002772:	4618      	mov	r0, r3
 8002774:	f7fe fa62 	bl	8000c3c <__aeabi_i2f>
 8002778:	4602      	mov	r2, r0
 800277a:	4b4e      	ldr	r3, [pc, #312]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4619      	mov	r1, r3
 8002780:	4610      	mov	r0, r2
 8002782:	f7fe f9a7 	bl	8000ad4 <__addsf3>
 8002786:	4603      	mov	r3, r0
 8002788:	461a      	mov	r2, r3
 800278a:	4b4a      	ldr	r3, [pc, #296]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 800278c:	601a      	str	r2, [r3, #0]
				break;
 800278e:	e096      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setcurrent = setcurrent + (10*i);
 8002790:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	4618      	mov	r0, r3
 800279e:	f7fe fa4d 	bl	8000c3c <__aeabi_i2f>
 80027a2:	4602      	mov	r2, r0
 80027a4:	4b43      	ldr	r3, [pc, #268]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	4610      	mov	r0, r2
 80027ac:	f7fe f992 	bl	8000ad4 <__addsf3>
 80027b0:	4603      	mov	r3, r0
 80027b2:	461a      	mov	r2, r3
 80027b4:	4b3f      	ldr	r3, [pc, #252]	; (80028b4 <HAL_GPIO_EXTI_Callback+0x2cc>)
 80027b6:	601a      	str	r2, [r3, #0]
				break;
 80027b8:	e081      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setvoltage = setvoltage + (0.01 * i);
 80027ba:	4b3f      	ldr	r3, [pc, #252]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fd fe2a 	bl	8000418 <__aeabi_f2d>
 80027c4:	4604      	mov	r4, r0
 80027c6:	460d      	mov	r5, r1
 80027c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fd fe11 	bl	80003f4 <__aeabi_i2d>
 80027d2:	a32f      	add	r3, pc, #188	; (adr r3, 8002890 <HAL_GPIO_EXTI_Callback+0x2a8>)
 80027d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d8:	f7fd fe76 	bl	80004c8 <__aeabi_dmul>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4620      	mov	r0, r4
 80027e2:	4629      	mov	r1, r5
 80027e4:	f7fd fcba 	bl	800015c <__adddf3>
 80027e8:	4602      	mov	r2, r0
 80027ea:	460b      	mov	r3, r1
 80027ec:	4610      	mov	r0, r2
 80027ee:	4619      	mov	r1, r3
 80027f0:	f7fe f91a 	bl	8000a28 <__aeabi_d2f>
 80027f4:	4603      	mov	r3, r0
 80027f6:	4a30      	ldr	r2, [pc, #192]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80027f8:	6013      	str	r3, [r2, #0]
				break;
 80027fa:	e060      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setvoltage = setvoltage + (0.1 * i);
 80027fc:	4b2e      	ldr	r3, [pc, #184]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f7fd fe09 	bl	8000418 <__aeabi_f2d>
 8002806:	4604      	mov	r4, r0
 8002808:	460d      	mov	r5, r1
 800280a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280e:	4618      	mov	r0, r3
 8002810:	f7fd fdf0 	bl	80003f4 <__aeabi_i2d>
 8002814:	a320      	add	r3, pc, #128	; (adr r3, 8002898 <HAL_GPIO_EXTI_Callback+0x2b0>)
 8002816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281a:	f7fd fe55 	bl	80004c8 <__aeabi_dmul>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4620      	mov	r0, r4
 8002824:	4629      	mov	r1, r5
 8002826:	f7fd fc99 	bl	800015c <__adddf3>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	f7fe f8f9 	bl	8000a28 <__aeabi_d2f>
 8002836:	4603      	mov	r3, r0
 8002838:	4a1f      	ldr	r2, [pc, #124]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800283a:	6013      	str	r3, [r2, #0]
				break;
 800283c:	e03f      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setvoltage = setvoltage + i;
 800283e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fe f9fa 	bl	8000c3c <__aeabi_i2f>
 8002848:	4602      	mov	r2, r0
 800284a:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4619      	mov	r1, r3
 8002850:	4610      	mov	r0, r2
 8002852:	f7fe f93f 	bl	8000ad4 <__addsf3>
 8002856:	4603      	mov	r3, r0
 8002858:	461a      	mov	r2, r3
 800285a:	4b17      	ldr	r3, [pc, #92]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 800285c:	601a      	str	r2, [r3, #0]
				break;
 800285e:	e02e      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
				setvoltage = setvoltage + (10*i);
 8002860:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4618      	mov	r0, r3
 800286e:	f7fe f9e5 	bl	8000c3c <__aeabi_i2f>
 8002872:	4602      	mov	r2, r0
 8002874:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f7fe f92a 	bl	8000ad4 <__addsf3>
 8002880:	4603      	mov	r3, r0
 8002882:	461a      	mov	r2, r3
 8002884:	4b0c      	ldr	r3, [pc, #48]	; (80028b8 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8002886:	601a      	str	r2, [r3, #0]
				break;
 8002888:	e019      	b.n	80028be <HAL_GPIO_EXTI_Callback+0x2d6>
 800288a:	bf00      	nop
 800288c:	f3af 8000 	nop.w
 8002890:	47ae147b 	.word	0x47ae147b
 8002894:	3f847ae1 	.word	0x3f847ae1
 8002898:	9999999a 	.word	0x9999999a
 800289c:	3fb99999 	.word	0x3fb99999
 80028a0:	40010c00 	.word	0x40010c00
 80028a4:	2000028a 	.word	0x2000028a
 80028a8:	2000028d 	.word	0x2000028d
 80028ac:	20000974 	.word	0x20000974
 80028b0:	2000028c 	.word	0x2000028c
 80028b4:	20000294 	.word	0x20000294
 80028b8:	20000290 	.word	0x20000290
				break;
 80028bc:	bf00      	nop
		}
		if(setvoltage < 0)
 80028be:	4b22      	ldr	r3, [pc, #136]	; (8002948 <HAL_GPIO_EXTI_Callback+0x360>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f04f 0100 	mov.w	r1, #0
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7fe fbaa 	bl	8001020 <__aeabi_fcmplt>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_GPIO_EXTI_Callback+0x2f2>
		{
			setvoltage = 0;
 80028d2:	4b1d      	ldr	r3, [pc, #116]	; (8002948 <HAL_GPIO_EXTI_Callback+0x360>)
 80028d4:	f04f 0200 	mov.w	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
		}
		if(setcurrent < 0)
 80028da:	4b1c      	ldr	r3, [pc, #112]	; (800294c <HAL_GPIO_EXTI_Callback+0x364>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f04f 0100 	mov.w	r1, #0
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fe fb9c 	bl	8001020 <__aeabi_fcmplt>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_EXTI_Callback+0x30e>
		{
			setcurrent = 0;
 80028ee:	4b17      	ldr	r3, [pc, #92]	; (800294c <HAL_GPIO_EXTI_Callback+0x364>)
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
		}
		if(setcurrent > 2.8)
 80028f6:	4b15      	ldr	r3, [pc, #84]	; (800294c <HAL_GPIO_EXTI_Callback+0x364>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fd fd8c 	bl	8000418 <__aeabi_f2d>
 8002900:	a30f      	add	r3, pc, #60	; (adr r3, 8002940 <HAL_GPIO_EXTI_Callback+0x358>)
 8002902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002906:	f7fe f86f 	bl	80009e8 <__aeabi_dcmpgt>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d002      	beq.n	8002916 <HAL_GPIO_EXTI_Callback+0x32e>
		{
			setcurrent = 2.8;
 8002910:	4b0e      	ldr	r3, [pc, #56]	; (800294c <HAL_GPIO_EXTI_Callback+0x364>)
 8002912:	4a0f      	ldr	r2, [pc, #60]	; (8002950 <HAL_GPIO_EXTI_Callback+0x368>)
 8002914:	601a      	str	r2, [r3, #0]
		}
		if(setvoltage > 19)
 8002916:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <HAL_GPIO_EXTI_Callback+0x360>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	490e      	ldr	r1, [pc, #56]	; (8002954 <HAL_GPIO_EXTI_Callback+0x36c>)
 800291c:	4618      	mov	r0, r3
 800291e:	f7fe fb9d 	bl	800105c <__aeabi_fcmpgt>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <HAL_GPIO_EXTI_Callback+0x346>
		{
			setvoltage = 19;
 8002928:	4b07      	ldr	r3, [pc, #28]	; (8002948 <HAL_GPIO_EXTI_Callback+0x360>)
 800292a:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <HAL_GPIO_EXTI_Callback+0x36c>)
 800292c:	601a      	str	r2, [r3, #0]
		}
		debounce[4] = 10;
 800292e:	4b0a      	ldr	r3, [pc, #40]	; (8002958 <HAL_GPIO_EXTI_Callback+0x370>)
 8002930:	220a      	movs	r2, #10
 8002932:	711a      	strb	r2, [r3, #4]
		}
	}
	}
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bdb0      	pop	{r4, r5, r7, pc}
 800293c:	f3af 8000 	nop.w
 8002940:	66666666 	.word	0x66666666
 8002944:	40066666 	.word	0x40066666
 8002948:	20000290 	.word	0x20000290
 800294c:	20000294 	.word	0x20000294
 8002950:	40333333 	.word	0x40333333
 8002954:	41980000 	.word	0x41980000
 8002958:	20000974 	.word	0x20000974
 800295c:	00000000 	.word	0x00000000

08002960 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t refreshflag = 0;
 8002966:	2300      	movs	r3, #0
 8002968:	77fb      	strb	r3, [r7, #31]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800296a:	f001 faad 	bl	8003ec8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800296e:	f000 fae1 	bl	8002f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002972:	f000 fc79 	bl	8003268 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002976:	f000 fba5 	bl	80030c4 <MX_I2C1_Init>
  MX_I2C2_Init();
 800297a:	f000 fbd1 	bl	8003120 <MX_I2C2_Init>
  MX_DMA_Init();
 800297e:	f000 fc55 	bl	800322c <MX_DMA_Init>
  MX_ADC1_Init();
 8002982:	f000 fb35 	bl	8002ff0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002986:	f000 fbf9 	bl	800317c <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 800298a:	f00a f875 	bl	800ca78 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 800298e:	f000 fd01 	bl	8003394 <SSD1306_Init>
  HAL_ADC_Start_DMA(&hadc1, ADCout, 4);
 8002992:	2204      	movs	r2, #4
 8002994:	4999      	ldr	r1, [pc, #612]	; (8002bfc <main+0x29c>)
 8002996:	489a      	ldr	r0, [pc, #616]	; (8002c00 <main+0x2a0>)
 8002998:	f001 fbf4 	bl	8004184 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800299c:	2100      	movs	r1, #0
 800299e:	4899      	ldr	r0, [pc, #612]	; (8002c04 <main+0x2a4>)
 80029a0:	f005 fea2 	bl	80086e8 <HAL_TIM_PWM_Start>
  start();
 80029a4:	f7fe fb84 	bl	80010b0 <start>
  for(uint8_t y; y<50;y++)
 80029a8:	e034      	b.n	8002a14 <main+0xb4>
  {
	  SMAU0 [y] = ADCtoVoltage(ADCout[0])*8;
 80029aa:	4b94      	ldr	r3, [pc, #592]	; (8002bfc <main+0x29c>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe ffd1 	bl	8001958 <ADCtoVoltage>
 80029b6:	4603      	mov	r3, r0
 80029b8:	7fbc      	ldrb	r4, [r7, #30]
 80029ba:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe f990 	bl	8000ce4 <__aeabi_fmul>
 80029c4:	4603      	mov	r3, r0
 80029c6:	461a      	mov	r2, r3
 80029c8:	4b8f      	ldr	r3, [pc, #572]	; (8002c08 <main+0x2a8>)
 80029ca:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	  SMAU1 [y] = ADCtoVoltage(ADCout[1])*8;
 80029ce:	4b8b      	ldr	r3, [pc, #556]	; (8002bfc <main+0x29c>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe ffbf 	bl	8001958 <ADCtoVoltage>
 80029da:	4603      	mov	r3, r0
 80029dc:	7fbc      	ldrb	r4, [r7, #30]
 80029de:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe f97e 	bl	8000ce4 <__aeabi_fmul>
 80029e8:	4603      	mov	r3, r0
 80029ea:	461a      	mov	r2, r3
 80029ec:	4b87      	ldr	r3, [pc, #540]	; (8002c0c <main+0x2ac>)
 80029ee:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	  SMAU2 [y] = ADCtoVoltage(ADCout[2]);
 80029f2:	4b82      	ldr	r3, [pc, #520]	; (8002bfc <main+0x29c>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	7fbc      	ldrb	r4, [r7, #30]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe ffac 	bl	8001958 <ADCtoVoltage>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4a83      	ldr	r2, [pc, #524]	; (8002c10 <main+0x2b0>)
 8002a04:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	  HAL_Delay(2);
 8002a08:	2002      	movs	r0, #2
 8002a0a:	f001 fabf 	bl	8003f8c <HAL_Delay>
  for(uint8_t y; y<50;y++)
 8002a0e:	7fbb      	ldrb	r3, [r7, #30]
 8002a10:	3301      	adds	r3, #1
 8002a12:	77bb      	strb	r3, [r7, #30]
 8002a14:	7fbb      	ldrb	r3, [r7, #30]
 8002a16:	2b31      	cmp	r3, #49	; 0x31
 8002a18:	d9c7      	bls.n	80029aa <main+0x4a>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SMAy++;
 8002a1a:	4b7e      	ldr	r3, [pc, #504]	; (8002c14 <main+0x2b4>)
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	b2da      	uxtb	r2, r3
 8002a22:	4b7c      	ldr	r3, [pc, #496]	; (8002c14 <main+0x2b4>)
 8002a24:	701a      	strb	r2, [r3, #0]
	  if(SMAy > 49)
 8002a26:	4b7b      	ldr	r3, [pc, #492]	; (8002c14 <main+0x2b4>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b31      	cmp	r3, #49	; 0x31
 8002a2c:	d902      	bls.n	8002a34 <main+0xd4>
	  {
		  SMAy = 0;
 8002a2e:	4b79      	ldr	r3, [pc, #484]	; (8002c14 <main+0x2b4>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	701a      	strb	r2, [r3, #0]
	  }
	  float U0 = 0;
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	61bb      	str	r3, [r7, #24]
	  float U1 = 0;
 8002a3a:	f04f 0300 	mov.w	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]
	  float U2 = 0;
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
	  SMAU0[SMAy] = ADCtoVoltage(ADCout[0])*8;
 8002a46:	4b6d      	ldr	r3, [pc, #436]	; (8002bfc <main+0x29c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fe ff83 	bl	8001958 <ADCtoVoltage>
 8002a52:	4603      	mov	r3, r0
 8002a54:	4a6f      	ldr	r2, [pc, #444]	; (8002c14 <main+0x2b4>)
 8002a56:	7812      	ldrb	r2, [r2, #0]
 8002a58:	4614      	mov	r4, r2
 8002a5a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe f940 	bl	8000ce4 <__aeabi_fmul>
 8002a64:	4603      	mov	r3, r0
 8002a66:	461a      	mov	r2, r3
 8002a68:	4b67      	ldr	r3, [pc, #412]	; (8002c08 <main+0x2a8>)
 8002a6a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	  SMAU1[SMAy] = ADCtoVoltage(ADCout[1])*8;
 8002a6e:	4b63      	ldr	r3, [pc, #396]	; (8002bfc <main+0x29c>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fe ff6f 	bl	8001958 <ADCtoVoltage>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	4a65      	ldr	r2, [pc, #404]	; (8002c14 <main+0x2b4>)
 8002a7e:	7812      	ldrb	r2, [r2, #0]
 8002a80:	4614      	mov	r4, r2
 8002a82:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe f92c 	bl	8000ce4 <__aeabi_fmul>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b5e      	ldr	r3, [pc, #376]	; (8002c0c <main+0x2ac>)
 8002a92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	  SMAU2[SMAy] = ADCtoVoltage(ADCout[2]);
 8002a96:	4b59      	ldr	r3, [pc, #356]	; (8002bfc <main+0x29c>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	4a5d      	ldr	r2, [pc, #372]	; (8002c14 <main+0x2b4>)
 8002a9e:	7812      	ldrb	r2, [r2, #0]
 8002aa0:	4614      	mov	r4, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe ff58 	bl	8001958 <ADCtoVoltage>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	4a59      	ldr	r2, [pc, #356]	; (8002c10 <main+0x2b0>)
 8002aac:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	  for(uint8_t y = 0; y<50; y++)
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]
 8002ab4:	e020      	b.n	8002af8 <main+0x198>
	  {
		  U0 = U0 + SMAU0[y];
 8002ab6:	7bfb      	ldrb	r3, [r7, #15]
 8002ab8:	4a53      	ldr	r2, [pc, #332]	; (8002c08 <main+0x2a8>)
 8002aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002abe:	4619      	mov	r1, r3
 8002ac0:	69b8      	ldr	r0, [r7, #24]
 8002ac2:	f7fe f807 	bl	8000ad4 <__addsf3>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	61bb      	str	r3, [r7, #24]
		  U1 = U1 + SMAU1[y];
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	4a4f      	ldr	r2, [pc, #316]	; (8002c0c <main+0x2ac>)
 8002ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	6978      	ldr	r0, [r7, #20]
 8002ad6:	f7fd fffd 	bl	8000ad4 <__addsf3>
 8002ada:	4603      	mov	r3, r0
 8002adc:	617b      	str	r3, [r7, #20]
		  U2 = U2 + SMAU2[y];
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
 8002ae0:	4a4b      	ldr	r2, [pc, #300]	; (8002c10 <main+0x2b0>)
 8002ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	6938      	ldr	r0, [r7, #16]
 8002aea:	f7fd fff3 	bl	8000ad4 <__addsf3>
 8002aee:	4603      	mov	r3, r0
 8002af0:	613b      	str	r3, [r7, #16]
	  for(uint8_t y = 0; y<50; y++)
 8002af2:	7bfb      	ldrb	r3, [r7, #15]
 8002af4:	3301      	adds	r3, #1
 8002af6:	73fb      	strb	r3, [r7, #15]
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	2b31      	cmp	r3, #49	; 0x31
 8002afc:	d9db      	bls.n	8002ab6 <main+0x156>

	  }
	  U0 = U0 / 50;
 8002afe:	4946      	ldr	r1, [pc, #280]	; (8002c18 <main+0x2b8>)
 8002b00:	69b8      	ldr	r0, [r7, #24]
 8002b02:	f7fe f9a3 	bl	8000e4c <__aeabi_fdiv>
 8002b06:	4603      	mov	r3, r0
 8002b08:	61bb      	str	r3, [r7, #24]
	  U1 = U1 / 50;
 8002b0a:	4943      	ldr	r1, [pc, #268]	; (8002c18 <main+0x2b8>)
 8002b0c:	6978      	ldr	r0, [r7, #20]
 8002b0e:	f7fe f99d 	bl	8000e4c <__aeabi_fdiv>
 8002b12:	4603      	mov	r3, r0
 8002b14:	617b      	str	r3, [r7, #20]
	  U2 = U2 / 50;
 8002b16:	4940      	ldr	r1, [pc, #256]	; (8002c18 <main+0x2b8>)
 8002b18:	6938      	ldr	r0, [r7, #16]
 8002b1a:	f7fe f997 	bl	8000e4c <__aeabi_fdiv>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	613b      	str	r3, [r7, #16]


	  readbuttons();
 8002b22:	f7fe fdaf 	bl	8001684 <readbuttons>
	  if(setmodeflag>0) //display vstoup do interaktivnho mdu
 8002b26:	4b3d      	ldr	r3, [pc, #244]	; (8002c1c <main+0x2bc>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d05a      	beq.n	8002be4 <main+0x284>
	  {
		  if(setmodeflag == 500)
 8002b2e:	4b3b      	ldr	r3, [pc, #236]	; (8002c1c <main+0x2bc>)
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b36:	d11e      	bne.n	8002b76 <main+0x216>
		  {
			  switch (menupage) {
 8002b38:	4b39      	ldr	r3, [pc, #228]	; (8002c20 <main+0x2c0>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d002      	beq.n	8002b46 <main+0x1e6>
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d007      	beq.n	8002b54 <main+0x1f4>
 8002b44:	e00d      	b.n	8002b62 <main+0x202>
				case 1:
					drawmenu2();
 8002b46:	f7ff fac5 	bl	80020d4 <drawmenu2>
					setmodeflag = 750;
 8002b4a:	4b34      	ldr	r3, [pc, #208]	; (8002c1c <main+0x2bc>)
 8002b4c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8002b50:	801a      	strh	r2, [r3, #0]
					break;
 8002b52:	e011      	b.n	8002b78 <main+0x218>
				case 2:
					drawmenu3();
 8002b54:	f7ff fb5a 	bl	800220c <drawmenu3>
					setmodeflag = 750;
 8002b58:	4b30      	ldr	r3, [pc, #192]	; (8002c1c <main+0x2bc>)
 8002b5a:	f240 22ee 	movw	r2, #750	; 0x2ee
 8002b5e:	801a      	strh	r2, [r3, #0]
					break;
 8002b60:	e00a      	b.n	8002b78 <main+0x218>
				default:
					drawmenu1(cursor, 0, setcurrent , setvoltage);
 8002b62:	4b30      	ldr	r3, [pc, #192]	; (8002c24 <main+0x2c4>)
 8002b64:	7818      	ldrb	r0, [r3, #0]
 8002b66:	4b30      	ldr	r3, [pc, #192]	; (8002c28 <main+0x2c8>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	4b30      	ldr	r3, [pc, #192]	; (8002c2c <main+0x2cc>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2100      	movs	r1, #0
 8002b70:	f7ff f892 	bl	8001c98 <drawmenu1>
					break;
 8002b74:	e000      	b.n	8002b78 <main+0x218>
			}
		  }
 8002b76:	bf00      	nop

		  if(setmodeflag > 0)
 8002b78:	4b28      	ldr	r3, [pc, #160]	; (8002c1c <main+0x2bc>)
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <main+0x22c>
		  {
			  setmodeflag--;
 8002b80:	4b26      	ldr	r3, [pc, #152]	; (8002c1c <main+0x2bc>)
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	3b01      	subs	r3, #1
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <main+0x2bc>)
 8002b8a:	801a      	strh	r2, [r3, #0]
		  }
		  for(uint8_t i = 0; i<5; i++)
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	73bb      	strb	r3, [r7, #14]
 8002b90:	e00e      	b.n	8002bb0 <main+0x250>
		  {
			  if(debounce[i] > 0)
 8002b92:	7bbb      	ldrb	r3, [r7, #14]
 8002b94:	4a26      	ldr	r2, [pc, #152]	; (8002c30 <main+0x2d0>)
 8002b96:	5cd3      	ldrb	r3, [r2, r3]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d006      	beq.n	8002baa <main+0x24a>
			  {
				  debounce[i]--;
 8002b9c:	7bbb      	ldrb	r3, [r7, #14]
 8002b9e:	4a24      	ldr	r2, [pc, #144]	; (8002c30 <main+0x2d0>)
 8002ba0:	5cd2      	ldrb	r2, [r2, r3]
 8002ba2:	3a01      	subs	r2, #1
 8002ba4:	b2d1      	uxtb	r1, r2
 8002ba6:	4a22      	ldr	r2, [pc, #136]	; (8002c30 <main+0x2d0>)
 8002ba8:	54d1      	strb	r1, [r2, r3]
		  for(uint8_t i = 0; i<5; i++)
 8002baa:	7bbb      	ldrb	r3, [r7, #14]
 8002bac:	3301      	adds	r3, #1
 8002bae:	73bb      	strb	r3, [r7, #14]
 8002bb0:	7bbb      	ldrb	r3, [r7, #14]
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d9ed      	bls.n	8002b92 <main+0x232>
			  }
		  }
		  if(setmodeflag == 0)
 8002bb6:	4b19      	ldr	r3, [pc, #100]	; (8002c1c <main+0x2bc>)
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10e      	bne.n	8002bdc <main+0x27c>
		  {
			 menupage = 0;
 8002bbe:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <main+0x2c0>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
			 setVout(setvoltage);
 8002bc4:	4b19      	ldr	r3, [pc, #100]	; (8002c2c <main+0x2cc>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fc51 	bl	8002470 <setVout>
			 setIout(setcurrent);
 8002bce:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <main+0x2c8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff fce6 	bl	80025a4 <setIout>
			 refreshflag = 1;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	77fb      	strb	r3, [r7, #31]
		  }
		  HAL_Delay(2);
 8002bdc:	2002      	movs	r0, #2
 8002bde:	f001 f9d5 	bl	8003f8c <HAL_Delay>
 8002be2:	e11a      	b.n	8002e1a <main+0x4ba>
	  }
	  else
	  {
		  // nen v setmode
		  uint8_t rezim;
		  if(U1>2)
 8002be4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002be8:	6978      	ldr	r0, [r7, #20]
 8002bea:	f7fe fa37 	bl	800105c <__aeabi_fcmpgt>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d01f      	beq.n	8002c34 <main+0x2d4>
		  {
			  rezim = 2;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	737b      	strb	r3, [r7, #13]
 8002bf8:	e01e      	b.n	8002c38 <main+0x2d8>
 8002bfa:	bf00      	nop
 8002bfc:	20000c04 	.word	0x20000c04
 8002c00:	20000b0c 	.word	0x20000b0c
 8002c04:	20000c6c 	.word	0x20000c6c
 8002c08:	20000a44 	.word	0x20000a44
 8002c0c:	20000b3c 	.word	0x20000b3c
 8002c10:	2000097c 	.word	0x2000097c
 8002c14:	20000288 	.word	0x20000288
 8002c18:	42480000 	.word	0x42480000
 8002c1c:	2000028a 	.word	0x2000028a
 8002c20:	2000028d 	.word	0x2000028d
 8002c24:	2000028c 	.word	0x2000028c
 8002c28:	20000294 	.word	0x20000294
 8002c2c:	20000290 	.word	0x20000290
 8002c30:	20000974 	.word	0x20000974

		  }
		  else
		  {
			  rezim = 1;
 8002c34:	2301      	movs	r3, #1
 8002c36:	737b      	strb	r3, [r7, #13]
				  {
					  setVout((setvoltage+U1)-0.1);
				  }
			  }*/
		  }
		  if(U0>24)
 8002c38:	49a5      	ldr	r1, [pc, #660]	; (8002ed0 <main+0x570>)
 8002c3a:	69b8      	ldr	r0, [r7, #24]
 8002c3c:	f7fe fa0e 	bl	800105c <__aeabi_fcmpgt>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d002      	beq.n	8002c4c <main+0x2ec>
		  {
			  error(2);
 8002c46:	2002      	movs	r0, #2
 8002c48:	f7fe fa5a 	bl	8001100 <error>
		  }
		  if(U1>24)
 8002c4c:	49a0      	ldr	r1, [pc, #640]	; (8002ed0 <main+0x570>)
 8002c4e:	6978      	ldr	r0, [r7, #20]
 8002c50:	f7fe fa04 	bl	800105c <__aeabi_fcmpgt>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <main+0x300>
		  {
			  error(3);
 8002c5a:	2003      	movs	r0, #3
 8002c5c:	f7fe fa50 	bl	8001100 <error>
		  }
		  if(U2>3)
 8002c60:	499c      	ldr	r1, [pc, #624]	; (8002ed4 <main+0x574>)
 8002c62:	6938      	ldr	r0, [r7, #16]
 8002c64:	f7fe f9fa 	bl	800105c <__aeabi_fcmpgt>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d002      	beq.n	8002c74 <main+0x314>
		  {
			  error(4);
 8002c6e:	2004      	movs	r0, #4
 8002c70:	f7fe fa46 	bl	8001100 <error>
		  }
		  if(((Uzobrazene - (U0-U1))>0.05) | ((Uzobrazene - (U0-U1)) < -0.05))
 8002c74:	4b98      	ldr	r3, [pc, #608]	; (8002ed8 <main+0x578>)
 8002c76:	681c      	ldr	r4, [r3, #0]
 8002c78:	6979      	ldr	r1, [r7, #20]
 8002c7a:	69b8      	ldr	r0, [r7, #24]
 8002c7c:	f7fd ff28 	bl	8000ad0 <__aeabi_fsub>
 8002c80:	4603      	mov	r3, r0
 8002c82:	4619      	mov	r1, r3
 8002c84:	4620      	mov	r0, r4
 8002c86:	f7fd ff23 	bl	8000ad0 <__aeabi_fsub>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7fd fbc3 	bl	8000418 <__aeabi_f2d>
 8002c92:	2301      	movs	r3, #1
 8002c94:	461c      	mov	r4, r3
 8002c96:	a386      	add	r3, pc, #536	; (adr r3, 8002eb0 <main+0x550>)
 8002c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9c:	f7fd fea4 	bl	80009e8 <__aeabi_dcmpgt>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <main+0x34a>
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	461c      	mov	r4, r3
 8002caa:	b2e4      	uxtb	r4, r4
 8002cac:	4b8a      	ldr	r3, [pc, #552]	; (8002ed8 <main+0x578>)
 8002cae:	681d      	ldr	r5, [r3, #0]
 8002cb0:	6979      	ldr	r1, [r7, #20]
 8002cb2:	69b8      	ldr	r0, [r7, #24]
 8002cb4:	f7fd ff0c 	bl	8000ad0 <__aeabi_fsub>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4628      	mov	r0, r5
 8002cbe:	f7fd ff07 	bl	8000ad0 <__aeabi_fsub>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fd fba7 	bl	8000418 <__aeabi_f2d>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	461d      	mov	r5, r3
 8002cce:	a37a      	add	r3, pc, #488	; (adr r3, 8002eb8 <main+0x558>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fe6a 	bl	80009ac <__aeabi_dcmplt>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <main+0x382>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	461d      	mov	r5, r3
 8002ce2:	b2eb      	uxtb	r3, r5
 8002ce4:	4323      	orrs	r3, r4
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <main+0x390>
		  {refreshflag = 1;}
 8002cec:	2301      	movs	r3, #1
 8002cee:	77fb      	strb	r3, [r7, #31]
		  if(((Izobrazene - U2)>0.02) | ((Izobrazene - U2) < -0.02))
 8002cf0:	4b7a      	ldr	r3, [pc, #488]	; (8002edc <main+0x57c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6939      	ldr	r1, [r7, #16]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fd feea 	bl	8000ad0 <__aeabi_fsub>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fd fb8a 	bl	8000418 <__aeabi_f2d>
 8002d04:	2301      	movs	r3, #1
 8002d06:	461c      	mov	r4, r3
 8002d08:	a36d      	add	r3, pc, #436	; (adr r3, 8002ec0 <main+0x560>)
 8002d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0e:	f7fd fe6b 	bl	80009e8 <__aeabi_dcmpgt>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <main+0x3bc>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	461c      	mov	r4, r3
 8002d1c:	b2e4      	uxtb	r4, r4
 8002d1e:	4b6f      	ldr	r3, [pc, #444]	; (8002edc <main+0x57c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	6939      	ldr	r1, [r7, #16]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fed3 	bl	8000ad0 <__aeabi_fsub>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fd fb73 	bl	8000418 <__aeabi_f2d>
 8002d32:	2301      	movs	r3, #1
 8002d34:	461d      	mov	r5, r3
 8002d36:	a364      	add	r3, pc, #400	; (adr r3, 8002ec8 <main+0x568>)
 8002d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3c:	f7fd fe36 	bl	80009ac <__aeabi_dcmplt>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <main+0x3ea>
 8002d46:	2300      	movs	r3, #0
 8002d48:	461d      	mov	r5, r3
 8002d4a:	b2eb      	uxtb	r3, r5
 8002d4c:	4323      	orrs	r3, r4
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d001      	beq.n	8002d58 <main+0x3f8>
		  {refreshflag = 1;}
 8002d54:	2301      	movs	r3, #1
 8002d56:	77fb      	strb	r3, [r7, #31]
		  if(rezim != Mzobrazene)
 8002d58:	7b7b      	ldrb	r3, [r7, #13]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd ff6e 	bl	8000c3c <__aeabi_i2f>
 8002d60:	4602      	mov	r2, r0
 8002d62:	4b5f      	ldr	r3, [pc, #380]	; (8002ee0 <main+0x580>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4619      	mov	r1, r3
 8002d68:	4610      	mov	r0, r2
 8002d6a:	f7fe f94f 	bl	800100c <__aeabi_fcmpeq>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <main+0x418>
		  {refreshflag = 1;}
 8002d74:	2301      	movs	r3, #1
 8002d76:	77fb      	strb	r3, [r7, #31]
		  if(refreshflag > 0)  // pokud je pznak zmny daj na display obnov display
 8002d78:	7ffb      	ldrb	r3, [r7, #31]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d04a      	beq.n	8002e14 <main+0x4b4>
		  {
			  Mzobrazene = rezim;
 8002d7e:	7b7b      	ldrb	r3, [r7, #13]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7fd ff57 	bl	8000c34 <__aeabi_ui2f>
 8002d86:	4603      	mov	r3, r0
 8002d88:	4a55      	ldr	r2, [pc, #340]	; (8002ee0 <main+0x580>)
 8002d8a:	6013      	str	r3, [r2, #0]
			  Uzobrazene = U0-U1;
 8002d8c:	6979      	ldr	r1, [r7, #20]
 8002d8e:	69b8      	ldr	r0, [r7, #24]
 8002d90:	f7fd fe9e 	bl	8000ad0 <__aeabi_fsub>
 8002d94:	4603      	mov	r3, r0
 8002d96:	461a      	mov	r2, r3
 8002d98:	4b4f      	ldr	r3, [pc, #316]	; (8002ed8 <main+0x578>)
 8002d9a:	601a      	str	r2, [r3, #0]
			  Izobrazene = U2;
 8002d9c:	4a4f      	ldr	r2, [pc, #316]	; (8002edc <main+0x57c>)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	6013      	str	r3, [r2, #0]
			  drawmenu1(0, Mzobrazene, Izobrazene , Uzobrazene);
 8002da2:	4b4f      	ldr	r3, [pc, #316]	; (8002ee0 <main+0x580>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fe f962 	bl	8001070 <__aeabi_f2uiz>
 8002dac:	4603      	mov	r3, r0
 8002dae:	b2d9      	uxtb	r1, r3
 8002db0:	4b4a      	ldr	r3, [pc, #296]	; (8002edc <main+0x57c>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4b48      	ldr	r3, [pc, #288]	; (8002ed8 <main+0x578>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2000      	movs	r0, #0
 8002dba:	f7fe ff6d 	bl	8001c98 <drawmenu1>
			  create_mess(Uzobrazene, Izobrazene, Mzobrazene,99, teplota, ventilatorper);
 8002dbe:	4b46      	ldr	r3, [pc, #280]	; (8002ed8 <main+0x578>)
 8002dc0:	681c      	ldr	r4, [r3, #0]
 8002dc2:	4b46      	ldr	r3, [pc, #280]	; (8002edc <main+0x57c>)
 8002dc4:	681d      	ldr	r5, [r3, #0]
 8002dc6:	4b46      	ldr	r3, [pc, #280]	; (8002ee0 <main+0x580>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe f950 	bl	8001070 <__aeabi_f2uiz>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	b2d9      	uxtb	r1, r3
 8002dd4:	4b43      	ldr	r3, [pc, #268]	; (8002ee4 <main+0x584>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a43      	ldr	r2, [pc, #268]	; (8002ee8 <main+0x588>)
 8002dda:	8812      	ldrh	r2, [r2, #0]
 8002ddc:	9201      	str	r2, [sp, #4]
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	2363      	movs	r3, #99	; 0x63
 8002de2:	460a      	mov	r2, r1
 8002de4:	4629      	mov	r1, r5
 8002de6:	4620      	mov	r0, r4
 8002de8:	f7fe face 	bl	8001388 <create_mess>
			  int pokusy = 0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	60bb      	str	r3, [r7, #8]
			  while((CDC_Transmit_FS(message, len) != USBD_OK)&&(pokusy<100)){
 8002df0:	e002      	b.n	8002df8 <main+0x498>
				pokusy++;
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	3301      	adds	r3, #1
 8002df6:	60bb      	str	r3, [r7, #8]
			  while((CDC_Transmit_FS(message, len) != USBD_OK)&&(pokusy<100)){
 8002df8:	4b3c      	ldr	r3, [pc, #240]	; (8002eec <main+0x58c>)
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	483c      	ldr	r0, [pc, #240]	; (8002ef0 <main+0x590>)
 8002e00:	f009 ff1a 	bl	800cc38 <CDC_Transmit_FS>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d002      	beq.n	8002e10 <main+0x4b0>
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b63      	cmp	r3, #99	; 0x63
 8002e0e:	ddf0      	ble.n	8002df2 <main+0x492>
			  }
			  refreshflag = 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	77fb      	strb	r3, [r7, #31]
		  }
		  HAL_Delay(1);
 8002e14:	2001      	movs	r0, #1
 8002e16:	f001 f8b9 	bl	8003f8c <HAL_Delay>
	  }
	  teplota = Voltagetoteperatur(ADCtoVoltage(ADCout[3]));
 8002e1a:	4b36      	ldr	r3, [pc, #216]	; (8002ef4 <main+0x594>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fe fd99 	bl	8001958 <ADCtoVoltage>
 8002e26:	4603      	mov	r3, r0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe fdd9 	bl	80019e0 <Voltagetoteperatur>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	4a2c      	ldr	r2, [pc, #176]	; (8002ee4 <main+0x584>)
 8002e32:	6013      	str	r3, [r2, #0]
	  ventilator(teplota);
 8002e34:	4b2b      	ldr	r3, [pc, #172]	; (8002ee4 <main+0x584>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff fa51 	bl	80022e0 <ventilator>
	  if(receive == 1){
 8002e3e:	4b2e      	ldr	r3, [pc, #184]	; (8002ef8 <main+0x598>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d10e      	bne.n	8002e64 <main+0x504>
		receive = 0;
 8002e46:	4b2c      	ldr	r3, [pc, #176]	; (8002ef8 <main+0x598>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	701a      	strb	r2, [r3, #0]
		read_ser();
 8002e4c:	f7fe fa38 	bl	80012c0 <read_ser>
		 setVout(setvoltage);
 8002e50:	4b2a      	ldr	r3, [pc, #168]	; (8002efc <main+0x59c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fb0b 	bl	8002470 <setVout>
		 setIout(setcurrent);
 8002e5a:	4b29      	ldr	r3, [pc, #164]	; (8002f00 <main+0x5a0>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff fba0 	bl	80025a4 <setIout>
	  }
	  loopcount++;
 8002e64:	4b27      	ldr	r3, [pc, #156]	; (8002f04 <main+0x5a4>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <main+0x5a4>)
 8002e6e:	701a      	strb	r2, [r3, #0]
	  if(loopcount==255){
 8002e70:	4b24      	ldr	r3, [pc, #144]	; (8002f04 <main+0x5a4>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2bff      	cmp	r3, #255	; 0xff
 8002e76:	f47f add0 	bne.w	8002a1a <main+0xba>
		  create_mess(Uzobrazene, Izobrazene, Mzobrazene,99, teplota, ventilatorper);
 8002e7a:	4b17      	ldr	r3, [pc, #92]	; (8002ed8 <main+0x578>)
 8002e7c:	681c      	ldr	r4, [r3, #0]
 8002e7e:	4b17      	ldr	r3, [pc, #92]	; (8002edc <main+0x57c>)
 8002e80:	681d      	ldr	r5, [r3, #0]
 8002e82:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <main+0x580>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fe f8f2 	bl	8001070 <__aeabi_f2uiz>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	b2d9      	uxtb	r1, r3
 8002e90:	4b14      	ldr	r3, [pc, #80]	; (8002ee4 <main+0x584>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a14      	ldr	r2, [pc, #80]	; (8002ee8 <main+0x588>)
 8002e96:	8812      	ldrh	r2, [r2, #0]
 8002e98:	9201      	str	r2, [sp, #4]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	2363      	movs	r3, #99	; 0x63
 8002e9e:	460a      	mov	r2, r1
 8002ea0:	4629      	mov	r1, r5
 8002ea2:	4620      	mov	r0, r4
 8002ea4:	f7fe fa70 	bl	8001388 <create_mess>
		  int pokusy = 0;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	607b      	str	r3, [r7, #4]
		  while((CDC_Transmit_FS(message, len) != USBD_OK)&&(pokusy<100)){
 8002eac:	e02f      	b.n	8002f0e <main+0x5ae>
 8002eae:	bf00      	nop
 8002eb0:	9999999a 	.word	0x9999999a
 8002eb4:	3fa99999 	.word	0x3fa99999
 8002eb8:	9999999a 	.word	0x9999999a
 8002ebc:	bfa99999 	.word	0xbfa99999
 8002ec0:	47ae147b 	.word	0x47ae147b
 8002ec4:	3f947ae1 	.word	0x3f947ae1
 8002ec8:	47ae147b 	.word	0x47ae147b
 8002ecc:	bf947ae1 	.word	0xbf947ae1
 8002ed0:	41c00000 	.word	0x41c00000
 8002ed4:	40400000 	.word	0x40400000
 8002ed8:	20000278 	.word	0x20000278
 8002edc:	2000027c 	.word	0x2000027c
 8002ee0:	20000280 	.word	0x20000280
 8002ee4:	20000284 	.word	0x20000284
 8002ee8:	20000298 	.word	0x20000298
 8002eec:	20000022 	.word	0x20000022
 8002ef0:	2000000c 	.word	0x2000000c
 8002ef4:	20000c04 	.word	0x20000c04
 8002ef8:	20000c68 	.word	0x20000c68
 8002efc:	20000290 	.word	0x20000290
 8002f00:	20000294 	.word	0x20000294
 8002f04:	2000029b 	.word	0x2000029b
			pokusy++;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	607b      	str	r3, [r7, #4]
		  while((CDC_Transmit_FS(message, len) != USBD_OK)&&(pokusy<100)){
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <main+0x5cc>)
 8002f10:	881b      	ldrh	r3, [r3, #0]
 8002f12:	4619      	mov	r1, r3
 8002f14:	4806      	ldr	r0, [pc, #24]	; (8002f30 <main+0x5d0>)
 8002f16:	f009 fe8f 	bl	800cc38 <CDC_Transmit_FS>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f43f ad7c 	beq.w	8002a1a <main+0xba>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b63      	cmp	r3, #99	; 0x63
 8002f26:	ddef      	ble.n	8002f08 <main+0x5a8>
  {
 8002f28:	e577      	b.n	8002a1a <main+0xba>
 8002f2a:	bf00      	nop
 8002f2c:	20000022 	.word	0x20000022
 8002f30:	2000000c 	.word	0x2000000c

08002f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b094      	sub	sp, #80	; 0x50
 8002f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f3e:	2228      	movs	r2, #40	; 0x28
 8002f40:	2100      	movs	r1, #0
 8002f42:	4618      	mov	r0, r3
 8002f44:	f00a faac 	bl	800d4a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f48:	f107 0314 	add.w	r3, r7, #20
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	605a      	str	r2, [r3, #4]
 8002f52:	609a      	str	r2, [r3, #8]
 8002f54:	60da      	str	r2, [r3, #12]
 8002f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f58:	1d3b      	adds	r3, r7, #4
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	609a      	str	r2, [r3, #8]
 8002f62:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f64:	2301      	movs	r3, #1
 8002f66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f72:	2301      	movs	r3, #1
 8002f74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f76:	2302      	movs	r3, #2
 8002f78:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002f80:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002f84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f004 fea0 	bl	8007cd0 <HAL_RCC_OscConfig>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002f96:	f000 f9f7 	bl	8003388 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f9a:	230f      	movs	r3, #15
 8002f9c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002fa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002faa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002fac:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002fb2:	f107 0314 	add.w	r3, r7, #20
 8002fb6:	2102      	movs	r1, #2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f005 f909 	bl	80081d0 <HAL_RCC_ClockConfig>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002fc4:	f000 f9e0 	bl	8003388 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002fc8:	2312      	movs	r3, #18
 8002fca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002fcc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002fd0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fd6:	1d3b      	adds	r3, r7, #4
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f005 fa7f 	bl	80084dc <HAL_RCCEx_PeriphCLKConfig>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002fe4:	f000 f9d0 	bl	8003388 <Error_Handler>
  }
}
 8002fe8:	bf00      	nop
 8002fea:	3750      	adds	r7, #80	; 0x50
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002ff6:	1d3b      	adds	r3, r7, #4
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003000:	4b2e      	ldr	r3, [pc, #184]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003002:	4a2f      	ldr	r2, [pc, #188]	; (80030c0 <MX_ADC1_Init+0xd0>)
 8003004:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003006:	4b2d      	ldr	r3, [pc, #180]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003008:	f44f 7280 	mov.w	r2, #256	; 0x100
 800300c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800300e:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003010:	2201      	movs	r2, #1
 8003012:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003014:	4b29      	ldr	r3, [pc, #164]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003016:	2200      	movs	r2, #0
 8003018:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800301a:	4b28      	ldr	r3, [pc, #160]	; (80030bc <MX_ADC1_Init+0xcc>)
 800301c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003020:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003022:	4b26      	ldr	r3, [pc, #152]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003024:	2200      	movs	r2, #0
 8003026:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8003028:	4b24      	ldr	r3, [pc, #144]	; (80030bc <MX_ADC1_Init+0xcc>)
 800302a:	2204      	movs	r2, #4
 800302c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800302e:	4823      	ldr	r0, [pc, #140]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003030:	f000 ffd0 	bl	8003fd4 <HAL_ADC_Init>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800303a:	f000 f9a5 	bl	8003388 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800303e:	2300      	movs	r3, #0
 8003040:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003042:	2301      	movs	r3, #1
 8003044:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003046:	2307      	movs	r3, #7
 8003048:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800304a:	1d3b      	adds	r3, r7, #4
 800304c:	4619      	mov	r1, r3
 800304e:	481b      	ldr	r0, [pc, #108]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003050:	f001 f992 	bl	8004378 <HAL_ADC_ConfigChannel>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800305a:	f000 f995 	bl	8003388 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800305e:	2301      	movs	r3, #1
 8003060:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003062:	2302      	movs	r3, #2
 8003064:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003066:	1d3b      	adds	r3, r7, #4
 8003068:	4619      	mov	r1, r3
 800306a:	4814      	ldr	r0, [pc, #80]	; (80030bc <MX_ADC1_Init+0xcc>)
 800306c:	f001 f984 	bl	8004378 <HAL_ADC_ConfigChannel>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8003076:	f000 f987 	bl	8003388 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800307a:	2302      	movs	r3, #2
 800307c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800307e:	2303      	movs	r3, #3
 8003080:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003082:	1d3b      	adds	r3, r7, #4
 8003084:	4619      	mov	r1, r3
 8003086:	480d      	ldr	r0, [pc, #52]	; (80030bc <MX_ADC1_Init+0xcc>)
 8003088:	f001 f976 	bl	8004378 <HAL_ADC_ConfigChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8003092:	f000 f979 	bl	8003388 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003096:	2303      	movs	r3, #3
 8003098:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800309a:	2304      	movs	r3, #4
 800309c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800309e:	1d3b      	adds	r3, r7, #4
 80030a0:	4619      	mov	r1, r3
 80030a2:	4806      	ldr	r0, [pc, #24]	; (80030bc <MX_ADC1_Init+0xcc>)
 80030a4:	f001 f968 	bl	8004378 <HAL_ADC_ConfigChannel>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80030ae:	f000 f96b 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000b0c 	.word	0x20000b0c
 80030c0:	40012400 	.word	0x40012400

080030c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <MX_I2C1_Init+0x50>)
 80030ca:	4a13      	ldr	r2, [pc, #76]	; (8003118 <MX_I2C1_Init+0x54>)
 80030cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80030ce:	4b11      	ldr	r3, [pc, #68]	; (8003114 <MX_I2C1_Init+0x50>)
 80030d0:	4a12      	ldr	r2, [pc, #72]	; (800311c <MX_I2C1_Init+0x58>)
 80030d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <MX_I2C1_Init+0x50>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80030da:	4b0e      	ldr	r3, [pc, #56]	; (8003114 <MX_I2C1_Init+0x50>)
 80030dc:	2200      	movs	r2, #0
 80030de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030e0:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <MX_I2C1_Init+0x50>)
 80030e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80030e8:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <MX_I2C1_Init+0x50>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80030ee:	4b09      	ldr	r3, [pc, #36]	; (8003114 <MX_I2C1_Init+0x50>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80030f4:	4b07      	ldr	r3, [pc, #28]	; (8003114 <MX_I2C1_Init+0x50>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030fa:	4b06      	ldr	r3, [pc, #24]	; (8003114 <MX_I2C1_Init+0x50>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003100:	4804      	ldr	r0, [pc, #16]	; (8003114 <MX_I2C1_Init+0x50>)
 8003102:	f002 f889 	bl	8005218 <HAL_I2C_Init>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800310c:	f000 f93c 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}
 8003114:	200008cc 	.word	0x200008cc
 8003118:	40005400 	.word	0x40005400
 800311c:	00061a80 	.word	0x00061a80

08003120 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003124:	4b12      	ldr	r3, [pc, #72]	; (8003170 <MX_I2C2_Init+0x50>)
 8003126:	4a13      	ldr	r2, [pc, #76]	; (8003174 <MX_I2C2_Init+0x54>)
 8003128:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800312a:	4b11      	ldr	r3, [pc, #68]	; (8003170 <MX_I2C2_Init+0x50>)
 800312c:	4a12      	ldr	r2, [pc, #72]	; (8003178 <MX_I2C2_Init+0x58>)
 800312e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003130:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <MX_I2C2_Init+0x50>)
 8003132:	2200      	movs	r2, #0
 8003134:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <MX_I2C2_Init+0x50>)
 8003138:	2200      	movs	r2, #0
 800313a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800313c:	4b0c      	ldr	r3, [pc, #48]	; (8003170 <MX_I2C2_Init+0x50>)
 800313e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003142:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003144:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <MX_I2C2_Init+0x50>)
 8003146:	2200      	movs	r2, #0
 8003148:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800314a:	4b09      	ldr	r3, [pc, #36]	; (8003170 <MX_I2C2_Init+0x50>)
 800314c:	2200      	movs	r2, #0
 800314e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003150:	4b07      	ldr	r3, [pc, #28]	; (8003170 <MX_I2C2_Init+0x50>)
 8003152:	2200      	movs	r2, #0
 8003154:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003156:	4b06      	ldr	r3, [pc, #24]	; (8003170 <MX_I2C2_Init+0x50>)
 8003158:	2200      	movs	r2, #0
 800315a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800315c:	4804      	ldr	r0, [pc, #16]	; (8003170 <MX_I2C2_Init+0x50>)
 800315e:	f002 f85b 	bl	8005218 <HAL_I2C_Init>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003168:	f000 f90e 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000920 	.word	0x20000920
 8003174:	40005800 	.word	0x40005800
 8003178:	000186a0 	.word	0x000186a0

0800317c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	; 0x28
 8003180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003182:	f107 0320 	add.w	r3, r7, #32
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800318c:	1d3b      	adds	r3, r7, #4
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	605a      	str	r2, [r3, #4]
 8003194:	609a      	str	r2, [r3, #8]
 8003196:	60da      	str	r2, [r3, #12]
 8003198:	611a      	str	r2, [r3, #16]
 800319a:	615a      	str	r2, [r3, #20]
 800319c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800319e:	4b22      	ldr	r3, [pc, #136]	; (8003228 <MX_TIM2_Init+0xac>)
 80031a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80031a6:	4b20      	ldr	r3, [pc, #128]	; (8003228 <MX_TIM2_Init+0xac>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ac:	4b1e      	ldr	r3, [pc, #120]	; (8003228 <MX_TIM2_Init+0xac>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 80031b2:	4b1d      	ldr	r3, [pc, #116]	; (8003228 <MX_TIM2_Init+0xac>)
 80031b4:	22ff      	movs	r2, #255	; 0xff
 80031b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031b8:	4b1b      	ldr	r3, [pc, #108]	; (8003228 <MX_TIM2_Init+0xac>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031be:	4b1a      	ldr	r3, [pc, #104]	; (8003228 <MX_TIM2_Init+0xac>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80031c4:	4818      	ldr	r0, [pc, #96]	; (8003228 <MX_TIM2_Init+0xac>)
 80031c6:	f005 fa3f 	bl	8008648 <HAL_TIM_PWM_Init>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80031d0:	f000 f8da 	bl	8003388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031d4:	2300      	movs	r3, #0
 80031d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031d8:	2300      	movs	r3, #0
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031dc:	f107 0320 	add.w	r3, r7, #32
 80031e0:	4619      	mov	r1, r3
 80031e2:	4811      	ldr	r0, [pc, #68]	; (8003228 <MX_TIM2_Init+0xac>)
 80031e4:	f005 fdee 	bl	8008dc4 <HAL_TIMEx_MasterConfigSynchronization>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80031ee:	f000 f8cb 	bl	8003388 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031f2:	2360      	movs	r3, #96	; 0x60
 80031f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80031f6:	2300      	movs	r3, #0
 80031f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031fa:	2300      	movs	r3, #0
 80031fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003202:	1d3b      	adds	r3, r7, #4
 8003204:	2200      	movs	r2, #0
 8003206:	4619      	mov	r1, r3
 8003208:	4807      	ldr	r0, [pc, #28]	; (8003228 <MX_TIM2_Init+0xac>)
 800320a:	f005 fb0f 	bl	800882c <HAL_TIM_PWM_ConfigChannel>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003214:	f000 f8b8 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003218:	4803      	ldr	r0, [pc, #12]	; (8003228 <MX_TIM2_Init+0xac>)
 800321a:	f000 fd8d 	bl	8003d38 <HAL_TIM_MspPostInit>

}
 800321e:	bf00      	nop
 8003220:	3728      	adds	r7, #40	; 0x28
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000c6c 	.word	0x20000c6c

0800322c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003232:	4b0c      	ldr	r3, [pc, #48]	; (8003264 <MX_DMA_Init+0x38>)
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	4a0b      	ldr	r2, [pc, #44]	; (8003264 <MX_DMA_Init+0x38>)
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6153      	str	r3, [r2, #20]
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <MX_DMA_Init+0x38>)
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	607b      	str	r3, [r7, #4]
 8003248:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800324a:	2200      	movs	r2, #0
 800324c:	2100      	movs	r1, #0
 800324e:	200b      	movs	r0, #11
 8003250:	f001 fb63 	bl	800491a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003254:	200b      	movs	r0, #11
 8003256:	f001 fb7c 	bl	8004952 <HAL_NVIC_EnableIRQ>

}
 800325a:	bf00      	nop
 800325c:	3708      	adds	r7, #8
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40021000 	.word	0x40021000

08003268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b088      	sub	sp, #32
 800326c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800326e:	f107 0310 	add.w	r3, r7, #16
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	605a      	str	r2, [r3, #4]
 8003278:	609a      	str	r2, [r3, #8]
 800327a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800327c:	4b3e      	ldr	r3, [pc, #248]	; (8003378 <MX_GPIO_Init+0x110>)
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	4a3d      	ldr	r2, [pc, #244]	; (8003378 <MX_GPIO_Init+0x110>)
 8003282:	f043 0320 	orr.w	r3, r3, #32
 8003286:	6193      	str	r3, [r2, #24]
 8003288:	4b3b      	ldr	r3, [pc, #236]	; (8003378 <MX_GPIO_Init+0x110>)
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	f003 0320 	and.w	r3, r3, #32
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003294:	4b38      	ldr	r3, [pc, #224]	; (8003378 <MX_GPIO_Init+0x110>)
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	4a37      	ldr	r2, [pc, #220]	; (8003378 <MX_GPIO_Init+0x110>)
 800329a:	f043 0304 	orr.w	r3, r3, #4
 800329e:	6193      	str	r3, [r2, #24]
 80032a0:	4b35      	ldr	r3, [pc, #212]	; (8003378 <MX_GPIO_Init+0x110>)
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	60bb      	str	r3, [r7, #8]
 80032aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ac:	4b32      	ldr	r3, [pc, #200]	; (8003378 <MX_GPIO_Init+0x110>)
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	4a31      	ldr	r2, [pc, #196]	; (8003378 <MX_GPIO_Init+0x110>)
 80032b2:	f043 0308 	orr.w	r3, r3, #8
 80032b6:	6193      	str	r3, [r2, #24]
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <MX_GPIO_Init+0x110>)
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	f003 0308 	and.w	r3, r3, #8
 80032c0:	607b      	str	r3, [r7, #4]
 80032c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80032c4:	2200      	movs	r2, #0
 80032c6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80032ca:	482c      	ldr	r0, [pc, #176]	; (800337c <MX_GPIO_Init+0x114>)
 80032cc:	f001 ff5b 	bl	8005186 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80032d0:	2200      	movs	r2, #0
 80032d2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80032d6:	482a      	ldr	r0, [pc, #168]	; (8003380 <MX_GPIO_Init+0x118>)
 80032d8:	f001 ff55 	bl	8005186 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80032dc:	23f0      	movs	r3, #240	; 0xf0
 80032de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032e0:	2300      	movs	r3, #0
 80032e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032e4:	2301      	movs	r3, #1
 80032e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e8:	f107 0310 	add.w	r3, r7, #16
 80032ec:	4619      	mov	r1, r3
 80032ee:	4824      	ldr	r0, [pc, #144]	; (8003380 <MX_GPIO_Init+0x118>)
 80032f0:	f001 fdae 	bl	8004e50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80032f4:	2301      	movs	r3, #1
 80032f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80032f8:	4b22      	ldr	r3, [pc, #136]	; (8003384 <MX_GPIO_Init+0x11c>)
 80032fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032fc:	2301      	movs	r3, #1
 80032fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003300:	f107 0310 	add.w	r3, r7, #16
 8003304:	4619      	mov	r1, r3
 8003306:	481d      	ldr	r0, [pc, #116]	; (800337c <MX_GPIO_Init+0x114>)
 8003308:	f001 fda2 	bl	8004e50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800330c:	2302      	movs	r3, #2
 800330e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003310:	2300      	movs	r3, #0
 8003312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003314:	2301      	movs	r3, #1
 8003316:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003318:	f107 0310 	add.w	r3, r7, #16
 800331c:	4619      	mov	r1, r3
 800331e:	4817      	ldr	r0, [pc, #92]	; (800337c <MX_GPIO_Init+0x114>)
 8003320:	f001 fd96 	bl	8004e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003324:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003328:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800332a:	2301      	movs	r3, #1
 800332c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	2300      	movs	r3, #0
 8003330:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003332:	2302      	movs	r3, #2
 8003334:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003336:	f107 0310 	add.w	r3, r7, #16
 800333a:	4619      	mov	r1, r3
 800333c:	480f      	ldr	r0, [pc, #60]	; (800337c <MX_GPIO_Init+0x114>)
 800333e:	f001 fd87 	bl	8004e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003342:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003348:	2301      	movs	r3, #1
 800334a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334c:	2300      	movs	r3, #0
 800334e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003350:	2302      	movs	r3, #2
 8003352:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003354:	f107 0310 	add.w	r3, r7, #16
 8003358:	4619      	mov	r1, r3
 800335a:	4809      	ldr	r0, [pc, #36]	; (8003380 <MX_GPIO_Init+0x118>)
 800335c:	f001 fd78 	bl	8004e50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8003360:	2200      	movs	r2, #0
 8003362:	2101      	movs	r1, #1
 8003364:	2006      	movs	r0, #6
 8003366:	f001 fad8 	bl	800491a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800336a:	2006      	movs	r0, #6
 800336c:	f001 faf1 	bl	8004952 <HAL_NVIC_EnableIRQ>

}
 8003370:	bf00      	nop
 8003372:	3720      	adds	r7, #32
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	40010c00 	.word	0x40010c00
 8003380:	40010800 	.word	0x40010800
 8003384:	10210000 	.word	0x10210000

08003388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800338c:	b672      	cpsid	i
}
 800338e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003390:	e7fe      	b.n	8003390 <Error_Handler+0x8>
	...

08003394 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800339a:	f000 fb21 	bl	80039e0 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800339e:	f644 6320 	movw	r3, #20000	; 0x4e20
 80033a2:	2201      	movs	r2, #1
 80033a4:	2178      	movs	r1, #120	; 0x78
 80033a6:	485b      	ldr	r0, [pc, #364]	; (8003514 <SSD1306_Init+0x180>)
 80033a8:	f002 f978 	bl	800569c <HAL_I2C_IsDeviceReady>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	e0a9      	b.n	800350a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80033b6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80033ba:	607b      	str	r3, [r7, #4]
	while(p>0)
 80033bc:	e002      	b.n	80033c4 <SSD1306_Init+0x30>
		p--;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3b01      	subs	r3, #1
 80033c2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f9      	bne.n	80033be <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80033ca:	22ae      	movs	r2, #174	; 0xae
 80033cc:	2100      	movs	r1, #0
 80033ce:	2078      	movs	r0, #120	; 0x78
 80033d0:	f000 fb62 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80033d4:	2220      	movs	r2, #32
 80033d6:	2100      	movs	r1, #0
 80033d8:	2078      	movs	r0, #120	; 0x78
 80033da:	f000 fb5d 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80033de:	2210      	movs	r2, #16
 80033e0:	2100      	movs	r1, #0
 80033e2:	2078      	movs	r0, #120	; 0x78
 80033e4:	f000 fb58 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80033e8:	22b0      	movs	r2, #176	; 0xb0
 80033ea:	2100      	movs	r1, #0
 80033ec:	2078      	movs	r0, #120	; 0x78
 80033ee:	f000 fb53 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80033f2:	22c8      	movs	r2, #200	; 0xc8
 80033f4:	2100      	movs	r1, #0
 80033f6:	2078      	movs	r0, #120	; 0x78
 80033f8:	f000 fb4e 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80033fc:	2200      	movs	r2, #0
 80033fe:	2100      	movs	r1, #0
 8003400:	2078      	movs	r0, #120	; 0x78
 8003402:	f000 fb49 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8003406:	2210      	movs	r2, #16
 8003408:	2100      	movs	r1, #0
 800340a:	2078      	movs	r0, #120	; 0x78
 800340c:	f000 fb44 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003410:	2240      	movs	r2, #64	; 0x40
 8003412:	2100      	movs	r1, #0
 8003414:	2078      	movs	r0, #120	; 0x78
 8003416:	f000 fb3f 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800341a:	2281      	movs	r2, #129	; 0x81
 800341c:	2100      	movs	r1, #0
 800341e:	2078      	movs	r0, #120	; 0x78
 8003420:	f000 fb3a 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8003424:	22ff      	movs	r2, #255	; 0xff
 8003426:	2100      	movs	r1, #0
 8003428:	2078      	movs	r0, #120	; 0x78
 800342a:	f000 fb35 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800342e:	22a1      	movs	r2, #161	; 0xa1
 8003430:	2100      	movs	r1, #0
 8003432:	2078      	movs	r0, #120	; 0x78
 8003434:	f000 fb30 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003438:	22a6      	movs	r2, #166	; 0xa6
 800343a:	2100      	movs	r1, #0
 800343c:	2078      	movs	r0, #120	; 0x78
 800343e:	f000 fb2b 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003442:	22a8      	movs	r2, #168	; 0xa8
 8003444:	2100      	movs	r1, #0
 8003446:	2078      	movs	r0, #120	; 0x78
 8003448:	f000 fb26 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800344c:	223f      	movs	r2, #63	; 0x3f
 800344e:	2100      	movs	r1, #0
 8003450:	2078      	movs	r0, #120	; 0x78
 8003452:	f000 fb21 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003456:	22a4      	movs	r2, #164	; 0xa4
 8003458:	2100      	movs	r1, #0
 800345a:	2078      	movs	r0, #120	; 0x78
 800345c:	f000 fb1c 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003460:	22d3      	movs	r2, #211	; 0xd3
 8003462:	2100      	movs	r1, #0
 8003464:	2078      	movs	r0, #120	; 0x78
 8003466:	f000 fb17 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800346a:	2200      	movs	r2, #0
 800346c:	2100      	movs	r1, #0
 800346e:	2078      	movs	r0, #120	; 0x78
 8003470:	f000 fb12 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003474:	22d5      	movs	r2, #213	; 0xd5
 8003476:	2100      	movs	r1, #0
 8003478:	2078      	movs	r0, #120	; 0x78
 800347a:	f000 fb0d 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800347e:	22f0      	movs	r2, #240	; 0xf0
 8003480:	2100      	movs	r1, #0
 8003482:	2078      	movs	r0, #120	; 0x78
 8003484:	f000 fb08 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003488:	22d9      	movs	r2, #217	; 0xd9
 800348a:	2100      	movs	r1, #0
 800348c:	2078      	movs	r0, #120	; 0x78
 800348e:	f000 fb03 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003492:	2222      	movs	r2, #34	; 0x22
 8003494:	2100      	movs	r1, #0
 8003496:	2078      	movs	r0, #120	; 0x78
 8003498:	f000 fafe 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800349c:	22da      	movs	r2, #218	; 0xda
 800349e:	2100      	movs	r1, #0
 80034a0:	2078      	movs	r0, #120	; 0x78
 80034a2:	f000 faf9 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80034a6:	2212      	movs	r2, #18
 80034a8:	2100      	movs	r1, #0
 80034aa:	2078      	movs	r0, #120	; 0x78
 80034ac:	f000 faf4 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80034b0:	22db      	movs	r2, #219	; 0xdb
 80034b2:	2100      	movs	r1, #0
 80034b4:	2078      	movs	r0, #120	; 0x78
 80034b6:	f000 faef 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80034ba:	2220      	movs	r2, #32
 80034bc:	2100      	movs	r1, #0
 80034be:	2078      	movs	r0, #120	; 0x78
 80034c0:	f000 faea 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80034c4:	228d      	movs	r2, #141	; 0x8d
 80034c6:	2100      	movs	r1, #0
 80034c8:	2078      	movs	r0, #120	; 0x78
 80034ca:	f000 fae5 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80034ce:	2214      	movs	r2, #20
 80034d0:	2100      	movs	r1, #0
 80034d2:	2078      	movs	r0, #120	; 0x78
 80034d4:	f000 fae0 	bl	8003a98 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80034d8:	22af      	movs	r2, #175	; 0xaf
 80034da:	2100      	movs	r1, #0
 80034dc:	2078      	movs	r0, #120	; 0x78
 80034de:	f000 fadb 	bl	8003a98 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80034e2:	222e      	movs	r2, #46	; 0x2e
 80034e4:	2100      	movs	r1, #0
 80034e6:	2078      	movs	r0, #120	; 0x78
 80034e8:	f000 fad6 	bl	8003a98 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80034ec:	2000      	movs	r0, #0
 80034ee:	f000 f843 	bl	8003578 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80034f2:	f000 f813 	bl	800351c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80034f6:	4b08      	ldr	r3, [pc, #32]	; (8003518 <SSD1306_Init+0x184>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80034fc:	4b06      	ldr	r3, [pc, #24]	; (8003518 <SSD1306_Init+0x184>)
 80034fe:	2200      	movs	r2, #0
 8003500:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8003502:	4b05      	ldr	r3, [pc, #20]	; (8003518 <SSD1306_Init+0x184>)
 8003504:	2201      	movs	r2, #1
 8003506:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8003508:	2301      	movs	r3, #1
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	200008cc 	.word	0x200008cc
 8003518:	200006a0 	.word	0x200006a0

0800351c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8003522:	2300      	movs	r3, #0
 8003524:	71fb      	strb	r3, [r7, #7]
 8003526:	e01d      	b.n	8003564 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	3b50      	subs	r3, #80	; 0x50
 800352c:	b2db      	uxtb	r3, r3
 800352e:	461a      	mov	r2, r3
 8003530:	2100      	movs	r1, #0
 8003532:	2078      	movs	r0, #120	; 0x78
 8003534:	f000 fab0 	bl	8003a98 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8003538:	2200      	movs	r2, #0
 800353a:	2100      	movs	r1, #0
 800353c:	2078      	movs	r0, #120	; 0x78
 800353e:	f000 faab 	bl	8003a98 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8003542:	2210      	movs	r2, #16
 8003544:	2100      	movs	r1, #0
 8003546:	2078      	movs	r0, #120	; 0x78
 8003548:	f000 faa6 	bl	8003a98 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	01db      	lsls	r3, r3, #7
 8003550:	4a08      	ldr	r2, [pc, #32]	; (8003574 <SSD1306_UpdateScreen+0x58>)
 8003552:	441a      	add	r2, r3
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	2140      	movs	r1, #64	; 0x40
 8003558:	2078      	movs	r0, #120	; 0x78
 800355a:	f000 fa55 	bl	8003a08 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	3301      	adds	r3, #1
 8003562:	71fb      	strb	r3, [r7, #7]
 8003564:	79fb      	ldrb	r3, [r7, #7]
 8003566:	2b07      	cmp	r3, #7
 8003568:	d9de      	bls.n	8003528 <SSD1306_UpdateScreen+0xc>
	}
}
 800356a:	bf00      	nop
 800356c:	bf00      	nop
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	200002a0 	.word	0x200002a0

08003578 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <SSD1306_Fill+0x14>
 8003588:	2300      	movs	r3, #0
 800358a:	e000      	b.n	800358e <SSD1306_Fill+0x16>
 800358c:	23ff      	movs	r3, #255	; 0xff
 800358e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003592:	4619      	mov	r1, r3
 8003594:	4803      	ldr	r0, [pc, #12]	; (80035a4 <SSD1306_Fill+0x2c>)
 8003596:	f009 ff83 	bl	800d4a0 <memset>
}
 800359a:	bf00      	nop
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	200002a0 	.word	0x200002a0

080035a8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	80fb      	strh	r3, [r7, #6]
 80035b2:	460b      	mov	r3, r1
 80035b4:	80bb      	strh	r3, [r7, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	70fb      	strb	r3, [r7, #3]
	if (
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	2b7f      	cmp	r3, #127	; 0x7f
 80035be:	d848      	bhi.n	8003652 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80035c0:	88bb      	ldrh	r3, [r7, #4]
 80035c2:	2b3f      	cmp	r3, #63	; 0x3f
 80035c4:	d845      	bhi.n	8003652 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80035c6:	4b25      	ldr	r3, [pc, #148]	; (800365c <SSD1306_DrawPixel+0xb4>)
 80035c8:	791b      	ldrb	r3, [r3, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d006      	beq.n	80035dc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80035ce:	78fb      	ldrb	r3, [r7, #3]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	bf0c      	ite	eq
 80035d4:	2301      	moveq	r3, #1
 80035d6:	2300      	movne	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80035dc:	78fb      	ldrb	r3, [r7, #3]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d11a      	bne.n	8003618 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80035e2:	88fa      	ldrh	r2, [r7, #6]
 80035e4:	88bb      	ldrh	r3, [r7, #4]
 80035e6:	08db      	lsrs	r3, r3, #3
 80035e8:	b298      	uxth	r0, r3
 80035ea:	4603      	mov	r3, r0
 80035ec:	01db      	lsls	r3, r3, #7
 80035ee:	4413      	add	r3, r2
 80035f0:	4a1b      	ldr	r2, [pc, #108]	; (8003660 <SSD1306_DrawPixel+0xb8>)
 80035f2:	5cd3      	ldrb	r3, [r2, r3]
 80035f4:	b25a      	sxtb	r2, r3
 80035f6:	88bb      	ldrh	r3, [r7, #4]
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	2101      	movs	r1, #1
 80035fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003602:	b25b      	sxtb	r3, r3
 8003604:	4313      	orrs	r3, r2
 8003606:	b259      	sxtb	r1, r3
 8003608:	88fa      	ldrh	r2, [r7, #6]
 800360a:	4603      	mov	r3, r0
 800360c:	01db      	lsls	r3, r3, #7
 800360e:	4413      	add	r3, r2
 8003610:	b2c9      	uxtb	r1, r1
 8003612:	4a13      	ldr	r2, [pc, #76]	; (8003660 <SSD1306_DrawPixel+0xb8>)
 8003614:	54d1      	strb	r1, [r2, r3]
 8003616:	e01d      	b.n	8003654 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	88bb      	ldrh	r3, [r7, #4]
 800361c:	08db      	lsrs	r3, r3, #3
 800361e:	b298      	uxth	r0, r3
 8003620:	4603      	mov	r3, r0
 8003622:	01db      	lsls	r3, r3, #7
 8003624:	4413      	add	r3, r2
 8003626:	4a0e      	ldr	r2, [pc, #56]	; (8003660 <SSD1306_DrawPixel+0xb8>)
 8003628:	5cd3      	ldrb	r3, [r2, r3]
 800362a:	b25a      	sxtb	r2, r3
 800362c:	88bb      	ldrh	r3, [r7, #4]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	2101      	movs	r1, #1
 8003634:	fa01 f303 	lsl.w	r3, r1, r3
 8003638:	b25b      	sxtb	r3, r3
 800363a:	43db      	mvns	r3, r3
 800363c:	b25b      	sxtb	r3, r3
 800363e:	4013      	ands	r3, r2
 8003640:	b259      	sxtb	r1, r3
 8003642:	88fa      	ldrh	r2, [r7, #6]
 8003644:	4603      	mov	r3, r0
 8003646:	01db      	lsls	r3, r3, #7
 8003648:	4413      	add	r3, r2
 800364a:	b2c9      	uxtb	r1, r1
 800364c:	4a04      	ldr	r2, [pc, #16]	; (8003660 <SSD1306_DrawPixel+0xb8>)
 800364e:	54d1      	strb	r1, [r2, r3]
 8003650:	e000      	b.n	8003654 <SSD1306_DrawPixel+0xac>
		return;
 8003652:	bf00      	nop
	}
}
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	bc80      	pop	{r7}
 800365a:	4770      	bx	lr
 800365c:	200006a0 	.word	0x200006a0
 8003660:	200002a0 	.word	0x200002a0

08003664 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	460a      	mov	r2, r1
 800366e:	80fb      	strh	r3, [r7, #6]
 8003670:	4613      	mov	r3, r2
 8003672:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8003674:	4a05      	ldr	r2, [pc, #20]	; (800368c <SSD1306_GotoXY+0x28>)
 8003676:	88fb      	ldrh	r3, [r7, #6]
 8003678:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800367a:	4a04      	ldr	r2, [pc, #16]	; (800368c <SSD1306_GotoXY+0x28>)
 800367c:	88bb      	ldrh	r3, [r7, #4]
 800367e:	8053      	strh	r3, [r2, #2]
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	bc80      	pop	{r7}
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	200006a0 	.word	0x200006a0

08003690 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	6039      	str	r1, [r7, #0]
 800369a:	71fb      	strb	r3, [r7, #7]
 800369c:	4613      	mov	r3, r2
 800369e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80036a0:	4b3a      	ldr	r3, [pc, #232]	; (800378c <SSD1306_Putc+0xfc>)
 80036a2:	881b      	ldrh	r3, [r3, #0]
 80036a4:	461a      	mov	r2, r3
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	4413      	add	r3, r2
	if (
 80036ac:	2b7f      	cmp	r3, #127	; 0x7f
 80036ae:	dc07      	bgt.n	80036c0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80036b0:	4b36      	ldr	r3, [pc, #216]	; (800378c <SSD1306_Putc+0xfc>)
 80036b2:	885b      	ldrh	r3, [r3, #2]
 80036b4:	461a      	mov	r2, r3
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	785b      	ldrb	r3, [r3, #1]
 80036ba:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80036bc:	2b3f      	cmp	r3, #63	; 0x3f
 80036be:	dd01      	ble.n	80036c4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e05e      	b.n	8003782 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80036c4:	2300      	movs	r3, #0
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	e04b      	b.n	8003762 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685a      	ldr	r2, [r3, #4]
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	3b20      	subs	r3, #32
 80036d2:	6839      	ldr	r1, [r7, #0]
 80036d4:	7849      	ldrb	r1, [r1, #1]
 80036d6:	fb01 f303 	mul.w	r3, r1, r3
 80036da:	4619      	mov	r1, r3
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	440b      	add	r3, r1
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	881b      	ldrh	r3, [r3, #0]
 80036e6:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80036e8:	2300      	movs	r3, #0
 80036ea:	613b      	str	r3, [r7, #16]
 80036ec:	e030      	b.n	8003750 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80036ee:	68fa      	ldr	r2, [r7, #12]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d010      	beq.n	8003720 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80036fe:	4b23      	ldr	r3, [pc, #140]	; (800378c <SSD1306_Putc+0xfc>)
 8003700:	881a      	ldrh	r2, [r3, #0]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	b29b      	uxth	r3, r3
 8003706:	4413      	add	r3, r2
 8003708:	b298      	uxth	r0, r3
 800370a:	4b20      	ldr	r3, [pc, #128]	; (800378c <SSD1306_Putc+0xfc>)
 800370c:	885a      	ldrh	r2, [r3, #2]
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	b29b      	uxth	r3, r3
 8003712:	4413      	add	r3, r2
 8003714:	b29b      	uxth	r3, r3
 8003716:	79ba      	ldrb	r2, [r7, #6]
 8003718:	4619      	mov	r1, r3
 800371a:	f7ff ff45 	bl	80035a8 <SSD1306_DrawPixel>
 800371e:	e014      	b.n	800374a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8003720:	4b1a      	ldr	r3, [pc, #104]	; (800378c <SSD1306_Putc+0xfc>)
 8003722:	881a      	ldrh	r2, [r3, #0]
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	b29b      	uxth	r3, r3
 8003728:	4413      	add	r3, r2
 800372a:	b298      	uxth	r0, r3
 800372c:	4b17      	ldr	r3, [pc, #92]	; (800378c <SSD1306_Putc+0xfc>)
 800372e:	885a      	ldrh	r2, [r3, #2]
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	b29b      	uxth	r3, r3
 8003734:	4413      	add	r3, r2
 8003736:	b299      	uxth	r1, r3
 8003738:	79bb      	ldrb	r3, [r7, #6]
 800373a:	2b00      	cmp	r3, #0
 800373c:	bf0c      	ite	eq
 800373e:	2301      	moveq	r3, #1
 8003740:	2300      	movne	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	f7ff ff2f 	bl	80035a8 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	3301      	adds	r3, #1
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	4293      	cmp	r3, r2
 800375a:	d3c8      	bcc.n	80036ee <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3301      	adds	r3, #1
 8003760:	617b      	str	r3, [r7, #20]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	785b      	ldrb	r3, [r3, #1]
 8003766:	461a      	mov	r2, r3
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	4293      	cmp	r3, r2
 800376c:	d3ad      	bcc.n	80036ca <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800376e:	4b07      	ldr	r3, [pc, #28]	; (800378c <SSD1306_Putc+0xfc>)
 8003770:	881a      	ldrh	r2, [r3, #0]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	b29b      	uxth	r3, r3
 8003778:	4413      	add	r3, r2
 800377a:	b29a      	uxth	r2, r3
 800377c:	4b03      	ldr	r3, [pc, #12]	; (800378c <SSD1306_Putc+0xfc>)
 800377e:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8003780:	79fb      	ldrb	r3, [r7, #7]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	200006a0 	.word	0x200006a0

08003790 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	4613      	mov	r3, r2
 800379c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800379e:	e012      	b.n	80037c6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	79fa      	ldrb	r2, [r7, #7]
 80037a6:	68b9      	ldr	r1, [r7, #8]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff71 	bl	8003690 <SSD1306_Putc>
 80037ae:	4603      	mov	r3, r0
 80037b0:	461a      	mov	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d002      	beq.n	80037c0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	e008      	b.n	80037d2 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3301      	adds	r3, #1
 80037c4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1e8      	bne.n	80037a0 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	781b      	ldrb	r3, [r3, #0]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80037da:	b590      	push	{r4, r7, lr}
 80037dc:	b087      	sub	sp, #28
 80037de:	af00      	add	r7, sp, #0
 80037e0:	4604      	mov	r4, r0
 80037e2:	4608      	mov	r0, r1
 80037e4:	4611      	mov	r1, r2
 80037e6:	461a      	mov	r2, r3
 80037e8:	4623      	mov	r3, r4
 80037ea:	80fb      	strh	r3, [r7, #6]
 80037ec:	4603      	mov	r3, r0
 80037ee:	80bb      	strh	r3, [r7, #4]
 80037f0:	460b      	mov	r3, r1
 80037f2:	807b      	strh	r3, [r7, #2]
 80037f4:	4613      	mov	r3, r2
 80037f6:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80037f8:	88fb      	ldrh	r3, [r7, #6]
 80037fa:	2b7f      	cmp	r3, #127	; 0x7f
 80037fc:	d901      	bls.n	8003802 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80037fe:	237f      	movs	r3, #127	; 0x7f
 8003800:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8003802:	887b      	ldrh	r3, [r7, #2]
 8003804:	2b7f      	cmp	r3, #127	; 0x7f
 8003806:	d901      	bls.n	800380c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8003808:	237f      	movs	r3, #127	; 0x7f
 800380a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800380c:	88bb      	ldrh	r3, [r7, #4]
 800380e:	2b3f      	cmp	r3, #63	; 0x3f
 8003810:	d901      	bls.n	8003816 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8003812:	233f      	movs	r3, #63	; 0x3f
 8003814:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8003816:	883b      	ldrh	r3, [r7, #0]
 8003818:	2b3f      	cmp	r3, #63	; 0x3f
 800381a:	d901      	bls.n	8003820 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 800381c:	233f      	movs	r3, #63	; 0x3f
 800381e:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8003820:	88fa      	ldrh	r2, [r7, #6]
 8003822:	887b      	ldrh	r3, [r7, #2]
 8003824:	429a      	cmp	r2, r3
 8003826:	d205      	bcs.n	8003834 <SSD1306_DrawLine+0x5a>
 8003828:	887a      	ldrh	r2, [r7, #2]
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	b29b      	uxth	r3, r3
 8003830:	b21b      	sxth	r3, r3
 8003832:	e004      	b.n	800383e <SSD1306_DrawLine+0x64>
 8003834:	88fa      	ldrh	r2, [r7, #6]
 8003836:	887b      	ldrh	r3, [r7, #2]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	b29b      	uxth	r3, r3
 800383c:	b21b      	sxth	r3, r3
 800383e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8003840:	88ba      	ldrh	r2, [r7, #4]
 8003842:	883b      	ldrh	r3, [r7, #0]
 8003844:	429a      	cmp	r2, r3
 8003846:	d205      	bcs.n	8003854 <SSD1306_DrawLine+0x7a>
 8003848:	883a      	ldrh	r2, [r7, #0]
 800384a:	88bb      	ldrh	r3, [r7, #4]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	b29b      	uxth	r3, r3
 8003850:	b21b      	sxth	r3, r3
 8003852:	e004      	b.n	800385e <SSD1306_DrawLine+0x84>
 8003854:	88ba      	ldrh	r2, [r7, #4]
 8003856:	883b      	ldrh	r3, [r7, #0]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	b29b      	uxth	r3, r3
 800385c:	b21b      	sxth	r3, r3
 800385e:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8003860:	88fa      	ldrh	r2, [r7, #6]
 8003862:	887b      	ldrh	r3, [r7, #2]
 8003864:	429a      	cmp	r2, r3
 8003866:	d201      	bcs.n	800386c <SSD1306_DrawLine+0x92>
 8003868:	2301      	movs	r3, #1
 800386a:	e001      	b.n	8003870 <SSD1306_DrawLine+0x96>
 800386c:	f04f 33ff 	mov.w	r3, #4294967295
 8003870:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8003872:	88ba      	ldrh	r2, [r7, #4]
 8003874:	883b      	ldrh	r3, [r7, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d201      	bcs.n	800387e <SSD1306_DrawLine+0xa4>
 800387a:	2301      	movs	r3, #1
 800387c:	e001      	b.n	8003882 <SSD1306_DrawLine+0xa8>
 800387e:	f04f 33ff 	mov.w	r3, #4294967295
 8003882:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8003884:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003888:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800388c:	429a      	cmp	r2, r3
 800388e:	dd06      	ble.n	800389e <SSD1306_DrawLine+0xc4>
 8003890:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003894:	0fda      	lsrs	r2, r3, #31
 8003896:	4413      	add	r3, r2
 8003898:	105b      	asrs	r3, r3, #1
 800389a:	b21b      	sxth	r3, r3
 800389c:	e006      	b.n	80038ac <SSD1306_DrawLine+0xd2>
 800389e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80038a2:	0fda      	lsrs	r2, r3, #31
 80038a4:	4413      	add	r3, r2
 80038a6:	105b      	asrs	r3, r3, #1
 80038a8:	425b      	negs	r3, r3
 80038aa:	b21b      	sxth	r3, r3
 80038ac:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80038ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d129      	bne.n	800390a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 80038b6:	883a      	ldrh	r2, [r7, #0]
 80038b8:	88bb      	ldrh	r3, [r7, #4]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d205      	bcs.n	80038ca <SSD1306_DrawLine+0xf0>
			tmp = y1;
 80038be:	883b      	ldrh	r3, [r7, #0]
 80038c0:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80038c2:	88bb      	ldrh	r3, [r7, #4]
 80038c4:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80038c6:	893b      	ldrh	r3, [r7, #8]
 80038c8:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80038ca:	887a      	ldrh	r2, [r7, #2]
 80038cc:	88fb      	ldrh	r3, [r7, #6]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d205      	bcs.n	80038de <SSD1306_DrawLine+0x104>
			tmp = x1;
 80038d2:	887b      	ldrh	r3, [r7, #2]
 80038d4:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80038d6:	88fb      	ldrh	r3, [r7, #6]
 80038d8:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80038da:	893b      	ldrh	r3, [r7, #8]
 80038dc:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80038de:	88bb      	ldrh	r3, [r7, #4]
 80038e0:	82bb      	strh	r3, [r7, #20]
 80038e2:	e00c      	b.n	80038fe <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 80038e4:	8ab9      	ldrh	r1, [r7, #20]
 80038e6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80038ea:	88fb      	ldrh	r3, [r7, #6]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff fe5b 	bl	80035a8 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80038f2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	3301      	adds	r3, #1
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	82bb      	strh	r3, [r7, #20]
 80038fe:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003902:	883b      	ldrh	r3, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	dded      	ble.n	80038e4 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8003908:	e05f      	b.n	80039ca <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 800390a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d129      	bne.n	8003966 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8003912:	883a      	ldrh	r2, [r7, #0]
 8003914:	88bb      	ldrh	r3, [r7, #4]
 8003916:	429a      	cmp	r2, r3
 8003918:	d205      	bcs.n	8003926 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 800391a:	883b      	ldrh	r3, [r7, #0]
 800391c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800391e:	88bb      	ldrh	r3, [r7, #4]
 8003920:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8003922:	893b      	ldrh	r3, [r7, #8]
 8003924:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8003926:	887a      	ldrh	r2, [r7, #2]
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	429a      	cmp	r2, r3
 800392c:	d205      	bcs.n	800393a <SSD1306_DrawLine+0x160>
			tmp = x1;
 800392e:	887b      	ldrh	r3, [r7, #2]
 8003930:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8003932:	88fb      	ldrh	r3, [r7, #6]
 8003934:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8003936:	893b      	ldrh	r3, [r7, #8]
 8003938:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800393a:	88fb      	ldrh	r3, [r7, #6]
 800393c:	82bb      	strh	r3, [r7, #20]
 800393e:	e00c      	b.n	800395a <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8003940:	8abb      	ldrh	r3, [r7, #20]
 8003942:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003946:	88b9      	ldrh	r1, [r7, #4]
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fe2d 	bl	80035a8 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800394e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003952:	b29b      	uxth	r3, r3
 8003954:	3301      	adds	r3, #1
 8003956:	b29b      	uxth	r3, r3
 8003958:	82bb      	strh	r3, [r7, #20]
 800395a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800395e:	887b      	ldrh	r3, [r7, #2]
 8003960:	429a      	cmp	r2, r3
 8003962:	dded      	ble.n	8003940 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8003964:	e031      	b.n	80039ca <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8003966:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800396a:	88b9      	ldrh	r1, [r7, #4]
 800396c:	88fb      	ldrh	r3, [r7, #6]
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff fe1a 	bl	80035a8 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8003974:	88fa      	ldrh	r2, [r7, #6]
 8003976:	887b      	ldrh	r3, [r7, #2]
 8003978:	429a      	cmp	r2, r3
 800397a:	d103      	bne.n	8003984 <SSD1306_DrawLine+0x1aa>
 800397c:	88ba      	ldrh	r2, [r7, #4]
 800397e:	883b      	ldrh	r3, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d021      	beq.n	80039c8 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8003984:	8afb      	ldrh	r3, [r7, #22]
 8003986:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8003988:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800398c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003990:	425b      	negs	r3, r3
 8003992:	429a      	cmp	r2, r3
 8003994:	dd08      	ble.n	80039a8 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8003996:	8afa      	ldrh	r2, [r7, #22]
 8003998:	8a3b      	ldrh	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	b29b      	uxth	r3, r3
 800399e:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80039a0:	89fa      	ldrh	r2, [r7, #14]
 80039a2:	88fb      	ldrh	r3, [r7, #6]
 80039a4:	4413      	add	r3, r2
 80039a6:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 80039a8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80039ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	dad8      	bge.n	8003966 <SSD1306_DrawLine+0x18c>
			err += dx;
 80039b4:	8afa      	ldrh	r2, [r7, #22]
 80039b6:	8a7b      	ldrh	r3, [r7, #18]
 80039b8:	4413      	add	r3, r2
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 80039be:	89ba      	ldrh	r2, [r7, #12]
 80039c0:	88bb      	ldrh	r3, [r7, #4]
 80039c2:	4413      	add	r3, r2
 80039c4:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 80039c6:	e7ce      	b.n	8003966 <SSD1306_DrawLine+0x18c>
			break;
 80039c8:	bf00      	nop
		} 
	}
}
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd90      	pop	{r4, r7, pc}

080039d0 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80039d4:	2000      	movs	r0, #0
 80039d6:	f7ff fdcf 	bl	8003578 <SSD1306_Fill>
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80039e6:	4b07      	ldr	r3, [pc, #28]	; (8003a04 <ssd1306_I2C_Init+0x24>)
 80039e8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80039ea:	e002      	b.n	80039f2 <ssd1306_I2C_Init+0x12>
		p--;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1f9      	bne.n	80039ec <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80039f8:	bf00      	nop
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bc80      	pop	{r7}
 8003a02:	4770      	bx	lr
 8003a04:	0003d090 	.word	0x0003d090

08003a08 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003a08:	b590      	push	{r4, r7, lr}
 8003a0a:	b0c7      	sub	sp, #284	; 0x11c
 8003a0c:	af02      	add	r7, sp, #8
 8003a0e:	4604      	mov	r4, r0
 8003a10:	4608      	mov	r0, r1
 8003a12:	4639      	mov	r1, r7
 8003a14:	600a      	str	r2, [r1, #0]
 8003a16:	4619      	mov	r1, r3
 8003a18:	1dfb      	adds	r3, r7, #7
 8003a1a:	4622      	mov	r2, r4
 8003a1c:	701a      	strb	r2, [r3, #0]
 8003a1e:	1dbb      	adds	r3, r7, #6
 8003a20:	4602      	mov	r2, r0
 8003a22:	701a      	strb	r2, [r3, #0]
 8003a24:	1d3b      	adds	r3, r7, #4
 8003a26:	460a      	mov	r2, r1
 8003a28:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8003a2a:	f107 030c 	add.w	r3, r7, #12
 8003a2e:	1dba      	adds	r2, r7, #6
 8003a30:	7812      	ldrb	r2, [r2, #0]
 8003a32:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8003a34:	2300      	movs	r3, #0
 8003a36:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8003a3a:	e010      	b.n	8003a5e <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8003a3c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003a40:	463a      	mov	r2, r7
 8003a42:	6812      	ldr	r2, [r2, #0]
 8003a44:	441a      	add	r2, r3
 8003a46:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	7811      	ldrb	r1, [r2, #0]
 8003a4e:	f107 020c 	add.w	r2, r7, #12
 8003a52:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003a54:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003a58:	3301      	adds	r3, #1
 8003a5a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8003a5e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	1d3a      	adds	r2, r7, #4
 8003a66:	8812      	ldrh	r2, [r2, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d8e7      	bhi.n	8003a3c <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8003a6c:	1dfb      	adds	r3, r7, #7
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	b299      	uxth	r1, r3
 8003a72:	1d3b      	adds	r3, r7, #4
 8003a74:	881b      	ldrh	r3, [r3, #0]
 8003a76:	3301      	adds	r3, #1
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	f107 020c 	add.w	r2, r7, #12
 8003a7e:	200a      	movs	r0, #10
 8003a80:	9000      	str	r0, [sp, #0]
 8003a82:	4804      	ldr	r0, [pc, #16]	; (8003a94 <ssd1306_I2C_WriteMulti+0x8c>)
 8003a84:	f001 fd0c 	bl	80054a0 <HAL_I2C_Master_Transmit>
}
 8003a88:	bf00      	nop
 8003a8a:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd90      	pop	{r4, r7, pc}
 8003a92:	bf00      	nop
 8003a94:	200008cc 	.word	0x200008cc

08003a98 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	71fb      	strb	r3, [r7, #7]
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	71bb      	strb	r3, [r7, #6]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8003aaa:	79bb      	ldrb	r3, [r7, #6]
 8003aac:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8003aae:	797b      	ldrb	r3, [r7, #5]
 8003ab0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8003ab2:	79fb      	ldrb	r3, [r7, #7]
 8003ab4:	b299      	uxth	r1, r3
 8003ab6:	f107 020c 	add.w	r2, r7, #12
 8003aba:	230a      	movs	r3, #10
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	2302      	movs	r3, #2
 8003ac0:	4803      	ldr	r0, [pc, #12]	; (8003ad0 <ssd1306_I2C_Write+0x38>)
 8003ac2:	f001 fced 	bl	80054a0 <HAL_I2C_Master_Transmit>
}
 8003ac6:	bf00      	nop
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	200008cc 	.word	0x200008cc

08003ad4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003ada:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <HAL_MspInit+0x5c>)
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	4a14      	ldr	r2, [pc, #80]	; (8003b30 <HAL_MspInit+0x5c>)
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	6193      	str	r3, [r2, #24]
 8003ae6:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <HAL_MspInit+0x5c>)
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003af2:	4b0f      	ldr	r3, [pc, #60]	; (8003b30 <HAL_MspInit+0x5c>)
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	4a0e      	ldr	r2, [pc, #56]	; (8003b30 <HAL_MspInit+0x5c>)
 8003af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003afc:	61d3      	str	r3, [r2, #28]
 8003afe:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <HAL_MspInit+0x5c>)
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b06:	607b      	str	r3, [r7, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003b0a:	4b0a      	ldr	r3, [pc, #40]	; (8003b34 <HAL_MspInit+0x60>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b1e:	60fb      	str	r3, [r7, #12]
 8003b20:	4a04      	ldr	r2, [pc, #16]	; (8003b34 <HAL_MspInit+0x60>)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr
 8003b30:	40021000 	.word	0x40021000
 8003b34:	40010000 	.word	0x40010000

08003b38 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b40:	f107 0310 	add.w	r3, r7, #16
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	605a      	str	r2, [r3, #4]
 8003b4a:	609a      	str	r2, [r3, #8]
 8003b4c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a28      	ldr	r2, [pc, #160]	; (8003bf4 <HAL_ADC_MspInit+0xbc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d149      	bne.n	8003bec <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b58:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <HAL_ADC_MspInit+0xc0>)
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	4a26      	ldr	r2, [pc, #152]	; (8003bf8 <HAL_ADC_MspInit+0xc0>)
 8003b5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b62:	6193      	str	r3, [r2, #24]
 8003b64:	4b24      	ldr	r3, [pc, #144]	; (8003bf8 <HAL_ADC_MspInit+0xc0>)
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b70:	4b21      	ldr	r3, [pc, #132]	; (8003bf8 <HAL_ADC_MspInit+0xc0>)
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	4a20      	ldr	r2, [pc, #128]	; (8003bf8 <HAL_ADC_MspInit+0xc0>)
 8003b76:	f043 0304 	orr.w	r3, r3, #4
 8003b7a:	6193      	str	r3, [r2, #24]
 8003b7c:	4b1e      	ldr	r3, [pc, #120]	; (8003bf8 <HAL_ADC_MspInit+0xc0>)
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	60bb      	str	r3, [r7, #8]
 8003b86:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003b88:	230f      	movs	r3, #15
 8003b8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b90:	f107 0310 	add.w	r3, r7, #16
 8003b94:	4619      	mov	r1, r3
 8003b96:	4819      	ldr	r0, [pc, #100]	; (8003bfc <HAL_ADC_MspInit+0xc4>)
 8003b98:	f001 f95a 	bl	8004e50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003b9c:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003b9e:	4a19      	ldr	r2, [pc, #100]	; (8003c04 <HAL_ADC_MspInit+0xcc>)
 8003ba0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ba2:	4b17      	ldr	r3, [pc, #92]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ba8:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003bae:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003bb4:	4b12      	ldr	r3, [pc, #72]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003bb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003bbc:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003bbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003bc2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003bc4:	4b0e      	ldr	r3, [pc, #56]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003bca:	4b0d      	ldr	r3, [pc, #52]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003bd0:	480b      	ldr	r0, [pc, #44]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003bd2:	f000 fed9 	bl	8004988 <HAL_DMA_Init>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8003bdc:	f7ff fbd4 	bl	8003388 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a07      	ldr	r2, [pc, #28]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003be4:	621a      	str	r2, [r3, #32]
 8003be6:	4a06      	ldr	r2, [pc, #24]	; (8003c00 <HAL_ADC_MspInit+0xc8>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003bec:	bf00      	nop
 8003bee:	3720      	adds	r7, #32
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40012400 	.word	0x40012400
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	40010800 	.word	0x40010800
 8003c00:	20000c14 	.word	0x20000c14
 8003c04:	40020008 	.word	0x40020008

08003c08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08a      	sub	sp, #40	; 0x28
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c10:	f107 0318 	add.w	r3, r7, #24
 8003c14:	2200      	movs	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	605a      	str	r2, [r3, #4]
 8003c1a:	609a      	str	r2, [r3, #8]
 8003c1c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a33      	ldr	r2, [pc, #204]	; (8003cf0 <HAL_I2C_MspInit+0xe8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d12c      	bne.n	8003c82 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c28:	4b32      	ldr	r3, [pc, #200]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	4a31      	ldr	r2, [pc, #196]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c2e:	f043 0308 	orr.w	r3, r3, #8
 8003c32:	6193      	str	r3, [r2, #24]
 8003c34:	4b2f      	ldr	r3, [pc, #188]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	f003 0308 	and.w	r3, r3, #8
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c40:	23c0      	movs	r3, #192	; 0xc0
 8003c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c44:	2312      	movs	r3, #18
 8003c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c4c:	f107 0318 	add.w	r3, r7, #24
 8003c50:	4619      	mov	r1, r3
 8003c52:	4829      	ldr	r0, [pc, #164]	; (8003cf8 <HAL_I2C_MspInit+0xf0>)
 8003c54:	f001 f8fc 	bl	8004e50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c58:	4b26      	ldr	r3, [pc, #152]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	4a25      	ldr	r2, [pc, #148]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c62:	61d3      	str	r3, [r2, #28]
 8003c64:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c6c:	613b      	str	r3, [r7, #16]
 8003c6e:	693b      	ldr	r3, [r7, #16]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003c70:	2200      	movs	r2, #0
 8003c72:	2100      	movs	r1, #0
 8003c74:	2020      	movs	r0, #32
 8003c76:	f000 fe50 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003c7a:	2020      	movs	r0, #32
 8003c7c:	f000 fe69 	bl	8004952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003c80:	e031      	b.n	8003ce6 <HAL_I2C_MspInit+0xde>
  else if(hi2c->Instance==I2C2)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <HAL_I2C_MspInit+0xf4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d12c      	bne.n	8003ce6 <HAL_I2C_MspInit+0xde>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c8c:	4b19      	ldr	r3, [pc, #100]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	4a18      	ldr	r2, [pc, #96]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c92:	f043 0308 	orr.w	r3, r3, #8
 8003c96:	6193      	str	r3, [r2, #24]
 8003c98:	4b16      	ldr	r3, [pc, #88]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	60fb      	str	r3, [r7, #12]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003ca4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003caa:	2312      	movs	r3, #18
 8003cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cb2:	f107 0318 	add.w	r3, r7, #24
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	480f      	ldr	r0, [pc, #60]	; (8003cf8 <HAL_I2C_MspInit+0xf0>)
 8003cba:	f001 f8c9 	bl	8004e50 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003cbe:	4b0d      	ldr	r3, [pc, #52]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	4a0c      	ldr	r2, [pc, #48]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003cc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003cc8:	61d3      	str	r3, [r2, #28]
 8003cca:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <HAL_I2C_MspInit+0xec>)
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cd2:	60bb      	str	r3, [r7, #8]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	2100      	movs	r1, #0
 8003cda:	2022      	movs	r0, #34	; 0x22
 8003cdc:	f000 fe1d 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003ce0:	2022      	movs	r0, #34	; 0x22
 8003ce2:	f000 fe36 	bl	8004952 <HAL_NVIC_EnableIRQ>
}
 8003ce6:	bf00      	nop
 8003ce8:	3728      	adds	r7, #40	; 0x28
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	40005400 	.word	0x40005400
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	40010c00 	.word	0x40010c00
 8003cfc:	40005800 	.word	0x40005800

08003d00 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d10:	d10b      	bne.n	8003d2a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d12:	4b08      	ldr	r3, [pc, #32]	; (8003d34 <HAL_TIM_PWM_MspInit+0x34>)
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	4a07      	ldr	r2, [pc, #28]	; (8003d34 <HAL_TIM_PWM_MspInit+0x34>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	61d3      	str	r3, [r2, #28]
 8003d1e:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_TIM_PWM_MspInit+0x34>)
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003d2a:	bf00      	nop
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	40021000 	.word	0x40021000

08003d38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d40:	f107 030c 	add.w	r3, r7, #12
 8003d44:	2200      	movs	r2, #0
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	605a      	str	r2, [r3, #4]
 8003d4a:	609a      	str	r2, [r3, #8]
 8003d4c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d56:	d12a      	bne.n	8003dae <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d58:	4b17      	ldr	r3, [pc, #92]	; (8003db8 <HAL_TIM_MspPostInit+0x80>)
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	4a16      	ldr	r2, [pc, #88]	; (8003db8 <HAL_TIM_MspPostInit+0x80>)
 8003d5e:	f043 0304 	orr.w	r3, r3, #4
 8003d62:	6193      	str	r3, [r2, #24]
 8003d64:	4b14      	ldr	r3, [pc, #80]	; (8003db8 <HAL_TIM_MspPostInit+0x80>)
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003d70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d76:	2302      	movs	r3, #2
 8003d78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d7e:	f107 030c 	add.w	r3, r7, #12
 8003d82:	4619      	mov	r1, r3
 8003d84:	480d      	ldr	r0, [pc, #52]	; (8003dbc <HAL_TIM_MspPostInit+0x84>)
 8003d86:	f001 f863 	bl	8004e50 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	; (8003dc0 <HAL_TIM_MspPostInit+0x88>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	61fb      	str	r3, [r7, #28]
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d96:	61fb      	str	r3, [r7, #28]
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003d9e:	61fb      	str	r3, [r7, #28]
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da6:	61fb      	str	r3, [r7, #28]
 8003da8:	4a05      	ldr	r2, [pc, #20]	; (8003dc0 <HAL_TIM_MspPostInit+0x88>)
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003dae:	bf00      	nop
 8003db0:	3720      	adds	r7, #32
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40010800 	.word	0x40010800
 8003dc0:	40010000 	.word	0x40010000

08003dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003dc8:	e7fe      	b.n	8003dc8 <NMI_Handler+0x4>

08003dca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003dce:	e7fe      	b.n	8003dce <HardFault_Handler+0x4>

08003dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dd4:	e7fe      	b.n	8003dd4 <MemManage_Handler+0x4>

08003dd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dda:	e7fe      	b.n	8003dda <BusFault_Handler+0x4>

08003ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003de0:	e7fe      	b.n	8003de0 <UsageFault_Handler+0x4>

08003de2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003de2:	b480      	push	{r7}
 8003de4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003de6:	bf00      	nop
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bc80      	pop	{r7}
 8003dec:	4770      	bx	lr

08003dee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dee:	b480      	push	{r7}
 8003df0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003df2:	bf00      	nop
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr

08003dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e0a:	f000 f8a3 	bl	8003f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e0e:	bf00      	nop
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003e16:	2001      	movs	r0, #1
 8003e18:	f001 f9e6 	bl	80051e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003e1c:	bf00      	nop
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e24:	4802      	ldr	r0, [pc, #8]	; (8003e30 <DMA1_Channel1_IRQHandler+0x10>)
 8003e26:	f000 fedf 	bl	8004be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e2a:	bf00      	nop
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	20000c14 	.word	0x20000c14

08003e34 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003e38:	4802      	ldr	r0, [pc, #8]	; (8003e44 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8003e3a:	f002 fbb4 	bl	80065a6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8003e3e:	bf00      	nop
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	20001954 	.word	0x20001954

08003e48 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003e4c:	4802      	ldr	r0, [pc, #8]	; (8003e58 <I2C1_ER_IRQHandler+0x10>)
 8003e4e:	f001 fd53 	bl	80058f8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003e52:	bf00      	nop
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	200008cc 	.word	0x200008cc

08003e5c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003e60:	4802      	ldr	r0, [pc, #8]	; (8003e6c <I2C2_ER_IRQHandler+0x10>)
 8003e62:	f001 fd49 	bl	80058f8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000920 	.word	0x20000920

08003e70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e74:	bf00      	nop
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr

08003e7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e7c:	480c      	ldr	r0, [pc, #48]	; (8003eb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e7e:	490d      	ldr	r1, [pc, #52]	; (8003eb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e80:	4a0d      	ldr	r2, [pc, #52]	; (8003eb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e84:	e002      	b.n	8003e8c <LoopCopyDataInit>

08003e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e8a:	3304      	adds	r3, #4

08003e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e90:	d3f9      	bcc.n	8003e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e92:	4a0a      	ldr	r2, [pc, #40]	; (8003ebc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e94:	4c0a      	ldr	r4, [pc, #40]	; (8003ec0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e98:	e001      	b.n	8003e9e <LoopFillZerobss>

08003e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e9c:	3204      	adds	r2, #4

08003e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ea0:	d3fb      	bcc.n	8003e9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003ea2:	f7ff ffe5 	bl	8003e70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ea6:	f009 faaf 	bl	800d408 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003eaa:	f7fe fd59 	bl	8002960 <main>
  bx lr
 8003eae:	4770      	bx	lr
  ldr r0, =_sdata
 8003eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003eb4:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8003eb8:	0800e9cc 	.word	0x0800e9cc
  ldr r2, =_sbss
 8003ebc:	2000025c 	.word	0x2000025c
  ldr r4, =_ebss
 8003ec0:	20001c40 	.word	0x20001c40

08003ec4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ec4:	e7fe      	b.n	8003ec4 <ADC1_2_IRQHandler>
	...

08003ec8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ecc:	4b08      	ldr	r3, [pc, #32]	; (8003ef0 <HAL_Init+0x28>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a07      	ldr	r2, [pc, #28]	; (8003ef0 <HAL_Init+0x28>)
 8003ed2:	f043 0310 	orr.w	r3, r3, #16
 8003ed6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ed8:	2003      	movs	r0, #3
 8003eda:	f000 fd13 	bl	8004904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ede:	200f      	movs	r0, #15
 8003ee0:	f000 f808 	bl	8003ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ee4:	f7ff fdf6 	bl	8003ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40022000 	.word	0x40022000

08003ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003efc:	4b12      	ldr	r3, [pc, #72]	; (8003f48 <HAL_InitTick+0x54>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <HAL_InitTick+0x58>)
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	4619      	mov	r1, r3
 8003f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f12:	4618      	mov	r0, r3
 8003f14:	f000 fd2b 	bl	800496e <HAL_SYSTICK_Config>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e00e      	b.n	8003f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b0f      	cmp	r3, #15
 8003f26:	d80a      	bhi.n	8003f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f28:	2200      	movs	r2, #0
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f30:	f000 fcf3 	bl	800491a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f34:	4a06      	ldr	r2, [pc, #24]	; (8003f50 <HAL_InitTick+0x5c>)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	e000      	b.n	8003f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20000078 	.word	0x20000078
 8003f4c:	20000080 	.word	0x20000080
 8003f50:	2000007c 	.word	0x2000007c

08003f54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f54:	b480      	push	{r7}
 8003f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <HAL_IncTick+0x1c>)
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <HAL_IncTick+0x20>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4413      	add	r3, r2
 8003f64:	4a03      	ldr	r2, [pc, #12]	; (8003f74 <HAL_IncTick+0x20>)
 8003f66:	6013      	str	r3, [r2, #0]
}
 8003f68:	bf00      	nop
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr
 8003f70:	20000080 	.word	0x20000080
 8003f74:	20000cb4 	.word	0x20000cb4

08003f78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003f7c:	4b02      	ldr	r3, [pc, #8]	; (8003f88 <HAL_GetTick+0x10>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bc80      	pop	{r7}
 8003f86:	4770      	bx	lr
 8003f88:	20000cb4 	.word	0x20000cb4

08003f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f94:	f7ff fff0 	bl	8003f78 <HAL_GetTick>
 8003f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa4:	d005      	beq.n	8003fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <HAL_Delay+0x44>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4413      	add	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fb2:	bf00      	nop
 8003fb4:	f7ff ffe0 	bl	8003f78 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d8f7      	bhi.n	8003fb4 <HAL_Delay+0x28>
  {
  }
}
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	20000080 	.word	0x20000080

08003fd4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e0be      	b.n	8004174 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d109      	bne.n	8004018 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7ff fd90 	bl	8003b38 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 faff 	bl	800461c <ADC_ConversionStop_Disable>
 800401e:	4603      	mov	r3, r0
 8004020:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b00      	cmp	r3, #0
 800402c:	f040 8099 	bne.w	8004162 <HAL_ADC_Init+0x18e>
 8004030:	7dfb      	ldrb	r3, [r7, #23]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f040 8095 	bne.w	8004162 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004040:	f023 0302 	bic.w	r3, r3, #2
 8004044:	f043 0202 	orr.w	r2, r3, #2
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004054:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	7b1b      	ldrb	r3, [r3, #12]
 800405a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800405c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	4313      	orrs	r3, r2
 8004062:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800406c:	d003      	beq.n	8004076 <HAL_ADC_Init+0xa2>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d102      	bne.n	800407c <HAL_ADC_Init+0xa8>
 8004076:	f44f 7380 	mov.w	r3, #256	; 0x100
 800407a:	e000      	b.n	800407e <HAL_ADC_Init+0xaa>
 800407c:	2300      	movs	r3, #0
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7d1b      	ldrb	r3, [r3, #20]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d119      	bne.n	80040c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	7b1b      	ldrb	r3, [r3, #12]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d109      	bne.n	80040a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	3b01      	subs	r3, #1
 800409a:	035a      	lsls	r2, r3, #13
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	4313      	orrs	r3, r2
 80040a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	e00b      	b.n	80040c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ac:	f043 0220 	orr.w	r2, r3, #32
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b8:	f043 0201 	orr.w	r2, r3, #1
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	4b28      	ldr	r3, [pc, #160]	; (800417c <HAL_ADC_Init+0x1a8>)
 80040dc:	4013      	ands	r3, r2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6812      	ldr	r2, [r2, #0]
 80040e2:	68b9      	ldr	r1, [r7, #8]
 80040e4:	430b      	orrs	r3, r1
 80040e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040f0:	d003      	beq.n	80040fa <HAL_ADC_Init+0x126>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d104      	bne.n	8004104 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	3b01      	subs	r3, #1
 8004100:	051b      	lsls	r3, r3, #20
 8004102:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	430a      	orrs	r2, r1
 8004116:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689a      	ldr	r2, [r3, #8]
 800411e:	4b18      	ldr	r3, [pc, #96]	; (8004180 <HAL_ADC_Init+0x1ac>)
 8004120:	4013      	ands	r3, r2
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	429a      	cmp	r2, r3
 8004126:	d10b      	bne.n	8004140 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004132:	f023 0303 	bic.w	r3, r3, #3
 8004136:	f043 0201 	orr.w	r2, r3, #1
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800413e:	e018      	b.n	8004172 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004144:	f023 0312 	bic.w	r3, r3, #18
 8004148:	f043 0210 	orr.w	r2, r3, #16
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004154:	f043 0201 	orr.w	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004160:	e007      	b.n	8004172 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004166:	f043 0210 	orr.w	r2, r3, #16
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004172:	7dfb      	ldrb	r3, [r7, #23]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3718      	adds	r7, #24
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	ffe1f7fd 	.word	0xffe1f7fd
 8004180:	ff1f0efe 	.word	0xff1f0efe

08004184 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a64      	ldr	r2, [pc, #400]	; (800432c <HAL_ADC_Start_DMA+0x1a8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d004      	beq.n	80041a8 <HAL_ADC_Start_DMA+0x24>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a63      	ldr	r2, [pc, #396]	; (8004330 <HAL_ADC_Start_DMA+0x1ac>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d106      	bne.n	80041b6 <HAL_ADC_Start_DMA+0x32>
 80041a8:	4b60      	ldr	r3, [pc, #384]	; (800432c <HAL_ADC_Start_DMA+0x1a8>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f040 80b3 	bne.w	800431c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d101      	bne.n	80041c4 <HAL_ADC_Start_DMA+0x40>
 80041c0:	2302      	movs	r3, #2
 80041c2:	e0ae      	b.n	8004322 <HAL_ADC_Start_DMA+0x19e>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 f9cb 	bl	8004568 <ADC_Enable>
 80041d2:	4603      	mov	r3, r0
 80041d4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80041d6:	7dfb      	ldrb	r3, [r7, #23]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f040 809a 	bne.w	8004312 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041e6:	f023 0301 	bic.w	r3, r3, #1
 80041ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a4e      	ldr	r2, [pc, #312]	; (8004330 <HAL_ADC_Start_DMA+0x1ac>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d105      	bne.n	8004208 <HAL_ADC_Start_DMA+0x84>
 80041fc:	4b4b      	ldr	r3, [pc, #300]	; (800432c <HAL_ADC_Start_DMA+0x1a8>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d115      	bne.n	8004234 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800421e:	2b00      	cmp	r3, #0
 8004220:	d026      	beq.n	8004270 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004226:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800422a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004232:	e01d      	b.n	8004270 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004238:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a39      	ldr	r2, [pc, #228]	; (800432c <HAL_ADC_Start_DMA+0x1a8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d004      	beq.n	8004254 <HAL_ADC_Start_DMA+0xd0>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a38      	ldr	r2, [pc, #224]	; (8004330 <HAL_ADC_Start_DMA+0x1ac>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d10d      	bne.n	8004270 <HAL_ADC_Start_DMA+0xec>
 8004254:	4b35      	ldr	r3, [pc, #212]	; (800432c <HAL_ADC_Start_DMA+0x1a8>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800425c:	2b00      	cmp	r3, #0
 800425e:	d007      	beq.n	8004270 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004264:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004268:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004274:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d006      	beq.n	800428a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004280:	f023 0206 	bic.w	r2, r3, #6
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	62da      	str	r2, [r3, #44]	; 0x2c
 8004288:	e002      	b.n	8004290 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	4a25      	ldr	r2, [pc, #148]	; (8004334 <HAL_ADC_Start_DMA+0x1b0>)
 800429e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	4a24      	ldr	r2, [pc, #144]	; (8004338 <HAL_ADC_Start_DMA+0x1b4>)
 80042a6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	4a23      	ldr	r2, [pc, #140]	; (800433c <HAL_ADC_Start_DMA+0x1b8>)
 80042ae:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f06f 0202 	mvn.w	r2, #2
 80042b8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6a18      	ldr	r0, [r3, #32]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	334c      	adds	r3, #76	; 0x4c
 80042d4:	4619      	mov	r1, r3
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f000 fbaf 	bl	8004a3c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80042e8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80042ec:	d108      	bne.n	8004300 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80042fc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80042fe:	e00f      	b.n	8004320 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800430e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004310:	e006      	b.n	8004320 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800431a:	e001      	b.n	8004320 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004320:	7dfb      	ldrb	r3, [r7, #23]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3718      	adds	r7, #24
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	40012400 	.word	0x40012400
 8004330:	40012800 	.word	0x40012800
 8004334:	0800469f 	.word	0x0800469f
 8004338:	0800471b 	.word	0x0800471b
 800433c:	08004737 	.word	0x08004737

08004340 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	bc80      	pop	{r7}
 8004350:	4770      	bx	lr

08004352 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004352:	b480      	push	{r7}
 8004354:	b083      	sub	sp, #12
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	bc80      	pop	{r7}
 8004362:	4770      	bx	lr

08004364 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004364:	b480      	push	{r7}
 8004366:	b083      	sub	sp, #12
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	bc80      	pop	{r7}
 8004374:	4770      	bx	lr
	...

08004378 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004382:	2300      	movs	r3, #0
 8004384:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004386:	2300      	movs	r3, #0
 8004388:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_ADC_ConfigChannel+0x20>
 8004394:	2302      	movs	r3, #2
 8004396:	e0dc      	b.n	8004552 <HAL_ADC_ConfigChannel+0x1da>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	2b06      	cmp	r3, #6
 80043a6:	d81c      	bhi.n	80043e2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	4613      	mov	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4413      	add	r3, r2
 80043b8:	3b05      	subs	r3, #5
 80043ba:	221f      	movs	r2, #31
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	4019      	ands	r1, r3
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	6818      	ldr	r0, [r3, #0]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	3b05      	subs	r3, #5
 80043d4:	fa00 f203 	lsl.w	r2, r0, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	635a      	str	r2, [r3, #52]	; 0x34
 80043e0:	e03c      	b.n	800445c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b0c      	cmp	r3, #12
 80043e8:	d81c      	bhi.n	8004424 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	4613      	mov	r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	4413      	add	r3, r2
 80043fa:	3b23      	subs	r3, #35	; 0x23
 80043fc:	221f      	movs	r2, #31
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	43db      	mvns	r3, r3
 8004404:	4019      	ands	r1, r3
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	6818      	ldr	r0, [r3, #0]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	3b23      	subs	r3, #35	; 0x23
 8004416:	fa00 f203 	lsl.w	r2, r0, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	430a      	orrs	r2, r1
 8004420:	631a      	str	r2, [r3, #48]	; 0x30
 8004422:	e01b      	b.n	800445c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	4613      	mov	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4413      	add	r3, r2
 8004434:	3b41      	subs	r3, #65	; 0x41
 8004436:	221f      	movs	r2, #31
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	43db      	mvns	r3, r3
 800443e:	4019      	ands	r1, r3
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	3b41      	subs	r3, #65	; 0x41
 8004450:	fa00 f203 	lsl.w	r2, r0, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	430a      	orrs	r2, r1
 800445a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b09      	cmp	r3, #9
 8004462:	d91c      	bls.n	800449e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68d9      	ldr	r1, [r3, #12]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	4613      	mov	r3, r2
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	4413      	add	r3, r2
 8004474:	3b1e      	subs	r3, #30
 8004476:	2207      	movs	r2, #7
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	43db      	mvns	r3, r3
 800447e:	4019      	ands	r1, r3
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6898      	ldr	r0, [r3, #8]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4613      	mov	r3, r2
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	4413      	add	r3, r2
 800448e:	3b1e      	subs	r3, #30
 8004490:	fa00 f203 	lsl.w	r2, r0, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	60da      	str	r2, [r3, #12]
 800449c:	e019      	b.n	80044d2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6919      	ldr	r1, [r3, #16]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4613      	mov	r3, r2
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	4413      	add	r3, r2
 80044ae:	2207      	movs	r2, #7
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	4019      	ands	r1, r3
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	6898      	ldr	r0, [r3, #8]
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	4613      	mov	r3, r2
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	4413      	add	r3, r2
 80044c6:	fa00 f203 	lsl.w	r2, r0, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b10      	cmp	r3, #16
 80044d8:	d003      	beq.n	80044e2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80044de:	2b11      	cmp	r3, #17
 80044e0:	d132      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a1d      	ldr	r2, [pc, #116]	; (800455c <HAL_ADC_ConfigChannel+0x1e4>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d125      	bne.n	8004538 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d126      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004508:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b10      	cmp	r3, #16
 8004510:	d11a      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004512:	4b13      	ldr	r3, [pc, #76]	; (8004560 <HAL_ADC_ConfigChannel+0x1e8>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a13      	ldr	r2, [pc, #76]	; (8004564 <HAL_ADC_ConfigChannel+0x1ec>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	0c9a      	lsrs	r2, r3, #18
 800451e:	4613      	mov	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	4413      	add	r3, r2
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004528:	e002      	b.n	8004530 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	3b01      	subs	r3, #1
 800452e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1f9      	bne.n	800452a <HAL_ADC_ConfigChannel+0x1b2>
 8004536:	e007      	b.n	8004548 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453c:	f043 0220 	orr.w	r2, r3, #32
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004550:	7bfb      	ldrb	r3, [r7, #15]
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	bc80      	pop	{r7}
 800455a:	4770      	bx	lr
 800455c:	40012400 	.word	0x40012400
 8004560:	20000078 	.word	0x20000078
 8004564:	431bde83 	.word	0x431bde83

08004568 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	2b01      	cmp	r3, #1
 8004584:	d040      	beq.n	8004608 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	689a      	ldr	r2, [r3, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f042 0201 	orr.w	r2, r2, #1
 8004594:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004596:	4b1f      	ldr	r3, [pc, #124]	; (8004614 <ADC_Enable+0xac>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a1f      	ldr	r2, [pc, #124]	; (8004618 <ADC_Enable+0xb0>)
 800459c:	fba2 2303 	umull	r2, r3, r2, r3
 80045a0:	0c9b      	lsrs	r3, r3, #18
 80045a2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80045a4:	e002      	b.n	80045ac <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1f9      	bne.n	80045a6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80045b2:	f7ff fce1 	bl	8003f78 <HAL_GetTick>
 80045b6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80045b8:	e01f      	b.n	80045fa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045ba:	f7ff fcdd 	bl	8003f78 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d918      	bls.n	80045fa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d011      	beq.n	80045fa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045da:	f043 0210 	orr.w	r2, r3, #16
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e6:	f043 0201 	orr.w	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e007      	b.n	800460a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b01      	cmp	r3, #1
 8004606:	d1d8      	bne.n	80045ba <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000078 	.word	0x20000078
 8004618:	431bde83 	.word	0x431bde83

0800461c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b01      	cmp	r3, #1
 8004634:	d12e      	bne.n	8004694 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 0201 	bic.w	r2, r2, #1
 8004644:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004646:	f7ff fc97 	bl	8003f78 <HAL_GetTick>
 800464a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800464c:	e01b      	b.n	8004686 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800464e:	f7ff fc93 	bl	8003f78 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d914      	bls.n	8004686 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b01      	cmp	r3, #1
 8004668:	d10d      	bne.n	8004686 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466e:	f043 0210 	orr.w	r2, r3, #16
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467a:	f043 0201 	orr.w	r2, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e007      	b.n	8004696 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b01      	cmp	r3, #1
 8004692:	d0dc      	beq.n	800464e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b084      	sub	sp, #16
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d127      	bne.n	8004708 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046bc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80046ce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80046d2:	d115      	bne.n	8004700 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d111      	bne.n	8004700 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d105      	bne.n	8004700 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f8:	f043 0201 	orr.w	r2, r3, #1
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f7ff fe1d 	bl	8004340 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004706:	e004      	b.n	8004712 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	4798      	blx	r3
}
 8004712:	bf00      	nop
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b084      	sub	sp, #16
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004726:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004728:	68f8      	ldr	r0, [r7, #12]
 800472a:	f7ff fe12 	bl	8004352 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800472e:	bf00      	nop
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b084      	sub	sp, #16
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004748:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004754:	f043 0204 	orr.w	r2, r3, #4
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f7ff fe01 	bl	8004364 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004762:	bf00      	nop
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
	...

0800476c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f003 0307 	and.w	r3, r3, #7
 800477a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <__NVIC_SetPriorityGrouping+0x44>)
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004788:	4013      	ands	r3, r2
 800478a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800479c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800479e:	4a04      	ldr	r2, [pc, #16]	; (80047b0 <__NVIC_SetPriorityGrouping+0x44>)
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	60d3      	str	r3, [r2, #12]
}
 80047a4:	bf00      	nop
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	e000ed00 	.word	0xe000ed00

080047b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047b8:	4b04      	ldr	r3, [pc, #16]	; (80047cc <__NVIC_GetPriorityGrouping+0x18>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	0a1b      	lsrs	r3, r3, #8
 80047be:	f003 0307 	and.w	r3, r3, #7
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bc80      	pop	{r7}
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	e000ed00 	.word	0xe000ed00

080047d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	db0b      	blt.n	80047fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047e2:	79fb      	ldrb	r3, [r7, #7]
 80047e4:	f003 021f 	and.w	r2, r3, #31
 80047e8:	4906      	ldr	r1, [pc, #24]	; (8004804 <__NVIC_EnableIRQ+0x34>)
 80047ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ee:	095b      	lsrs	r3, r3, #5
 80047f0:	2001      	movs	r0, #1
 80047f2:	fa00 f202 	lsl.w	r2, r0, r2
 80047f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	e000e100 	.word	0xe000e100

08004808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	4603      	mov	r3, r0
 8004810:	6039      	str	r1, [r7, #0]
 8004812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004818:	2b00      	cmp	r3, #0
 800481a:	db0a      	blt.n	8004832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	b2da      	uxtb	r2, r3
 8004820:	490c      	ldr	r1, [pc, #48]	; (8004854 <__NVIC_SetPriority+0x4c>)
 8004822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004826:	0112      	lsls	r2, r2, #4
 8004828:	b2d2      	uxtb	r2, r2
 800482a:	440b      	add	r3, r1
 800482c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004830:	e00a      	b.n	8004848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	b2da      	uxtb	r2, r3
 8004836:	4908      	ldr	r1, [pc, #32]	; (8004858 <__NVIC_SetPriority+0x50>)
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	f003 030f 	and.w	r3, r3, #15
 800483e:	3b04      	subs	r3, #4
 8004840:	0112      	lsls	r2, r2, #4
 8004842:	b2d2      	uxtb	r2, r2
 8004844:	440b      	add	r3, r1
 8004846:	761a      	strb	r2, [r3, #24]
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	bc80      	pop	{r7}
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop
 8004854:	e000e100 	.word	0xe000e100
 8004858:	e000ed00 	.word	0xe000ed00

0800485c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800485c:	b480      	push	{r7}
 800485e:	b089      	sub	sp, #36	; 0x24
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	f1c3 0307 	rsb	r3, r3, #7
 8004876:	2b04      	cmp	r3, #4
 8004878:	bf28      	it	cs
 800487a:	2304      	movcs	r3, #4
 800487c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	3304      	adds	r3, #4
 8004882:	2b06      	cmp	r3, #6
 8004884:	d902      	bls.n	800488c <NVIC_EncodePriority+0x30>
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	3b03      	subs	r3, #3
 800488a:	e000      	b.n	800488e <NVIC_EncodePriority+0x32>
 800488c:	2300      	movs	r3, #0
 800488e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004890:	f04f 32ff 	mov.w	r2, #4294967295
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	43da      	mvns	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	401a      	ands	r2, r3
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048a4:	f04f 31ff 	mov.w	r1, #4294967295
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	fa01 f303 	lsl.w	r3, r1, r3
 80048ae:	43d9      	mvns	r1, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048b4:	4313      	orrs	r3, r2
         );
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3724      	adds	r7, #36	; 0x24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr

080048c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3b01      	subs	r3, #1
 80048cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048d0:	d301      	bcc.n	80048d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048d2:	2301      	movs	r3, #1
 80048d4:	e00f      	b.n	80048f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048d6:	4a0a      	ldr	r2, [pc, #40]	; (8004900 <SysTick_Config+0x40>)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	3b01      	subs	r3, #1
 80048dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048de:	210f      	movs	r1, #15
 80048e0:	f04f 30ff 	mov.w	r0, #4294967295
 80048e4:	f7ff ff90 	bl	8004808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048e8:	4b05      	ldr	r3, [pc, #20]	; (8004900 <SysTick_Config+0x40>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ee:	4b04      	ldr	r3, [pc, #16]	; (8004900 <SysTick_Config+0x40>)
 80048f0:	2207      	movs	r2, #7
 80048f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	e000e010 	.word	0xe000e010

08004904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f7ff ff2d 	bl	800476c <__NVIC_SetPriorityGrouping>
}
 8004912:	bf00      	nop
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800491a:	b580      	push	{r7, lr}
 800491c:	b086      	sub	sp, #24
 800491e:	af00      	add	r7, sp, #0
 8004920:	4603      	mov	r3, r0
 8004922:	60b9      	str	r1, [r7, #8]
 8004924:	607a      	str	r2, [r7, #4]
 8004926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004928:	2300      	movs	r3, #0
 800492a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800492c:	f7ff ff42 	bl	80047b4 <__NVIC_GetPriorityGrouping>
 8004930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	6978      	ldr	r0, [r7, #20]
 8004938:	f7ff ff90 	bl	800485c <NVIC_EncodePriority>
 800493c:	4602      	mov	r2, r0
 800493e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004942:	4611      	mov	r1, r2
 8004944:	4618      	mov	r0, r3
 8004946:	f7ff ff5f 	bl	8004808 <__NVIC_SetPriority>
}
 800494a:	bf00      	nop
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	4603      	mov	r3, r0
 800495a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800495c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004960:	4618      	mov	r0, r3
 8004962:	f7ff ff35 	bl	80047d0 <__NVIC_EnableIRQ>
}
 8004966:	bf00      	nop
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800496e:	b580      	push	{r7, lr}
 8004970:	b082      	sub	sp, #8
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7ff ffa2 	bl	80048c0 <SysTick_Config>
 800497c:	4603      	mov	r3, r0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e043      	b.n	8004a26 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	461a      	mov	r2, r3
 80049a4:	4b22      	ldr	r3, [pc, #136]	; (8004a30 <HAL_DMA_Init+0xa8>)
 80049a6:	4413      	add	r3, r2
 80049a8:	4a22      	ldr	r2, [pc, #136]	; (8004a34 <HAL_DMA_Init+0xac>)
 80049aa:	fba2 2303 	umull	r2, r3, r2, r3
 80049ae:	091b      	lsrs	r3, r3, #4
 80049b0:	009a      	lsls	r2, r3, #2
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a1f      	ldr	r2, [pc, #124]	; (8004a38 <HAL_DMA_Init+0xb0>)
 80049ba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80049d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80049d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80049e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr
 8004a30:	bffdfff8 	.word	0xbffdfff8
 8004a34:	cccccccd 	.word	0xcccccccd
 8004a38:	40020000 	.word	0x40020000

08004a3c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
 8004a48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_DMA_Start_IT+0x20>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e04a      	b.n	8004af2 <HAL_DMA_Start_IT+0xb6>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d13a      	bne.n	8004ae4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2202      	movs	r2, #2
 8004a72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f022 0201 	bic.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 f9ae 	bl	8004df4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 020e 	orr.w	r2, r2, #14
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	e00f      	b.n	8004ad2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 0204 	bic.w	r2, r2, #4
 8004ac0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f042 020a 	orr.w	r2, r2, #10
 8004ad0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f042 0201 	orr.w	r2, r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	e005      	b.n	8004af0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004aec:	2302      	movs	r3, #2
 8004aee:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3718      	adds	r7, #24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d005      	beq.n	8004b1e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2204      	movs	r2, #4
 8004b16:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	73fb      	strb	r3, [r7, #15]
 8004b1c:	e051      	b.n	8004bc2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 020e 	bic.w	r2, r2, #14
 8004b2c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f022 0201 	bic.w	r2, r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a22      	ldr	r2, [pc, #136]	; (8004bcc <HAL_DMA_Abort_IT+0xd0>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d029      	beq.n	8004b9c <HAL_DMA_Abort_IT+0xa0>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a20      	ldr	r2, [pc, #128]	; (8004bd0 <HAL_DMA_Abort_IT+0xd4>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d022      	beq.n	8004b98 <HAL_DMA_Abort_IT+0x9c>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1f      	ldr	r2, [pc, #124]	; (8004bd4 <HAL_DMA_Abort_IT+0xd8>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d01a      	beq.n	8004b92 <HAL_DMA_Abort_IT+0x96>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a1d      	ldr	r2, [pc, #116]	; (8004bd8 <HAL_DMA_Abort_IT+0xdc>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d012      	beq.n	8004b8c <HAL_DMA_Abort_IT+0x90>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a1c      	ldr	r2, [pc, #112]	; (8004bdc <HAL_DMA_Abort_IT+0xe0>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d00a      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x8a>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a1a      	ldr	r2, [pc, #104]	; (8004be0 <HAL_DMA_Abort_IT+0xe4>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d102      	bne.n	8004b80 <HAL_DMA_Abort_IT+0x84>
 8004b7a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004b7e:	e00e      	b.n	8004b9e <HAL_DMA_Abort_IT+0xa2>
 8004b80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b84:	e00b      	b.n	8004b9e <HAL_DMA_Abort_IT+0xa2>
 8004b86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b8a:	e008      	b.n	8004b9e <HAL_DMA_Abort_IT+0xa2>
 8004b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b90:	e005      	b.n	8004b9e <HAL_DMA_Abort_IT+0xa2>
 8004b92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b96:	e002      	b.n	8004b9e <HAL_DMA_Abort_IT+0xa2>
 8004b98:	2310      	movs	r3, #16
 8004b9a:	e000      	b.n	8004b9e <HAL_DMA_Abort_IT+0xa2>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	4a11      	ldr	r2, [pc, #68]	; (8004be4 <HAL_DMA_Abort_IT+0xe8>)
 8004ba0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	4798      	blx	r3
    } 
  }
  return status;
 8004bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40020008 	.word	0x40020008
 8004bd0:	4002001c 	.word	0x4002001c
 8004bd4:	40020030 	.word	0x40020030
 8004bd8:	40020044 	.word	0x40020044
 8004bdc:	40020058 	.word	0x40020058
 8004be0:	4002006c 	.word	0x4002006c
 8004be4:	40020000 	.word	0x40020000

08004be8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c04:	2204      	movs	r2, #4
 8004c06:	409a      	lsls	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d04f      	beq.n	8004cb0 <HAL_DMA_IRQHandler+0xc8>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f003 0304 	and.w	r3, r3, #4
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d04a      	beq.n	8004cb0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d107      	bne.n	8004c38 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f022 0204 	bic.w	r2, r2, #4
 8004c36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a66      	ldr	r2, [pc, #408]	; (8004dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d029      	beq.n	8004c96 <HAL_DMA_IRQHandler+0xae>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a65      	ldr	r2, [pc, #404]	; (8004ddc <HAL_DMA_IRQHandler+0x1f4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d022      	beq.n	8004c92 <HAL_DMA_IRQHandler+0xaa>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a63      	ldr	r2, [pc, #396]	; (8004de0 <HAL_DMA_IRQHandler+0x1f8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d01a      	beq.n	8004c8c <HAL_DMA_IRQHandler+0xa4>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a62      	ldr	r2, [pc, #392]	; (8004de4 <HAL_DMA_IRQHandler+0x1fc>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d012      	beq.n	8004c86 <HAL_DMA_IRQHandler+0x9e>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a60      	ldr	r2, [pc, #384]	; (8004de8 <HAL_DMA_IRQHandler+0x200>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d00a      	beq.n	8004c80 <HAL_DMA_IRQHandler+0x98>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a5f      	ldr	r2, [pc, #380]	; (8004dec <HAL_DMA_IRQHandler+0x204>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d102      	bne.n	8004c7a <HAL_DMA_IRQHandler+0x92>
 8004c74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004c78:	e00e      	b.n	8004c98 <HAL_DMA_IRQHandler+0xb0>
 8004c7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004c7e:	e00b      	b.n	8004c98 <HAL_DMA_IRQHandler+0xb0>
 8004c80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004c84:	e008      	b.n	8004c98 <HAL_DMA_IRQHandler+0xb0>
 8004c86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c8a:	e005      	b.n	8004c98 <HAL_DMA_IRQHandler+0xb0>
 8004c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c90:	e002      	b.n	8004c98 <HAL_DMA_IRQHandler+0xb0>
 8004c92:	2340      	movs	r3, #64	; 0x40
 8004c94:	e000      	b.n	8004c98 <HAL_DMA_IRQHandler+0xb0>
 8004c96:	2304      	movs	r3, #4
 8004c98:	4a55      	ldr	r2, [pc, #340]	; (8004df0 <HAL_DMA_IRQHandler+0x208>)
 8004c9a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f000 8094 	beq.w	8004dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004cae:	e08e      	b.n	8004dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	409a      	lsls	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d056      	beq.n	8004d6e <HAL_DMA_IRQHandler+0x186>
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d051      	beq.n	8004d6e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10b      	bne.n	8004cf0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 020a 	bic.w	r2, r2, #10
 8004ce6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a38      	ldr	r2, [pc, #224]	; (8004dd8 <HAL_DMA_IRQHandler+0x1f0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d029      	beq.n	8004d4e <HAL_DMA_IRQHandler+0x166>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a37      	ldr	r2, [pc, #220]	; (8004ddc <HAL_DMA_IRQHandler+0x1f4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d022      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x162>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a35      	ldr	r2, [pc, #212]	; (8004de0 <HAL_DMA_IRQHandler+0x1f8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d01a      	beq.n	8004d44 <HAL_DMA_IRQHandler+0x15c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a34      	ldr	r2, [pc, #208]	; (8004de4 <HAL_DMA_IRQHandler+0x1fc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d012      	beq.n	8004d3e <HAL_DMA_IRQHandler+0x156>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a32      	ldr	r2, [pc, #200]	; (8004de8 <HAL_DMA_IRQHandler+0x200>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00a      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x150>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a31      	ldr	r2, [pc, #196]	; (8004dec <HAL_DMA_IRQHandler+0x204>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d102      	bne.n	8004d32 <HAL_DMA_IRQHandler+0x14a>
 8004d2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d30:	e00e      	b.n	8004d50 <HAL_DMA_IRQHandler+0x168>
 8004d32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d36:	e00b      	b.n	8004d50 <HAL_DMA_IRQHandler+0x168>
 8004d38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d3c:	e008      	b.n	8004d50 <HAL_DMA_IRQHandler+0x168>
 8004d3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d42:	e005      	b.n	8004d50 <HAL_DMA_IRQHandler+0x168>
 8004d44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d48:	e002      	b.n	8004d50 <HAL_DMA_IRQHandler+0x168>
 8004d4a:	2320      	movs	r3, #32
 8004d4c:	e000      	b.n	8004d50 <HAL_DMA_IRQHandler+0x168>
 8004d4e:	2302      	movs	r3, #2
 8004d50:	4a27      	ldr	r2, [pc, #156]	; (8004df0 <HAL_DMA_IRQHandler+0x208>)
 8004d52:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d034      	beq.n	8004dce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004d6c:	e02f      	b.n	8004dce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	2208      	movs	r2, #8
 8004d74:	409a      	lsls	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d028      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x1e8>
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d023      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 020e 	bic.w	r2, r2, #14
 8004d96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da0:	2101      	movs	r1, #1
 8004da2:	fa01 f202 	lsl.w	r2, r1, r2
 8004da6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d004      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	4798      	blx	r3
    }
  }
  return;
 8004dce:	bf00      	nop
 8004dd0:	bf00      	nop
}
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	40020008 	.word	0x40020008
 8004ddc:	4002001c 	.word	0x4002001c
 8004de0:	40020030 	.word	0x40020030
 8004de4:	40020044 	.word	0x40020044
 8004de8:	40020058 	.word	0x40020058
 8004dec:	4002006c 	.word	0x4002006c
 8004df0:	40020000 	.word	0x40020000

08004df4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2b10      	cmp	r3, #16
 8004e20:	d108      	bne.n	8004e34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004e32:	e007      	b.n	8004e44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	60da      	str	r2, [r3, #12]
}
 8004e44:	bf00      	nop
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr
	...

08004e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b08b      	sub	sp, #44	; 0x2c
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e62:	e169      	b.n	8005138 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004e64:	2201      	movs	r2, #1
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69fa      	ldr	r2, [r7, #28]
 8004e74:	4013      	ands	r3, r2
 8004e76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	f040 8158 	bne.w	8005132 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4a9a      	ldr	r2, [pc, #616]	; (80050f0 <HAL_GPIO_Init+0x2a0>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d05e      	beq.n	8004f4a <HAL_GPIO_Init+0xfa>
 8004e8c:	4a98      	ldr	r2, [pc, #608]	; (80050f0 <HAL_GPIO_Init+0x2a0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d875      	bhi.n	8004f7e <HAL_GPIO_Init+0x12e>
 8004e92:	4a98      	ldr	r2, [pc, #608]	; (80050f4 <HAL_GPIO_Init+0x2a4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d058      	beq.n	8004f4a <HAL_GPIO_Init+0xfa>
 8004e98:	4a96      	ldr	r2, [pc, #600]	; (80050f4 <HAL_GPIO_Init+0x2a4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d86f      	bhi.n	8004f7e <HAL_GPIO_Init+0x12e>
 8004e9e:	4a96      	ldr	r2, [pc, #600]	; (80050f8 <HAL_GPIO_Init+0x2a8>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d052      	beq.n	8004f4a <HAL_GPIO_Init+0xfa>
 8004ea4:	4a94      	ldr	r2, [pc, #592]	; (80050f8 <HAL_GPIO_Init+0x2a8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d869      	bhi.n	8004f7e <HAL_GPIO_Init+0x12e>
 8004eaa:	4a94      	ldr	r2, [pc, #592]	; (80050fc <HAL_GPIO_Init+0x2ac>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d04c      	beq.n	8004f4a <HAL_GPIO_Init+0xfa>
 8004eb0:	4a92      	ldr	r2, [pc, #584]	; (80050fc <HAL_GPIO_Init+0x2ac>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d863      	bhi.n	8004f7e <HAL_GPIO_Init+0x12e>
 8004eb6:	4a92      	ldr	r2, [pc, #584]	; (8005100 <HAL_GPIO_Init+0x2b0>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d046      	beq.n	8004f4a <HAL_GPIO_Init+0xfa>
 8004ebc:	4a90      	ldr	r2, [pc, #576]	; (8005100 <HAL_GPIO_Init+0x2b0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d85d      	bhi.n	8004f7e <HAL_GPIO_Init+0x12e>
 8004ec2:	2b12      	cmp	r3, #18
 8004ec4:	d82a      	bhi.n	8004f1c <HAL_GPIO_Init+0xcc>
 8004ec6:	2b12      	cmp	r3, #18
 8004ec8:	d859      	bhi.n	8004f7e <HAL_GPIO_Init+0x12e>
 8004eca:	a201      	add	r2, pc, #4	; (adr r2, 8004ed0 <HAL_GPIO_Init+0x80>)
 8004ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed0:	08004f4b 	.word	0x08004f4b
 8004ed4:	08004f25 	.word	0x08004f25
 8004ed8:	08004f37 	.word	0x08004f37
 8004edc:	08004f79 	.word	0x08004f79
 8004ee0:	08004f7f 	.word	0x08004f7f
 8004ee4:	08004f7f 	.word	0x08004f7f
 8004ee8:	08004f7f 	.word	0x08004f7f
 8004eec:	08004f7f 	.word	0x08004f7f
 8004ef0:	08004f7f 	.word	0x08004f7f
 8004ef4:	08004f7f 	.word	0x08004f7f
 8004ef8:	08004f7f 	.word	0x08004f7f
 8004efc:	08004f7f 	.word	0x08004f7f
 8004f00:	08004f7f 	.word	0x08004f7f
 8004f04:	08004f7f 	.word	0x08004f7f
 8004f08:	08004f7f 	.word	0x08004f7f
 8004f0c:	08004f7f 	.word	0x08004f7f
 8004f10:	08004f7f 	.word	0x08004f7f
 8004f14:	08004f2d 	.word	0x08004f2d
 8004f18:	08004f41 	.word	0x08004f41
 8004f1c:	4a79      	ldr	r2, [pc, #484]	; (8005104 <HAL_GPIO_Init+0x2b4>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d013      	beq.n	8004f4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004f22:	e02c      	b.n	8004f7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	623b      	str	r3, [r7, #32]
          break;
 8004f2a:	e029      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	3304      	adds	r3, #4
 8004f32:	623b      	str	r3, [r7, #32]
          break;
 8004f34:	e024      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	3308      	adds	r3, #8
 8004f3c:	623b      	str	r3, [r7, #32]
          break;
 8004f3e:	e01f      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	330c      	adds	r3, #12
 8004f46:	623b      	str	r3, [r7, #32]
          break;
 8004f48:	e01a      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d102      	bne.n	8004f58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004f52:	2304      	movs	r3, #4
 8004f54:	623b      	str	r3, [r7, #32]
          break;
 8004f56:	e013      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d105      	bne.n	8004f6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004f60:	2308      	movs	r3, #8
 8004f62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69fa      	ldr	r2, [r7, #28]
 8004f68:	611a      	str	r2, [r3, #16]
          break;
 8004f6a:	e009      	b.n	8004f80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004f6c:	2308      	movs	r3, #8
 8004f6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	615a      	str	r2, [r3, #20]
          break;
 8004f76:	e003      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	623b      	str	r3, [r7, #32]
          break;
 8004f7c:	e000      	b.n	8004f80 <HAL_GPIO_Init+0x130>
          break;
 8004f7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	2bff      	cmp	r3, #255	; 0xff
 8004f84:	d801      	bhi.n	8004f8a <HAL_GPIO_Init+0x13a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	e001      	b.n	8004f8e <HAL_GPIO_Init+0x13e>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	3304      	adds	r3, #4
 8004f8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	2bff      	cmp	r3, #255	; 0xff
 8004f94:	d802      	bhi.n	8004f9c <HAL_GPIO_Init+0x14c>
 8004f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	e002      	b.n	8004fa2 <HAL_GPIO_Init+0x152>
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9e:	3b08      	subs	r3, #8
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	210f      	movs	r1, #15
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb0:	43db      	mvns	r3, r3
 8004fb2:	401a      	ands	r2, r3
 8004fb4:	6a39      	ldr	r1, [r7, #32]
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fbc:	431a      	orrs	r2, r3
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 80b1 	beq.w	8005132 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004fd0:	4b4d      	ldr	r3, [pc, #308]	; (8005108 <HAL_GPIO_Init+0x2b8>)
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	4a4c      	ldr	r2, [pc, #304]	; (8005108 <HAL_GPIO_Init+0x2b8>)
 8004fd6:	f043 0301 	orr.w	r3, r3, #1
 8004fda:	6193      	str	r3, [r2, #24]
 8004fdc:	4b4a      	ldr	r3, [pc, #296]	; (8005108 <HAL_GPIO_Init+0x2b8>)
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004fe8:	4a48      	ldr	r2, [pc, #288]	; (800510c <HAL_GPIO_Init+0x2bc>)
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	089b      	lsrs	r3, r3, #2
 8004fee:	3302      	adds	r3, #2
 8004ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ff4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	f003 0303 	and.w	r3, r3, #3
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	220f      	movs	r2, #15
 8005000:	fa02 f303 	lsl.w	r3, r2, r3
 8005004:	43db      	mvns	r3, r3
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4013      	ands	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a40      	ldr	r2, [pc, #256]	; (8005110 <HAL_GPIO_Init+0x2c0>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d013      	beq.n	800503c <HAL_GPIO_Init+0x1ec>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a3f      	ldr	r2, [pc, #252]	; (8005114 <HAL_GPIO_Init+0x2c4>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d00d      	beq.n	8005038 <HAL_GPIO_Init+0x1e8>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a3e      	ldr	r2, [pc, #248]	; (8005118 <HAL_GPIO_Init+0x2c8>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d007      	beq.n	8005034 <HAL_GPIO_Init+0x1e4>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a3d      	ldr	r2, [pc, #244]	; (800511c <HAL_GPIO_Init+0x2cc>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d101      	bne.n	8005030 <HAL_GPIO_Init+0x1e0>
 800502c:	2303      	movs	r3, #3
 800502e:	e006      	b.n	800503e <HAL_GPIO_Init+0x1ee>
 8005030:	2304      	movs	r3, #4
 8005032:	e004      	b.n	800503e <HAL_GPIO_Init+0x1ee>
 8005034:	2302      	movs	r3, #2
 8005036:	e002      	b.n	800503e <HAL_GPIO_Init+0x1ee>
 8005038:	2301      	movs	r3, #1
 800503a:	e000      	b.n	800503e <HAL_GPIO_Init+0x1ee>
 800503c:	2300      	movs	r3, #0
 800503e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005040:	f002 0203 	and.w	r2, r2, #3
 8005044:	0092      	lsls	r2, r2, #2
 8005046:	4093      	lsls	r3, r2
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800504e:	492f      	ldr	r1, [pc, #188]	; (800510c <HAL_GPIO_Init+0x2bc>)
 8005050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005052:	089b      	lsrs	r3, r3, #2
 8005054:	3302      	adds	r3, #2
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d006      	beq.n	8005076 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005068:	4b2d      	ldr	r3, [pc, #180]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	492c      	ldr	r1, [pc, #176]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	4313      	orrs	r3, r2
 8005072:	600b      	str	r3, [r1, #0]
 8005074:	e006      	b.n	8005084 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005076:	4b2a      	ldr	r3, [pc, #168]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	43db      	mvns	r3, r3
 800507e:	4928      	ldr	r1, [pc, #160]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 8005080:	4013      	ands	r3, r2
 8005082:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d006      	beq.n	800509e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005090:	4b23      	ldr	r3, [pc, #140]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	4922      	ldr	r1, [pc, #136]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
 800509c:	e006      	b.n	80050ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800509e:	4b20      	ldr	r3, [pc, #128]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	43db      	mvns	r3, r3
 80050a6:	491e      	ldr	r1, [pc, #120]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050a8:	4013      	ands	r3, r2
 80050aa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d006      	beq.n	80050c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80050b8:	4b19      	ldr	r3, [pc, #100]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	4918      	ldr	r1, [pc, #96]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	608b      	str	r3, [r1, #8]
 80050c4:	e006      	b.n	80050d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80050c6:	4b16      	ldr	r3, [pc, #88]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	43db      	mvns	r3, r3
 80050ce:	4914      	ldr	r1, [pc, #80]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050d0:	4013      	ands	r3, r2
 80050d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d021      	beq.n	8005124 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80050e0:	4b0f      	ldr	r3, [pc, #60]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	490e      	ldr	r1, [pc, #56]	; (8005120 <HAL_GPIO_Init+0x2d0>)
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	60cb      	str	r3, [r1, #12]
 80050ec:	e021      	b.n	8005132 <HAL_GPIO_Init+0x2e2>
 80050ee:	bf00      	nop
 80050f0:	10320000 	.word	0x10320000
 80050f4:	10310000 	.word	0x10310000
 80050f8:	10220000 	.word	0x10220000
 80050fc:	10210000 	.word	0x10210000
 8005100:	10120000 	.word	0x10120000
 8005104:	10110000 	.word	0x10110000
 8005108:	40021000 	.word	0x40021000
 800510c:	40010000 	.word	0x40010000
 8005110:	40010800 	.word	0x40010800
 8005114:	40010c00 	.word	0x40010c00
 8005118:	40011000 	.word	0x40011000
 800511c:	40011400 	.word	0x40011400
 8005120:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005124:	4b0b      	ldr	r3, [pc, #44]	; (8005154 <HAL_GPIO_Init+0x304>)
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	43db      	mvns	r3, r3
 800512c:	4909      	ldr	r1, [pc, #36]	; (8005154 <HAL_GPIO_Init+0x304>)
 800512e:	4013      	ands	r3, r2
 8005130:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005134:	3301      	adds	r3, #1
 8005136:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513e:	fa22 f303 	lsr.w	r3, r2, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	f47f ae8e 	bne.w	8004e64 <HAL_GPIO_Init+0x14>
  }
}
 8005148:	bf00      	nop
 800514a:	bf00      	nop
 800514c:	372c      	adds	r7, #44	; 0x2c
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr
 8005154:	40010400 	.word	0x40010400

08005158 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	460b      	mov	r3, r1
 8005162:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	887b      	ldrh	r3, [r7, #2]
 800516a:	4013      	ands	r3, r2
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005170:	2301      	movs	r3, #1
 8005172:	73fb      	strb	r3, [r7, #15]
 8005174:	e001      	b.n	800517a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005176:	2300      	movs	r3, #0
 8005178:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800517a:	7bfb      	ldrb	r3, [r7, #15]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	bc80      	pop	{r7}
 8005184:	4770      	bx	lr

08005186 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
 800518e:	460b      	mov	r3, r1
 8005190:	807b      	strh	r3, [r7, #2]
 8005192:	4613      	mov	r3, r2
 8005194:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005196:	787b      	ldrb	r3, [r7, #1]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800519c:	887a      	ldrh	r2, [r7, #2]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80051a2:	e003      	b.n	80051ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80051a4:	887b      	ldrh	r3, [r7, #2]
 80051a6:	041a      	lsls	r2, r3, #16
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	611a      	str	r2, [r3, #16]
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bc80      	pop	{r7}
 80051b4:	4770      	bx	lr

080051b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b085      	sub	sp, #20
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	460b      	mov	r3, r1
 80051c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051c8:	887a      	ldrh	r2, [r7, #2]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	4013      	ands	r3, r2
 80051ce:	041a      	lsls	r2, r3, #16
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	43d9      	mvns	r1, r3
 80051d4:	887b      	ldrh	r3, [r7, #2]
 80051d6:	400b      	ands	r3, r1
 80051d8:	431a      	orrs	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	611a      	str	r2, [r3, #16]
}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bc80      	pop	{r7}
 80051e6:	4770      	bx	lr

080051e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	4603      	mov	r3, r0
 80051f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80051f2:	4b08      	ldr	r3, [pc, #32]	; (8005214 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051f4:	695a      	ldr	r2, [r3, #20]
 80051f6:	88fb      	ldrh	r3, [r7, #6]
 80051f8:	4013      	ands	r3, r2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d006      	beq.n	800520c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051fe:	4a05      	ldr	r2, [pc, #20]	; (8005214 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005200:	88fb      	ldrh	r3, [r7, #6]
 8005202:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005204:	88fb      	ldrh	r3, [r7, #6]
 8005206:	4618      	mov	r0, r3
 8005208:	f7fd f9ee 	bl	80025e8 <HAL_GPIO_EXTI_Callback>
  }
}
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	40010400 	.word	0x40010400

08005218 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d101      	bne.n	800522a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e12b      	b.n	8005482 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d106      	bne.n	8005244 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f7fe fce2 	bl	8003c08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2224      	movs	r2, #36	; 0x24
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0201 	bic.w	r2, r2, #1
 800525a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800526a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800527a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800527c:	f003 f8fc 	bl	8008478 <HAL_RCC_GetPCLK1Freq>
 8005280:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	4a81      	ldr	r2, [pc, #516]	; (800548c <HAL_I2C_Init+0x274>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d807      	bhi.n	800529c <HAL_I2C_Init+0x84>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	4a80      	ldr	r2, [pc, #512]	; (8005490 <HAL_I2C_Init+0x278>)
 8005290:	4293      	cmp	r3, r2
 8005292:	bf94      	ite	ls
 8005294:	2301      	movls	r3, #1
 8005296:	2300      	movhi	r3, #0
 8005298:	b2db      	uxtb	r3, r3
 800529a:	e006      	b.n	80052aa <HAL_I2C_Init+0x92>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4a7d      	ldr	r2, [pc, #500]	; (8005494 <HAL_I2C_Init+0x27c>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	bf94      	ite	ls
 80052a4:	2301      	movls	r3, #1
 80052a6:	2300      	movhi	r3, #0
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e0e7      	b.n	8005482 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	4a78      	ldr	r2, [pc, #480]	; (8005498 <HAL_I2C_Init+0x280>)
 80052b6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ba:	0c9b      	lsrs	r3, r3, #18
 80052bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	430a      	orrs	r2, r1
 80052d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	4a6a      	ldr	r2, [pc, #424]	; (800548c <HAL_I2C_Init+0x274>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d802      	bhi.n	80052ec <HAL_I2C_Init+0xd4>
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	3301      	adds	r3, #1
 80052ea:	e009      	b.n	8005300 <HAL_I2C_Init+0xe8>
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80052f2:	fb02 f303 	mul.w	r3, r2, r3
 80052f6:	4a69      	ldr	r2, [pc, #420]	; (800549c <HAL_I2C_Init+0x284>)
 80052f8:	fba2 2303 	umull	r2, r3, r2, r3
 80052fc:	099b      	lsrs	r3, r3, #6
 80052fe:	3301      	adds	r3, #1
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	6812      	ldr	r2, [r2, #0]
 8005304:	430b      	orrs	r3, r1
 8005306:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005312:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	495c      	ldr	r1, [pc, #368]	; (800548c <HAL_I2C_Init+0x274>)
 800531c:	428b      	cmp	r3, r1
 800531e:	d819      	bhi.n	8005354 <HAL_I2C_Init+0x13c>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	1e59      	subs	r1, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	fbb1 f3f3 	udiv	r3, r1, r3
 800532e:	1c59      	adds	r1, r3, #1
 8005330:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005334:	400b      	ands	r3, r1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <HAL_I2C_Init+0x138>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	1e59      	subs	r1, r3, #1
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	fbb1 f3f3 	udiv	r3, r1, r3
 8005348:	3301      	adds	r3, #1
 800534a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800534e:	e051      	b.n	80053f4 <HAL_I2C_Init+0x1dc>
 8005350:	2304      	movs	r3, #4
 8005352:	e04f      	b.n	80053f4 <HAL_I2C_Init+0x1dc>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d111      	bne.n	8005380 <HAL_I2C_Init+0x168>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	1e58      	subs	r0, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6859      	ldr	r1, [r3, #4]
 8005364:	460b      	mov	r3, r1
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	440b      	add	r3, r1
 800536a:	fbb0 f3f3 	udiv	r3, r0, r3
 800536e:	3301      	adds	r3, #1
 8005370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005374:	2b00      	cmp	r3, #0
 8005376:	bf0c      	ite	eq
 8005378:	2301      	moveq	r3, #1
 800537a:	2300      	movne	r3, #0
 800537c:	b2db      	uxtb	r3, r3
 800537e:	e012      	b.n	80053a6 <HAL_I2C_Init+0x18e>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	1e58      	subs	r0, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6859      	ldr	r1, [r3, #4]
 8005388:	460b      	mov	r3, r1
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	440b      	add	r3, r1
 800538e:	0099      	lsls	r1, r3, #2
 8005390:	440b      	add	r3, r1
 8005392:	fbb0 f3f3 	udiv	r3, r0, r3
 8005396:	3301      	adds	r3, #1
 8005398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800539c:	2b00      	cmp	r3, #0
 800539e:	bf0c      	ite	eq
 80053a0:	2301      	moveq	r3, #1
 80053a2:	2300      	movne	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <HAL_I2C_Init+0x196>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e022      	b.n	80053f4 <HAL_I2C_Init+0x1dc>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10e      	bne.n	80053d4 <HAL_I2C_Init+0x1bc>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	1e58      	subs	r0, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6859      	ldr	r1, [r3, #4]
 80053be:	460b      	mov	r3, r1
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	440b      	add	r3, r1
 80053c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80053c8:	3301      	adds	r3, #1
 80053ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053d2:	e00f      	b.n	80053f4 <HAL_I2C_Init+0x1dc>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	1e58      	subs	r0, r3, #1
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6859      	ldr	r1, [r3, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	440b      	add	r3, r1
 80053e2:	0099      	lsls	r1, r3, #2
 80053e4:	440b      	add	r3, r1
 80053e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ea:	3301      	adds	r3, #1
 80053ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	6809      	ldr	r1, [r1, #0]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69da      	ldr	r2, [r3, #28]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005422:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	6911      	ldr	r1, [r2, #16]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	68d2      	ldr	r2, [r2, #12]
 800542e:	4311      	orrs	r1, r2
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6812      	ldr	r2, [r2, #0]
 8005434:	430b      	orrs	r3, r1
 8005436:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	695a      	ldr	r2, [r3, #20]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f042 0201 	orr.w	r2, r2, #1
 8005462:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2220      	movs	r2, #32
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	000186a0 	.word	0x000186a0
 8005490:	001e847f 	.word	0x001e847f
 8005494:	003d08ff 	.word	0x003d08ff
 8005498:	431bde83 	.word	0x431bde83
 800549c:	10624dd3 	.word	0x10624dd3

080054a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b088      	sub	sp, #32
 80054a4:	af02      	add	r7, sp, #8
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	607a      	str	r2, [r7, #4]
 80054aa:	461a      	mov	r2, r3
 80054ac:	460b      	mov	r3, r1
 80054ae:	817b      	strh	r3, [r7, #10]
 80054b0:	4613      	mov	r3, r2
 80054b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054b4:	f7fe fd60 	bl	8003f78 <HAL_GetTick>
 80054b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	2b20      	cmp	r3, #32
 80054c4:	f040 80e0 	bne.w	8005688 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	2319      	movs	r3, #25
 80054ce:	2201      	movs	r2, #1
 80054d0:	4970      	ldr	r1, [pc, #448]	; (8005694 <HAL_I2C_Master_Transmit+0x1f4>)
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 fdb0 	bl	8006038 <I2C_WaitOnFlagUntilTimeout>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80054de:	2302      	movs	r3, #2
 80054e0:	e0d3      	b.n	800568a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d101      	bne.n	80054f0 <HAL_I2C_Master_Transmit+0x50>
 80054ec:	2302      	movs	r3, #2
 80054ee:	e0cc      	b.n	800568a <HAL_I2C_Master_Transmit+0x1ea>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b01      	cmp	r3, #1
 8005504:	d007      	beq.n	8005516 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f042 0201 	orr.w	r2, r2, #1
 8005514:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005524:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2221      	movs	r2, #33	; 0x21
 800552a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2210      	movs	r2, #16
 8005532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	893a      	ldrh	r2, [r7, #8]
 8005546:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554c:	b29a      	uxth	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4a50      	ldr	r2, [pc, #320]	; (8005698 <HAL_I2C_Master_Transmit+0x1f8>)
 8005556:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005558:	8979      	ldrh	r1, [r7, #10]
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	6a3a      	ldr	r2, [r7, #32]
 800555e:	68f8      	ldr	r0, [r7, #12]
 8005560:	f000 fc40 	bl	8005de4 <I2C_MasterRequestWrite>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e08d      	b.n	800568a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800556e:	2300      	movs	r3, #0
 8005570:	613b      	str	r3, [r7, #16]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	613b      	str	r3, [r7, #16]
 8005582:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005584:	e066      	b.n	8005654 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	6a39      	ldr	r1, [r7, #32]
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f000 fe2a 	bl	80061e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00d      	beq.n	80055b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	2b04      	cmp	r3, #4
 800559c:	d107      	bne.n	80055ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e06b      	b.n	800568a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b6:	781a      	ldrb	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c2:	1c5a      	adds	r2, r3, #1
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	3b01      	subs	r3, #1
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055da:	3b01      	subs	r3, #1
 80055dc:	b29a      	uxth	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	f003 0304 	and.w	r3, r3, #4
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	d11b      	bne.n	8005628 <HAL_I2C_Master_Transmit+0x188>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d017      	beq.n	8005628 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fc:	781a      	ldrb	r2, [r3, #0]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	6a39      	ldr	r1, [r7, #32]
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 fe1a 	bl	8006266 <I2C_WaitOnBTFFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00d      	beq.n	8005654 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	2b04      	cmp	r3, #4
 800563e:	d107      	bne.n	8005650 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800564e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e01a      	b.n	800568a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005658:	2b00      	cmp	r3, #0
 800565a:	d194      	bne.n	8005586 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800566a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2220      	movs	r2, #32
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005684:	2300      	movs	r3, #0
 8005686:	e000      	b.n	800568a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005688:	2302      	movs	r3, #2
  }
}
 800568a:	4618      	mov	r0, r3
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	00100002 	.word	0x00100002
 8005698:	ffff0000 	.word	0xffff0000

0800569c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08a      	sub	sp, #40	; 0x28
 80056a0:	af02      	add	r7, sp, #8
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	607a      	str	r2, [r7, #4]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	460b      	mov	r3, r1
 80056aa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80056ac:	f7fe fc64 	bl	8003f78 <HAL_GetTick>
 80056b0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80056b2:	2301      	movs	r3, #1
 80056b4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b20      	cmp	r3, #32
 80056c0:	f040 8111 	bne.w	80058e6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	9300      	str	r3, [sp, #0]
 80056c8:	2319      	movs	r3, #25
 80056ca:	2201      	movs	r2, #1
 80056cc:	4988      	ldr	r1, [pc, #544]	; (80058f0 <HAL_I2C_IsDeviceReady+0x254>)
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f000 fcb2 	bl	8006038 <I2C_WaitOnFlagUntilTimeout>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80056da:	2302      	movs	r3, #2
 80056dc:	e104      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_I2C_IsDeviceReady+0x50>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e0fd      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d007      	beq.n	8005712 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005720:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2224      	movs	r2, #36	; 0x24
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4a70      	ldr	r2, [pc, #448]	; (80058f4 <HAL_I2C_IsDeviceReady+0x258>)
 8005734:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005744:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	9300      	str	r3, [sp, #0]
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2200      	movs	r2, #0
 800574e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f000 fc70 	bl	8006038 <I2C_WaitOnFlagUntilTimeout>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00d      	beq.n	800577a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800576c:	d103      	bne.n	8005776 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005774:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e0b6      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800577a:	897b      	ldrh	r3, [r7, #10]
 800577c:	b2db      	uxtb	r3, r3
 800577e:	461a      	mov	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005788:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800578a:	f7fe fbf5 	bl	8003f78 <HAL_GetTick>
 800578e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b02      	cmp	r3, #2
 800579c:	bf0c      	ite	eq
 800579e:	2301      	moveq	r3, #1
 80057a0:	2300      	movne	r3, #0
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	695b      	ldr	r3, [r3, #20]
 80057ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057b4:	bf0c      	ite	eq
 80057b6:	2301      	moveq	r3, #1
 80057b8:	2300      	movne	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80057be:	e025      	b.n	800580c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057c0:	f7fe fbda 	bl	8003f78 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d302      	bcc.n	80057d6 <HAL_I2C_IsDeviceReady+0x13a>
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d103      	bne.n	80057de <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	22a0      	movs	r2, #160	; 0xa0
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	bf0c      	ite	eq
 80057ec:	2301      	moveq	r3, #1
 80057ee:	2300      	movne	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005802:	bf0c      	ite	eq
 8005804:	2301      	moveq	r3, #1
 8005806:	2300      	movne	r3, #0
 8005808:	b2db      	uxtb	r3, r3
 800580a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2ba0      	cmp	r3, #160	; 0xa0
 8005816:	d005      	beq.n	8005824 <HAL_I2C_IsDeviceReady+0x188>
 8005818:	7dfb      	ldrb	r3, [r7, #23]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d102      	bne.n	8005824 <HAL_I2C_IsDeviceReady+0x188>
 800581e:	7dbb      	ldrb	r3, [r7, #22]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0cd      	beq.n	80057c0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b02      	cmp	r3, #2
 8005838:	d129      	bne.n	800588e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005848:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800584a:	2300      	movs	r3, #0
 800584c:	613b      	str	r3, [r7, #16]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	695b      	ldr	r3, [r3, #20]
 8005854:	613b      	str	r3, [r7, #16]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	2319      	movs	r3, #25
 8005866:	2201      	movs	r2, #1
 8005868:	4921      	ldr	r1, [pc, #132]	; (80058f0 <HAL_I2C_IsDeviceReady+0x254>)
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 fbe4 	bl	8006038 <I2C_WaitOnFlagUntilTimeout>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d001      	beq.n	800587a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e036      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2220      	movs	r2, #32
 800587e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800588a:	2300      	movs	r3, #0
 800588c:	e02c      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800589c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80058a6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	2319      	movs	r3, #25
 80058ae:	2201      	movs	r2, #1
 80058b0:	490f      	ldr	r1, [pc, #60]	; (80058f0 <HAL_I2C_IsDeviceReady+0x254>)
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 fbc0 	bl	8006038 <I2C_WaitOnFlagUntilTimeout>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e012      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	3301      	adds	r3, #1
 80058c6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	f4ff af32 	bcc.w	8005736 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e000      	b.n	80058e8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80058e6:	2302      	movs	r3, #2
  }
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3720      	adds	r7, #32
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	00100002 	.word	0x00100002
 80058f4:	ffff0000 	.word	0xffff0000

080058f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08a      	sub	sp, #40	; 0x28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005910:	2300      	movs	r3, #0
 8005912:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800591a:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	0a1b      	lsrs	r3, r3, #8
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b00      	cmp	r3, #0
 8005926:	d016      	beq.n	8005956 <HAL_I2C_ER_IRQHandler+0x5e>
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	0a1b      	lsrs	r3, r3, #8
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	2b00      	cmp	r3, #0
 8005932:	d010      	beq.n	8005956 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	f043 0301 	orr.w	r3, r3, #1
 800593a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005944:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005954:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	0a5b      	lsrs	r3, r3, #9
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00e      	beq.n	8005980 <HAL_I2C_ER_IRQHandler+0x88>
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	0a1b      	lsrs	r3, r3, #8
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d008      	beq.n	8005980 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800596e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005970:	f043 0302 	orr.w	r3, r3, #2
 8005974:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800597e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005980:	6a3b      	ldr	r3, [r7, #32]
 8005982:	0a9b      	lsrs	r3, r3, #10
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d03f      	beq.n	8005a0c <HAL_I2C_ER_IRQHandler+0x114>
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	0a1b      	lsrs	r3, r3, #8
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d039      	beq.n	8005a0c <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8005998:	7efb      	ldrb	r3, [r7, #27]
 800599a:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059aa:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80059b2:	7ebb      	ldrb	r3, [r7, #26]
 80059b4:	2b20      	cmp	r3, #32
 80059b6:	d112      	bne.n	80059de <HAL_I2C_ER_IRQHandler+0xe6>
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10f      	bne.n	80059de <HAL_I2C_ER_IRQHandler+0xe6>
 80059be:	7cfb      	ldrb	r3, [r7, #19]
 80059c0:	2b21      	cmp	r3, #33	; 0x21
 80059c2:	d008      	beq.n	80059d6 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	2b29      	cmp	r3, #41	; 0x29
 80059c8:	d005      	beq.n	80059d6 <HAL_I2C_ER_IRQHandler+0xde>
 80059ca:	7cfb      	ldrb	r3, [r7, #19]
 80059cc:	2b28      	cmp	r3, #40	; 0x28
 80059ce:	d106      	bne.n	80059de <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b21      	cmp	r3, #33	; 0x21
 80059d4:	d103      	bne.n	80059de <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 f862 	bl	8005aa0 <I2C_Slave_AF>
 80059dc:	e016      	b.n	8005a0c <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059e6:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80059e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ea:	f043 0304 	orr.w	r3, r3, #4
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80059f0:	7efb      	ldrb	r3, [r7, #27]
 80059f2:	2b10      	cmp	r3, #16
 80059f4:	d002      	beq.n	80059fc <HAL_I2C_ER_IRQHandler+0x104>
 80059f6:	7efb      	ldrb	r3, [r7, #27]
 80059f8:	2b40      	cmp	r3, #64	; 0x40
 80059fa:	d107      	bne.n	8005a0c <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a0a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	0adb      	lsrs	r3, r3, #11
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00e      	beq.n	8005a36 <HAL_I2C_ER_IRQHandler+0x13e>
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	0a1b      	lsrs	r3, r3, #8
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d008      	beq.n	8005a36 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	f043 0308 	orr.w	r3, r3, #8
 8005a2a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005a34:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d008      	beq.n	8005a4e <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 f899 	bl	8005b80 <I2C_ITError>
  }
}
 8005a4e:	bf00      	nop
 8005a50:	3728      	adds	r7, #40	; 0x28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bc80      	pop	{r7}
 8005a78:	4770      	bx	lr

08005a7a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005a7a:	b480      	push	{r7}
 8005a7c:	b083      	sub	sp, #12
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a82:	bf00      	nop
 8005a84:	370c      	adds	r7, #12
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bc80      	pop	{r7}
 8005a8a:	4770      	bx	lr

08005a8c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bc80      	pop	{r7}
 8005a9c:	4770      	bx	lr
	...

08005aa0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aae:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ab4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b08      	cmp	r3, #8
 8005aba:	d002      	beq.n	8005ac2 <I2C_Slave_AF+0x22>
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d129      	bne.n	8005b16 <I2C_Slave_AF+0x76>
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
 8005ac4:	2b28      	cmp	r3, #40	; 0x28
 8005ac6:	d126      	bne.n	8005b16 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a2c      	ldr	r2, [pc, #176]	; (8005b7c <I2C_Slave_AF+0xdc>)
 8005acc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005adc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ae6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005af6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2220      	movs	r2, #32
 8005b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7ff ffaa 	bl	8005a68 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005b14:	e02e      	b.n	8005b74 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
 8005b18:	2b21      	cmp	r3, #33	; 0x21
 8005b1a:	d126      	bne.n	8005b6a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a17      	ldr	r2, [pc, #92]	; (8005b7c <I2C_Slave_AF+0xdc>)
 8005b20:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2221      	movs	r2, #33	; 0x21
 8005b26:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2220      	movs	r2, #32
 8005b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685a      	ldr	r2, [r3, #4]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b46:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b50:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b60:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7ff ff77 	bl	8005a56 <HAL_I2C_SlaveTxCpltCallback>
}
 8005b68:	e004      	b.n	8005b74 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b72:	615a      	str	r2, [r3, #20]
}
 8005b74:	bf00      	nop
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	ffff0000 	.word	0xffff0000

08005b80 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b8e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b96:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005b98:	7bbb      	ldrb	r3, [r7, #14]
 8005b9a:	2b10      	cmp	r3, #16
 8005b9c:	d002      	beq.n	8005ba4 <I2C_ITError+0x24>
 8005b9e:	7bbb      	ldrb	r3, [r7, #14]
 8005ba0:	2b40      	cmp	r3, #64	; 0x40
 8005ba2:	d10a      	bne.n	8005bba <I2C_ITError+0x3a>
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
 8005ba6:	2b22      	cmp	r3, #34	; 0x22
 8005ba8:	d107      	bne.n	8005bba <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bb8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005bba:	7bfb      	ldrb	r3, [r7, #15]
 8005bbc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005bc0:	2b28      	cmp	r3, #40	; 0x28
 8005bc2:	d107      	bne.n	8005bd4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2228      	movs	r2, #40	; 0x28
 8005bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005bd2:	e015      	b.n	8005c00 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005be2:	d00a      	beq.n	8005bfa <I2C_ITError+0x7a>
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
 8005be6:	2b60      	cmp	r3, #96	; 0x60
 8005be8:	d007      	beq.n	8005bfa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c0e:	d161      	bne.n	8005cd4 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c1e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c24:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d020      	beq.n	8005c6e <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c30:	4a6a      	ldr	r2, [pc, #424]	; (8005ddc <I2C_ITError+0x25c>)
 8005c32:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f7fe ff5f 	bl	8004afc <HAL_DMA_Abort_IT>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 8089 	beq.w	8005d58 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 0201 	bic.w	r2, r2, #1
 8005c54:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c68:	4610      	mov	r0, r2
 8005c6a:	4798      	blx	r3
 8005c6c:	e074      	b.n	8005d58 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c72:	4a5a      	ldr	r2, [pc, #360]	; (8005ddc <I2C_ITError+0x25c>)
 8005c74:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7fe ff3e 	bl	8004afc <HAL_DMA_Abort_IT>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d068      	beq.n	8005d58 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	695b      	ldr	r3, [r3, #20]
 8005c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c90:	2b40      	cmp	r3, #64	; 0x40
 8005c92:	d10b      	bne.n	8005cac <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	691a      	ldr	r2, [r3, #16]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	b2d2      	uxtb	r2, r2
 8005ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca6:	1c5a      	adds	r2, r3, #1
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cce:	4610      	mov	r0, r2
 8005cd0:	4798      	blx	r3
 8005cd2:	e041      	b.n	8005d58 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b60      	cmp	r3, #96	; 0x60
 8005cde:	d125      	bne.n	8005d2c <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf8:	2b40      	cmp	r3, #64	; 0x40
 8005cfa:	d10b      	bne.n	8005d14 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	691a      	ldr	r2, [r3, #16]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0e:	1c5a      	adds	r2, r3, #1
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0201 	bic.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f7ff feb1 	bl	8005a8c <HAL_I2C_AbortCpltCallback>
 8005d2a:	e015      	b.n	8005d58 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d36:	2b40      	cmp	r3, #64	; 0x40
 8005d38:	d10b      	bne.n	8005d52 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7ff fe91 	bl	8005a7a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5c:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10e      	bne.n	8005d86 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d109      	bne.n	8005d86 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d104      	bne.n	8005d86 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d007      	beq.n	8005d96 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d94:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d9c:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	f003 0304 	and.w	r3, r3, #4
 8005da6:	2b04      	cmp	r3, #4
 8005da8:	d113      	bne.n	8005dd2 <I2C_ITError+0x252>
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	2b28      	cmp	r3, #40	; 0x28
 8005dae:	d110      	bne.n	8005dd2 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a0b      	ldr	r2, [pc, #44]	; (8005de0 <I2C_ITError+0x260>)
 8005db4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff fe4b 	bl	8005a68 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005dd2:	bf00      	nop
 8005dd4:	3710      	adds	r7, #16
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	08005ee9 	.word	0x08005ee9
 8005de0:	ffff0000 	.word	0xffff0000

08005de4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b088      	sub	sp, #32
 8005de8:	af02      	add	r7, sp, #8
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	607a      	str	r2, [r7, #4]
 8005dee:	603b      	str	r3, [r7, #0]
 8005df0:	460b      	mov	r3, r1
 8005df2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	2b08      	cmp	r3, #8
 8005dfe:	d006      	beq.n	8005e0e <I2C_MasterRequestWrite+0x2a>
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d003      	beq.n	8005e0e <I2C_MasterRequestWrite+0x2a>
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e0c:	d108      	bne.n	8005e20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	e00b      	b.n	8005e38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e24:	2b12      	cmp	r3, #18
 8005e26:	d107      	bne.n	8005e38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 f8f7 	bl	8006038 <I2C_WaitOnFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00d      	beq.n	8005e6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e5e:	d103      	bne.n	8005e68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e035      	b.n	8005ed8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e74:	d108      	bne.n	8005e88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e76:	897b      	ldrh	r3, [r7, #10]
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e84:	611a      	str	r2, [r3, #16]
 8005e86:	e01b      	b.n	8005ec0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005e88:	897b      	ldrh	r3, [r7, #10]
 8005e8a:	11db      	asrs	r3, r3, #7
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	f003 0306 	and.w	r3, r3, #6
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	f063 030f 	orn	r3, r3, #15
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	490e      	ldr	r1, [pc, #56]	; (8005ee0 <I2C_MasterRequestWrite+0xfc>)
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 f91d 	bl	80060e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d001      	beq.n	8005eb6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e010      	b.n	8005ed8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005eb6:	897b      	ldrh	r3, [r7, #10]
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	4907      	ldr	r1, [pc, #28]	; (8005ee4 <I2C_MasterRequestWrite+0x100>)
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 f90d 	bl	80060e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d001      	beq.n	8005ed6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e000      	b.n	8005ed8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3718      	adds	r7, #24
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	00010008 	.word	0x00010008
 8005ee4:	00010002 	.word	0x00010002

08005ee8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b086      	sub	sp, #24
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f00:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f02:	4b4b      	ldr	r3, [pc, #300]	; (8006030 <I2C_DMAAbort+0x148>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	08db      	lsrs	r3, r3, #3
 8005f08:	4a4a      	ldr	r2, [pc, #296]	; (8006034 <I2C_DMAAbort+0x14c>)
 8005f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0e:	0a1a      	lsrs	r2, r3, #8
 8005f10:	4613      	mov	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	00da      	lsls	r2, r3, #3
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d106      	bne.n	8005f30 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f26:	f043 0220 	orr.w	r2, r3, #32
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005f2e:	e00a      	b.n	8005f46 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f44:	d0ea      	beq.n	8005f1c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d003      	beq.n	8005f56 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f52:	2200      	movs	r2, #0
 8005f54:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f62:	2200      	movs	r2, #0
 8005f64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f74:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d003      	beq.n	8005f8c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f88:	2200      	movs	r2, #0
 8005f8a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f98:	2200      	movs	r2, #0
 8005f9a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0201 	bic.w	r2, r2, #1
 8005faa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b60      	cmp	r3, #96	; 0x60
 8005fb6:	d10e      	bne.n	8005fd6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	2220      	movs	r2, #32
 8005fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005fce:	6978      	ldr	r0, [r7, #20]
 8005fd0:	f7ff fd5c 	bl	8005a8c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005fd4:	e027      	b.n	8006026 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005fd6:	7cfb      	ldrb	r3, [r7, #19]
 8005fd8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005fdc:	2b28      	cmp	r3, #40	; 0x28
 8005fde:	d117      	bne.n	8006010 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0201 	orr.w	r2, r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ffe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	2200      	movs	r2, #0
 8006004:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	2228      	movs	r2, #40	; 0x28
 800600a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800600e:	e007      	b.n	8006020 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	2220      	movs	r2, #32
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006020:	6978      	ldr	r0, [r7, #20]
 8006022:	f7ff fd2a 	bl	8005a7a <HAL_I2C_ErrorCallback>
}
 8006026:	bf00      	nop
 8006028:	3718      	adds	r7, #24
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000078 	.word	0x20000078
 8006034:	14f8b589 	.word	0x14f8b589

08006038 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	603b      	str	r3, [r7, #0]
 8006044:	4613      	mov	r3, r2
 8006046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006048:	e025      	b.n	8006096 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006050:	d021      	beq.n	8006096 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006052:	f7fd ff91 	bl	8003f78 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	429a      	cmp	r2, r3
 8006060:	d302      	bcc.n	8006068 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d116      	bne.n	8006096 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2220      	movs	r2, #32
 8006072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006082:	f043 0220 	orr.w	r2, r3, #32
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e023      	b.n	80060de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	0c1b      	lsrs	r3, r3, #16
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b01      	cmp	r3, #1
 800609e:	d10d      	bne.n	80060bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	43da      	mvns	r2, r3
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	4013      	ands	r3, r2
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	bf0c      	ite	eq
 80060b2:	2301      	moveq	r3, #1
 80060b4:	2300      	movne	r3, #0
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	461a      	mov	r2, r3
 80060ba:	e00c      	b.n	80060d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	43da      	mvns	r2, r3
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4013      	ands	r3, r2
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	bf0c      	ite	eq
 80060ce:	2301      	moveq	r3, #1
 80060d0:	2300      	movne	r3, #0
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	461a      	mov	r2, r3
 80060d6:	79fb      	ldrb	r3, [r7, #7]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d0b6      	beq.n	800604a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}

080060e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060e6:	b580      	push	{r7, lr}
 80060e8:	b084      	sub	sp, #16
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	60f8      	str	r0, [r7, #12]
 80060ee:	60b9      	str	r1, [r7, #8]
 80060f0:	607a      	str	r2, [r7, #4]
 80060f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060f4:	e051      	b.n	800619a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	695b      	ldr	r3, [r3, #20]
 80060fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006104:	d123      	bne.n	800614e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006114:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800611e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2220      	movs	r2, #32
 800612a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613a:	f043 0204 	orr.w	r2, r3, #4
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e046      	b.n	80061dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006154:	d021      	beq.n	800619a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006156:	f7fd ff0f 	bl	8003f78 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	429a      	cmp	r2, r3
 8006164:	d302      	bcc.n	800616c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d116      	bne.n	800619a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006186:	f043 0220 	orr.w	r2, r3, #32
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e020      	b.n	80061dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	0c1b      	lsrs	r3, r3, #16
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d10c      	bne.n	80061be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	43da      	mvns	r2, r3
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4013      	ands	r3, r2
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	bf14      	ite	ne
 80061b6:	2301      	movne	r3, #1
 80061b8:	2300      	moveq	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	e00b      	b.n	80061d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	43da      	mvns	r2, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	4013      	ands	r3, r2
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	bf14      	ite	ne
 80061d0:	2301      	movne	r3, #1
 80061d2:	2300      	moveq	r3, #0
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d18d      	bne.n	80060f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80061da:	2300      	movs	r3, #0
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061f0:	e02d      	b.n	800624e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 f878 	bl	80062e8 <I2C_IsAcknowledgeFailed>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d001      	beq.n	8006202 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e02d      	b.n	800625e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006208:	d021      	beq.n	800624e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800620a:	f7fd feb5 	bl	8003f78 <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	429a      	cmp	r2, r3
 8006218:	d302      	bcc.n	8006220 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d116      	bne.n	800624e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2220      	movs	r2, #32
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623a:	f043 0220 	orr.w	r2, r3, #32
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e007      	b.n	800625e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	695b      	ldr	r3, [r3, #20]
 8006254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006258:	2b80      	cmp	r3, #128	; 0x80
 800625a:	d1ca      	bne.n	80061f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b084      	sub	sp, #16
 800626a:	af00      	add	r7, sp, #0
 800626c:	60f8      	str	r0, [r7, #12]
 800626e:	60b9      	str	r1, [r7, #8]
 8006270:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006272:	e02d      	b.n	80062d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 f837 	bl	80062e8 <I2C_IsAcknowledgeFailed>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e02d      	b.n	80062e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628a:	d021      	beq.n	80062d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800628c:	f7fd fe74 	bl	8003f78 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	68ba      	ldr	r2, [r7, #8]
 8006298:	429a      	cmp	r2, r3
 800629a:	d302      	bcc.n	80062a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d116      	bne.n	80062d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062bc:	f043 0220 	orr.w	r2, r3, #32
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e007      	b.n	80062e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	695b      	ldr	r3, [r3, #20]
 80062d6:	f003 0304 	and.w	r3, r3, #4
 80062da:	2b04      	cmp	r3, #4
 80062dc:	d1ca      	bne.n	8006274 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3710      	adds	r7, #16
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062fe:	d11b      	bne.n	8006338 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006308:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2220      	movs	r2, #32
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006324:	f043 0204 	orr.w	r2, r3, #4
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e000      	b.n	800633a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	bc80      	pop	{r7}
 8006342:	4770      	bx	lr

08006344 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006346:	b08b      	sub	sp, #44	; 0x2c
 8006348:	af06      	add	r7, sp, #24
 800634a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e0fd      	b.n	8006552 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800635c:	b2db      	uxtb	r3, r3
 800635e:	2b00      	cmp	r3, #0
 8006360:	d106      	bne.n	8006370 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f006 fd98 	bl	800cea0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2203      	movs	r2, #3
 8006374:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4618      	mov	r0, r3
 800637e:	f002 fda5 	bl	8008ecc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	603b      	str	r3, [r7, #0]
 8006388:	687e      	ldr	r6, [r7, #4]
 800638a:	466d      	mov	r5, sp
 800638c:	f106 0410 	add.w	r4, r6, #16
 8006390:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006392:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	602b      	str	r3, [r5, #0]
 8006398:	1d33      	adds	r3, r6, #4
 800639a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800639c:	6838      	ldr	r0, [r7, #0]
 800639e:	f002 fd6f 	bl	8008e80 <USB_CoreInit>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d005      	beq.n	80063b4 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	e0ce      	b.n	8006552 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2100      	movs	r1, #0
 80063ba:	4618      	mov	r0, r3
 80063bc:	f002 fda0 	bl	8008f00 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063c0:	2300      	movs	r3, #0
 80063c2:	73fb      	strb	r3, [r7, #15]
 80063c4:	e04c      	b.n	8006460 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	1c5a      	adds	r2, r3, #1
 80063cc:	4613      	mov	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4413      	add	r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	440b      	add	r3, r1
 80063d6:	3301      	adds	r3, #1
 80063d8:	2201      	movs	r2, #1
 80063da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	1c5a      	adds	r2, r3, #1
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	00db      	lsls	r3, r3, #3
 80063ea:	440b      	add	r3, r1
 80063ec:	7bfa      	ldrb	r2, [r7, #15]
 80063ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80063f0:	7bfa      	ldrb	r2, [r7, #15]
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	b298      	uxth	r0, r3
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	4613      	mov	r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4413      	add	r3, r2
 80063fe:	00db      	lsls	r3, r3, #3
 8006400:	440b      	add	r3, r1
 8006402:	3336      	adds	r3, #54	; 0x36
 8006404:	4602      	mov	r2, r0
 8006406:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006408:	7bfb      	ldrb	r3, [r7, #15]
 800640a:	6879      	ldr	r1, [r7, #4]
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	4613      	mov	r3, r2
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	4413      	add	r3, r2
 8006414:	00db      	lsls	r3, r3, #3
 8006416:	440b      	add	r3, r1
 8006418:	3303      	adds	r3, #3
 800641a:	2200      	movs	r2, #0
 800641c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800641e:	7bfa      	ldrb	r2, [r7, #15]
 8006420:	6879      	ldr	r1, [r7, #4]
 8006422:	4613      	mov	r3, r2
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	00db      	lsls	r3, r3, #3
 800642a:	440b      	add	r3, r1
 800642c:	3338      	adds	r3, #56	; 0x38
 800642e:	2200      	movs	r2, #0
 8006430:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006432:	7bfa      	ldrb	r2, [r7, #15]
 8006434:	6879      	ldr	r1, [r7, #4]
 8006436:	4613      	mov	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4413      	add	r3, r2
 800643c:	00db      	lsls	r3, r3, #3
 800643e:	440b      	add	r3, r1
 8006440:	333c      	adds	r3, #60	; 0x3c
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006446:	7bfa      	ldrb	r2, [r7, #15]
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	4613      	mov	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	440b      	add	r3, r1
 8006454:	3340      	adds	r3, #64	; 0x40
 8006456:	2200      	movs	r2, #0
 8006458:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800645a:	7bfb      	ldrb	r3, [r7, #15]
 800645c:	3301      	adds	r3, #1
 800645e:	73fb      	strb	r3, [r7, #15]
 8006460:	7bfa      	ldrb	r2, [r7, #15]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	429a      	cmp	r2, r3
 8006468:	d3ad      	bcc.n	80063c6 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800646a:	2300      	movs	r3, #0
 800646c:	73fb      	strb	r3, [r7, #15]
 800646e:	e044      	b.n	80064fa <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006470:	7bfa      	ldrb	r2, [r7, #15]
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	4613      	mov	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4413      	add	r3, r2
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	440b      	add	r3, r1
 800647e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8006482:	2200      	movs	r2, #0
 8006484:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006486:	7bfa      	ldrb	r2, [r7, #15]
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	4613      	mov	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	00db      	lsls	r3, r3, #3
 8006492:	440b      	add	r3, r1
 8006494:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006498:	7bfa      	ldrb	r2, [r7, #15]
 800649a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800649c:	7bfa      	ldrb	r2, [r7, #15]
 800649e:	6879      	ldr	r1, [r7, #4]
 80064a0:	4613      	mov	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	4413      	add	r3, r2
 80064a6:	00db      	lsls	r3, r3, #3
 80064a8:	440b      	add	r3, r1
 80064aa:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80064ae:	2200      	movs	r2, #0
 80064b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80064b2:	7bfa      	ldrb	r2, [r7, #15]
 80064b4:	6879      	ldr	r1, [r7, #4]
 80064b6:	4613      	mov	r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	4413      	add	r3, r2
 80064bc:	00db      	lsls	r3, r3, #3
 80064be:	440b      	add	r3, r1
 80064c0:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80064c8:	7bfa      	ldrb	r2, [r7, #15]
 80064ca:	6879      	ldr	r1, [r7, #4]
 80064cc:	4613      	mov	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4413      	add	r3, r2
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	440b      	add	r3, r1
 80064d6:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80064da:	2200      	movs	r2, #0
 80064dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80064de:	7bfa      	ldrb	r2, [r7, #15]
 80064e0:	6879      	ldr	r1, [r7, #4]
 80064e2:	4613      	mov	r3, r2
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	4413      	add	r3, r2
 80064e8:	00db      	lsls	r3, r3, #3
 80064ea:	440b      	add	r3, r1
 80064ec:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80064f0:	2200      	movs	r2, #0
 80064f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
 80064f6:	3301      	adds	r3, #1
 80064f8:	73fb      	strb	r3, [r7, #15]
 80064fa:	7bfa      	ldrb	r2, [r7, #15]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	429a      	cmp	r2, r3
 8006502:	d3b5      	bcc.n	8006470 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	603b      	str	r3, [r7, #0]
 800650a:	687e      	ldr	r6, [r7, #4]
 800650c:	466d      	mov	r5, sp
 800650e:	f106 0410 	add.w	r4, r6, #16
 8006512:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006514:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006516:	6823      	ldr	r3, [r4, #0]
 8006518:	602b      	str	r3, [r5, #0]
 800651a:	1d33      	adds	r3, r6, #4
 800651c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800651e:	6838      	ldr	r0, [r7, #0]
 8006520:	f002 fcfa 	bl	8008f18 <USB_DevInit>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2202      	movs	r2, #2
 800652e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e00d      	b.n	8006552 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4618      	mov	r0, r3
 800654c:	f004 fe6b 	bl	800b226 <USB_DevDisconnect>

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3714      	adds	r7, #20
 8006556:	46bd      	mov	sp, r7
 8006558:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800655a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800655a:	b580      	push	{r7, lr}
 800655c:	b082      	sub	sp, #8
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006568:	2b01      	cmp	r3, #1
 800656a:	d101      	bne.n	8006570 <HAL_PCD_Start+0x16>
 800656c:	2302      	movs	r3, #2
 800656e:	e016      	b.n	800659e <HAL_PCD_Start+0x44>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4618      	mov	r0, r3
 800657e:	f002 fc8f 	bl	8008ea0 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8006582:	2101      	movs	r1, #1
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f006 fefe 	bl	800d386 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4618      	mov	r0, r3
 8006590:	f004 fe3f 	bl	800b212 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b088      	sub	sp, #32
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f004 fe41 	bl	800b23a <USB_ReadInterrupts>
 80065b8:	4603      	mov	r3, r0
 80065ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065c2:	d102      	bne.n	80065ca <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fb61 	bl	8006c8c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f004 fe33 	bl	800b23a <USB_ReadInterrupts>
 80065d4:	4603      	mov	r3, r0
 80065d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065de:	d112      	bne.n	8006606 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065f2:	b292      	uxth	r2, r2
 80065f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f006 fccc 	bl	800cf96 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80065fe:	2100      	movs	r1, #0
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 f925 	bl	8006850 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4618      	mov	r0, r3
 800660c:	f004 fe15 	bl	800b23a <USB_ReadInterrupts>
 8006610:	4603      	mov	r3, r0
 8006612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006616:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800661a:	d10b      	bne.n	8006634 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006624:	b29a      	uxth	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800662e:	b292      	uxth	r2, r2
 8006630:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4618      	mov	r0, r3
 800663a:	f004 fdfe 	bl	800b23a <USB_ReadInterrupts>
 800663e:	4603      	mov	r3, r0
 8006640:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006648:	d10b      	bne.n	8006662 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006652:	b29a      	uxth	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800665c:	b292      	uxth	r2, r2
 800665e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4618      	mov	r0, r3
 8006668:	f004 fde7 	bl	800b23a <USB_ReadInterrupts>
 800666c:	4603      	mov	r3, r0
 800666e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006676:	d126      	bne.n	80066c6 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006680:	b29a      	uxth	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0204 	bic.w	r2, r2, #4
 800668a:	b292      	uxth	r2, r2
 800668c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006698:	b29a      	uxth	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0208 	bic.w	r2, r2, #8
 80066a2:	b292      	uxth	r2, r2
 80066a4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f006 fcad 	bl	800d008 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80066c0:	b292      	uxth	r2, r2
 80066c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f004 fdb5 	bl	800b23a <USB_ReadInterrupts>
 80066d0:	4603      	mov	r3, r0
 80066d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066da:	f040 8084 	bne.w	80067e6 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 80066de:	2300      	movs	r3, #0
 80066e0:	77fb      	strb	r3, [r7, #31]
 80066e2:	e011      	b.n	8006708 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	461a      	mov	r2, r3
 80066ea:	7ffb      	ldrb	r3, [r7, #31]
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	441a      	add	r2, r3
 80066f0:	7ffb      	ldrb	r3, [r7, #31]
 80066f2:	8812      	ldrh	r2, [r2, #0]
 80066f4:	b292      	uxth	r2, r2
 80066f6:	005b      	lsls	r3, r3, #1
 80066f8:	f107 0120 	add.w	r1, r7, #32
 80066fc:	440b      	add	r3, r1
 80066fe:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8006702:	7ffb      	ldrb	r3, [r7, #31]
 8006704:	3301      	adds	r3, #1
 8006706:	77fb      	strb	r3, [r7, #31]
 8006708:	7ffb      	ldrb	r3, [r7, #31]
 800670a:	2b07      	cmp	r3, #7
 800670c:	d9ea      	bls.n	80066e4 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006716:	b29a      	uxth	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f042 0201 	orr.w	r2, r2, #1
 8006720:	b292      	uxth	r2, r2
 8006722:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800672e:	b29a      	uxth	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 0201 	bic.w	r2, r2, #1
 8006738:	b292      	uxth	r2, r2
 800673a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800673e:	bf00      	nop
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006748:	b29b      	uxth	r3, r3
 800674a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800674e:	2b00      	cmp	r3, #0
 8006750:	d0f6      	beq.n	8006740 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800675a:	b29a      	uxth	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006764:	b292      	uxth	r2, r2
 8006766:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800676a:	2300      	movs	r3, #0
 800676c:	77fb      	strb	r3, [r7, #31]
 800676e:	e010      	b.n	8006792 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8006770:	7ffb      	ldrb	r3, [r7, #31]
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	6812      	ldr	r2, [r2, #0]
 8006776:	4611      	mov	r1, r2
 8006778:	7ffa      	ldrb	r2, [r7, #31]
 800677a:	0092      	lsls	r2, r2, #2
 800677c:	440a      	add	r2, r1
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	f107 0120 	add.w	r1, r7, #32
 8006784:	440b      	add	r3, r1
 8006786:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800678a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800678c:	7ffb      	ldrb	r3, [r7, #31]
 800678e:	3301      	adds	r3, #1
 8006790:	77fb      	strb	r3, [r7, #31]
 8006792:	7ffb      	ldrb	r3, [r7, #31]
 8006794:	2b07      	cmp	r3, #7
 8006796:	d9eb      	bls.n	8006770 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f042 0208 	orr.w	r2, r2, #8
 80067aa:	b292      	uxth	r2, r2
 80067ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067c2:	b292      	uxth	r2, r2
 80067c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f042 0204 	orr.w	r2, r2, #4
 80067da:	b292      	uxth	r2, r2
 80067dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f006 fbf7 	bl	800cfd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f004 fd25 	bl	800b23a <USB_ReadInterrupts>
 80067f0:	4603      	mov	r3, r0
 80067f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067fa:	d10e      	bne.n	800681a <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006804:	b29a      	uxth	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800680e:	b292      	uxth	r2, r2
 8006810:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f006 fbb0 	bl	800cf7a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f004 fd0b 	bl	800b23a <USB_ReadInterrupts>
 8006824:	4603      	mov	r3, r0
 8006826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800682a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800682e:	d10b      	bne.n	8006848 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006838:	b29a      	uxth	r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006842:	b292      	uxth	r2, r2
 8006844:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8006848:	bf00      	nop
 800684a:	3720      	adds	r7, #32
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	460b      	mov	r3, r1
 800685a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006862:	2b01      	cmp	r3, #1
 8006864:	d101      	bne.n	800686a <HAL_PCD_SetAddress+0x1a>
 8006866:	2302      	movs	r3, #2
 8006868:	e013      	b.n	8006892 <HAL_PCD_SetAddress+0x42>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	78fa      	ldrb	r2, [r7, #3]
 8006876:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	78fa      	ldrb	r2, [r7, #3]
 8006880:	4611      	mov	r1, r2
 8006882:	4618      	mov	r0, r3
 8006884:	f004 fcb2 	bl	800b1ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
 80068a2:	4608      	mov	r0, r1
 80068a4:	4611      	mov	r1, r2
 80068a6:	461a      	mov	r2, r3
 80068a8:	4603      	mov	r3, r0
 80068aa:	70fb      	strb	r3, [r7, #3]
 80068ac:	460b      	mov	r3, r1
 80068ae:	803b      	strh	r3, [r7, #0]
 80068b0:	4613      	mov	r3, r2
 80068b2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80068b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	da0e      	bge.n	80068de <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80068c0:	78fb      	ldrb	r3, [r7, #3]
 80068c2:	f003 0307 	and.w	r3, r3, #7
 80068c6:	1c5a      	adds	r2, r3, #1
 80068c8:	4613      	mov	r3, r2
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	4413      	add	r3, r2
 80068ce:	00db      	lsls	r3, r3, #3
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	4413      	add	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	705a      	strb	r2, [r3, #1]
 80068dc:	e00e      	b.n	80068fc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80068de:	78fb      	ldrb	r3, [r7, #3]
 80068e0:	f003 0207 	and.w	r2, r3, #7
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	00db      	lsls	r3, r3, #3
 80068ec:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	4413      	add	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80068fc:	78fb      	ldrb	r3, [r7, #3]
 80068fe:	f003 0307 	and.w	r3, r3, #7
 8006902:	b2da      	uxtb	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006908:	883a      	ldrh	r2, [r7, #0]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	78ba      	ldrb	r2, [r7, #2]
 8006912:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	785b      	ldrb	r3, [r3, #1]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d004      	beq.n	8006926 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	b29a      	uxth	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006926:	78bb      	ldrb	r3, [r7, #2]
 8006928:	2b02      	cmp	r3, #2
 800692a:	d102      	bne.n	8006932 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_PCD_EP_Open+0xa6>
 800693c:	2302      	movs	r3, #2
 800693e:	e00e      	b.n	800695e <HAL_PCD_EP_Open+0xc4>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68f9      	ldr	r1, [r7, #12]
 800694e:	4618      	mov	r0, r3
 8006950:	f002 fb02 	bl	8008f58 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800695c:	7afb      	ldrb	r3, [r7, #11]
}
 800695e:	4618      	mov	r0, r3
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b084      	sub	sp, #16
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
 800696e:	460b      	mov	r3, r1
 8006970:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006972:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006976:	2b00      	cmp	r3, #0
 8006978:	da0e      	bge.n	8006998 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800697a:	78fb      	ldrb	r3, [r7, #3]
 800697c:	f003 0307 	and.w	r3, r3, #7
 8006980:	1c5a      	adds	r2, r3, #1
 8006982:	4613      	mov	r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	4413      	add	r3, r2
 8006988:	00db      	lsls	r3, r3, #3
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	4413      	add	r3, r2
 800698e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	705a      	strb	r2, [r3, #1]
 8006996:	e00e      	b.n	80069b6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006998:	78fb      	ldrb	r3, [r7, #3]
 800699a:	f003 0207 	and.w	r2, r3, #7
 800699e:	4613      	mov	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	00db      	lsls	r3, r3, #3
 80069a6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	4413      	add	r3, r2
 80069ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80069b6:	78fb      	ldrb	r3, [r7, #3]
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	b2da      	uxtb	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d101      	bne.n	80069d0 <HAL_PCD_EP_Close+0x6a>
 80069cc:	2302      	movs	r3, #2
 80069ce:	e00e      	b.n	80069ee <HAL_PCD_EP_Close+0x88>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68f9      	ldr	r1, [r7, #12]
 80069de:	4618      	mov	r0, r3
 80069e0:	f002 fe24 	bl	800962c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}

080069f6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80069f6:	b580      	push	{r7, lr}
 80069f8:	b086      	sub	sp, #24
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	60f8      	str	r0, [r7, #12]
 80069fe:	607a      	str	r2, [r7, #4]
 8006a00:	603b      	str	r3, [r7, #0]
 8006a02:	460b      	mov	r3, r1
 8006a04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a06:	7afb      	ldrb	r3, [r7, #11]
 8006a08:	f003 0207 	and.w	r2, r3, #7
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	00db      	lsls	r3, r3, #3
 8006a14:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	4413      	add	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	683a      	ldr	r2, [r7, #0]
 8006a28:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2200      	movs	r2, #0
 8006a34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a36:	7afb      	ldrb	r3, [r7, #11]
 8006a38:	f003 0307 	and.w	r3, r3, #7
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006a42:	7afb      	ldrb	r3, [r7, #11]
 8006a44:	f003 0307 	and.w	r3, r3, #7
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d106      	bne.n	8006a5a <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6979      	ldr	r1, [r7, #20]
 8006a52:	4618      	mov	r0, r3
 8006a54:	f002 ffd6 	bl	8009a04 <USB_EPStartXfer>
 8006a58:	e005      	b.n	8006a66 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6979      	ldr	r1, [r7, #20]
 8006a60:	4618      	mov	r0, r3
 8006a62:	f002 ffcf 	bl	8009a04 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	460b      	mov	r3, r1
 8006a7a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006a7c:	78fb      	ldrb	r3, [r7, #3]
 8006a7e:	f003 0207 	and.w	r2, r3, #7
 8006a82:	6879      	ldr	r1, [r7, #4]
 8006a84:	4613      	mov	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	4413      	add	r3, r2
 8006a8a:	00db      	lsls	r3, r3, #3
 8006a8c:	440b      	add	r3, r1
 8006a8e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8006a92:	681b      	ldr	r3, [r3, #0]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bc80      	pop	{r7}
 8006a9c:	4770      	bx	lr

08006a9e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b086      	sub	sp, #24
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	60f8      	str	r0, [r7, #12]
 8006aa6:	607a      	str	r2, [r7, #4]
 8006aa8:	603b      	str	r3, [r7, #0]
 8006aaa:	460b      	mov	r3, r1
 8006aac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006aae:	7afb      	ldrb	r3, [r7, #11]
 8006ab0:	f003 0307 	and.w	r3, r3, #7
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	4413      	add	r3, r2
 8006abc:	00db      	lsls	r3, r3, #3
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	683a      	ldr	r2, [r7, #0]
 8006ace:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006aea:	7afb      	ldrb	r3, [r7, #11]
 8006aec:	f003 0307 	and.w	r3, r3, #7
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006af6:	7afb      	ldrb	r3, [r7, #11]
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d106      	bne.n	8006b0e <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	6979      	ldr	r1, [r7, #20]
 8006b06:	4618      	mov	r0, r3
 8006b08:	f002 ff7c 	bl	8009a04 <USB_EPStartXfer>
 8006b0c:	e005      	b.n	8006b1a <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6979      	ldr	r1, [r7, #20]
 8006b14:	4618      	mov	r0, r3
 8006b16:	f002 ff75 	bl	8009a04 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006b30:	78fb      	ldrb	r3, [r7, #3]
 8006b32:	f003 0207 	and.w	r2, r3, #7
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d901      	bls.n	8006b42 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e04c      	b.n	8006bdc <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006b42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	da0e      	bge.n	8006b68 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b4a:	78fb      	ldrb	r3, [r7, #3]
 8006b4c:	f003 0307 	and.w	r3, r3, #7
 8006b50:	1c5a      	adds	r2, r3, #1
 8006b52:	4613      	mov	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2201      	movs	r2, #1
 8006b64:	705a      	strb	r2, [r3, #1]
 8006b66:	e00c      	b.n	8006b82 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006b68:	78fa      	ldrb	r2, [r7, #3]
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	4413      	add	r3, r2
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	4413      	add	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b88:	78fb      	ldrb	r3, [r7, #3]
 8006b8a:	f003 0307 	and.w	r3, r3, #7
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d101      	bne.n	8006ba2 <HAL_PCD_EP_SetStall+0x7e>
 8006b9e:	2302      	movs	r3, #2
 8006ba0:	e01c      	b.n	8006bdc <HAL_PCD_EP_SetStall+0xb8>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68f9      	ldr	r1, [r7, #12]
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f004 fa1e 	bl	800aff2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006bb6:	78fb      	ldrb	r3, [r7, #3]
 8006bb8:	f003 0307 	and.w	r3, r3, #7
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d108      	bne.n	8006bd2 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4610      	mov	r0, r2
 8006bce:	f004 fb43 	bl	800b258 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006bf0:	78fb      	ldrb	r3, [r7, #3]
 8006bf2:	f003 020f 	and.w	r2, r3, #15
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d901      	bls.n	8006c02 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e040      	b.n	8006c84 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006c02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	da0e      	bge.n	8006c28 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c0a:	78fb      	ldrb	r3, [r7, #3]
 8006c0c:	f003 0307 	and.w	r3, r3, #7
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	4613      	mov	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	00db      	lsls	r3, r3, #3
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2201      	movs	r2, #1
 8006c24:	705a      	strb	r2, [r3, #1]
 8006c26:	e00e      	b.n	8006c46 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c28:	78fb      	ldrb	r3, [r7, #3]
 8006c2a:	f003 0207 	and.w	r2, r3, #7
 8006c2e:	4613      	mov	r3, r2
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4413      	add	r3, r2
 8006c34:	00db      	lsls	r3, r3, #3
 8006c36:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c4c:	78fb      	ldrb	r3, [r7, #3]
 8006c4e:	f003 0307 	and.w	r3, r3, #7
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d101      	bne.n	8006c66 <HAL_PCD_EP_ClrStall+0x82>
 8006c62:	2302      	movs	r3, #2
 8006c64:	e00e      	b.n	8006c84 <HAL_PCD_EP_ClrStall+0xa0>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68f9      	ldr	r1, [r7, #12]
 8006c74:	4618      	mov	r0, r3
 8006c76:	f004 fa0c 	bl	800b092 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3710      	adds	r7, #16
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b08e      	sub	sp, #56	; 0x38
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006c94:	e2ec      	b.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006c9e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006ca0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	f003 030f 	and.w	r3, r3, #15
 8006ca8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8006cac:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f040 8161 	bne.w	8006f78 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006cb6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006cb8:	f003 0310 	and.w	r3, r3, #16
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d152      	bne.n	8006d66 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	881b      	ldrh	r3, [r3, #0]
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd0:	81fb      	strh	r3, [r7, #14]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	89fb      	ldrh	r3, [r7, #14]
 8006cd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	3328      	adds	r3, #40	; 0x28
 8006ce8:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	00db      	lsls	r3, r3, #3
 8006cfc:	4413      	add	r3, r2
 8006cfe:	3302      	adds	r3, #2
 8006d00:	005b      	lsls	r3, r3, #1
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	6812      	ldr	r2, [r2, #0]
 8006d06:	4413      	add	r3, r2
 8006d08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d0c:	881b      	ldrh	r3, [r3, #0]
 8006d0e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d14:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d18:	695a      	ldr	r2, [r3, #20]
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1c:	69db      	ldr	r3, [r3, #28]
 8006d1e:	441a      	add	r2, r3
 8006d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d22:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006d24:	2100      	movs	r1, #0
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f006 f90d 	bl	800cf46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f000 829b 	beq.w	8007270 <PCD_EP_ISR_Handler+0x5e4>
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f040 8296 	bne.w	8007270 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006d50:	b2da      	uxtb	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	b292      	uxth	r2, r2
 8006d58:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006d64:	e284      	b.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006d6c:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	881b      	ldrh	r3, [r3, #0]
 8006d74:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006d76:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006d78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d034      	beq.n	8006dea <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	4413      	add	r3, r2
 8006d94:	3306      	adds	r3, #6
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006da2:	881b      	ldrh	r3, [r3, #0]
 8006da4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006daa:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6818      	ldr	r0, [r3, #0]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8006db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbc:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	f004 fa9a 	bl	800b2f8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	823b      	strh	r3, [r7, #16]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	8a3a      	ldrh	r2, [r7, #16]
 8006dda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006dde:	b292      	uxth	r2, r2
 8006de0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f006 f882 	bl	800ceec <HAL_PCD_SetupStageCallback>
 8006de8:	e242      	b.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006dea:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	f280 823e 	bge.w	8007270 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	881b      	ldrh	r3, [r3, #0]
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006e00:	4013      	ands	r3, r2
 8006e02:	83bb      	strh	r3, [r7, #28]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	8bba      	ldrh	r2, [r7, #28]
 8006e0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e0e:	b292      	uxth	r2, r2
 8006e10:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	00db      	lsls	r3, r3, #3
 8006e24:	4413      	add	r3, r2
 8006e26:	3306      	adds	r3, #6
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	6812      	ldr	r2, [r2, #0]
 8006e2e:	4413      	add	r3, r2
 8006e30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d019      	beq.n	8006e7a <PCD_EP_ISR_Handler+0x1ee>
 8006e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d015      	beq.n	8006e7a <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6818      	ldr	r0, [r3, #0]
 8006e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e54:	6959      	ldr	r1, [r3, #20]
 8006e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e58:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	f004 fa4a 	bl	800b2f8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e66:	695a      	ldr	r2, [r3, #20]
 8006e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6a:	69db      	ldr	r3, [r3, #28]
 8006e6c:	441a      	add	r2, r3
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e70:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006e72:	2100      	movs	r1, #0
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f006 f84b 	bl	800cf10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	881b      	ldrh	r3, [r3, #0]
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f040 81f2 	bne.w	8007270 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	61bb      	str	r3, [r7, #24]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	61bb      	str	r3, [r7, #24]
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006eaa:	617b      	str	r3, [r7, #20]
 8006eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d112      	bne.n	8006eda <PCD_EP_ISR_Handler+0x24e>
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	881b      	ldrh	r3, [r3, #0]
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	801a      	strh	r2, [r3, #0]
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	881b      	ldrh	r3, [r3, #0]
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ece:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	801a      	strh	r2, [r3, #0]
 8006ed8:	e02f      	b.n	8006f3a <PCD_EP_ISR_Handler+0x2ae>
 8006eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b3e      	cmp	r3, #62	; 0x3e
 8006ee0:	d813      	bhi.n	8006f0a <PCD_EP_ISR_Handler+0x27e>
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	633b      	str	r3, [r7, #48]	; 0x30
 8006eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	f003 0301 	and.w	r3, r3, #1
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d002      	beq.n	8006efc <PCD_EP_ISR_Handler+0x270>
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	3301      	adds	r3, #1
 8006efa:	633b      	str	r3, [r7, #48]	; 0x30
 8006efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	029b      	lsls	r3, r3, #10
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	801a      	strh	r2, [r3, #0]
 8006f08:	e017      	b.n	8006f3a <PCD_EP_ISR_Handler+0x2ae>
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	095b      	lsrs	r3, r3, #5
 8006f10:	633b      	str	r3, [r7, #48]	; 0x30
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	f003 031f 	and.w	r3, r3, #31
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d102      	bne.n	8006f24 <PCD_EP_ISR_Handler+0x298>
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f20:	3b01      	subs	r3, #1
 8006f22:	633b      	str	r3, [r7, #48]	; 0x30
 8006f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	029b      	lsls	r3, r3, #10
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	881b      	ldrh	r3, [r3, #0]
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f4a:	827b      	strh	r3, [r7, #18]
 8006f4c:	8a7b      	ldrh	r3, [r7, #18]
 8006f4e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006f52:	827b      	strh	r3, [r7, #18]
 8006f54:	8a7b      	ldrh	r3, [r7, #18]
 8006f56:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006f5a:	827b      	strh	r3, [r7, #18]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	8a7b      	ldrh	r3, [r7, #18]
 8006f62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	8013      	strh	r3, [r2, #0]
 8006f76:	e17b      	b.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	4413      	add	r3, r2
 8006f86:	881b      	ldrh	r3, [r3, #0]
 8006f88:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006f8a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f280 80ea 	bge.w	8007168 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4413      	add	r3, r2
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006faa:	4013      	ands	r3, r2
 8006fac:	853b      	strh	r3, [r7, #40]	; 0x28
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4413      	add	r3, r2
 8006fbc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8006fbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006fc2:	b292      	uxth	r2, r2
 8006fc4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006fc6:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8006fca:	4613      	mov	r3, r2
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	4413      	add	r3, r2
 8006fd0:	00db      	lsls	r3, r3, #3
 8006fd2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	4413      	add	r3, r2
 8006fda:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fde:	7b1b      	ldrb	r3, [r3, #12]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d122      	bne.n	800702a <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	00db      	lsls	r3, r3, #3
 8006ff6:	4413      	add	r3, r2
 8006ff8:	3306      	adds	r3, #6
 8006ffa:	005b      	lsls	r3, r3, #1
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	6812      	ldr	r2, [r2, #0]
 8007000:	4413      	add	r3, r2
 8007002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007006:	881b      	ldrh	r3, [r3, #0]
 8007008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800700c:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 800700e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007010:	2b00      	cmp	r3, #0
 8007012:	f000 8087 	beq.w	8007124 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6818      	ldr	r0, [r3, #0]
 800701a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701c:	6959      	ldr	r1, [r3, #20]
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	88da      	ldrh	r2, [r3, #6]
 8007022:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007024:	f004 f968 	bl	800b2f8 <USB_ReadPMA>
 8007028:	e07c      	b.n	8007124 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800702a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702c:	78db      	ldrb	r3, [r3, #3]
 800702e:	2b02      	cmp	r3, #2
 8007030:	d108      	bne.n	8007044 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007032:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007034:	461a      	mov	r2, r3
 8007036:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f927 	bl	800728c <HAL_PCD_EP_DB_Receive>
 800703e:	4603      	mov	r3, r0
 8007040:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007042:	e06f      	b.n	8007124 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	461a      	mov	r2, r3
 800704a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4413      	add	r3, r2
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	b29b      	uxth	r3, r3
 8007056:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800705a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800705e:	847b      	strh	r3, [r7, #34]	; 0x22
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	461a      	mov	r2, r3
 8007066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	441a      	add	r2, r3
 800706e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007070:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007074:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007078:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800707c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007080:	b29b      	uxth	r3, r3
 8007082:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	461a      	mov	r2, r3
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4413      	add	r3, r2
 8007092:	881b      	ldrh	r3, [r3, #0]
 8007094:	b29b      	uxth	r3, r3
 8007096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800709a:	2b00      	cmp	r3, #0
 800709c:	d021      	beq.n	80070e2 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	461a      	mov	r2, r3
 80070aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	00db      	lsls	r3, r3, #3
 80070b0:	4413      	add	r3, r2
 80070b2:	3302      	adds	r3, #2
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	6812      	ldr	r2, [r2, #0]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070c6:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80070c8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d02a      	beq.n	8007124 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6818      	ldr	r0, [r3, #0]
 80070d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d4:	6959      	ldr	r1, [r3, #20]
 80070d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d8:	891a      	ldrh	r2, [r3, #8]
 80070da:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80070dc:	f004 f90c 	bl	800b2f8 <USB_ReadPMA>
 80070e0:	e020      	b.n	8007124 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	461a      	mov	r2, r3
 80070ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f0:	781b      	ldrb	r3, [r3, #0]
 80070f2:	00db      	lsls	r3, r3, #3
 80070f4:	4413      	add	r3, r2
 80070f6:	3306      	adds	r3, #6
 80070f8:	005b      	lsls	r3, r3, #1
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	6812      	ldr	r2, [r2, #0]
 80070fe:	4413      	add	r3, r2
 8007100:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800710a:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800710c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800710e:	2b00      	cmp	r3, #0
 8007110:	d008      	beq.n	8007124 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6818      	ldr	r0, [r3, #0]
 8007116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007118:	6959      	ldr	r1, [r3, #20]
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	895a      	ldrh	r2, [r3, #10]
 800711e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007120:	f004 f8ea 	bl	800b2f8 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007126:	69da      	ldr	r2, [r3, #28]
 8007128:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800712a:	441a      	add	r2, r3
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007132:	695a      	ldr	r2, [r3, #20]
 8007134:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007136:	441a      	add	r2, r3
 8007138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800713c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d004      	beq.n	800714e <PCD_EP_ISR_Handler+0x4c2>
 8007144:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	429a      	cmp	r2, r3
 800714c:	d206      	bcs.n	800715c <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800714e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	4619      	mov	r1, r3
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f005 fedb 	bl	800cf10 <HAL_PCD_DataOutStageCallback>
 800715a:	e005      	b.n	8007168 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007162:	4618      	mov	r0, r3
 8007164:	f002 fc4e 	bl	8009a04 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007168:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800716a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800716e:	2b00      	cmp	r3, #0
 8007170:	d07e      	beq.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8007172:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007176:	1c5a      	adds	r2, r3, #1
 8007178:	4613      	mov	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4413      	add	r3, r2
 800717e:	00db      	lsls	r3, r3, #3
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	4413      	add	r3, r2
 8007184:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	461a      	mov	r2, r3
 800718c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	4413      	add	r3, r2
 8007194:	881b      	ldrh	r3, [r3, #0]
 8007196:	b29b      	uxth	r3, r3
 8007198:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800719c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071a0:	843b      	strh	r3, [r7, #32]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	441a      	add	r2, r3
 80071b0:	8c3b      	ldrh	r3, [r7, #32]
 80071b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80071be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c0:	78db      	ldrb	r3, [r3, #3]
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d00c      	beq.n	80071e0 <PCD_EP_ISR_Handler+0x554>
 80071c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c8:	78db      	ldrb	r3, [r3, #3]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d008      	beq.n	80071e0 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80071ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d0:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d146      	bne.n	8007264 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80071d6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80071d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d141      	bne.n	8007264 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	461a      	mov	r2, r3
 80071ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	00db      	lsls	r3, r3, #3
 80071f2:	4413      	add	r3, r2
 80071f4:	3302      	adds	r3, #2
 80071f6:	005b      	lsls	r3, r3, #1
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6812      	ldr	r2, [r2, #0]
 80071fc:	4413      	add	r3, r2
 80071fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007202:	881b      	ldrh	r3, [r3, #0]
 8007204:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007208:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	8bfb      	ldrh	r3, [r7, #30]
 8007210:	429a      	cmp	r2, r3
 8007212:	d906      	bls.n	8007222 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8007214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007216:	699a      	ldr	r2, [r3, #24]
 8007218:	8bfb      	ldrh	r3, [r7, #30]
 800721a:	1ad2      	subs	r2, r2, r3
 800721c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721e:	619a      	str	r2, [r3, #24]
 8007220:	e002      	b.n	8007228 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8007222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007224:	2200      	movs	r2, #0
 8007226:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8007228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d106      	bne.n	800723e <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	4619      	mov	r1, r3
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f005 fe85 	bl	800cf46 <HAL_PCD_DataInStageCallback>
 800723c:	e018      	b.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800723e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007240:	695a      	ldr	r2, [r3, #20]
 8007242:	8bfb      	ldrh	r3, [r7, #30]
 8007244:	441a      	add	r2, r3
 8007246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007248:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724c:	69da      	ldr	r2, [r3, #28]
 800724e:	8bfb      	ldrh	r3, [r7, #30]
 8007250:	441a      	add	r2, r3
 8007252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007254:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800725c:	4618      	mov	r0, r3
 800725e:	f002 fbd1 	bl	8009a04 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8007262:	e005      	b.n	8007270 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007264:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007266:	461a      	mov	r2, r3
 8007268:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f91b 	bl	80074a6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007278:	b29b      	uxth	r3, r3
 800727a:	b21b      	sxth	r3, r3
 800727c:	2b00      	cmp	r3, #0
 800727e:	f6ff ad0a 	blt.w	8006c96 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3738      	adds	r7, #56	; 0x38
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b088      	sub	sp, #32
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	4613      	mov	r3, r2
 8007298:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800729a:	88fb      	ldrh	r3, [r7, #6]
 800729c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d07e      	beq.n	80073a2 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	461a      	mov	r2, r3
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	4413      	add	r3, r2
 80072b8:	3302      	adds	r3, #2
 80072ba:	005b      	lsls	r3, r3, #1
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	6812      	ldr	r2, [r2, #0]
 80072c0:	4413      	add	r3, r2
 80072c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072c6:	881b      	ldrh	r3, [r3, #0]
 80072c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072cc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	8b7b      	ldrh	r3, [r7, #26]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d306      	bcc.n	80072e6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	699a      	ldr	r2, [r3, #24]
 80072dc:	8b7b      	ldrh	r3, [r7, #26]
 80072de:	1ad2      	subs	r2, r2, r3
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	619a      	str	r2, [r3, #24]
 80072e4:	e002      	b.n	80072ec <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2200      	movs	r2, #0
 80072ea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d123      	bne.n	800733c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	461a      	mov	r2, r3
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	881b      	ldrh	r3, [r3, #0]
 8007304:	b29b      	uxth	r3, r3
 8007306:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800730a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800730e:	833b      	strh	r3, [r7, #24]
 8007310:	8b3b      	ldrh	r3, [r7, #24]
 8007312:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007316:	833b      	strh	r3, [r7, #24]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	461a      	mov	r2, r3
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	441a      	add	r2, r3
 8007326:	8b3b      	ldrh	r3, [r7, #24]
 8007328:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800732c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007330:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007338:	b29b      	uxth	r3, r3
 800733a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800733c:	88fb      	ldrh	r3, [r7, #6]
 800733e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007342:	2b00      	cmp	r3, #0
 8007344:	d01f      	beq.n	8007386 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	461a      	mov	r2, r3
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	881b      	ldrh	r3, [r3, #0]
 8007356:	b29b      	uxth	r3, r3
 8007358:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800735c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007360:	82fb      	strh	r3, [r7, #22]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	009b      	lsls	r3, r3, #2
 800736e:	441a      	add	r2, r3
 8007370:	8afb      	ldrh	r3, [r7, #22]
 8007372:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007376:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800737a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800737e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007382:	b29b      	uxth	r3, r3
 8007384:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007386:	8b7b      	ldrh	r3, [r7, #26]
 8007388:	2b00      	cmp	r3, #0
 800738a:	f000 8087 	beq.w	800749c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6818      	ldr	r0, [r3, #0]
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	6959      	ldr	r1, [r3, #20]
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	891a      	ldrh	r2, [r3, #8]
 800739a:	8b7b      	ldrh	r3, [r7, #26]
 800739c:	f003 ffac 	bl	800b2f8 <USB_ReadPMA>
 80073a0:	e07c      	b.n	800749c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	461a      	mov	r2, r3
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	00db      	lsls	r3, r3, #3
 80073b4:	4413      	add	r3, r2
 80073b6:	3306      	adds	r3, #6
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	6812      	ldr	r2, [r2, #0]
 80073be:	4413      	add	r3, r2
 80073c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073c4:	881b      	ldrh	r3, [r3, #0]
 80073c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073ca:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	699a      	ldr	r2, [r3, #24]
 80073d0:	8b7b      	ldrh	r3, [r7, #26]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d306      	bcc.n	80073e4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	699a      	ldr	r2, [r3, #24]
 80073da:	8b7b      	ldrh	r3, [r7, #26]
 80073dc:	1ad2      	subs	r2, r2, r3
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	619a      	str	r2, [r3, #24]
 80073e2:	e002      	b.n	80073ea <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2200      	movs	r2, #0
 80073e8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d123      	bne.n	800743a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	461a      	mov	r2, r3
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	881b      	ldrh	r3, [r3, #0]
 8007402:	b29b      	uxth	r3, r3
 8007404:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800740c:	83fb      	strh	r3, [r7, #30]
 800740e:	8bfb      	ldrh	r3, [r7, #30]
 8007410:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007414:	83fb      	strh	r3, [r7, #30]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	461a      	mov	r2, r3
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	441a      	add	r2, r3
 8007424:	8bfb      	ldrh	r3, [r7, #30]
 8007426:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800742a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800742e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007432:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007436:	b29b      	uxth	r3, r3
 8007438:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800743a:	88fb      	ldrh	r3, [r7, #6]
 800743c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007440:	2b00      	cmp	r3, #0
 8007442:	d11f      	bne.n	8007484 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	461a      	mov	r2, r3
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	b29b      	uxth	r3, r3
 8007456:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800745a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800745e:	83bb      	strh	r3, [r7, #28]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	461a      	mov	r2, r3
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	441a      	add	r2, r3
 800746e:	8bbb      	ldrh	r3, [r7, #28]
 8007470:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007474:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007478:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800747c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007480:	b29b      	uxth	r3, r3
 8007482:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007484:	8b7b      	ldrh	r3, [r7, #26]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d008      	beq.n	800749c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6818      	ldr	r0, [r3, #0]
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	6959      	ldr	r1, [r3, #20]
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	895a      	ldrh	r2, [r3, #10]
 8007496:	8b7b      	ldrh	r3, [r7, #26]
 8007498:	f003 ff2e 	bl	800b2f8 <USB_ReadPMA>
    }
  }

  return count;
 800749c:	8b7b      	ldrh	r3, [r7, #26]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3720      	adds	r7, #32
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b0a2      	sub	sp, #136	; 0x88
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	60f8      	str	r0, [r7, #12]
 80074ae:	60b9      	str	r1, [r7, #8]
 80074b0:	4613      	mov	r3, r2
 80074b2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80074b4:	88fb      	ldrh	r3, [r7, #6]
 80074b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f000 81c7 	beq.w	800784e <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	461a      	mov	r2, r3
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	00db      	lsls	r3, r3, #3
 80074d2:	4413      	add	r3, r2
 80074d4:	3302      	adds	r3, #2
 80074d6:	005b      	lsls	r3, r3, #1
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	6812      	ldr	r2, [r2, #0]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074e8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	699a      	ldr	r2, [r3, #24]
 80074f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d907      	bls.n	8007508 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	699a      	ldr	r2, [r3, #24]
 80074fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007500:	1ad2      	subs	r2, r2, r3
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	619a      	str	r2, [r3, #24]
 8007506:	e002      	b.n	800750e <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	2200      	movs	r2, #0
 800750c:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	699b      	ldr	r3, [r3, #24]
 8007512:	2b00      	cmp	r3, #0
 8007514:	f040 80b9 	bne.w	800768a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	785b      	ldrb	r3, [r3, #1]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d126      	bne.n	800756e <HAL_PCD_EP_DB_Transmit+0xc8>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	62bb      	str	r3, [r7, #40]	; 0x28
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800752e:	b29b      	uxth	r3, r3
 8007530:	461a      	mov	r2, r3
 8007532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007534:	4413      	add	r3, r2
 8007536:	62bb      	str	r3, [r7, #40]	; 0x28
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	011a      	lsls	r2, r3, #4
 800753e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007540:	4413      	add	r3, r2
 8007542:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007546:	627b      	str	r3, [r7, #36]	; 0x24
 8007548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754a:	881b      	ldrh	r3, [r3, #0]
 800754c:	b29b      	uxth	r3, r3
 800754e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007552:	b29a      	uxth	r2, r3
 8007554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007556:	801a      	strh	r2, [r3, #0]
 8007558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	b29b      	uxth	r3, r3
 800755e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007566:	b29a      	uxth	r2, r3
 8007568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756a:	801a      	strh	r2, [r3, #0]
 800756c:	e01a      	b.n	80075a4 <HAL_PCD_EP_DB_Transmit+0xfe>
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	785b      	ldrb	r3, [r3, #1]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d116      	bne.n	80075a4 <HAL_PCD_EP_DB_Transmit+0xfe>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	633b      	str	r3, [r7, #48]	; 0x30
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007584:	b29b      	uxth	r3, r3
 8007586:	461a      	mov	r2, r3
 8007588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800758a:	4413      	add	r3, r2
 800758c:	633b      	str	r3, [r7, #48]	; 0x30
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	011a      	lsls	r2, r3, #4
 8007594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007596:	4413      	add	r3, r2
 8007598:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800759c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800759e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a0:	2200      	movs	r2, #0
 80075a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	623b      	str	r3, [r7, #32]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	785b      	ldrb	r3, [r3, #1]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d126      	bne.n	8007600 <HAL_PCD_EP_DB_Transmit+0x15a>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	61bb      	str	r3, [r7, #24]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	461a      	mov	r2, r3
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	4413      	add	r3, r2
 80075c8:	61bb      	str	r3, [r7, #24]
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	011a      	lsls	r2, r3, #4
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	4413      	add	r3, r2
 80075d4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80075d8:	617b      	str	r3, [r7, #20]
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	881b      	ldrh	r3, [r3, #0]
 80075de:	b29b      	uxth	r3, r3
 80075e0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	801a      	strh	r2, [r3, #0]
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	881b      	ldrh	r3, [r3, #0]
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	801a      	strh	r2, [r3, #0]
 80075fe:	e017      	b.n	8007630 <HAL_PCD_EP_DB_Transmit+0x18a>
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	785b      	ldrb	r3, [r3, #1]
 8007604:	2b01      	cmp	r3, #1
 8007606:	d113      	bne.n	8007630 <HAL_PCD_EP_DB_Transmit+0x18a>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007610:	b29b      	uxth	r3, r3
 8007612:	461a      	mov	r2, r3
 8007614:	6a3b      	ldr	r3, [r7, #32]
 8007616:	4413      	add	r3, r2
 8007618:	623b      	str	r3, [r7, #32]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	781b      	ldrb	r3, [r3, #0]
 800761e:	011a      	lsls	r2, r3, #4
 8007620:	6a3b      	ldr	r3, [r7, #32]
 8007622:	4413      	add	r3, r2
 8007624:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007628:	61fb      	str	r3, [r7, #28]
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	2200      	movs	r2, #0
 800762e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	4619      	mov	r1, r3
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f005 fc85 	bl	800cf46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800763c:	88fb      	ldrh	r3, [r7, #6]
 800763e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007642:	2b00      	cmp	r3, #0
 8007644:	f000 82d4 	beq.w	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	461a      	mov	r2, r3
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	881b      	ldrh	r3, [r3, #0]
 8007658:	b29b      	uxth	r3, r3
 800765a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800765e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007662:	827b      	strh	r3, [r7, #18]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	461a      	mov	r2, r3
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	441a      	add	r2, r3
 8007672:	8a7b      	ldrh	r3, [r7, #18]
 8007674:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007678:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800767c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007684:	b29b      	uxth	r3, r3
 8007686:	8013      	strh	r3, [r2, #0]
 8007688:	e2b2      	b.n	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800768a:	88fb      	ldrh	r3, [r7, #6]
 800768c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007690:	2b00      	cmp	r3, #0
 8007692:	d021      	beq.n	80076d8 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	461a      	mov	r2, r3
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4413      	add	r3, r2
 80076a2:	881b      	ldrh	r3, [r3, #0]
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ae:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	441a      	add	r2, r3
 80076c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80076c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80076de:	2b01      	cmp	r3, #1
 80076e0:	f040 8286 	bne.w	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	695a      	ldr	r2, [r3, #20]
 80076e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80076ec:	441a      	add	r2, r3
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	69da      	ldr	r2, [r3, #28]
 80076f6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80076fa:	441a      	add	r2, r3
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	6a1a      	ldr	r2, [r3, #32]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	429a      	cmp	r2, r3
 800770a:	d309      	bcc.n	8007720 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	6a1a      	ldr	r2, [r3, #32]
 8007716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007718:	1ad2      	subs	r2, r2, r3
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	621a      	str	r2, [r3, #32]
 800771e:	e015      	b.n	800774c <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	6a1b      	ldr	r3, [r3, #32]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d107      	bne.n	8007738 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8007728:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800772c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007736:	e009      	b.n	800774c <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	6a1b      	ldr	r3, [r3, #32]
 8007744:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	2200      	movs	r2, #0
 800774a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	785b      	ldrb	r3, [r3, #1]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d155      	bne.n	8007800 <HAL_PCD_EP_DB_Transmit+0x35a>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	63bb      	str	r3, [r7, #56]	; 0x38
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007762:	b29b      	uxth	r3, r3
 8007764:	461a      	mov	r2, r3
 8007766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007768:	4413      	add	r3, r2
 800776a:	63bb      	str	r3, [r7, #56]	; 0x38
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	011a      	lsls	r2, r3, #4
 8007772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007774:	4413      	add	r3, r2
 8007776:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800777a:	637b      	str	r3, [r7, #52]	; 0x34
 800777c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800777e:	2b00      	cmp	r3, #0
 8007780:	d112      	bne.n	80077a8 <HAL_PCD_EP_DB_Transmit+0x302>
 8007782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007784:	881b      	ldrh	r3, [r3, #0]
 8007786:	b29b      	uxth	r3, r3
 8007788:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800778c:	b29a      	uxth	r2, r3
 800778e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007790:	801a      	strh	r2, [r3, #0]
 8007792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007794:	881b      	ldrh	r3, [r3, #0]
 8007796:	b29b      	uxth	r3, r3
 8007798:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800779c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077a4:	801a      	strh	r2, [r3, #0]
 80077a6:	e047      	b.n	8007838 <HAL_PCD_EP_DB_Transmit+0x392>
 80077a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077aa:	2b3e      	cmp	r3, #62	; 0x3e
 80077ac:	d811      	bhi.n	80077d2 <HAL_PCD_EP_DB_Transmit+0x32c>
 80077ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077b0:	085b      	lsrs	r3, r3, #1
 80077b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80077b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d002      	beq.n	80077c4 <HAL_PCD_EP_DB_Transmit+0x31e>
 80077be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077c0:	3301      	adds	r3, #1
 80077c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80077c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	029b      	lsls	r3, r3, #10
 80077ca:	b29a      	uxth	r2, r3
 80077cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ce:	801a      	strh	r2, [r3, #0]
 80077d0:	e032      	b.n	8007838 <HAL_PCD_EP_DB_Transmit+0x392>
 80077d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077d4:	095b      	lsrs	r3, r3, #5
 80077d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80077d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077da:	f003 031f 	and.w	r3, r3, #31
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d102      	bne.n	80077e8 <HAL_PCD_EP_DB_Transmit+0x342>
 80077e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077e4:	3b01      	subs	r3, #1
 80077e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80077e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	029b      	lsls	r3, r3, #10
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077fc:	801a      	strh	r2, [r3, #0]
 80077fe:	e01b      	b.n	8007838 <HAL_PCD_EP_DB_Transmit+0x392>
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	785b      	ldrb	r3, [r3, #1]
 8007804:	2b01      	cmp	r3, #1
 8007806:	d117      	bne.n	8007838 <HAL_PCD_EP_DB_Transmit+0x392>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	643b      	str	r3, [r7, #64]	; 0x40
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007816:	b29b      	uxth	r3, r3
 8007818:	461a      	mov	r2, r3
 800781a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800781c:	4413      	add	r3, r2
 800781e:	643b      	str	r3, [r7, #64]	; 0x40
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	011a      	lsls	r2, r3, #4
 8007826:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007828:	4413      	add	r3, r2
 800782a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800782e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007830:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007832:	b29a      	uxth	r2, r3
 8007834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007836:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6818      	ldr	r0, [r3, #0]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	6959      	ldr	r1, [r3, #20]
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	891a      	ldrh	r2, [r3, #8]
 8007844:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007846:	b29b      	uxth	r3, r3
 8007848:	f003 fd11 	bl	800b26e <USB_WritePMA>
 800784c:	e1d0      	b.n	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007856:	b29b      	uxth	r3, r3
 8007858:	461a      	mov	r2, r3
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	00db      	lsls	r3, r3, #3
 8007860:	4413      	add	r3, r2
 8007862:	3306      	adds	r3, #6
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	6812      	ldr	r2, [r2, #0]
 800786a:	4413      	add	r3, r2
 800786c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007870:	881b      	ldrh	r3, [r3, #0]
 8007872:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007876:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	699a      	ldr	r2, [r3, #24]
 800787e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007882:	429a      	cmp	r2, r3
 8007884:	d307      	bcc.n	8007896 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	699a      	ldr	r2, [r3, #24]
 800788a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800788e:	1ad2      	subs	r2, r2, r3
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	619a      	str	r2, [r3, #24]
 8007894:	e002      	b.n	800789c <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	2200      	movs	r2, #0
 800789a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f040 80c4 	bne.w	8007a2e <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	785b      	ldrb	r3, [r3, #1]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d126      	bne.n	80078fc <HAL_PCD_EP_DB_Transmit+0x456>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078bc:	b29b      	uxth	r3, r3
 80078be:	461a      	mov	r2, r3
 80078c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078c2:	4413      	add	r3, r2
 80078c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	011a      	lsls	r2, r3, #4
 80078cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ce:	4413      	add	r3, r2
 80078d0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80078d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80078d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078d8:	881b      	ldrh	r3, [r3, #0]
 80078da:	b29b      	uxth	r3, r3
 80078dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078e4:	801a      	strh	r2, [r3, #0]
 80078e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078e8:	881b      	ldrh	r3, [r3, #0]
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80078f8:	801a      	strh	r2, [r3, #0]
 80078fa:	e01a      	b.n	8007932 <HAL_PCD_EP_DB_Transmit+0x48c>
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	785b      	ldrb	r3, [r3, #1]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d116      	bne.n	8007932 <HAL_PCD_EP_DB_Transmit+0x48c>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	677b      	str	r3, [r7, #116]	; 0x74
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007912:	b29b      	uxth	r3, r3
 8007914:	461a      	mov	r2, r3
 8007916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007918:	4413      	add	r3, r2
 800791a:	677b      	str	r3, [r7, #116]	; 0x74
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	011a      	lsls	r2, r3, #4
 8007922:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007924:	4413      	add	r3, r2
 8007926:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800792a:	673b      	str	r3, [r7, #112]	; 0x70
 800792c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800792e:	2200      	movs	r2, #0
 8007930:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	67bb      	str	r3, [r7, #120]	; 0x78
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	785b      	ldrb	r3, [r3, #1]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d12f      	bne.n	80079a0 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007950:	b29b      	uxth	r3, r3
 8007952:	461a      	mov	r2, r3
 8007954:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007958:	4413      	add	r3, r2
 800795a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	011a      	lsls	r2, r3, #4
 8007964:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007968:	4413      	add	r3, r2
 800796a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800796e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007972:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007976:	881b      	ldrh	r3, [r3, #0]
 8007978:	b29b      	uxth	r3, r3
 800797a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800797e:	b29a      	uxth	r2, r3
 8007980:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007984:	801a      	strh	r2, [r3, #0]
 8007986:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800798a:	881b      	ldrh	r3, [r3, #0]
 800798c:	b29b      	uxth	r3, r3
 800798e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007992:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007996:	b29a      	uxth	r2, r3
 8007998:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800799c:	801a      	strh	r2, [r3, #0]
 800799e:	e017      	b.n	80079d0 <HAL_PCD_EP_DB_Transmit+0x52a>
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	785b      	ldrb	r3, [r3, #1]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d113      	bne.n	80079d0 <HAL_PCD_EP_DB_Transmit+0x52a>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	461a      	mov	r2, r3
 80079b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80079b6:	4413      	add	r3, r2
 80079b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	011a      	lsls	r2, r3, #4
 80079c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80079c2:	4413      	add	r3, r2
 80079c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80079c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80079ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80079cc:	2200      	movs	r2, #0
 80079ce:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	4619      	mov	r1, r3
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f005 fab5 	bl	800cf46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80079dc:	88fb      	ldrh	r3, [r7, #6]
 80079de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f040 8104 	bne.w	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	461a      	mov	r2, r3
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	881b      	ldrh	r3, [r3, #0]
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a02:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	441a      	add	r2, r3
 8007a14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007a18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	8013      	strh	r3, [r2, #0]
 8007a2c:	e0e0      	b.n	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007a2e:	88fb      	ldrh	r3, [r7, #6]
 8007a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d121      	bne.n	8007a7c <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	881b      	ldrh	r3, [r3, #0]
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a52:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	441a      	add	r2, r3
 8007a64:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007a68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	f040 80b4 	bne.w	8007bf0 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	695a      	ldr	r2, [r3, #20]
 8007a8c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007a90:	441a      	add	r2, r3
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	69da      	ldr	r2, [r3, #28]
 8007a9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007a9e:	441a      	add	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	6a1a      	ldr	r2, [r3, #32]
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d309      	bcc.n	8007ac4 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	691b      	ldr	r3, [r3, #16]
 8007ab4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	6a1a      	ldr	r2, [r3, #32]
 8007aba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007abc:	1ad2      	subs	r2, r2, r3
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	621a      	str	r2, [r3, #32]
 8007ac2:	e015      	b.n	8007af0 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	6a1b      	ldr	r3, [r3, #32]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d107      	bne.n	8007adc <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8007acc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007ad0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007ada:	e009      	b.n	8007af0 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	6a1b      	ldr	r3, [r3, #32]
 8007ae0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	667b      	str	r3, [r7, #100]	; 0x64
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	785b      	ldrb	r3, [r3, #1]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d155      	bne.n	8007baa <HAL_PCD_EP_DB_Transmit+0x704>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	461a      	mov	r2, r3
 8007b10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b12:	4413      	add	r3, r2
 8007b14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	011a      	lsls	r2, r3, #4
 8007b1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b1e:	4413      	add	r3, r2
 8007b20:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b24:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d112      	bne.n	8007b52 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8007b2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b2e:	881b      	ldrh	r3, [r3, #0]
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b3a:	801a      	strh	r2, [r3, #0]
 8007b3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b3e:	881b      	ldrh	r3, [r3, #0]
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b4e:	801a      	strh	r2, [r3, #0]
 8007b50:	e044      	b.n	8007bdc <HAL_PCD_EP_DB_Transmit+0x736>
 8007b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b54:	2b3e      	cmp	r3, #62	; 0x3e
 8007b56:	d811      	bhi.n	8007b7c <HAL_PCD_EP_DB_Transmit+0x6d6>
 8007b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b5a:	085b      	lsrs	r3, r3, #1
 8007b5c:	657b      	str	r3, [r7, #84]	; 0x54
 8007b5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b60:	f003 0301 	and.w	r3, r3, #1
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <HAL_PCD_EP_DB_Transmit+0x6c8>
 8007b68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	657b      	str	r3, [r7, #84]	; 0x54
 8007b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	029b      	lsls	r3, r3, #10
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b78:	801a      	strh	r2, [r3, #0]
 8007b7a:	e02f      	b.n	8007bdc <HAL_PCD_EP_DB_Transmit+0x736>
 8007b7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b7e:	095b      	lsrs	r3, r3, #5
 8007b80:	657b      	str	r3, [r7, #84]	; 0x54
 8007b82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b84:	f003 031f 	and.w	r3, r3, #31
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d102      	bne.n	8007b92 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8007b8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	657b      	str	r3, [r7, #84]	; 0x54
 8007b92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	029b      	lsls	r3, r3, #10
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ba6:	801a      	strh	r2, [r3, #0]
 8007ba8:	e018      	b.n	8007bdc <HAL_PCD_EP_DB_Transmit+0x736>
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	785b      	ldrb	r3, [r3, #1]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d114      	bne.n	8007bdc <HAL_PCD_EP_DB_Transmit+0x736>
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bc0:	4413      	add	r3, r2
 8007bc2:	667b      	str	r3, [r7, #100]	; 0x64
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	011a      	lsls	r2, r3, #4
 8007bca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bcc:	4413      	add	r3, r2
 8007bce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007bd2:	663b      	str	r3, [r7, #96]	; 0x60
 8007bd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007bda:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6818      	ldr	r0, [r3, #0]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	6959      	ldr	r1, [r3, #20]
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	895a      	ldrh	r2, [r3, #10]
 8007be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	f003 fb3f 	bl	800b26e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c0a:	823b      	strh	r3, [r7, #16]
 8007c0c:	8a3b      	ldrh	r3, [r7, #16]
 8007c0e:	f083 0310 	eor.w	r3, r3, #16
 8007c12:	823b      	strh	r3, [r7, #16]
 8007c14:	8a3b      	ldrh	r3, [r7, #16]
 8007c16:	f083 0320 	eor.w	r3, r3, #32
 8007c1a:	823b      	strh	r3, [r7, #16]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	009b      	lsls	r3, r3, #2
 8007c28:	441a      	add	r2, r3
 8007c2a:	8a3b      	ldrh	r3, [r7, #16]
 8007c2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3788      	adds	r7, #136	; 0x88
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007c4a:	b480      	push	{r7}
 8007c4c:	b087      	sub	sp, #28
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	60f8      	str	r0, [r7, #12]
 8007c52:	607b      	str	r3, [r7, #4]
 8007c54:	460b      	mov	r3, r1
 8007c56:	817b      	strh	r3, [r7, #10]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007c5c:	897b      	ldrh	r3, [r7, #10]
 8007c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d00b      	beq.n	8007c80 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c68:	897b      	ldrh	r3, [r7, #10]
 8007c6a:	f003 0307 	and.w	r3, r3, #7
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	4613      	mov	r3, r2
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	4413      	add	r3, r2
 8007c76:	00db      	lsls	r3, r3, #3
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	617b      	str	r3, [r7, #20]
 8007c7e:	e009      	b.n	8007c94 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007c80:	897a      	ldrh	r2, [r7, #10]
 8007c82:	4613      	mov	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	00db      	lsls	r3, r3, #3
 8007c8a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007c8e:	68fa      	ldr	r2, [r7, #12]
 8007c90:	4413      	add	r3, r2
 8007c92:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007c94:	893b      	ldrh	r3, [r7, #8]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d107      	bne.n	8007caa <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	80da      	strh	r2, [r3, #6]
 8007ca8:	e00b      	b.n	8007cc2 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2201      	movs	r2, #1
 8007cae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	b29a      	uxth	r2, r3
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	0c1b      	lsrs	r3, r3, #16
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	371c      	adds	r7, #28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bc80      	pop	{r7}
 8007ccc:	4770      	bx	lr
	...

08007cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d101      	bne.n	8007ce2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e26c      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f000 8087 	beq.w	8007dfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007cf0:	4b92      	ldr	r3, [pc, #584]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	f003 030c 	and.w	r3, r3, #12
 8007cf8:	2b04      	cmp	r3, #4
 8007cfa:	d00c      	beq.n	8007d16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007cfc:	4b8f      	ldr	r3, [pc, #572]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	f003 030c 	and.w	r3, r3, #12
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d112      	bne.n	8007d2e <HAL_RCC_OscConfig+0x5e>
 8007d08:	4b8c      	ldr	r3, [pc, #560]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d14:	d10b      	bne.n	8007d2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d16:	4b89      	ldr	r3, [pc, #548]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d06c      	beq.n	8007dfc <HAL_RCC_OscConfig+0x12c>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d168      	bne.n	8007dfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e246      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d36:	d106      	bne.n	8007d46 <HAL_RCC_OscConfig+0x76>
 8007d38:	4b80      	ldr	r3, [pc, #512]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a7f      	ldr	r2, [pc, #508]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d42:	6013      	str	r3, [r2, #0]
 8007d44:	e02e      	b.n	8007da4 <HAL_RCC_OscConfig+0xd4>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10c      	bne.n	8007d68 <HAL_RCC_OscConfig+0x98>
 8007d4e:	4b7b      	ldr	r3, [pc, #492]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a7a      	ldr	r2, [pc, #488]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	4b78      	ldr	r3, [pc, #480]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a77      	ldr	r2, [pc, #476]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	e01d      	b.n	8007da4 <HAL_RCC_OscConfig+0xd4>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d70:	d10c      	bne.n	8007d8c <HAL_RCC_OscConfig+0xbc>
 8007d72:	4b72      	ldr	r3, [pc, #456]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a71      	ldr	r2, [pc, #452]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d7c:	6013      	str	r3, [r2, #0]
 8007d7e:	4b6f      	ldr	r3, [pc, #444]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a6e      	ldr	r2, [pc, #440]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d88:	6013      	str	r3, [r2, #0]
 8007d8a:	e00b      	b.n	8007da4 <HAL_RCC_OscConfig+0xd4>
 8007d8c:	4b6b      	ldr	r3, [pc, #428]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a6a      	ldr	r2, [pc, #424]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d96:	6013      	str	r3, [r2, #0]
 8007d98:	4b68      	ldr	r3, [pc, #416]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a67      	ldr	r2, [pc, #412]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007da2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d013      	beq.n	8007dd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dac:	f7fc f8e4 	bl	8003f78 <HAL_GetTick>
 8007db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007db2:	e008      	b.n	8007dc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007db4:	f7fc f8e0 	bl	8003f78 <HAL_GetTick>
 8007db8:	4602      	mov	r2, r0
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	1ad3      	subs	r3, r2, r3
 8007dbe:	2b64      	cmp	r3, #100	; 0x64
 8007dc0:	d901      	bls.n	8007dc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	e1fa      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dc6:	4b5d      	ldr	r3, [pc, #372]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d0f0      	beq.n	8007db4 <HAL_RCC_OscConfig+0xe4>
 8007dd2:	e014      	b.n	8007dfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dd4:	f7fc f8d0 	bl	8003f78 <HAL_GetTick>
 8007dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dda:	e008      	b.n	8007dee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ddc:	f7fc f8cc 	bl	8003f78 <HAL_GetTick>
 8007de0:	4602      	mov	r2, r0
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	2b64      	cmp	r3, #100	; 0x64
 8007de8:	d901      	bls.n	8007dee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e1e6      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dee:	4b53      	ldr	r3, [pc, #332]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1f0      	bne.n	8007ddc <HAL_RCC_OscConfig+0x10c>
 8007dfa:	e000      	b.n	8007dfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0302 	and.w	r3, r3, #2
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d063      	beq.n	8007ed2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e0a:	4b4c      	ldr	r3, [pc, #304]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f003 030c 	and.w	r3, r3, #12
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d00b      	beq.n	8007e2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007e16:	4b49      	ldr	r3, [pc, #292]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	f003 030c 	and.w	r3, r3, #12
 8007e1e:	2b08      	cmp	r3, #8
 8007e20:	d11c      	bne.n	8007e5c <HAL_RCC_OscConfig+0x18c>
 8007e22:	4b46      	ldr	r3, [pc, #280]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d116      	bne.n	8007e5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e2e:	4b43      	ldr	r3, [pc, #268]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d005      	beq.n	8007e46 <HAL_RCC_OscConfig+0x176>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d001      	beq.n	8007e46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e1ba      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e46:	4b3d      	ldr	r3, [pc, #244]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	695b      	ldr	r3, [r3, #20]
 8007e52:	00db      	lsls	r3, r3, #3
 8007e54:	4939      	ldr	r1, [pc, #228]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e56:	4313      	orrs	r3, r2
 8007e58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e5a:	e03a      	b.n	8007ed2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d020      	beq.n	8007ea6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e64:	4b36      	ldr	r3, [pc, #216]	; (8007f40 <HAL_RCC_OscConfig+0x270>)
 8007e66:	2201      	movs	r2, #1
 8007e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e6a:	f7fc f885 	bl	8003f78 <HAL_GetTick>
 8007e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e70:	e008      	b.n	8007e84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e72:	f7fc f881 	bl	8003f78 <HAL_GetTick>
 8007e76:	4602      	mov	r2, r0
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d901      	bls.n	8007e84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e19b      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e84:	4b2d      	ldr	r3, [pc, #180]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0302 	and.w	r3, r3, #2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d0f0      	beq.n	8007e72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e90:	4b2a      	ldr	r3, [pc, #168]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	00db      	lsls	r3, r3, #3
 8007e9e:	4927      	ldr	r1, [pc, #156]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	600b      	str	r3, [r1, #0]
 8007ea4:	e015      	b.n	8007ed2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ea6:	4b26      	ldr	r3, [pc, #152]	; (8007f40 <HAL_RCC_OscConfig+0x270>)
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eac:	f7fc f864 	bl	8003f78 <HAL_GetTick>
 8007eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eb2:	e008      	b.n	8007ec6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007eb4:	f7fc f860 	bl	8003f78 <HAL_GetTick>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d901      	bls.n	8007ec6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	e17a      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ec6:	4b1d      	ldr	r3, [pc, #116]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 0302 	and.w	r3, r3, #2
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1f0      	bne.n	8007eb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f003 0308 	and.w	r3, r3, #8
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d03a      	beq.n	8007f54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d019      	beq.n	8007f1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ee6:	4b17      	ldr	r3, [pc, #92]	; (8007f44 <HAL_RCC_OscConfig+0x274>)
 8007ee8:	2201      	movs	r2, #1
 8007eea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007eec:	f7fc f844 	bl	8003f78 <HAL_GetTick>
 8007ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ef2:	e008      	b.n	8007f06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ef4:	f7fc f840 	bl	8003f78 <HAL_GetTick>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	d901      	bls.n	8007f06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007f02:	2303      	movs	r3, #3
 8007f04:	e15a      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f06:	4b0d      	ldr	r3, [pc, #52]	; (8007f3c <HAL_RCC_OscConfig+0x26c>)
 8007f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d0f0      	beq.n	8007ef4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007f12:	2001      	movs	r0, #1
 8007f14:	f000 fac4 	bl	80084a0 <RCC_Delay>
 8007f18:	e01c      	b.n	8007f54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f1a:	4b0a      	ldr	r3, [pc, #40]	; (8007f44 <HAL_RCC_OscConfig+0x274>)
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f20:	f7fc f82a 	bl	8003f78 <HAL_GetTick>
 8007f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f26:	e00f      	b.n	8007f48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f28:	f7fc f826 	bl	8003f78 <HAL_GetTick>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d908      	bls.n	8007f48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007f36:	2303      	movs	r3, #3
 8007f38:	e140      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
 8007f3a:	bf00      	nop
 8007f3c:	40021000 	.word	0x40021000
 8007f40:	42420000 	.word	0x42420000
 8007f44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f48:	4b9e      	ldr	r3, [pc, #632]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4c:	f003 0302 	and.w	r3, r3, #2
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1e9      	bne.n	8007f28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0304 	and.w	r3, r3, #4
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 80a6 	beq.w	80080ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f62:	2300      	movs	r3, #0
 8007f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f66:	4b97      	ldr	r3, [pc, #604]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10d      	bne.n	8007f8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f72:	4b94      	ldr	r3, [pc, #592]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007f74:	69db      	ldr	r3, [r3, #28]
 8007f76:	4a93      	ldr	r2, [pc, #588]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f7c:	61d3      	str	r3, [r2, #28]
 8007f7e:	4b91      	ldr	r3, [pc, #580]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f86:	60bb      	str	r3, [r7, #8]
 8007f88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f8e:	4b8e      	ldr	r3, [pc, #568]	; (80081c8 <HAL_RCC_OscConfig+0x4f8>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d118      	bne.n	8007fcc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f9a:	4b8b      	ldr	r3, [pc, #556]	; (80081c8 <HAL_RCC_OscConfig+0x4f8>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a8a      	ldr	r2, [pc, #552]	; (80081c8 <HAL_RCC_OscConfig+0x4f8>)
 8007fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fa6:	f7fb ffe7 	bl	8003f78 <HAL_GetTick>
 8007faa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fac:	e008      	b.n	8007fc0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fae:	f7fb ffe3 	bl	8003f78 <HAL_GetTick>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	1ad3      	subs	r3, r2, r3
 8007fb8:	2b64      	cmp	r3, #100	; 0x64
 8007fba:	d901      	bls.n	8007fc0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e0fd      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fc0:	4b81      	ldr	r3, [pc, #516]	; (80081c8 <HAL_RCC_OscConfig+0x4f8>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d0f0      	beq.n	8007fae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d106      	bne.n	8007fe2 <HAL_RCC_OscConfig+0x312>
 8007fd4:	4b7b      	ldr	r3, [pc, #492]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007fd6:	6a1b      	ldr	r3, [r3, #32]
 8007fd8:	4a7a      	ldr	r2, [pc, #488]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007fda:	f043 0301 	orr.w	r3, r3, #1
 8007fde:	6213      	str	r3, [r2, #32]
 8007fe0:	e02d      	b.n	800803e <HAL_RCC_OscConfig+0x36e>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10c      	bne.n	8008004 <HAL_RCC_OscConfig+0x334>
 8007fea:	4b76      	ldr	r3, [pc, #472]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	4a75      	ldr	r2, [pc, #468]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007ff0:	f023 0301 	bic.w	r3, r3, #1
 8007ff4:	6213      	str	r3, [r2, #32]
 8007ff6:	4b73      	ldr	r3, [pc, #460]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	4a72      	ldr	r2, [pc, #456]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8007ffc:	f023 0304 	bic.w	r3, r3, #4
 8008000:	6213      	str	r3, [r2, #32]
 8008002:	e01c      	b.n	800803e <HAL_RCC_OscConfig+0x36e>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	2b05      	cmp	r3, #5
 800800a:	d10c      	bne.n	8008026 <HAL_RCC_OscConfig+0x356>
 800800c:	4b6d      	ldr	r3, [pc, #436]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 800800e:	6a1b      	ldr	r3, [r3, #32]
 8008010:	4a6c      	ldr	r2, [pc, #432]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008012:	f043 0304 	orr.w	r3, r3, #4
 8008016:	6213      	str	r3, [r2, #32]
 8008018:	4b6a      	ldr	r3, [pc, #424]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	4a69      	ldr	r2, [pc, #420]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 800801e:	f043 0301 	orr.w	r3, r3, #1
 8008022:	6213      	str	r3, [r2, #32]
 8008024:	e00b      	b.n	800803e <HAL_RCC_OscConfig+0x36e>
 8008026:	4b67      	ldr	r3, [pc, #412]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	4a66      	ldr	r2, [pc, #408]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 800802c:	f023 0301 	bic.w	r3, r3, #1
 8008030:	6213      	str	r3, [r2, #32]
 8008032:	4b64      	ldr	r3, [pc, #400]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008034:	6a1b      	ldr	r3, [r3, #32]
 8008036:	4a63      	ldr	r2, [pc, #396]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008038:	f023 0304 	bic.w	r3, r3, #4
 800803c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d015      	beq.n	8008072 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008046:	f7fb ff97 	bl	8003f78 <HAL_GetTick>
 800804a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800804c:	e00a      	b.n	8008064 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800804e:	f7fb ff93 	bl	8003f78 <HAL_GetTick>
 8008052:	4602      	mov	r2, r0
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	f241 3288 	movw	r2, #5000	; 0x1388
 800805c:	4293      	cmp	r3, r2
 800805e:	d901      	bls.n	8008064 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	e0ab      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008064:	4b57      	ldr	r3, [pc, #348]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008066:	6a1b      	ldr	r3, [r3, #32]
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d0ee      	beq.n	800804e <HAL_RCC_OscConfig+0x37e>
 8008070:	e014      	b.n	800809c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008072:	f7fb ff81 	bl	8003f78 <HAL_GetTick>
 8008076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008078:	e00a      	b.n	8008090 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800807a:	f7fb ff7d 	bl	8003f78 <HAL_GetTick>
 800807e:	4602      	mov	r2, r0
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	f241 3288 	movw	r2, #5000	; 0x1388
 8008088:	4293      	cmp	r3, r2
 800808a:	d901      	bls.n	8008090 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800808c:	2303      	movs	r3, #3
 800808e:	e095      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008090:	4b4c      	ldr	r3, [pc, #304]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008092:	6a1b      	ldr	r3, [r3, #32]
 8008094:	f003 0302 	and.w	r3, r3, #2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1ee      	bne.n	800807a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800809c:	7dfb      	ldrb	r3, [r7, #23]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d105      	bne.n	80080ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080a2:	4b48      	ldr	r3, [pc, #288]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 80080a4:	69db      	ldr	r3, [r3, #28]
 80080a6:	4a47      	ldr	r2, [pc, #284]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 80080a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 8081 	beq.w	80081ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80080b8:	4b42      	ldr	r3, [pc, #264]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f003 030c 	and.w	r3, r3, #12
 80080c0:	2b08      	cmp	r3, #8
 80080c2:	d061      	beq.n	8008188 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	69db      	ldr	r3, [r3, #28]
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	d146      	bne.n	800815a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080cc:	4b3f      	ldr	r3, [pc, #252]	; (80081cc <HAL_RCC_OscConfig+0x4fc>)
 80080ce:	2200      	movs	r2, #0
 80080d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080d2:	f7fb ff51 	bl	8003f78 <HAL_GetTick>
 80080d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80080d8:	e008      	b.n	80080ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080da:	f7fb ff4d 	bl	8003f78 <HAL_GetTick>
 80080de:	4602      	mov	r2, r0
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	1ad3      	subs	r3, r2, r3
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d901      	bls.n	80080ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e067      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80080ec:	4b35      	ldr	r3, [pc, #212]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1f0      	bne.n	80080da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a1b      	ldr	r3, [r3, #32]
 80080fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008100:	d108      	bne.n	8008114 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008102:	4b30      	ldr	r3, [pc, #192]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	492d      	ldr	r1, [pc, #180]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008110:	4313      	orrs	r3, r2
 8008112:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008114:	4b2b      	ldr	r3, [pc, #172]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a19      	ldr	r1, [r3, #32]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008124:	430b      	orrs	r3, r1
 8008126:	4927      	ldr	r1, [pc, #156]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008128:	4313      	orrs	r3, r2
 800812a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800812c:	4b27      	ldr	r3, [pc, #156]	; (80081cc <HAL_RCC_OscConfig+0x4fc>)
 800812e:	2201      	movs	r2, #1
 8008130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008132:	f7fb ff21 	bl	8003f78 <HAL_GetTick>
 8008136:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008138:	e008      	b.n	800814c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800813a:	f7fb ff1d 	bl	8003f78 <HAL_GetTick>
 800813e:	4602      	mov	r2, r0
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	1ad3      	subs	r3, r2, r3
 8008144:	2b02      	cmp	r3, #2
 8008146:	d901      	bls.n	800814c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e037      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800814c:	4b1d      	ldr	r3, [pc, #116]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008154:	2b00      	cmp	r3, #0
 8008156:	d0f0      	beq.n	800813a <HAL_RCC_OscConfig+0x46a>
 8008158:	e02f      	b.n	80081ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800815a:	4b1c      	ldr	r3, [pc, #112]	; (80081cc <HAL_RCC_OscConfig+0x4fc>)
 800815c:	2200      	movs	r2, #0
 800815e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008160:	f7fb ff0a 	bl	8003f78 <HAL_GetTick>
 8008164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008166:	e008      	b.n	800817a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008168:	f7fb ff06 	bl	8003f78 <HAL_GetTick>
 800816c:	4602      	mov	r2, r0
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	2b02      	cmp	r3, #2
 8008174:	d901      	bls.n	800817a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008176:	2303      	movs	r3, #3
 8008178:	e020      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800817a:	4b12      	ldr	r3, [pc, #72]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1f0      	bne.n	8008168 <HAL_RCC_OscConfig+0x498>
 8008186:	e018      	b.n	80081ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	69db      	ldr	r3, [r3, #28]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d101      	bne.n	8008194 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e013      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008194:	4b0b      	ldr	r3, [pc, #44]	; (80081c4 <HAL_RCC_OscConfig+0x4f4>)
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d106      	bne.n	80081b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d001      	beq.n	80081ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e000      	b.n	80081bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3718      	adds	r7, #24
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	40021000 	.word	0x40021000
 80081c8:	40007000 	.word	0x40007000
 80081cc:	42420060 	.word	0x42420060

080081d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80081e0:	2301      	movs	r3, #1
 80081e2:	e0d0      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80081e4:	4b6a      	ldr	r3, [pc, #424]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f003 0307 	and.w	r3, r3, #7
 80081ec:	683a      	ldr	r2, [r7, #0]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d910      	bls.n	8008214 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081f2:	4b67      	ldr	r3, [pc, #412]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f023 0207 	bic.w	r2, r3, #7
 80081fa:	4965      	ldr	r1, [pc, #404]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	4313      	orrs	r3, r2
 8008200:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008202:	4b63      	ldr	r3, [pc, #396]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0307 	and.w	r3, r3, #7
 800820a:	683a      	ldr	r2, [r7, #0]
 800820c:	429a      	cmp	r2, r3
 800820e:	d001      	beq.n	8008214 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e0b8      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0302 	and.w	r3, r3, #2
 800821c:	2b00      	cmp	r3, #0
 800821e:	d020      	beq.n	8008262 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 0304 	and.w	r3, r3, #4
 8008228:	2b00      	cmp	r3, #0
 800822a:	d005      	beq.n	8008238 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800822c:	4b59      	ldr	r3, [pc, #356]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	4a58      	ldr	r2, [pc, #352]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 8008232:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008236:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 0308 	and.w	r3, r3, #8
 8008240:	2b00      	cmp	r3, #0
 8008242:	d005      	beq.n	8008250 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008244:	4b53      	ldr	r3, [pc, #332]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	4a52      	ldr	r2, [pc, #328]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800824a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800824e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008250:	4b50      	ldr	r3, [pc, #320]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	494d      	ldr	r1, [pc, #308]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800825e:	4313      	orrs	r3, r2
 8008260:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b00      	cmp	r3, #0
 800826c:	d040      	beq.n	80082f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d107      	bne.n	8008286 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008276:	4b47      	ldr	r3, [pc, #284]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800827e:	2b00      	cmp	r3, #0
 8008280:	d115      	bne.n	80082ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e07f      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	2b02      	cmp	r3, #2
 800828c:	d107      	bne.n	800829e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800828e:	4b41      	ldr	r3, [pc, #260]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d109      	bne.n	80082ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	e073      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800829e:	4b3d      	ldr	r3, [pc, #244]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0302 	and.w	r3, r3, #2
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e06b      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082ae:	4b39      	ldr	r3, [pc, #228]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	f023 0203 	bic.w	r2, r3, #3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	4936      	ldr	r1, [pc, #216]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 80082bc:	4313      	orrs	r3, r2
 80082be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082c0:	f7fb fe5a 	bl	8003f78 <HAL_GetTick>
 80082c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082c6:	e00a      	b.n	80082de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082c8:	f7fb fe56 	bl	8003f78 <HAL_GetTick>
 80082cc:	4602      	mov	r2, r0
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d901      	bls.n	80082de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80082da:	2303      	movs	r3, #3
 80082dc:	e053      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082de:	4b2d      	ldr	r3, [pc, #180]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f003 020c 	and.w	r2, r3, #12
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d1eb      	bne.n	80082c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80082f0:	4b27      	ldr	r3, [pc, #156]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 0307 	and.w	r3, r3, #7
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d210      	bcs.n	8008320 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082fe:	4b24      	ldr	r3, [pc, #144]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f023 0207 	bic.w	r2, r3, #7
 8008306:	4922      	ldr	r1, [pc, #136]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	4313      	orrs	r3, r2
 800830c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800830e:	4b20      	ldr	r3, [pc, #128]	; (8008390 <HAL_RCC_ClockConfig+0x1c0>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0307 	and.w	r3, r3, #7
 8008316:	683a      	ldr	r2, [r7, #0]
 8008318:	429a      	cmp	r2, r3
 800831a:	d001      	beq.n	8008320 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	e032      	b.n	8008386 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0304 	and.w	r3, r3, #4
 8008328:	2b00      	cmp	r3, #0
 800832a:	d008      	beq.n	800833e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800832c:	4b19      	ldr	r3, [pc, #100]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	4916      	ldr	r1, [pc, #88]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800833a:	4313      	orrs	r3, r2
 800833c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 0308 	and.w	r3, r3, #8
 8008346:	2b00      	cmp	r3, #0
 8008348:	d009      	beq.n	800835e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800834a:	4b12      	ldr	r3, [pc, #72]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	00db      	lsls	r3, r3, #3
 8008358:	490e      	ldr	r1, [pc, #56]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 800835a:	4313      	orrs	r3, r2
 800835c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800835e:	f000 f821 	bl	80083a4 <HAL_RCC_GetSysClockFreq>
 8008362:	4602      	mov	r2, r0
 8008364:	4b0b      	ldr	r3, [pc, #44]	; (8008394 <HAL_RCC_ClockConfig+0x1c4>)
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	091b      	lsrs	r3, r3, #4
 800836a:	f003 030f 	and.w	r3, r3, #15
 800836e:	490a      	ldr	r1, [pc, #40]	; (8008398 <HAL_RCC_ClockConfig+0x1c8>)
 8008370:	5ccb      	ldrb	r3, [r1, r3]
 8008372:	fa22 f303 	lsr.w	r3, r2, r3
 8008376:	4a09      	ldr	r2, [pc, #36]	; (800839c <HAL_RCC_ClockConfig+0x1cc>)
 8008378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800837a:	4b09      	ldr	r3, [pc, #36]	; (80083a0 <HAL_RCC_ClockConfig+0x1d0>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4618      	mov	r0, r3
 8008380:	f7fb fdb8 	bl	8003ef4 <HAL_InitTick>

  return HAL_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3710      	adds	r7, #16
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	40022000 	.word	0x40022000
 8008394:	40021000 	.word	0x40021000
 8008398:	0800e884 	.word	0x0800e884
 800839c:	20000078 	.word	0x20000078
 80083a0:	2000007c 	.word	0x2000007c

080083a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083a4:	b490      	push	{r4, r7}
 80083a6:	b08a      	sub	sp, #40	; 0x28
 80083a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80083aa:	4b2a      	ldr	r3, [pc, #168]	; (8008454 <HAL_RCC_GetSysClockFreq+0xb0>)
 80083ac:	1d3c      	adds	r4, r7, #4
 80083ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80083b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80083b4:	f240 2301 	movw	r3, #513	; 0x201
 80083b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80083ba:	2300      	movs	r3, #0
 80083bc:	61fb      	str	r3, [r7, #28]
 80083be:	2300      	movs	r3, #0
 80083c0:	61bb      	str	r3, [r7, #24]
 80083c2:	2300      	movs	r3, #0
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
 80083c6:	2300      	movs	r3, #0
 80083c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80083ca:	2300      	movs	r3, #0
 80083cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80083ce:	4b22      	ldr	r3, [pc, #136]	; (8008458 <HAL_RCC_GetSysClockFreq+0xb4>)
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	f003 030c 	and.w	r3, r3, #12
 80083da:	2b04      	cmp	r3, #4
 80083dc:	d002      	beq.n	80083e4 <HAL_RCC_GetSysClockFreq+0x40>
 80083de:	2b08      	cmp	r3, #8
 80083e0:	d003      	beq.n	80083ea <HAL_RCC_GetSysClockFreq+0x46>
 80083e2:	e02d      	b.n	8008440 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80083e4:	4b1d      	ldr	r3, [pc, #116]	; (800845c <HAL_RCC_GetSysClockFreq+0xb8>)
 80083e6:	623b      	str	r3, [r7, #32]
      break;
 80083e8:	e02d      	b.n	8008446 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	0c9b      	lsrs	r3, r3, #18
 80083ee:	f003 030f 	and.w	r3, r3, #15
 80083f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80083f6:	4413      	add	r3, r2
 80083f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80083fc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008404:	2b00      	cmp	r3, #0
 8008406:	d013      	beq.n	8008430 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008408:	4b13      	ldr	r3, [pc, #76]	; (8008458 <HAL_RCC_GetSysClockFreq+0xb4>)
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	0c5b      	lsrs	r3, r3, #17
 800840e:	f003 0301 	and.w	r3, r3, #1
 8008412:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008416:	4413      	add	r3, r2
 8008418:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800841c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	4a0e      	ldr	r2, [pc, #56]	; (800845c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008422:	fb02 f203 	mul.w	r2, r2, r3
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	fbb2 f3f3 	udiv	r3, r2, r3
 800842c:	627b      	str	r3, [r7, #36]	; 0x24
 800842e:	e004      	b.n	800843a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	4a0b      	ldr	r2, [pc, #44]	; (8008460 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008434:	fb02 f303 	mul.w	r3, r2, r3
 8008438:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800843a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800843c:	623b      	str	r3, [r7, #32]
      break;
 800843e:	e002      	b.n	8008446 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008440:	4b06      	ldr	r3, [pc, #24]	; (800845c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008442:	623b      	str	r3, [r7, #32]
      break;
 8008444:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008446:	6a3b      	ldr	r3, [r7, #32]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3728      	adds	r7, #40	; 0x28
 800844c:	46bd      	mov	sp, r7
 800844e:	bc90      	pop	{r4, r7}
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	0800dad0 	.word	0x0800dad0
 8008458:	40021000 	.word	0x40021000
 800845c:	007a1200 	.word	0x007a1200
 8008460:	003d0900 	.word	0x003d0900

08008464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008464:	b480      	push	{r7}
 8008466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008468:	4b02      	ldr	r3, [pc, #8]	; (8008474 <HAL_RCC_GetHCLKFreq+0x10>)
 800846a:	681b      	ldr	r3, [r3, #0]
}
 800846c:	4618      	mov	r0, r3
 800846e:	46bd      	mov	sp, r7
 8008470:	bc80      	pop	{r7}
 8008472:	4770      	bx	lr
 8008474:	20000078 	.word	0x20000078

08008478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800847c:	f7ff fff2 	bl	8008464 <HAL_RCC_GetHCLKFreq>
 8008480:	4602      	mov	r2, r0
 8008482:	4b05      	ldr	r3, [pc, #20]	; (8008498 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	0a1b      	lsrs	r3, r3, #8
 8008488:	f003 0307 	and.w	r3, r3, #7
 800848c:	4903      	ldr	r1, [pc, #12]	; (800849c <HAL_RCC_GetPCLK1Freq+0x24>)
 800848e:	5ccb      	ldrb	r3, [r1, r3]
 8008490:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008494:	4618      	mov	r0, r3
 8008496:	bd80      	pop	{r7, pc}
 8008498:	40021000 	.word	0x40021000
 800849c:	0800e894 	.word	0x0800e894

080084a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b085      	sub	sp, #20
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80084a8:	4b0a      	ldr	r3, [pc, #40]	; (80084d4 <RCC_Delay+0x34>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a0a      	ldr	r2, [pc, #40]	; (80084d8 <RCC_Delay+0x38>)
 80084ae:	fba2 2303 	umull	r2, r3, r2, r3
 80084b2:	0a5b      	lsrs	r3, r3, #9
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	fb02 f303 	mul.w	r3, r2, r3
 80084ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80084bc:	bf00      	nop
  }
  while (Delay --);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	1e5a      	subs	r2, r3, #1
 80084c2:	60fa      	str	r2, [r7, #12]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d1f9      	bne.n	80084bc <RCC_Delay+0x1c>
}
 80084c8:	bf00      	nop
 80084ca:	bf00      	nop
 80084cc:	3714      	adds	r7, #20
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bc80      	pop	{r7}
 80084d2:	4770      	bx	lr
 80084d4:	20000078 	.word	0x20000078
 80084d8:	10624dd3 	.word	0x10624dd3

080084dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80084e4:	2300      	movs	r3, #0
 80084e6:	613b      	str	r3, [r7, #16]
 80084e8:	2300      	movs	r3, #0
 80084ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d07d      	beq.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80084f8:	2300      	movs	r3, #0
 80084fa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084fc:	4b4f      	ldr	r3, [pc, #316]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80084fe:	69db      	ldr	r3, [r3, #28]
 8008500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10d      	bne.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008508:	4b4c      	ldr	r3, [pc, #304]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800850a:	69db      	ldr	r3, [r3, #28]
 800850c:	4a4b      	ldr	r2, [pc, #300]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800850e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008512:	61d3      	str	r3, [r2, #28]
 8008514:	4b49      	ldr	r3, [pc, #292]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008516:	69db      	ldr	r3, [r3, #28]
 8008518:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800851c:	60bb      	str	r3, [r7, #8]
 800851e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008520:	2301      	movs	r3, #1
 8008522:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008524:	4b46      	ldr	r3, [pc, #280]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800852c:	2b00      	cmp	r3, #0
 800852e:	d118      	bne.n	8008562 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008530:	4b43      	ldr	r3, [pc, #268]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a42      	ldr	r2, [pc, #264]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800853a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800853c:	f7fb fd1c 	bl	8003f78 <HAL_GetTick>
 8008540:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008542:	e008      	b.n	8008556 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008544:	f7fb fd18 	bl	8003f78 <HAL_GetTick>
 8008548:	4602      	mov	r2, r0
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	2b64      	cmp	r3, #100	; 0x64
 8008550:	d901      	bls.n	8008556 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e06d      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008556:	4b3a      	ldr	r3, [pc, #232]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800855e:	2b00      	cmp	r3, #0
 8008560:	d0f0      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008562:	4b36      	ldr	r3, [pc, #216]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800856a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d02e      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800857a:	68fa      	ldr	r2, [r7, #12]
 800857c:	429a      	cmp	r2, r3
 800857e:	d027      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008580:	4b2e      	ldr	r3, [pc, #184]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008588:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800858a:	4b2e      	ldr	r3, [pc, #184]	; (8008644 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800858c:	2201      	movs	r2, #1
 800858e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008590:	4b2c      	ldr	r3, [pc, #176]	; (8008644 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008592:	2200      	movs	r2, #0
 8008594:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008596:	4a29      	ldr	r2, [pc, #164]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d014      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085a6:	f7fb fce7 	bl	8003f78 <HAL_GetTick>
 80085aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085ac:	e00a      	b.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085ae:	f7fb fce3 	bl	8003f78 <HAL_GetTick>
 80085b2:	4602      	mov	r2, r0
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	1ad3      	subs	r3, r2, r3
 80085b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80085bc:	4293      	cmp	r3, r2
 80085be:	d901      	bls.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80085c0:	2303      	movs	r3, #3
 80085c2:	e036      	b.n	8008632 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085c4:	4b1d      	ldr	r3, [pc, #116]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	f003 0302 	and.w	r3, r3, #2
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d0ee      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085d0:	4b1a      	ldr	r3, [pc, #104]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	4917      	ldr	r1, [pc, #92]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085de:	4313      	orrs	r3, r2
 80085e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80085e2:	7dfb      	ldrb	r3, [r7, #23]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d105      	bne.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085e8:	4b14      	ldr	r3, [pc, #80]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ea:	69db      	ldr	r3, [r3, #28]
 80085ec:	4a13      	ldr	r2, [pc, #76]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f003 0302 	and.w	r3, r3, #2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d008      	beq.n	8008612 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008600:	4b0e      	ldr	r3, [pc, #56]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	490b      	ldr	r1, [pc, #44]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800860e:	4313      	orrs	r3, r2
 8008610:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f003 0310 	and.w	r3, r3, #16
 800861a:	2b00      	cmp	r3, #0
 800861c:	d008      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800861e:	4b07      	ldr	r3, [pc, #28]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	4904      	ldr	r1, [pc, #16]	; (800863c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800862c:	4313      	orrs	r3, r2
 800862e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3718      	adds	r7, #24
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	40021000 	.word	0x40021000
 8008640:	40007000 	.word	0x40007000
 8008644:	42420440 	.word	0x42420440

08008648 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d101      	bne.n	800865a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e041      	b.n	80086de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b00      	cmp	r3, #0
 8008664:	d106      	bne.n	8008674 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7fb fb46 	bl	8003d00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2202      	movs	r2, #2
 8008678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	3304      	adds	r3, #4
 8008684:	4619      	mov	r1, r3
 8008686:	4610      	mov	r0, r2
 8008688:	f000 f98e 	bl	80089a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086dc:	2300      	movs	r3, #0
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3708      	adds	r7, #8
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
	...

080086e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d109      	bne.n	800870c <HAL_TIM_PWM_Start+0x24>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b01      	cmp	r3, #1
 8008702:	bf14      	ite	ne
 8008704:	2301      	movne	r3, #1
 8008706:	2300      	moveq	r3, #0
 8008708:	b2db      	uxtb	r3, r3
 800870a:	e022      	b.n	8008752 <HAL_TIM_PWM_Start+0x6a>
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	2b04      	cmp	r3, #4
 8008710:	d109      	bne.n	8008726 <HAL_TIM_PWM_Start+0x3e>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b01      	cmp	r3, #1
 800871c:	bf14      	ite	ne
 800871e:	2301      	movne	r3, #1
 8008720:	2300      	moveq	r3, #0
 8008722:	b2db      	uxtb	r3, r3
 8008724:	e015      	b.n	8008752 <HAL_TIM_PWM_Start+0x6a>
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	2b08      	cmp	r3, #8
 800872a:	d109      	bne.n	8008740 <HAL_TIM_PWM_Start+0x58>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b01      	cmp	r3, #1
 8008736:	bf14      	ite	ne
 8008738:	2301      	movne	r3, #1
 800873a:	2300      	moveq	r3, #0
 800873c:	b2db      	uxtb	r3, r3
 800873e:	e008      	b.n	8008752 <HAL_TIM_PWM_Start+0x6a>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008746:	b2db      	uxtb	r3, r3
 8008748:	2b01      	cmp	r3, #1
 800874a:	bf14      	ite	ne
 800874c:	2301      	movne	r3, #1
 800874e:	2300      	moveq	r3, #0
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d001      	beq.n	800875a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008756:	2301      	movs	r3, #1
 8008758:	e05e      	b.n	8008818 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d104      	bne.n	800876a <HAL_TIM_PWM_Start+0x82>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008768:	e013      	b.n	8008792 <HAL_TIM_PWM_Start+0xaa>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2b04      	cmp	r3, #4
 800876e:	d104      	bne.n	800877a <HAL_TIM_PWM_Start+0x92>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008778:	e00b      	b.n	8008792 <HAL_TIM_PWM_Start+0xaa>
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	2b08      	cmp	r3, #8
 800877e:	d104      	bne.n	800878a <HAL_TIM_PWM_Start+0xa2>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008788:	e003      	b.n	8008792 <HAL_TIM_PWM_Start+0xaa>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2202      	movs	r2, #2
 800878e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2201      	movs	r2, #1
 8008798:	6839      	ldr	r1, [r7, #0]
 800879a:	4618      	mov	r0, r3
 800879c:	f000 faee 	bl	8008d7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a1e      	ldr	r2, [pc, #120]	; (8008820 <HAL_TIM_PWM_Start+0x138>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d107      	bne.n	80087ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a18      	ldr	r2, [pc, #96]	; (8008820 <HAL_TIM_PWM_Start+0x138>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d00e      	beq.n	80087e2 <HAL_TIM_PWM_Start+0xfa>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087cc:	d009      	beq.n	80087e2 <HAL_TIM_PWM_Start+0xfa>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a14      	ldr	r2, [pc, #80]	; (8008824 <HAL_TIM_PWM_Start+0x13c>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d004      	beq.n	80087e2 <HAL_TIM_PWM_Start+0xfa>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a12      	ldr	r2, [pc, #72]	; (8008828 <HAL_TIM_PWM_Start+0x140>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d111      	bne.n	8008806 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f003 0307 	and.w	r3, r3, #7
 80087ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2b06      	cmp	r3, #6
 80087f2:	d010      	beq.n	8008816 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f042 0201 	orr.w	r2, r2, #1
 8008802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008804:	e007      	b.n	8008816 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f042 0201 	orr.w	r2, r2, #1
 8008814:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	3710      	adds	r7, #16
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}
 8008820:	40012c00 	.word	0x40012c00
 8008824:	40000400 	.word	0x40000400
 8008828:	40000800 	.word	0x40000800

0800882c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800883e:	2b01      	cmp	r3, #1
 8008840:	d101      	bne.n	8008846 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008842:	2302      	movs	r3, #2
 8008844:	e0ac      	b.n	80089a0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2201      	movs	r2, #1
 800884a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2b0c      	cmp	r3, #12
 8008852:	f200 809f 	bhi.w	8008994 <HAL_TIM_PWM_ConfigChannel+0x168>
 8008856:	a201      	add	r2, pc, #4	; (adr r2, 800885c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885c:	08008891 	.word	0x08008891
 8008860:	08008995 	.word	0x08008995
 8008864:	08008995 	.word	0x08008995
 8008868:	08008995 	.word	0x08008995
 800886c:	080088d1 	.word	0x080088d1
 8008870:	08008995 	.word	0x08008995
 8008874:	08008995 	.word	0x08008995
 8008878:	08008995 	.word	0x08008995
 800887c:	08008913 	.word	0x08008913
 8008880:	08008995 	.word	0x08008995
 8008884:	08008995 	.word	0x08008995
 8008888:	08008995 	.word	0x08008995
 800888c:	08008953 	.word	0x08008953
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	68b9      	ldr	r1, [r7, #8]
 8008896:	4618      	mov	r0, r3
 8008898:	f000 f8e8 	bl	8008a6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	699a      	ldr	r2, [r3, #24]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f042 0208 	orr.w	r2, r2, #8
 80088aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	699a      	ldr	r2, [r3, #24]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f022 0204 	bic.w	r2, r2, #4
 80088ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	6999      	ldr	r1, [r3, #24]
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	691a      	ldr	r2, [r3, #16]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	430a      	orrs	r2, r1
 80088cc:	619a      	str	r2, [r3, #24]
      break;
 80088ce:	e062      	b.n	8008996 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68b9      	ldr	r1, [r7, #8]
 80088d6:	4618      	mov	r0, r3
 80088d8:	f000 f92e 	bl	8008b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	699a      	ldr	r2, [r3, #24]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	699a      	ldr	r2, [r3, #24]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6999      	ldr	r1, [r3, #24]
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	691b      	ldr	r3, [r3, #16]
 8008906:	021a      	lsls	r2, r3, #8
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	430a      	orrs	r2, r1
 800890e:	619a      	str	r2, [r3, #24]
      break;
 8008910:	e041      	b.n	8008996 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	68b9      	ldr	r1, [r7, #8]
 8008918:	4618      	mov	r0, r3
 800891a:	f000 f977 	bl	8008c0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	69da      	ldr	r2, [r3, #28]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f042 0208 	orr.w	r2, r2, #8
 800892c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69da      	ldr	r2, [r3, #28]
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f022 0204 	bic.w	r2, r2, #4
 800893c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	69d9      	ldr	r1, [r3, #28]
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	691a      	ldr	r2, [r3, #16]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	430a      	orrs	r2, r1
 800894e:	61da      	str	r2, [r3, #28]
      break;
 8008950:	e021      	b.n	8008996 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	68b9      	ldr	r1, [r7, #8]
 8008958:	4618      	mov	r0, r3
 800895a:	f000 f9c1 	bl	8008ce0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69da      	ldr	r2, [r3, #28]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800896c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	69da      	ldr	r2, [r3, #28]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800897c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	69d9      	ldr	r1, [r3, #28]
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	021a      	lsls	r2, r3, #8
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	430a      	orrs	r2, r1
 8008990:	61da      	str	r2, [r3, #28]
      break;
 8008992:	e000      	b.n	8008996 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008994:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a29      	ldr	r2, [pc, #164]	; (8008a60 <TIM_Base_SetConfig+0xb8>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d00b      	beq.n	80089d8 <TIM_Base_SetConfig+0x30>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089c6:	d007      	beq.n	80089d8 <TIM_Base_SetConfig+0x30>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a26      	ldr	r2, [pc, #152]	; (8008a64 <TIM_Base_SetConfig+0xbc>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d003      	beq.n	80089d8 <TIM_Base_SetConfig+0x30>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a25      	ldr	r2, [pc, #148]	; (8008a68 <TIM_Base_SetConfig+0xc0>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d108      	bne.n	80089ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	68fa      	ldr	r2, [r7, #12]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a1c      	ldr	r2, [pc, #112]	; (8008a60 <TIM_Base_SetConfig+0xb8>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d00b      	beq.n	8008a0a <TIM_Base_SetConfig+0x62>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089f8:	d007      	beq.n	8008a0a <TIM_Base_SetConfig+0x62>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a19      	ldr	r2, [pc, #100]	; (8008a64 <TIM_Base_SetConfig+0xbc>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d003      	beq.n	8008a0a <TIM_Base_SetConfig+0x62>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a18      	ldr	r2, [pc, #96]	; (8008a68 <TIM_Base_SetConfig+0xc0>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d108      	bne.n	8008a1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	695b      	ldr	r3, [r3, #20]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	689a      	ldr	r2, [r3, #8]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a07      	ldr	r2, [pc, #28]	; (8008a60 <TIM_Base_SetConfig+0xb8>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d103      	bne.n	8008a50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	691a      	ldr	r2, [r3, #16]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	615a      	str	r2, [r3, #20]
}
 8008a56:	bf00      	nop
 8008a58:	3714      	adds	r7, #20
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bc80      	pop	{r7}
 8008a5e:	4770      	bx	lr
 8008a60:	40012c00 	.word	0x40012c00
 8008a64:	40000400 	.word	0x40000400
 8008a68:	40000800 	.word	0x40000800

08008a6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a1b      	ldr	r3, [r3, #32]
 8008a7a:	f023 0201 	bic.w	r2, r3, #1
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f023 0303 	bic.w	r3, r3, #3
 8008aa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	f023 0302 	bic.w	r3, r3, #2
 8008ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	697a      	ldr	r2, [r7, #20]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a1c      	ldr	r2, [pc, #112]	; (8008b34 <TIM_OC1_SetConfig+0xc8>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d10c      	bne.n	8008ae2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f023 0308 	bic.w	r3, r3, #8
 8008ace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	697a      	ldr	r2, [r7, #20]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f023 0304 	bic.w	r3, r3, #4
 8008ae0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a13      	ldr	r2, [pc, #76]	; (8008b34 <TIM_OC1_SetConfig+0xc8>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d111      	bne.n	8008b0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	693a      	ldr	r2, [r7, #16]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	699b      	ldr	r3, [r3, #24]
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	621a      	str	r2, [r3, #32]
}
 8008b28:	bf00      	nop
 8008b2a:	371c      	adds	r7, #28
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bc80      	pop	{r7}
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop
 8008b34:	40012c00 	.word	0x40012c00

08008b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b087      	sub	sp, #28
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a1b      	ldr	r3, [r3, #32]
 8008b46:	f023 0210 	bic.w	r2, r3, #16
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	699b      	ldr	r3, [r3, #24]
 8008b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	021b      	lsls	r3, r3, #8
 8008b76:	68fa      	ldr	r2, [r7, #12]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	f023 0320 	bic.w	r3, r3, #32
 8008b82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	011b      	lsls	r3, r3, #4
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a1d      	ldr	r2, [pc, #116]	; (8008c08 <TIM_OC2_SetConfig+0xd0>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d10d      	bne.n	8008bb4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	011b      	lsls	r3, r3, #4
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bb2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a14      	ldr	r2, [pc, #80]	; (8008c08 <TIM_OC2_SetConfig+0xd0>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d113      	bne.n	8008be4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	695b      	ldr	r3, [r3, #20]
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	693a      	ldr	r2, [r7, #16]
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	699b      	ldr	r3, [r3, #24]
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	693a      	ldr	r2, [r7, #16]
 8008be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	685a      	ldr	r2, [r3, #4]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	621a      	str	r2, [r3, #32]
}
 8008bfe:	bf00      	nop
 8008c00:	371c      	adds	r7, #28
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bc80      	pop	{r7}
 8008c06:	4770      	bx	lr
 8008c08:	40012c00 	.word	0x40012c00

08008c0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b087      	sub	sp, #28
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a1b      	ldr	r3, [r3, #32]
 8008c26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	69db      	ldr	r3, [r3, #28]
 8008c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f023 0303 	bic.w	r3, r3, #3
 8008c42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	021b      	lsls	r3, r3, #8
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a1d      	ldr	r2, [pc, #116]	; (8008cdc <TIM_OC3_SetConfig+0xd0>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d10d      	bne.n	8008c86 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	021b      	lsls	r3, r3, #8
 8008c78:	697a      	ldr	r2, [r7, #20]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a14      	ldr	r2, [pc, #80]	; (8008cdc <TIM_OC3_SetConfig+0xd0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d113      	bne.n	8008cb6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	695b      	ldr	r3, [r3, #20]
 8008ca2:	011b      	lsls	r3, r3, #4
 8008ca4:	693a      	ldr	r2, [r7, #16]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	699b      	ldr	r3, [r3, #24]
 8008cae:	011b      	lsls	r3, r3, #4
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	697a      	ldr	r2, [r7, #20]
 8008cce:	621a      	str	r2, [r3, #32]
}
 8008cd0:	bf00      	nop
 8008cd2:	371c      	adds	r7, #28
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bc80      	pop	{r7}
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	40012c00 	.word	0x40012c00

08008ce0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b087      	sub	sp, #28
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	69db      	ldr	r3, [r3, #28]
 8008d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	021b      	lsls	r3, r3, #8
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	031b      	lsls	r3, r3, #12
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a0f      	ldr	r2, [pc, #60]	; (8008d78 <TIM_OC4_SetConfig+0x98>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d109      	bne.n	8008d54 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	695b      	ldr	r3, [r3, #20]
 8008d4c:	019b      	lsls	r3, r3, #6
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	693a      	ldr	r2, [r7, #16]
 8008d6c:	621a      	str	r2, [r3, #32]
}
 8008d6e:	bf00      	nop
 8008d70:	371c      	adds	r7, #28
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bc80      	pop	{r7}
 8008d76:	4770      	bx	lr
 8008d78:	40012c00 	.word	0x40012c00

08008d7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b087      	sub	sp, #28
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	f003 031f 	and.w	r3, r3, #31
 8008d8e:	2201      	movs	r2, #1
 8008d90:	fa02 f303 	lsl.w	r3, r2, r3
 8008d94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6a1a      	ldr	r2, [r3, #32]
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	43db      	mvns	r3, r3
 8008d9e:	401a      	ands	r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6a1a      	ldr	r2, [r3, #32]
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	f003 031f 	and.w	r3, r3, #31
 8008dae:	6879      	ldr	r1, [r7, #4]
 8008db0:	fa01 f303 	lsl.w	r3, r1, r3
 8008db4:	431a      	orrs	r2, r3
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	621a      	str	r2, [r3, #32]
}
 8008dba:	bf00      	nop
 8008dbc:	371c      	adds	r7, #28
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bc80      	pop	{r7}
 8008dc2:	4770      	bx	lr

08008dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d101      	bne.n	8008ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e046      	b.n	8008e6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2202      	movs	r2, #2
 8008de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68fa      	ldr	r2, [r7, #12]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a16      	ldr	r2, [pc, #88]	; (8008e74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d00e      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e28:	d009      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a12      	ldr	r2, [pc, #72]	; (8008e78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d004      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a10      	ldr	r2, [pc, #64]	; (8008e7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d10c      	bne.n	8008e58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	68ba      	ldr	r2, [r7, #8]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68ba      	ldr	r2, [r7, #8]
 8008e56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e68:	2300      	movs	r3, #0
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3714      	adds	r7, #20
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bc80      	pop	{r7}
 8008e72:	4770      	bx	lr
 8008e74:	40012c00 	.word	0x40012c00
 8008e78:	40000400 	.word	0x40000400
 8008e7c:	40000800 	.word	0x40000800

08008e80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008e80:	b084      	sub	sp, #16
 8008e82:	b480      	push	{r7}
 8008e84:	b083      	sub	sp, #12
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	f107 0014 	add.w	r0, r7, #20
 8008e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008e92:	2300      	movs	r3, #0
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	370c      	adds	r7, #12
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bc80      	pop	{r7}
 8008e9c:	b004      	add	sp, #16
 8008e9e:	4770      	bx	lr

08008ea0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008eb0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008eb4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008ec0:	2300      	movs	r3, #0
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3714      	adds	r7, #20
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bc80      	pop	{r7}
 8008eca:	4770      	bx	lr

08008ecc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008ed4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008ed8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	43db      	mvns	r3, r3
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	4013      	ands	r3, r2
 8008eec:	b29a      	uxth	r2, r3
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008ef4:	2300      	movs	r3, #0
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3714      	adds	r7, #20
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bc80      	pop	{r7}
 8008efe:	4770      	bx	lr

08008f00 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	460b      	mov	r3, r1
 8008f0a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008f0c:	2300      	movs	r3, #0
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	370c      	adds	r7, #12
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bc80      	pop	{r7}
 8008f16:	4770      	bx	lr

08008f18 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008f18:	b084      	sub	sp, #16
 8008f1a:	b480      	push	{r7}
 8008f1c:	b083      	sub	sp, #12
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
 8008f22:	f107 0014 	add.w	r0, r7, #20
 8008f26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008f4a:	2300      	movs	r3, #0
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bc80      	pop	{r7}
 8008f54:	b004      	add	sp, #16
 8008f56:	4770      	bx	lr

08008f58 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b09b      	sub	sp, #108	; 0x6c
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4413      	add	r3, r2
 8008f72:	881b      	ldrh	r3, [r3, #0]
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8008f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f7e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	78db      	ldrb	r3, [r3, #3]
 8008f86:	2b03      	cmp	r3, #3
 8008f88:	d81f      	bhi.n	8008fca <USB_ActivateEndpoint+0x72>
 8008f8a:	a201      	add	r2, pc, #4	; (adr r2, 8008f90 <USB_ActivateEndpoint+0x38>)
 8008f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f90:	08008fa1 	.word	0x08008fa1
 8008f94:	08008fbd 	.word	0x08008fbd
 8008f98:	08008fd3 	.word	0x08008fd3
 8008f9c:	08008faf 	.word	0x08008faf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008fa0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008fa4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008fa8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8008fac:	e012      	b.n	8008fd4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008fae:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008fb2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8008fb6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8008fba:	e00b      	b.n	8008fd4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008fbc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008fc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008fc4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8008fc8:	e004      	b.n	8008fd4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8008fd0:	e000      	b.n	8008fd4 <USB_ActivateEndpoint+0x7c>
      break;
 8008fd2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8008fd4:	687a      	ldr	r2, [r7, #4]
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	441a      	add	r2, r3
 8008fde:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8008fe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008fe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	881b      	ldrh	r3, [r3, #0]
 8009002:	b29b      	uxth	r3, r3
 8009004:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800900c:	b29a      	uxth	r2, r3
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	b29b      	uxth	r3, r3
 8009014:	4313      	orrs	r3, r2
 8009016:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	009b      	lsls	r3, r3, #2
 8009022:	441a      	add	r2, r3
 8009024:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8009028:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800902c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009030:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009038:	b29b      	uxth	r3, r3
 800903a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	7b1b      	ldrb	r3, [r3, #12]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f040 8149 	bne.w	80092d8 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	785b      	ldrb	r3, [r3, #1]
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 8084 	beq.w	8009158 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	617b      	str	r3, [r7, #20]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800905a:	b29b      	uxth	r3, r3
 800905c:	461a      	mov	r2, r3
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	4413      	add	r3, r2
 8009062:	617b      	str	r3, [r7, #20]
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	011a      	lsls	r2, r3, #4
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	4413      	add	r3, r2
 800906e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009072:	613b      	str	r3, [r7, #16]
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	88db      	ldrh	r3, [r3, #6]
 8009078:	085b      	lsrs	r3, r3, #1
 800907a:	b29b      	uxth	r3, r3
 800907c:	005b      	lsls	r3, r3, #1
 800907e:	b29a      	uxth	r2, r3
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	4413      	add	r3, r2
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	81fb      	strh	r3, [r7, #14]
 8009092:	89fb      	ldrh	r3, [r7, #14]
 8009094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009098:	2b00      	cmp	r3, #0
 800909a:	d01b      	beq.n	80090d4 <USB_ActivateEndpoint+0x17c>
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	4413      	add	r3, r2
 80090a6:	881b      	ldrh	r3, [r3, #0]
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090b2:	81bb      	strh	r3, [r7, #12]
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	441a      	add	r2, r3
 80090be:	89bb      	ldrh	r3, [r7, #12]
 80090c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80090c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	78db      	ldrb	r3, [r3, #3]
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d020      	beq.n	800911e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80090dc:	687a      	ldr	r2, [r7, #4]
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	4413      	add	r3, r2
 80090e6:	881b      	ldrh	r3, [r3, #0]
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090f2:	813b      	strh	r3, [r7, #8]
 80090f4:	893b      	ldrh	r3, [r7, #8]
 80090f6:	f083 0320 	eor.w	r3, r3, #32
 80090fa:	813b      	strh	r3, [r7, #8]
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	441a      	add	r2, r3
 8009106:	893b      	ldrh	r3, [r7, #8]
 8009108:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800910c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009118:	b29b      	uxth	r3, r3
 800911a:	8013      	strh	r3, [r2, #0]
 800911c:	e27f      	b.n	800961e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	4413      	add	r3, r2
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	b29b      	uxth	r3, r3
 800912c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009130:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009134:	817b      	strh	r3, [r7, #10]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	441a      	add	r2, r3
 8009140:	897b      	ldrh	r3, [r7, #10]
 8009142:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009146:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800914a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800914e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009152:	b29b      	uxth	r3, r3
 8009154:	8013      	strh	r3, [r2, #0]
 8009156:	e262      	b.n	800961e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009162:	b29b      	uxth	r3, r3
 8009164:	461a      	mov	r2, r3
 8009166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009168:	4413      	add	r3, r2
 800916a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	011a      	lsls	r2, r3, #4
 8009172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009174:	4413      	add	r3, r2
 8009176:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800917a:	62bb      	str	r3, [r7, #40]	; 0x28
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	88db      	ldrh	r3, [r3, #6]
 8009180:	085b      	lsrs	r3, r3, #1
 8009182:	b29b      	uxth	r3, r3
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	b29a      	uxth	r2, r3
 8009188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	627b      	str	r3, [r7, #36]	; 0x24
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009196:	b29b      	uxth	r3, r3
 8009198:	461a      	mov	r2, r3
 800919a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919c:	4413      	add	r3, r2
 800919e:	627b      	str	r3, [r7, #36]	; 0x24
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	011a      	lsls	r2, r3, #4
 80091a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a8:	4413      	add	r3, r2
 80091aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80091ae:	623b      	str	r3, [r7, #32]
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	691b      	ldr	r3, [r3, #16]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d112      	bne.n	80091de <USB_ActivateEndpoint+0x286>
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	881b      	ldrh	r3, [r3, #0]
 80091bc:	b29b      	uxth	r3, r3
 80091be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	801a      	strh	r2, [r3, #0]
 80091c8:	6a3b      	ldr	r3, [r7, #32]
 80091ca:	881b      	ldrh	r3, [r3, #0]
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091d6:	b29a      	uxth	r2, r3
 80091d8:	6a3b      	ldr	r3, [r7, #32]
 80091da:	801a      	strh	r2, [r3, #0]
 80091dc:	e02f      	b.n	800923e <USB_ActivateEndpoint+0x2e6>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	2b3e      	cmp	r3, #62	; 0x3e
 80091e4:	d813      	bhi.n	800920e <USB_ActivateEndpoint+0x2b6>
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	085b      	lsrs	r3, r3, #1
 80091ec:	663b      	str	r3, [r7, #96]	; 0x60
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	691b      	ldr	r3, [r3, #16]
 80091f2:	f003 0301 	and.w	r3, r3, #1
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d002      	beq.n	8009200 <USB_ActivateEndpoint+0x2a8>
 80091fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80091fc:	3301      	adds	r3, #1
 80091fe:	663b      	str	r3, [r7, #96]	; 0x60
 8009200:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009202:	b29b      	uxth	r3, r3
 8009204:	029b      	lsls	r3, r3, #10
 8009206:	b29a      	uxth	r2, r3
 8009208:	6a3b      	ldr	r3, [r7, #32]
 800920a:	801a      	strh	r2, [r3, #0]
 800920c:	e017      	b.n	800923e <USB_ActivateEndpoint+0x2e6>
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	691b      	ldr	r3, [r3, #16]
 8009212:	095b      	lsrs	r3, r3, #5
 8009214:	663b      	str	r3, [r7, #96]	; 0x60
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	691b      	ldr	r3, [r3, #16]
 800921a:	f003 031f 	and.w	r3, r3, #31
 800921e:	2b00      	cmp	r3, #0
 8009220:	d102      	bne.n	8009228 <USB_ActivateEndpoint+0x2d0>
 8009222:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009224:	3b01      	subs	r3, #1
 8009226:	663b      	str	r3, [r7, #96]	; 0x60
 8009228:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800922a:	b29b      	uxth	r3, r3
 800922c:	029b      	lsls	r3, r3, #10
 800922e:	b29b      	uxth	r3, r3
 8009230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009238:	b29a      	uxth	r2, r3
 800923a:	6a3b      	ldr	r3, [r7, #32]
 800923c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	881b      	ldrh	r3, [r3, #0]
 800924a:	83fb      	strh	r3, [r7, #30]
 800924c:	8bfb      	ldrh	r3, [r7, #30]
 800924e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d01b      	beq.n	800928e <USB_ActivateEndpoint+0x336>
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	009b      	lsls	r3, r3, #2
 800925e:	4413      	add	r3, r2
 8009260:	881b      	ldrh	r3, [r3, #0]
 8009262:	b29b      	uxth	r3, r3
 8009264:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800926c:	83bb      	strh	r3, [r7, #28]
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	441a      	add	r2, r3
 8009278:	8bbb      	ldrh	r3, [r7, #28]
 800927a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800927e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009282:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800928a:	b29b      	uxth	r3, r3
 800928c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	4413      	add	r3, r2
 8009298:	881b      	ldrh	r3, [r3, #0]
 800929a:	b29b      	uxth	r3, r3
 800929c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80092a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092a4:	837b      	strh	r3, [r7, #26]
 80092a6:	8b7b      	ldrh	r3, [r7, #26]
 80092a8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80092ac:	837b      	strh	r3, [r7, #26]
 80092ae:	8b7b      	ldrh	r3, [r7, #26]
 80092b0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80092b4:	837b      	strh	r3, [r7, #26]
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	781b      	ldrb	r3, [r3, #0]
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	441a      	add	r2, r3
 80092c0:	8b7b      	ldrh	r3, [r7, #26]
 80092c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	8013      	strh	r3, [r2, #0]
 80092d6:	e1a2      	b.n	800961e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	4413      	add	r3, r2
 80092e2:	881b      	ldrh	r3, [r3, #0]
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092ee:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	441a      	add	r2, r3
 80092fc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8009300:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009304:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009308:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800930c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009310:	b29b      	uxth	r3, r3
 8009312:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	65bb      	str	r3, [r7, #88]	; 0x58
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800931e:	b29b      	uxth	r3, r3
 8009320:	461a      	mov	r2, r3
 8009322:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009324:	4413      	add	r3, r2
 8009326:	65bb      	str	r3, [r7, #88]	; 0x58
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	011a      	lsls	r2, r3, #4
 800932e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009330:	4413      	add	r3, r2
 8009332:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009336:	657b      	str	r3, [r7, #84]	; 0x54
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	891b      	ldrh	r3, [r3, #8]
 800933c:	085b      	lsrs	r3, r3, #1
 800933e:	b29b      	uxth	r3, r3
 8009340:	005b      	lsls	r3, r3, #1
 8009342:	b29a      	uxth	r2, r3
 8009344:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009346:	801a      	strh	r2, [r3, #0]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	653b      	str	r3, [r7, #80]	; 0x50
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009352:	b29b      	uxth	r3, r3
 8009354:	461a      	mov	r2, r3
 8009356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009358:	4413      	add	r3, r2
 800935a:	653b      	str	r3, [r7, #80]	; 0x50
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	011a      	lsls	r2, r3, #4
 8009362:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009364:	4413      	add	r3, r2
 8009366:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800936a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	895b      	ldrh	r3, [r3, #10]
 8009370:	085b      	lsrs	r3, r3, #1
 8009372:	b29b      	uxth	r3, r3
 8009374:	005b      	lsls	r3, r3, #1
 8009376:	b29a      	uxth	r2, r3
 8009378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800937a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	785b      	ldrb	r3, [r3, #1]
 8009380:	2b00      	cmp	r3, #0
 8009382:	f040 8091 	bne.w	80094a8 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009394:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800939a:	2b00      	cmp	r3, #0
 800939c:	d01b      	beq.n	80093d6 <USB_ActivateEndpoint+0x47e>
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	881b      	ldrh	r3, [r3, #0]
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b4:	877b      	strh	r3, [r7, #58]	; 0x3a
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	441a      	add	r2, r3
 80093c0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80093c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80093ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	881b      	ldrh	r3, [r3, #0]
 80093e2:	873b      	strh	r3, [r7, #56]	; 0x38
 80093e4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80093e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d01b      	beq.n	8009426 <USB_ActivateEndpoint+0x4ce>
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	881b      	ldrh	r3, [r3, #0]
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009404:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	441a      	add	r2, r3
 8009410:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800941a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800941e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009422:	b29b      	uxth	r3, r3
 8009424:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	4413      	add	r3, r2
 8009430:	881b      	ldrh	r3, [r3, #0]
 8009432:	b29b      	uxth	r3, r3
 8009434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800943c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800943e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009440:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009444:	86bb      	strh	r3, [r7, #52]	; 0x34
 8009446:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009448:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800944c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	441a      	add	r2, r3
 8009458:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800945a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800945e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800946a:	b29b      	uxth	r3, r3
 800946c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	4413      	add	r3, r2
 8009478:	881b      	ldrh	r3, [r3, #0]
 800947a:	b29b      	uxth	r3, r3
 800947c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009480:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009484:	867b      	strh	r3, [r7, #50]	; 0x32
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	441a      	add	r2, r3
 8009490:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8009492:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009496:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800949a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800949e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094a2:	b29b      	uxth	r3, r3
 80094a4:	8013      	strh	r3, [r2, #0]
 80094a6:	e0ba      	b.n	800961e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	4413      	add	r3, r2
 80094b2:	881b      	ldrh	r3, [r3, #0]
 80094b4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80094b8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80094bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d01d      	beq.n	8009500 <USB_ActivateEndpoint+0x5a8>
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	4413      	add	r3, r2
 80094ce:	881b      	ldrh	r3, [r3, #0]
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094da:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80094de:	687a      	ldr	r2, [r7, #4]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	441a      	add	r2, r3
 80094e8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80094ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80094f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80094f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	009b      	lsls	r3, r3, #2
 8009508:	4413      	add	r3, r2
 800950a:	881b      	ldrh	r3, [r3, #0]
 800950c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009510:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009518:	2b00      	cmp	r3, #0
 800951a:	d01d      	beq.n	8009558 <USB_ActivateEndpoint+0x600>
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	881b      	ldrh	r3, [r3, #0]
 8009528:	b29b      	uxth	r3, r3
 800952a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800952e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009532:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	441a      	add	r2, r3
 8009540:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009544:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009548:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800954c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009550:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009554:	b29b      	uxth	r3, r3
 8009556:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	78db      	ldrb	r3, [r3, #3]
 800955c:	2b01      	cmp	r3, #1
 800955e:	d024      	beq.n	80095aa <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	4413      	add	r3, r2
 800956a:	881b      	ldrh	r3, [r3, #0]
 800956c:	b29b      	uxth	r3, r3
 800956e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009576:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800957a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800957e:	f083 0320 	eor.w	r3, r3, #32
 8009582:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8009586:	687a      	ldr	r2, [r7, #4]
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	441a      	add	r2, r3
 8009590:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009594:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009598:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800959c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	8013      	strh	r3, [r2, #0]
 80095a8:	e01d      	b.n	80095e6 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	881b      	ldrh	r3, [r3, #0]
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	441a      	add	r2, r3
 80095ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80095d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	4413      	add	r3, r2
 80095f0:	881b      	ldrh	r3, [r3, #0]
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095fc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80095fe:	687a      	ldr	r2, [r7, #4]
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	441a      	add	r2, r3
 8009608:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800960a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800960e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800961a:	b29b      	uxth	r3, r3
 800961c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800961e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009622:	4618      	mov	r0, r3
 8009624:	376c      	adds	r7, #108	; 0x6c
 8009626:	46bd      	mov	sp, r7
 8009628:	bc80      	pop	{r7}
 800962a:	4770      	bx	lr

0800962c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800962c:	b480      	push	{r7}
 800962e:	b08d      	sub	sp, #52	; 0x34
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	7b1b      	ldrb	r3, [r3, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	f040 808e 	bne.w	800975c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	785b      	ldrb	r3, [r3, #1]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d044      	beq.n	80096d2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	009b      	lsls	r3, r3, #2
 8009650:	4413      	add	r3, r2
 8009652:	881b      	ldrh	r3, [r3, #0]
 8009654:	81bb      	strh	r3, [r7, #12]
 8009656:	89bb      	ldrh	r3, [r7, #12]
 8009658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800965c:	2b00      	cmp	r3, #0
 800965e:	d01b      	beq.n	8009698 <USB_DeactivateEndpoint+0x6c>
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	781b      	ldrb	r3, [r3, #0]
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4413      	add	r3, r2
 800966a:	881b      	ldrh	r3, [r3, #0]
 800966c:	b29b      	uxth	r3, r3
 800966e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009676:	817b      	strh	r3, [r7, #10]
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	441a      	add	r2, r3
 8009682:	897b      	ldrh	r3, [r7, #10]
 8009684:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009688:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800968c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009690:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009694:	b29b      	uxth	r3, r3
 8009696:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	781b      	ldrb	r3, [r3, #0]
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	881b      	ldrh	r3, [r3, #0]
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096ae:	813b      	strh	r3, [r7, #8]
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	441a      	add	r2, r3
 80096ba:	893b      	ldrh	r3, [r7, #8]
 80096bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	8013      	strh	r3, [r2, #0]
 80096d0:	e192      	b.n	80099f8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4413      	add	r3, r2
 80096dc:	881b      	ldrh	r3, [r3, #0]
 80096de:	827b      	strh	r3, [r7, #18]
 80096e0:	8a7b      	ldrh	r3, [r7, #18]
 80096e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d01b      	beq.n	8009722 <USB_DeactivateEndpoint+0xf6>
 80096ea:	687a      	ldr	r2, [r7, #4]
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	4413      	add	r3, r2
 80096f4:	881b      	ldrh	r3, [r3, #0]
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009700:	823b      	strh	r3, [r7, #16]
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	441a      	add	r2, r3
 800970c:	8a3b      	ldrh	r3, [r7, #16]
 800970e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009712:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009716:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800971a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800971e:	b29b      	uxth	r3, r3
 8009720:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	4413      	add	r3, r2
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	b29b      	uxth	r3, r3
 8009730:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009738:	81fb      	strh	r3, [r7, #14]
 800973a:	687a      	ldr	r2, [r7, #4]
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	441a      	add	r2, r3
 8009744:	89fb      	ldrh	r3, [r7, #14]
 8009746:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800974a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800974e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009756:	b29b      	uxth	r3, r3
 8009758:	8013      	strh	r3, [r2, #0]
 800975a:	e14d      	b.n	80099f8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	785b      	ldrb	r3, [r3, #1]
 8009760:	2b00      	cmp	r3, #0
 8009762:	f040 80a5 	bne.w	80098b0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	781b      	ldrb	r3, [r3, #0]
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	4413      	add	r3, r2
 8009770:	881b      	ldrh	r3, [r3, #0]
 8009772:	843b      	strh	r3, [r7, #32]
 8009774:	8c3b      	ldrh	r3, [r7, #32]
 8009776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800977a:	2b00      	cmp	r3, #0
 800977c:	d01b      	beq.n	80097b6 <USB_DeactivateEndpoint+0x18a>
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4413      	add	r3, r2
 8009788:	881b      	ldrh	r3, [r3, #0]
 800978a:	b29b      	uxth	r3, r3
 800978c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009794:	83fb      	strh	r3, [r7, #30]
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	441a      	add	r2, r3
 80097a0:	8bfb      	ldrh	r3, [r7, #30]
 80097a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80097ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	781b      	ldrb	r3, [r3, #0]
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	4413      	add	r3, r2
 80097c0:	881b      	ldrh	r3, [r3, #0]
 80097c2:	83bb      	strh	r3, [r7, #28]
 80097c4:	8bbb      	ldrh	r3, [r7, #28]
 80097c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d01b      	beq.n	8009806 <USB_DeactivateEndpoint+0x1da>
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	881b      	ldrh	r3, [r3, #0]
 80097da:	b29b      	uxth	r3, r3
 80097dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e4:	837b      	strh	r3, [r7, #26]
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	441a      	add	r2, r3
 80097f0:	8b7b      	ldrh	r3, [r7, #26]
 80097f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009802:	b29b      	uxth	r3, r3
 8009804:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	881b      	ldrh	r3, [r3, #0]
 8009812:	b29b      	uxth	r3, r3
 8009814:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800981c:	833b      	strh	r3, [r7, #24]
 800981e:	687a      	ldr	r2, [r7, #4]
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	441a      	add	r2, r3
 8009828:	8b3b      	ldrh	r3, [r7, #24]
 800982a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800982e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009832:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009836:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800983a:	b29b      	uxth	r3, r3
 800983c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	4413      	add	r3, r2
 8009848:	881b      	ldrh	r3, [r3, #0]
 800984a:	b29b      	uxth	r3, r3
 800984c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009850:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009854:	82fb      	strh	r3, [r7, #22]
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	441a      	add	r2, r3
 8009860:	8afb      	ldrh	r3, [r7, #22]
 8009862:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009866:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800986a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800986e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009872:	b29b      	uxth	r3, r3
 8009874:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	4413      	add	r3, r2
 8009880:	881b      	ldrh	r3, [r3, #0]
 8009882:	b29b      	uxth	r3, r3
 8009884:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009888:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800988c:	82bb      	strh	r3, [r7, #20]
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	441a      	add	r2, r3
 8009898:	8abb      	ldrh	r3, [r7, #20]
 800989a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800989e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	8013      	strh	r3, [r2, #0]
 80098ae:	e0a3      	b.n	80099f8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	4413      	add	r3, r2
 80098ba:	881b      	ldrh	r3, [r3, #0]
 80098bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80098be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80098c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d01b      	beq.n	8009900 <USB_DeactivateEndpoint+0x2d4>
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4413      	add	r3, r2
 80098d2:	881b      	ldrh	r3, [r3, #0]
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098de:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80098e0:	687a      	ldr	r2, [r7, #4]
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	441a      	add	r2, r3
 80098ea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80098ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80098f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009900:	687a      	ldr	r2, [r7, #4]
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4413      	add	r3, r2
 800990a:	881b      	ldrh	r3, [r3, #0]
 800990c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800990e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009914:	2b00      	cmp	r3, #0
 8009916:	d01b      	beq.n	8009950 <USB_DeactivateEndpoint+0x324>
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	4413      	add	r3, r2
 8009922:	881b      	ldrh	r3, [r3, #0]
 8009924:	b29b      	uxth	r3, r3
 8009926:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800992a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800992e:	853b      	strh	r3, [r7, #40]	; 0x28
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	441a      	add	r2, r3
 800993a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800993c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009940:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009944:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009948:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800994c:	b29b      	uxth	r3, r3
 800994e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	4413      	add	r3, r2
 800995a:	881b      	ldrh	r3, [r3, #0]
 800995c:	b29b      	uxth	r3, r3
 800995e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009966:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	781b      	ldrb	r3, [r3, #0]
 800996e:	009b      	lsls	r3, r3, #2
 8009970:	441a      	add	r2, r3
 8009972:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009974:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009978:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800997c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009984:	b29b      	uxth	r3, r3
 8009986:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	4413      	add	r3, r2
 8009992:	881b      	ldrh	r3, [r3, #0]
 8009994:	b29b      	uxth	r3, r3
 8009996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800999a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800999e:	84bb      	strh	r3, [r7, #36]	; 0x24
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	781b      	ldrb	r3, [r3, #0]
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	441a      	add	r2, r3
 80099aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80099ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099bc:	b29b      	uxth	r3, r3
 80099be:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	4413      	add	r3, r2
 80099ca:	881b      	ldrh	r3, [r3, #0]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099d6:	847b      	strh	r3, [r7, #34]	; 0x22
 80099d8:	687a      	ldr	r2, [r7, #4]
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	441a      	add	r2, r3
 80099e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80099e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3734      	adds	r7, #52	; 0x34
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bc80      	pop	{r7}
 8009a02:	4770      	bx	lr

08009a04 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b0cc      	sub	sp, #304	; 0x130
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	1d3b      	adds	r3, r7, #4
 8009a0c:	6018      	str	r0, [r3, #0]
 8009a0e:	463b      	mov	r3, r7
 8009a10:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a12:	463b      	mov	r3, r7
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	785b      	ldrb	r3, [r3, #1]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	f040 872e 	bne.w	800a87a <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8009a1e:	463b      	mov	r3, r7
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	699a      	ldr	r2, [r3, #24]
 8009a24:	463b      	mov	r3, r7
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d905      	bls.n	8009a3a <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8009a2e:	463b      	mov	r3, r7
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	691b      	ldr	r3, [r3, #16]
 8009a34:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8009a38:	e004      	b.n	8009a44 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8009a3a:	463b      	mov	r3, r7
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	699b      	ldr	r3, [r3, #24]
 8009a40:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009a44:	463b      	mov	r3, r7
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	7b1b      	ldrb	r3, [r3, #12]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d134      	bne.n	8009ab8 <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009a4e:	463b      	mov	r3, r7
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	6959      	ldr	r1, [r3, #20]
 8009a54:	463b      	mov	r3, r7
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	88da      	ldrh	r2, [r3, #6]
 8009a5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	1d38      	adds	r0, r7, #4
 8009a62:	6800      	ldr	r0, [r0, #0]
 8009a64:	f001 fc03 	bl	800b26e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009a68:	f107 0310 	add.w	r3, r7, #16
 8009a6c:	1d3a      	adds	r2, r7, #4
 8009a6e:	6812      	ldr	r2, [r2, #0]
 8009a70:	601a      	str	r2, [r3, #0]
 8009a72:	1d3b      	adds	r3, r7, #4
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	f107 0310 	add.w	r3, r7, #16
 8009a82:	f107 0210 	add.w	r2, r7, #16
 8009a86:	6812      	ldr	r2, [r2, #0]
 8009a88:	440a      	add	r2, r1
 8009a8a:	601a      	str	r2, [r3, #0]
 8009a8c:	463b      	mov	r3, r7
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	011a      	lsls	r2, r3, #4
 8009a94:	f107 0310 	add.w	r3, r7, #16
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8009aa0:	f107 030c 	add.w	r3, r7, #12
 8009aa4:	601a      	str	r2, [r3, #0]
 8009aa6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009aaa:	b29a      	uxth	r2, r3
 8009aac:	f107 030c 	add.w	r3, r7, #12
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	801a      	strh	r2, [r3, #0]
 8009ab4:	f000 beac 	b.w	800a810 <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009ab8:	463b      	mov	r3, r7
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	78db      	ldrb	r3, [r3, #3]
 8009abe:	2b02      	cmp	r3, #2
 8009ac0:	f040 838c 	bne.w	800a1dc <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009ac4:	463b      	mov	r3, r7
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6a1a      	ldr	r2, [r3, #32]
 8009aca:	463b      	mov	r3, r7
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	f240 8330 	bls.w	800a136 <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8009ad6:	1d3b      	adds	r3, r7, #4
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	463b      	mov	r3, r7
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	4413      	add	r3, r2
 8009ae4:	881b      	ldrh	r3, [r3, #0]
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009aec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009af0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8009af4:	1d3b      	adds	r3, r7, #4
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	463b      	mov	r3, r7
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	441a      	add	r2, r3
 8009b02:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009b06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b0e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009b12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b16:	b29b      	uxth	r3, r3
 8009b18:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009b1a:	463b      	mov	r3, r7
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6a1a      	ldr	r2, [r3, #32]
 8009b20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b24:	1ad2      	subs	r2, r2, r3
 8009b26:	463b      	mov	r3, r7
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009b2c:	1d3b      	adds	r3, r7, #4
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	463b      	mov	r3, r7
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	781b      	ldrb	r3, [r3, #0]
 8009b36:	009b      	lsls	r3, r3, #2
 8009b38:	4413      	add	r3, r2
 8009b3a:	881b      	ldrh	r3, [r3, #0]
 8009b3c:	b29b      	uxth	r3, r3
 8009b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	f000 819e 	beq.w	8009e84 <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009b48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009b4c:	1d3a      	adds	r2, r7, #4
 8009b4e:	6812      	ldr	r2, [r2, #0]
 8009b50:	601a      	str	r2, [r3, #0]
 8009b52:	463b      	mov	r3, r7
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	785b      	ldrb	r3, [r3, #1]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d17a      	bne.n	8009c52 <USB_EPStartXfer+0x24e>
 8009b5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009b60:	1d3a      	adds	r2, r7, #4
 8009b62:	6812      	ldr	r2, [r2, #0]
 8009b64:	601a      	str	r2, [r3, #0]
 8009b66:	1d3b      	adds	r3, r7, #4
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	4619      	mov	r1, r3
 8009b72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009b76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009b7a:	6812      	ldr	r2, [r2, #0]
 8009b7c:	440a      	add	r2, r1
 8009b7e:	601a      	str	r2, [r3, #0]
 8009b80:	463b      	mov	r3, r7
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	781b      	ldrb	r3, [r3, #0]
 8009b86:	011a      	lsls	r2, r3, #4
 8009b88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4413      	add	r3, r2
 8009b90:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8009b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b98:	601a      	str	r2, [r3, #0]
 8009b9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d11a      	bne.n	8009bd8 <USB_EPStartXfer+0x1d4>
 8009ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	881b      	ldrh	r3, [r3, #0]
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009bb0:	b29a      	uxth	r2, r3
 8009bb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	801a      	strh	r2, [r3, #0]
 8009bba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	881b      	ldrh	r3, [r3, #0]
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bcc:	b29a      	uxth	r2, r3
 8009bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	801a      	strh	r2, [r3, #0]
 8009bd6:	e062      	b.n	8009c9e <USB_EPStartXfer+0x29a>
 8009bd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009bdc:	2b3e      	cmp	r3, #62	; 0x3e
 8009bde:	d819      	bhi.n	8009c14 <USB_EPStartXfer+0x210>
 8009be0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009be4:	085b      	lsrs	r3, r3, #1
 8009be6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8009bea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009bee:	f003 0301 	and.w	r3, r3, #1
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d004      	beq.n	8009c00 <USB_EPStartXfer+0x1fc>
 8009bf6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8009c00:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009c04:	b29b      	uxth	r3, r3
 8009c06:	029b      	lsls	r3, r3, #10
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	801a      	strh	r2, [r3, #0]
 8009c12:	e044      	b.n	8009c9e <USB_EPStartXfer+0x29a>
 8009c14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009c18:	095b      	lsrs	r3, r3, #5
 8009c1a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8009c1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009c22:	f003 031f 	and.w	r3, r3, #31
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d104      	bne.n	8009c34 <USB_EPStartXfer+0x230>
 8009c2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8009c34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	029b      	lsls	r3, r3, #10
 8009c3c:	b29b      	uxth	r3, r3
 8009c3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c46:	b29a      	uxth	r2, r3
 8009c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	801a      	strh	r2, [r3, #0]
 8009c50:	e025      	b.n	8009c9e <USB_EPStartXfer+0x29a>
 8009c52:	463b      	mov	r3, r7
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	785b      	ldrb	r3, [r3, #1]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d120      	bne.n	8009c9e <USB_EPStartXfer+0x29a>
 8009c5c:	1d3b      	adds	r3, r7, #4
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	4619      	mov	r1, r3
 8009c68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009c6c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009c70:	6812      	ldr	r2, [r2, #0]
 8009c72:	440a      	add	r2, r1
 8009c74:	601a      	str	r2, [r3, #0]
 8009c76:	463b      	mov	r3, r7
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	011a      	lsls	r2, r3, #4
 8009c7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4413      	add	r3, r2
 8009c86:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8009c8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009c8e:	601a      	str	r2, [r3, #0]
 8009c90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009c9e:	463b      	mov	r3, r7
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	895b      	ldrh	r3, [r3, #10]
 8009ca4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009ca8:	463b      	mov	r3, r7
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6959      	ldr	r1, [r3, #20]
 8009cae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009cb8:	1d38      	adds	r0, r7, #4
 8009cba:	6800      	ldr	r0, [r0, #0]
 8009cbc:	f001 fad7 	bl	800b26e <USB_WritePMA>
            ep->xfer_buff += len;
 8009cc0:	463b      	mov	r3, r7
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	695a      	ldr	r2, [r3, #20]
 8009cc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009cca:	441a      	add	r2, r3
 8009ccc:	463b      	mov	r3, r7
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	6a1a      	ldr	r2, [r3, #32]
 8009cd8:	463b      	mov	r3, r7
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	691b      	ldr	r3, [r3, #16]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d909      	bls.n	8009cf6 <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 8009ce2:	463b      	mov	r3, r7
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	6a1a      	ldr	r2, [r3, #32]
 8009ce8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009cec:	1ad2      	subs	r2, r2, r3
 8009cee:	463b      	mov	r3, r7
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	621a      	str	r2, [r3, #32]
 8009cf4:	e008      	b.n	8009d08 <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 8009cf6:	463b      	mov	r3, r7
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	6a1b      	ldr	r3, [r3, #32]
 8009cfc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8009d00:	463b      	mov	r3, r7
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2200      	movs	r2, #0
 8009d06:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009d08:	463b      	mov	r3, r7
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	785b      	ldrb	r3, [r3, #1]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d17a      	bne.n	8009e08 <USB_EPStartXfer+0x404>
 8009d12:	f107 0318 	add.w	r3, r7, #24
 8009d16:	1d3a      	adds	r2, r7, #4
 8009d18:	6812      	ldr	r2, [r2, #0]
 8009d1a:	601a      	str	r2, [r3, #0]
 8009d1c:	1d3b      	adds	r3, r7, #4
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d24:	b29b      	uxth	r3, r3
 8009d26:	4619      	mov	r1, r3
 8009d28:	f107 0318 	add.w	r3, r7, #24
 8009d2c:	f107 0218 	add.w	r2, r7, #24
 8009d30:	6812      	ldr	r2, [r2, #0]
 8009d32:	440a      	add	r2, r1
 8009d34:	601a      	str	r2, [r3, #0]
 8009d36:	463b      	mov	r3, r7
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	011a      	lsls	r2, r3, #4
 8009d3e:	f107 0318 	add.w	r3, r7, #24
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4413      	add	r3, r2
 8009d46:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8009d4a:	f107 0314 	add.w	r3, r7, #20
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d11a      	bne.n	8009d8e <USB_EPStartXfer+0x38a>
 8009d58:	f107 0314 	add.w	r3, r7, #20
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	f107 0314 	add.w	r3, r7, #20
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	801a      	strh	r2, [r3, #0]
 8009d70:	f107 0314 	add.w	r3, r7, #20
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	881b      	ldrh	r3, [r3, #0]
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	f107 0314 	add.w	r3, r7, #20
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	801a      	strh	r2, [r3, #0]
 8009d8c:	e067      	b.n	8009e5e <USB_EPStartXfer+0x45a>
 8009d8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d92:	2b3e      	cmp	r3, #62	; 0x3e
 8009d94:	d819      	bhi.n	8009dca <USB_EPStartXfer+0x3c6>
 8009d96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009d9a:	085b      	lsrs	r3, r3, #1
 8009d9c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8009da0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009da4:	f003 0301 	and.w	r3, r3, #1
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d004      	beq.n	8009db6 <USB_EPStartXfer+0x3b2>
 8009dac:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8009db0:	3301      	adds	r3, #1
 8009db2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8009db6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	029b      	lsls	r3, r3, #10
 8009dbe:	b29a      	uxth	r2, r3
 8009dc0:	f107 0314 	add.w	r3, r7, #20
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	801a      	strh	r2, [r3, #0]
 8009dc8:	e049      	b.n	8009e5e <USB_EPStartXfer+0x45a>
 8009dca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009dce:	095b      	lsrs	r3, r3, #5
 8009dd0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8009dd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009dd8:	f003 031f 	and.w	r3, r3, #31
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d104      	bne.n	8009dea <USB_EPStartXfer+0x3e6>
 8009de0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8009de4:	3b01      	subs	r3, #1
 8009de6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8009dea:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8009dee:	b29b      	uxth	r3, r3
 8009df0:	029b      	lsls	r3, r3, #10
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009df8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009dfc:	b29a      	uxth	r2, r3
 8009dfe:	f107 0314 	add.w	r3, r7, #20
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	801a      	strh	r2, [r3, #0]
 8009e06:	e02a      	b.n	8009e5e <USB_EPStartXfer+0x45a>
 8009e08:	463b      	mov	r3, r7
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	785b      	ldrb	r3, [r3, #1]
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d125      	bne.n	8009e5e <USB_EPStartXfer+0x45a>
 8009e12:	f107 0320 	add.w	r3, r7, #32
 8009e16:	1d3a      	adds	r2, r7, #4
 8009e18:	6812      	ldr	r2, [r2, #0]
 8009e1a:	601a      	str	r2, [r3, #0]
 8009e1c:	1d3b      	adds	r3, r7, #4
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	4619      	mov	r1, r3
 8009e28:	f107 0320 	add.w	r3, r7, #32
 8009e2c:	f107 0220 	add.w	r2, r7, #32
 8009e30:	6812      	ldr	r2, [r2, #0]
 8009e32:	440a      	add	r2, r1
 8009e34:	601a      	str	r2, [r3, #0]
 8009e36:	463b      	mov	r3, r7
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	781b      	ldrb	r3, [r3, #0]
 8009e3c:	011a      	lsls	r2, r3, #4
 8009e3e:	f107 0320 	add.w	r3, r7, #32
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4413      	add	r3, r2
 8009e46:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8009e4a:	f107 031c 	add.w	r3, r7, #28
 8009e4e:	601a      	str	r2, [r3, #0]
 8009e50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e54:	b29a      	uxth	r2, r3
 8009e56:	f107 031c 	add.w	r3, r7, #28
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009e5e:	463b      	mov	r3, r7
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	891b      	ldrh	r3, [r3, #8]
 8009e64:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009e68:	463b      	mov	r3, r7
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	6959      	ldr	r1, [r3, #20]
 8009e6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009e72:	b29b      	uxth	r3, r3
 8009e74:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009e78:	1d38      	adds	r0, r7, #4
 8009e7a:	6800      	ldr	r0, [r0, #0]
 8009e7c:	f001 f9f7 	bl	800b26e <USB_WritePMA>
 8009e80:	f000 bcc6 	b.w	800a810 <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009e84:	463b      	mov	r3, r7
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	785b      	ldrb	r3, [r3, #1]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d164      	bne.n	8009f58 <USB_EPStartXfer+0x554>
 8009e8e:	1d3b      	adds	r3, r7, #4
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	64bb      	str	r3, [r7, #72]	; 0x48
 8009e94:	1d3b      	adds	r3, r7, #4
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ea2:	4413      	add	r3, r2
 8009ea4:	64bb      	str	r3, [r7, #72]	; 0x48
 8009ea6:	463b      	mov	r3, r7
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	781b      	ldrb	r3, [r3, #0]
 8009eac:	011a      	lsls	r2, r3, #4
 8009eae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009eb0:	4413      	add	r3, r2
 8009eb2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009eb6:	647b      	str	r3, [r7, #68]	; 0x44
 8009eb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d112      	bne.n	8009ee6 <USB_EPStartXfer+0x4e2>
 8009ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ec2:	881b      	ldrh	r3, [r3, #0]
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009eca:	b29a      	uxth	r2, r3
 8009ecc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ece:	801a      	strh	r2, [r3, #0]
 8009ed0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ed2:	881b      	ldrh	r3, [r3, #0]
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009eda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ede:	b29a      	uxth	r2, r3
 8009ee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ee2:	801a      	strh	r2, [r3, #0]
 8009ee4:	e057      	b.n	8009f96 <USB_EPStartXfer+0x592>
 8009ee6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009eea:	2b3e      	cmp	r3, #62	; 0x3e
 8009eec:	d817      	bhi.n	8009f1e <USB_EPStartXfer+0x51a>
 8009eee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ef2:	085b      	lsrs	r3, r3, #1
 8009ef4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009ef8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009efc:	f003 0301 	and.w	r3, r3, #1
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d004      	beq.n	8009f0e <USB_EPStartXfer+0x50a>
 8009f04:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009f08:	3301      	adds	r3, #1
 8009f0a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009f0e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	029b      	lsls	r3, r3, #10
 8009f16:	b29a      	uxth	r2, r3
 8009f18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f1a:	801a      	strh	r2, [r3, #0]
 8009f1c:	e03b      	b.n	8009f96 <USB_EPStartXfer+0x592>
 8009f1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009f22:	095b      	lsrs	r3, r3, #5
 8009f24:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009f28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009f2c:	f003 031f 	and.w	r3, r3, #31
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d104      	bne.n	8009f3e <USB_EPStartXfer+0x53a>
 8009f34:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8009f3e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	029b      	lsls	r3, r3, #10
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f50:	b29a      	uxth	r2, r3
 8009f52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f54:	801a      	strh	r2, [r3, #0]
 8009f56:	e01e      	b.n	8009f96 <USB_EPStartXfer+0x592>
 8009f58:	463b      	mov	r3, r7
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	785b      	ldrb	r3, [r3, #1]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d119      	bne.n	8009f96 <USB_EPStartXfer+0x592>
 8009f62:	1d3b      	adds	r3, r7, #4
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	653b      	str	r3, [r7, #80]	; 0x50
 8009f68:	1d3b      	adds	r3, r7, #4
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	461a      	mov	r2, r3
 8009f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f76:	4413      	add	r3, r2
 8009f78:	653b      	str	r3, [r7, #80]	; 0x50
 8009f7a:	463b      	mov	r3, r7
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	781b      	ldrb	r3, [r3, #0]
 8009f80:	011a      	lsls	r2, r3, #4
 8009f82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f84:	4413      	add	r3, r2
 8009f86:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009f90:	b29a      	uxth	r2, r3
 8009f92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f94:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009f96:	463b      	mov	r3, r7
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	891b      	ldrh	r3, [r3, #8]
 8009f9c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009fa0:	463b      	mov	r3, r7
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	6959      	ldr	r1, [r3, #20]
 8009fa6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009fb0:	1d38      	adds	r0, r7, #4
 8009fb2:	6800      	ldr	r0, [r0, #0]
 8009fb4:	f001 f95b 	bl	800b26e <USB_WritePMA>
            ep->xfer_buff += len;
 8009fb8:	463b      	mov	r3, r7
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	695a      	ldr	r2, [r3, #20]
 8009fbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009fc2:	441a      	add	r2, r3
 8009fc4:	463b      	mov	r3, r7
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009fca:	463b      	mov	r3, r7
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	6a1a      	ldr	r2, [r3, #32]
 8009fd0:	463b      	mov	r3, r7
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	691b      	ldr	r3, [r3, #16]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d909      	bls.n	8009fee <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 8009fda:	463b      	mov	r3, r7
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	6a1a      	ldr	r2, [r3, #32]
 8009fe0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009fe4:	1ad2      	subs	r2, r2, r3
 8009fe6:	463b      	mov	r3, r7
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	621a      	str	r2, [r3, #32]
 8009fec:	e008      	b.n	800a000 <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 8009fee:	463b      	mov	r3, r7
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	6a1b      	ldr	r3, [r3, #32]
 8009ff4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8009ff8:	463b      	mov	r3, r7
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a000:	1d3b      	adds	r3, r7, #4
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	643b      	str	r3, [r7, #64]	; 0x40
 800a006:	463b      	mov	r3, r7
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	785b      	ldrb	r3, [r3, #1]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d164      	bne.n	800a0da <USB_EPStartXfer+0x6d6>
 800a010:	1d3b      	adds	r3, r7, #4
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	63bb      	str	r3, [r7, #56]	; 0x38
 800a016:	1d3b      	adds	r3, r7, #4
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a01e:	b29b      	uxth	r3, r3
 800a020:	461a      	mov	r2, r3
 800a022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a024:	4413      	add	r3, r2
 800a026:	63bb      	str	r3, [r7, #56]	; 0x38
 800a028:	463b      	mov	r3, r7
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	011a      	lsls	r2, r3, #4
 800a030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a032:	4413      	add	r3, r2
 800a034:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a038:	637b      	str	r3, [r7, #52]	; 0x34
 800a03a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d112      	bne.n	800a068 <USB_EPStartXfer+0x664>
 800a042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a044:	881b      	ldrh	r3, [r3, #0]
 800a046:	b29b      	uxth	r3, r3
 800a048:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a050:	801a      	strh	r2, [r3, #0]
 800a052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a054:	881b      	ldrh	r3, [r3, #0]
 800a056:	b29b      	uxth	r3, r3
 800a058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a05c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a060:	b29a      	uxth	r2, r3
 800a062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a064:	801a      	strh	r2, [r3, #0]
 800a066:	e054      	b.n	800a112 <USB_EPStartXfer+0x70e>
 800a068:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a06c:	2b3e      	cmp	r3, #62	; 0x3e
 800a06e:	d817      	bhi.n	800a0a0 <USB_EPStartXfer+0x69c>
 800a070:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a074:	085b      	lsrs	r3, r3, #1
 800a076:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800a07a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a07e:	f003 0301 	and.w	r3, r3, #1
 800a082:	2b00      	cmp	r3, #0
 800a084:	d004      	beq.n	800a090 <USB_EPStartXfer+0x68c>
 800a086:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a08a:	3301      	adds	r3, #1
 800a08c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800a090:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a094:	b29b      	uxth	r3, r3
 800a096:	029b      	lsls	r3, r3, #10
 800a098:	b29a      	uxth	r2, r3
 800a09a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a09c:	801a      	strh	r2, [r3, #0]
 800a09e:	e038      	b.n	800a112 <USB_EPStartXfer+0x70e>
 800a0a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a0a4:	095b      	lsrs	r3, r3, #5
 800a0a6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800a0aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a0ae:	f003 031f 	and.w	r3, r3, #31
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d104      	bne.n	800a0c0 <USB_EPStartXfer+0x6bc>
 800a0b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a0ba:	3b01      	subs	r3, #1
 800a0bc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800a0c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	029b      	lsls	r3, r3, #10
 800a0c8:	b29b      	uxth	r3, r3
 800a0ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a0ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a0d2:	b29a      	uxth	r2, r3
 800a0d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0d6:	801a      	strh	r2, [r3, #0]
 800a0d8:	e01b      	b.n	800a112 <USB_EPStartXfer+0x70e>
 800a0da:	463b      	mov	r3, r7
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	785b      	ldrb	r3, [r3, #1]
 800a0e0:	2b01      	cmp	r3, #1
 800a0e2:	d116      	bne.n	800a112 <USB_EPStartXfer+0x70e>
 800a0e4:	1d3b      	adds	r3, r7, #4
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0f2:	4413      	add	r3, r2
 800a0f4:	643b      	str	r3, [r7, #64]	; 0x40
 800a0f6:	463b      	mov	r3, r7
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	011a      	lsls	r2, r3, #4
 800a0fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a100:	4413      	add	r3, r2
 800a102:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a106:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a108:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a10c:	b29a      	uxth	r2, r3
 800a10e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a110:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a112:	463b      	mov	r3, r7
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	895b      	ldrh	r3, [r3, #10]
 800a118:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a11c:	463b      	mov	r3, r7
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	6959      	ldr	r1, [r3, #20]
 800a122:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a126:	b29b      	uxth	r3, r3
 800a128:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a12c:	1d38      	adds	r0, r7, #4
 800a12e:	6800      	ldr	r0, [r0, #0]
 800a130:	f001 f89d 	bl	800b26e <USB_WritePMA>
 800a134:	e36c      	b.n	800a810 <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a136:	463b      	mov	r3, r7
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	6a1b      	ldr	r3, [r3, #32]
 800a13c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800a140:	1d3b      	adds	r3, r7, #4
 800a142:	681a      	ldr	r2, [r3, #0]
 800a144:	463b      	mov	r3, r7
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	4413      	add	r3, r2
 800a14e:	881b      	ldrh	r3, [r3, #0]
 800a150:	b29b      	uxth	r3, r3
 800a152:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800a156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a15a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800a15e:	1d3b      	adds	r3, r7, #4
 800a160:	681a      	ldr	r2, [r3, #0]
 800a162:	463b      	mov	r3, r7
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	009b      	lsls	r3, r3, #2
 800a16a:	441a      	add	r2, r3
 800a16c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800a170:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a174:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a178:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a17c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a180:	b29b      	uxth	r3, r3
 800a182:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a184:	1d3b      	adds	r3, r7, #4
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a18a:	1d3b      	adds	r3, r7, #4
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a192:	b29b      	uxth	r3, r3
 800a194:	461a      	mov	r2, r3
 800a196:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a198:	4413      	add	r3, r2
 800a19a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a19c:	463b      	mov	r3, r7
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	011a      	lsls	r2, r3, #4
 800a1a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a1ac:	65bb      	str	r3, [r7, #88]	; 0x58
 800a1ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a1b6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a1b8:	463b      	mov	r3, r7
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	891b      	ldrh	r3, [r3, #8]
 800a1be:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a1c2:	463b      	mov	r3, r7
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	6959      	ldr	r1, [r3, #20]
 800a1c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a1d2:	1d38      	adds	r0, r7, #4
 800a1d4:	6800      	ldr	r0, [r0, #0]
 800a1d6:	f001 f84a 	bl	800b26e <USB_WritePMA>
 800a1da:	e319      	b.n	800a810 <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800a1dc:	1d3b      	adds	r3, r7, #4
 800a1de:	681a      	ldr	r2, [r3, #0]
 800a1e0:	463b      	mov	r3, r7
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	781b      	ldrb	r3, [r3, #0]
 800a1e6:	009b      	lsls	r3, r3, #2
 800a1e8:	4413      	add	r3, r2
 800a1ea:	881b      	ldrh	r3, [r3, #0]
 800a1ec:	b29b      	uxth	r3, r3
 800a1ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1f6:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800a1fa:	1d3b      	adds	r3, r7, #4
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	463b      	mov	r3, r7
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	441a      	add	r2, r3
 800a208:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800a20c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a210:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a214:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800a218:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a220:	463b      	mov	r3, r7
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6a1a      	ldr	r2, [r3, #32]
 800a226:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a22a:	1ad2      	subs	r2, r2, r3
 800a22c:	463b      	mov	r3, r7
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a232:	1d3b      	adds	r3, r7, #4
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	463b      	mov	r3, r7
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	4413      	add	r3, r2
 800a240:	881b      	ldrh	r3, [r3, #0]
 800a242:	b29b      	uxth	r3, r3
 800a244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f000 8162 	beq.w	800a512 <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a24e:	1d3b      	adds	r3, r7, #4
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a256:	463b      	mov	r3, r7
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	785b      	ldrb	r3, [r3, #1]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d164      	bne.n	800a32a <USB_EPStartXfer+0x926>
 800a260:	1d3b      	adds	r3, r7, #4
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	67bb      	str	r3, [r7, #120]	; 0x78
 800a266:	1d3b      	adds	r3, r7, #4
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a26e:	b29b      	uxth	r3, r3
 800a270:	461a      	mov	r2, r3
 800a272:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a274:	4413      	add	r3, r2
 800a276:	67bb      	str	r3, [r7, #120]	; 0x78
 800a278:	463b      	mov	r3, r7
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	011a      	lsls	r2, r3, #4
 800a280:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a282:	4413      	add	r3, r2
 800a284:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a288:	677b      	str	r3, [r7, #116]	; 0x74
 800a28a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d112      	bne.n	800a2b8 <USB_EPStartXfer+0x8b4>
 800a292:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	b29b      	uxth	r3, r3
 800a298:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a29c:	b29a      	uxth	r2, r3
 800a29e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2a0:	801a      	strh	r2, [r3, #0]
 800a2a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2a4:	881b      	ldrh	r3, [r3, #0]
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2b0:	b29a      	uxth	r2, r3
 800a2b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2b4:	801a      	strh	r2, [r3, #0]
 800a2b6:	e057      	b.n	800a368 <USB_EPStartXfer+0x964>
 800a2b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2bc:	2b3e      	cmp	r3, #62	; 0x3e
 800a2be:	d817      	bhi.n	800a2f0 <USB_EPStartXfer+0x8ec>
 800a2c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2c4:	085b      	lsrs	r3, r3, #1
 800a2c6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800a2ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d004      	beq.n	800a2e0 <USB_EPStartXfer+0x8dc>
 800a2d6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800a2da:	3301      	adds	r3, #1
 800a2dc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800a2e0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800a2e4:	b29b      	uxth	r3, r3
 800a2e6:	029b      	lsls	r3, r3, #10
 800a2e8:	b29a      	uxth	r2, r3
 800a2ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2ec:	801a      	strh	r2, [r3, #0]
 800a2ee:	e03b      	b.n	800a368 <USB_EPStartXfer+0x964>
 800a2f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2f4:	095b      	lsrs	r3, r3, #5
 800a2f6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800a2fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a2fe:	f003 031f 	and.w	r3, r3, #31
 800a302:	2b00      	cmp	r3, #0
 800a304:	d104      	bne.n	800a310 <USB_EPStartXfer+0x90c>
 800a306:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800a30a:	3b01      	subs	r3, #1
 800a30c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800a310:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800a314:	b29b      	uxth	r3, r3
 800a316:	029b      	lsls	r3, r3, #10
 800a318:	b29b      	uxth	r3, r3
 800a31a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a31e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a322:	b29a      	uxth	r2, r3
 800a324:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a326:	801a      	strh	r2, [r3, #0]
 800a328:	e01e      	b.n	800a368 <USB_EPStartXfer+0x964>
 800a32a:	463b      	mov	r3, r7
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	785b      	ldrb	r3, [r3, #1]
 800a330:	2b01      	cmp	r3, #1
 800a332:	d119      	bne.n	800a368 <USB_EPStartXfer+0x964>
 800a334:	1d3b      	adds	r3, r7, #4
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	461a      	mov	r2, r3
 800a340:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a344:	4413      	add	r3, r2
 800a346:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a34a:	463b      	mov	r3, r7
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	011a      	lsls	r2, r3, #4
 800a352:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a356:	4413      	add	r3, r2
 800a358:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a35c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a35e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a362:	b29a      	uxth	r2, r3
 800a364:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a366:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a368:	463b      	mov	r3, r7
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	895b      	ldrh	r3, [r3, #10]
 800a36e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a372:	463b      	mov	r3, r7
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	6959      	ldr	r1, [r3, #20]
 800a378:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a382:	1d38      	adds	r0, r7, #4
 800a384:	6800      	ldr	r0, [r0, #0]
 800a386:	f000 ff72 	bl	800b26e <USB_WritePMA>
          ep->xfer_buff += len;
 800a38a:	463b      	mov	r3, r7
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	695a      	ldr	r2, [r3, #20]
 800a390:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a394:	441a      	add	r2, r3
 800a396:	463b      	mov	r3, r7
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800a39c:	463b      	mov	r3, r7
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	6a1a      	ldr	r2, [r3, #32]
 800a3a2:	463b      	mov	r3, r7
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d909      	bls.n	800a3c0 <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 800a3ac:	463b      	mov	r3, r7
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	6a1a      	ldr	r2, [r3, #32]
 800a3b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3b6:	1ad2      	subs	r2, r2, r3
 800a3b8:	463b      	mov	r3, r7
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	621a      	str	r2, [r3, #32]
 800a3be:	e008      	b.n	800a3d2 <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 800a3c0:	463b      	mov	r3, r7
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	6a1b      	ldr	r3, [r3, #32]
 800a3c6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800a3ca:	463b      	mov	r3, r7
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800a3d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	f000 821a 	beq.w	800a810 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a3dc:	463b      	mov	r3, r7
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	785b      	ldrb	r3, [r3, #1]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d164      	bne.n	800a4b0 <USB_EPStartXfer+0xaac>
 800a3e6:	1d3b      	adds	r3, r7, #4
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	66bb      	str	r3, [r7, #104]	; 0x68
 800a3ec:	1d3b      	adds	r3, r7, #4
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a3fa:	4413      	add	r3, r2
 800a3fc:	66bb      	str	r3, [r7, #104]	; 0x68
 800a3fe:	463b      	mov	r3, r7
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	011a      	lsls	r2, r3, #4
 800a406:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a408:	4413      	add	r3, r2
 800a40a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a40e:	667b      	str	r3, [r7, #100]	; 0x64
 800a410:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a414:	2b00      	cmp	r3, #0
 800a416:	d112      	bne.n	800a43e <USB_EPStartXfer+0xa3a>
 800a418:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a41a:	881b      	ldrh	r3, [r3, #0]
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a422:	b29a      	uxth	r2, r3
 800a424:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a426:	801a      	strh	r2, [r3, #0]
 800a428:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a42a:	881b      	ldrh	r3, [r3, #0]
 800a42c:	b29b      	uxth	r3, r3
 800a42e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a436:	b29a      	uxth	r2, r3
 800a438:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a43a:	801a      	strh	r2, [r3, #0]
 800a43c:	e057      	b.n	800a4ee <USB_EPStartXfer+0xaea>
 800a43e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a442:	2b3e      	cmp	r3, #62	; 0x3e
 800a444:	d817      	bhi.n	800a476 <USB_EPStartXfer+0xa72>
 800a446:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a44a:	085b      	lsrs	r3, r3, #1
 800a44c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800a450:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a454:	f003 0301 	and.w	r3, r3, #1
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d004      	beq.n	800a466 <USB_EPStartXfer+0xa62>
 800a45c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a460:	3301      	adds	r3, #1
 800a462:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800a466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a46a:	b29b      	uxth	r3, r3
 800a46c:	029b      	lsls	r3, r3, #10
 800a46e:	b29a      	uxth	r2, r3
 800a470:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a472:	801a      	strh	r2, [r3, #0]
 800a474:	e03b      	b.n	800a4ee <USB_EPStartXfer+0xaea>
 800a476:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a47a:	095b      	lsrs	r3, r3, #5
 800a47c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800a480:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a484:	f003 031f 	and.w	r3, r3, #31
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d104      	bne.n	800a496 <USB_EPStartXfer+0xa92>
 800a48c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a490:	3b01      	subs	r3, #1
 800a492:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800a496:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a49a:	b29b      	uxth	r3, r3
 800a49c:	029b      	lsls	r3, r3, #10
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a4ac:	801a      	strh	r2, [r3, #0]
 800a4ae:	e01e      	b.n	800a4ee <USB_EPStartXfer+0xaea>
 800a4b0:	463b      	mov	r3, r7
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	785b      	ldrb	r3, [r3, #1]
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d119      	bne.n	800a4ee <USB_EPStartXfer+0xaea>
 800a4ba:	1d3b      	adds	r3, r7, #4
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	673b      	str	r3, [r7, #112]	; 0x70
 800a4c0:	1d3b      	adds	r3, r7, #4
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a4ce:	4413      	add	r3, r2
 800a4d0:	673b      	str	r3, [r7, #112]	; 0x70
 800a4d2:	463b      	mov	r3, r7
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	011a      	lsls	r2, r3, #4
 800a4da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a4dc:	4413      	add	r3, r2
 800a4de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a4e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4ec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a4ee:	463b      	mov	r3, r7
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	891b      	ldrh	r3, [r3, #8]
 800a4f4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a4f8:	463b      	mov	r3, r7
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	6959      	ldr	r1, [r3, #20]
 800a4fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a502:	b29b      	uxth	r3, r3
 800a504:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a508:	1d38      	adds	r0, r7, #4
 800a50a:	6800      	ldr	r0, [r0, #0]
 800a50c:	f000 feaf 	bl	800b26e <USB_WritePMA>
 800a510:	e17e      	b.n	800a810 <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a512:	463b      	mov	r3, r7
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	785b      	ldrb	r3, [r3, #1]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d16f      	bne.n	800a5fc <USB_EPStartXfer+0xbf8>
 800a51c:	1d3b      	adds	r3, r7, #4
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a524:	1d3b      	adds	r3, r7, #4
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	461a      	mov	r2, r3
 800a530:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a534:	4413      	add	r3, r2
 800a536:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a53a:	463b      	mov	r3, r7
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	011a      	lsls	r2, r3, #4
 800a542:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a546:	4413      	add	r3, r2
 800a548:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a54c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a550:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a554:	2b00      	cmp	r3, #0
 800a556:	d116      	bne.n	800a586 <USB_EPStartXfer+0xb82>
 800a558:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a55c:	881b      	ldrh	r3, [r3, #0]
 800a55e:	b29b      	uxth	r3, r3
 800a560:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a564:	b29a      	uxth	r2, r3
 800a566:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a56a:	801a      	strh	r2, [r3, #0]
 800a56c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a570:	881b      	ldrh	r3, [r3, #0]
 800a572:	b29b      	uxth	r3, r3
 800a574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a57c:	b29a      	uxth	r2, r3
 800a57e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a582:	801a      	strh	r2, [r3, #0]
 800a584:	e05f      	b.n	800a646 <USB_EPStartXfer+0xc42>
 800a586:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a58a:	2b3e      	cmp	r3, #62	; 0x3e
 800a58c:	d818      	bhi.n	800a5c0 <USB_EPStartXfer+0xbbc>
 800a58e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a592:	085b      	lsrs	r3, r3, #1
 800a594:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800a598:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a59c:	f003 0301 	and.w	r3, r3, #1
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d004      	beq.n	800a5ae <USB_EPStartXfer+0xbaa>
 800a5a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800a5ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	029b      	lsls	r3, r3, #10
 800a5b6:	b29a      	uxth	r2, r3
 800a5b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a5bc:	801a      	strh	r2, [r3, #0]
 800a5be:	e042      	b.n	800a646 <USB_EPStartXfer+0xc42>
 800a5c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a5c4:	095b      	lsrs	r3, r3, #5
 800a5c6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800a5ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a5ce:	f003 031f 	and.w	r3, r3, #31
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d104      	bne.n	800a5e0 <USB_EPStartXfer+0xbdc>
 800a5d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800a5e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a5e4:	b29b      	uxth	r3, r3
 800a5e6:	029b      	lsls	r3, r3, #10
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5f2:	b29a      	uxth	r2, r3
 800a5f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a5f8:	801a      	strh	r2, [r3, #0]
 800a5fa:	e024      	b.n	800a646 <USB_EPStartXfer+0xc42>
 800a5fc:	463b      	mov	r3, r7
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	785b      	ldrb	r3, [r3, #1]
 800a602:	2b01      	cmp	r3, #1
 800a604:	d11f      	bne.n	800a646 <USB_EPStartXfer+0xc42>
 800a606:	1d3b      	adds	r3, r7, #4
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a60e:	1d3b      	adds	r3, r7, #4
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a616:	b29b      	uxth	r3, r3
 800a618:	461a      	mov	r2, r3
 800a61a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a61e:	4413      	add	r3, r2
 800a620:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a624:	463b      	mov	r3, r7
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	011a      	lsls	r2, r3, #4
 800a62c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a630:	4413      	add	r3, r2
 800a632:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a636:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a63a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a63e:	b29a      	uxth	r2, r3
 800a640:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a644:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a646:	463b      	mov	r3, r7
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	891b      	ldrh	r3, [r3, #8]
 800a64c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a650:	463b      	mov	r3, r7
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6959      	ldr	r1, [r3, #20]
 800a656:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a65a:	b29b      	uxth	r3, r3
 800a65c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a660:	1d38      	adds	r0, r7, #4
 800a662:	6800      	ldr	r0, [r0, #0]
 800a664:	f000 fe03 	bl	800b26e <USB_WritePMA>
          ep->xfer_buff += len;
 800a668:	463b      	mov	r3, r7
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	695a      	ldr	r2, [r3, #20]
 800a66e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a672:	441a      	add	r2, r3
 800a674:	463b      	mov	r3, r7
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800a67a:	463b      	mov	r3, r7
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	6a1a      	ldr	r2, [r3, #32]
 800a680:	463b      	mov	r3, r7
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	429a      	cmp	r2, r3
 800a688:	d909      	bls.n	800a69e <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 800a68a:	463b      	mov	r3, r7
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	6a1a      	ldr	r2, [r3, #32]
 800a690:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a694:	1ad2      	subs	r2, r2, r3
 800a696:	463b      	mov	r3, r7
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	621a      	str	r2, [r3, #32]
 800a69c:	e008      	b.n	800a6b0 <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 800a69e:	463b      	mov	r3, r7
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6a1b      	ldr	r3, [r3, #32]
 800a6a4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800a6a8:	463b      	mov	r3, r7
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800a6b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	f000 80ab 	beq.w	800a810 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a6ba:	1d3b      	adds	r3, r7, #4
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a6c2:	463b      	mov	r3, r7
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	785b      	ldrb	r3, [r3, #1]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d16f      	bne.n	800a7ac <USB_EPStartXfer+0xda8>
 800a6cc:	1d3b      	adds	r3, r7, #4
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a6d4:	1d3b      	adds	r3, r7, #4
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	461a      	mov	r2, r3
 800a6e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a6ea:	463b      	mov	r3, r7
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	011a      	lsls	r2, r3, #4
 800a6f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a6f6:	4413      	add	r3, r2
 800a6f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a6fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a700:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a704:	2b00      	cmp	r3, #0
 800a706:	d116      	bne.n	800a736 <USB_EPStartXfer+0xd32>
 800a708:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a70c:	881b      	ldrh	r3, [r3, #0]
 800a70e:	b29b      	uxth	r3, r3
 800a710:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a714:	b29a      	uxth	r2, r3
 800a716:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a71a:	801a      	strh	r2, [r3, #0]
 800a71c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a720:	881b      	ldrh	r3, [r3, #0]
 800a722:	b29b      	uxth	r3, r3
 800a724:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a728:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a72c:	b29a      	uxth	r2, r3
 800a72e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a732:	801a      	strh	r2, [r3, #0]
 800a734:	e05b      	b.n	800a7ee <USB_EPStartXfer+0xdea>
 800a736:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a73a:	2b3e      	cmp	r3, #62	; 0x3e
 800a73c:	d818      	bhi.n	800a770 <USB_EPStartXfer+0xd6c>
 800a73e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a742:	085b      	lsrs	r3, r3, #1
 800a744:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800a748:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a74c:	f003 0301 	and.w	r3, r3, #1
 800a750:	2b00      	cmp	r3, #0
 800a752:	d004      	beq.n	800a75e <USB_EPStartXfer+0xd5a>
 800a754:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a758:	3301      	adds	r3, #1
 800a75a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800a75e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a762:	b29b      	uxth	r3, r3
 800a764:	029b      	lsls	r3, r3, #10
 800a766:	b29a      	uxth	r2, r3
 800a768:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a76c:	801a      	strh	r2, [r3, #0]
 800a76e:	e03e      	b.n	800a7ee <USB_EPStartXfer+0xdea>
 800a770:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a774:	095b      	lsrs	r3, r3, #5
 800a776:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800a77a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a77e:	f003 031f 	and.w	r3, r3, #31
 800a782:	2b00      	cmp	r3, #0
 800a784:	d104      	bne.n	800a790 <USB_EPStartXfer+0xd8c>
 800a786:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a78a:	3b01      	subs	r3, #1
 800a78c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800a790:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800a794:	b29b      	uxth	r3, r3
 800a796:	029b      	lsls	r3, r3, #10
 800a798:	b29b      	uxth	r3, r3
 800a79a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a79e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7a2:	b29a      	uxth	r2, r3
 800a7a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a7a8:	801a      	strh	r2, [r3, #0]
 800a7aa:	e020      	b.n	800a7ee <USB_EPStartXfer+0xdea>
 800a7ac:	463b      	mov	r3, r7
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	785b      	ldrb	r3, [r3, #1]
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	d11b      	bne.n	800a7ee <USB_EPStartXfer+0xdea>
 800a7b6:	1d3b      	adds	r3, r7, #4
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a7cc:	463b      	mov	r3, r7
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	781b      	ldrb	r3, [r3, #0]
 800a7d2:	011a      	lsls	r2, r3, #4
 800a7d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a7d8:	4413      	add	r3, r2
 800a7da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a7de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a7e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a7e6:	b29a      	uxth	r2, r3
 800a7e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a7ec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a7ee:	463b      	mov	r3, r7
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	895b      	ldrh	r3, [r3, #10]
 800a7f4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a7f8:	463b      	mov	r3, r7
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	6959      	ldr	r1, [r3, #20]
 800a7fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a802:	b29b      	uxth	r3, r3
 800a804:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800a808:	1d38      	adds	r0, r7, #4
 800a80a:	6800      	ldr	r0, [r0, #0]
 800a80c:	f000 fd2f 	bl	800b26e <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a810:	1d3b      	adds	r3, r7, #4
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	463b      	mov	r3, r7
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	009b      	lsls	r3, r3, #2
 800a81c:	4413      	add	r3, r2
 800a81e:	881b      	ldrh	r3, [r3, #0]
 800a820:	b29b      	uxth	r3, r3
 800a822:	f107 020a 	add.w	r2, r7, #10
 800a826:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a82a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a82e:	8013      	strh	r3, [r2, #0]
 800a830:	f107 030a 	add.w	r3, r7, #10
 800a834:	f107 020a 	add.w	r2, r7, #10
 800a838:	8812      	ldrh	r2, [r2, #0]
 800a83a:	f082 0210 	eor.w	r2, r2, #16
 800a83e:	801a      	strh	r2, [r3, #0]
 800a840:	f107 030a 	add.w	r3, r7, #10
 800a844:	f107 020a 	add.w	r2, r7, #10
 800a848:	8812      	ldrh	r2, [r2, #0]
 800a84a:	f082 0220 	eor.w	r2, r2, #32
 800a84e:	801a      	strh	r2, [r3, #0]
 800a850:	1d3b      	adds	r3, r7, #4
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	463b      	mov	r3, r7
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	441a      	add	r2, r3
 800a85e:	f107 030a 	add.w	r3, r7, #10
 800a862:	881b      	ldrh	r3, [r3, #0]
 800a864:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a868:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a86c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a874:	b29b      	uxth	r3, r3
 800a876:	8013      	strh	r3, [r2, #0]
 800a878:	e3b5      	b.n	800afe6 <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a87a:	463b      	mov	r3, r7
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	7b1b      	ldrb	r3, [r3, #12]
 800a880:	2b00      	cmp	r3, #0
 800a882:	f040 8090 	bne.w	800a9a6 <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a886:	463b      	mov	r3, r7
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	699a      	ldr	r2, [r3, #24]
 800a88c:	463b      	mov	r3, r7
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	691b      	ldr	r3, [r3, #16]
 800a892:	429a      	cmp	r2, r3
 800a894:	d90e      	bls.n	800a8b4 <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 800a896:	463b      	mov	r3, r7
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	691b      	ldr	r3, [r3, #16]
 800a89c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 800a8a0:	463b      	mov	r3, r7
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	699a      	ldr	r2, [r3, #24]
 800a8a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8aa:	1ad2      	subs	r2, r2, r3
 800a8ac:	463b      	mov	r3, r7
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	619a      	str	r2, [r3, #24]
 800a8b2:	e008      	b.n	800a8c6 <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 800a8b4:	463b      	mov	r3, r7
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	699b      	ldr	r3, [r3, #24]
 800a8ba:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800a8be:	463b      	mov	r3, r7
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a8c6:	1d3b      	adds	r3, r7, #4
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a8ce:	1d3b      	adds	r3, r7, #4
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	461a      	mov	r2, r3
 800a8da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a8de:	4413      	add	r3, r2
 800a8e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a8e4:	463b      	mov	r3, r7
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	011a      	lsls	r2, r3, #4
 800a8ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a8f0:	4413      	add	r3, r2
 800a8f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a8f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a8fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d116      	bne.n	800a930 <USB_EPStartXfer+0xf2c>
 800a902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a906:	881b      	ldrh	r3, [r3, #0]
 800a908:	b29b      	uxth	r3, r3
 800a90a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a90e:	b29a      	uxth	r2, r3
 800a910:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a914:	801a      	strh	r2, [r3, #0]
 800a916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a91a:	881b      	ldrh	r3, [r3, #0]
 800a91c:	b29b      	uxth	r3, r3
 800a91e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a922:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a926:	b29a      	uxth	r2, r3
 800a928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a92c:	801a      	strh	r2, [r3, #0]
 800a92e:	e32c      	b.n	800af8a <USB_EPStartXfer+0x1586>
 800a930:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a934:	2b3e      	cmp	r3, #62	; 0x3e
 800a936:	d818      	bhi.n	800a96a <USB_EPStartXfer+0xf66>
 800a938:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a93c:	085b      	lsrs	r3, r3, #1
 800a93e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a942:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a946:	f003 0301 	and.w	r3, r3, #1
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d004      	beq.n	800a958 <USB_EPStartXfer+0xf54>
 800a94e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a952:	3301      	adds	r3, #1
 800a954:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a958:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	029b      	lsls	r3, r3, #10
 800a960:	b29a      	uxth	r2, r3
 800a962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a966:	801a      	strh	r2, [r3, #0]
 800a968:	e30f      	b.n	800af8a <USB_EPStartXfer+0x1586>
 800a96a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a96e:	095b      	lsrs	r3, r3, #5
 800a970:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a974:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800a978:	f003 031f 	and.w	r3, r3, #31
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d104      	bne.n	800a98a <USB_EPStartXfer+0xf86>
 800a980:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a984:	3b01      	subs	r3, #1
 800a986:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a98a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800a98e:	b29b      	uxth	r3, r3
 800a990:	029b      	lsls	r3, r3, #10
 800a992:	b29b      	uxth	r3, r3
 800a994:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a998:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a99c:	b29a      	uxth	r2, r3
 800a99e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a9a2:	801a      	strh	r2, [r3, #0]
 800a9a4:	e2f1      	b.n	800af8a <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a9a6:	463b      	mov	r3, r7
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	78db      	ldrb	r3, [r3, #3]
 800a9ac:	2b02      	cmp	r3, #2
 800a9ae:	f040 818f 	bne.w	800acd0 <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a9b2:	463b      	mov	r3, r7
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	785b      	ldrb	r3, [r3, #1]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d175      	bne.n	800aaa8 <USB_EPStartXfer+0x10a4>
 800a9bc:	1d3b      	adds	r3, r7, #4
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a9c4:	1d3b      	adds	r3, r7, #4
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a9d4:	4413      	add	r3, r2
 800a9d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a9da:	463b      	mov	r3, r7
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	781b      	ldrb	r3, [r3, #0]
 800a9e0:	011a      	lsls	r2, r3, #4
 800a9e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a9e6:	4413      	add	r3, r2
 800a9e8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a9ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a9f0:	463b      	mov	r3, r7
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d116      	bne.n	800aa28 <USB_EPStartXfer+0x1024>
 800a9fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a9fe:	881b      	ldrh	r3, [r3, #0]
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aa06:	b29a      	uxth	r2, r3
 800aa08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa0c:	801a      	strh	r2, [r3, #0]
 800aa0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa12:	881b      	ldrh	r3, [r3, #0]
 800aa14:	b29b      	uxth	r3, r3
 800aa16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa1e:	b29a      	uxth	r2, r3
 800aa20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa24:	801a      	strh	r2, [r3, #0]
 800aa26:	e065      	b.n	800aaf4 <USB_EPStartXfer+0x10f0>
 800aa28:	463b      	mov	r3, r7
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	691b      	ldr	r3, [r3, #16]
 800aa2e:	2b3e      	cmp	r3, #62	; 0x3e
 800aa30:	d81a      	bhi.n	800aa68 <USB_EPStartXfer+0x1064>
 800aa32:	463b      	mov	r3, r7
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	691b      	ldr	r3, [r3, #16]
 800aa38:	085b      	lsrs	r3, r3, #1
 800aa3a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800aa3e:	463b      	mov	r3, r7
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	f003 0301 	and.w	r3, r3, #1
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d004      	beq.n	800aa56 <USB_EPStartXfer+0x1052>
 800aa4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa50:	3301      	adds	r3, #1
 800aa52:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800aa56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa5a:	b29b      	uxth	r3, r3
 800aa5c:	029b      	lsls	r3, r3, #10
 800aa5e:	b29a      	uxth	r2, r3
 800aa60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa64:	801a      	strh	r2, [r3, #0]
 800aa66:	e045      	b.n	800aaf4 <USB_EPStartXfer+0x10f0>
 800aa68:	463b      	mov	r3, r7
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	095b      	lsrs	r3, r3, #5
 800aa70:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800aa74:	463b      	mov	r3, r7
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	691b      	ldr	r3, [r3, #16]
 800aa7a:	f003 031f 	and.w	r3, r3, #31
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d104      	bne.n	800aa8c <USB_EPStartXfer+0x1088>
 800aa82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa86:	3b01      	subs	r3, #1
 800aa88:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800aa8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	029b      	lsls	r3, r3, #10
 800aa94:	b29b      	uxth	r3, r3
 800aa96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa9e:	b29a      	uxth	r2, r3
 800aaa0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aaa4:	801a      	strh	r2, [r3, #0]
 800aaa6:	e025      	b.n	800aaf4 <USB_EPStartXfer+0x10f0>
 800aaa8:	463b      	mov	r3, r7
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	785b      	ldrb	r3, [r3, #1]
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d120      	bne.n	800aaf4 <USB_EPStartXfer+0x10f0>
 800aab2:	1d3b      	adds	r3, r7, #4
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800aaba:	1d3b      	adds	r3, r7, #4
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aac2:	b29b      	uxth	r3, r3
 800aac4:	461a      	mov	r2, r3
 800aac6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800aaca:	4413      	add	r3, r2
 800aacc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800aad0:	463b      	mov	r3, r7
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	011a      	lsls	r2, r3, #4
 800aad8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800aadc:	4413      	add	r3, r2
 800aade:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800aae2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aae6:	463b      	mov	r3, r7
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	691b      	ldr	r3, [r3, #16]
 800aaec:	b29a      	uxth	r2, r3
 800aaee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800aaf2:	801a      	strh	r2, [r3, #0]
 800aaf4:	1d3b      	adds	r3, r7, #4
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800aafc:	463b      	mov	r3, r7
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	785b      	ldrb	r3, [r3, #1]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d175      	bne.n	800abf2 <USB_EPStartXfer+0x11ee>
 800ab06:	1d3b      	adds	r3, r7, #4
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ab0e:	1d3b      	adds	r3, r7, #4
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab16:	b29b      	uxth	r3, r3
 800ab18:	461a      	mov	r2, r3
 800ab1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ab1e:	4413      	add	r3, r2
 800ab20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ab24:	463b      	mov	r3, r7
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	011a      	lsls	r2, r3, #4
 800ab2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ab30:	4413      	add	r3, r2
 800ab32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ab36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ab3a:	463b      	mov	r3, r7
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	691b      	ldr	r3, [r3, #16]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d116      	bne.n	800ab72 <USB_EPStartXfer+0x116e>
 800ab44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ab48:	881b      	ldrh	r3, [r3, #0]
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ab50:	b29a      	uxth	r2, r3
 800ab52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ab56:	801a      	strh	r2, [r3, #0]
 800ab58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ab5c:	881b      	ldrh	r3, [r3, #0]
 800ab5e:	b29b      	uxth	r3, r3
 800ab60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab68:	b29a      	uxth	r2, r3
 800ab6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ab6e:	801a      	strh	r2, [r3, #0]
 800ab70:	e061      	b.n	800ac36 <USB_EPStartXfer+0x1232>
 800ab72:	463b      	mov	r3, r7
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	2b3e      	cmp	r3, #62	; 0x3e
 800ab7a:	d81a      	bhi.n	800abb2 <USB_EPStartXfer+0x11ae>
 800ab7c:	463b      	mov	r3, r7
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	691b      	ldr	r3, [r3, #16]
 800ab82:	085b      	lsrs	r3, r3, #1
 800ab84:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ab88:	463b      	mov	r3, r7
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	691b      	ldr	r3, [r3, #16]
 800ab8e:	f003 0301 	and.w	r3, r3, #1
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d004      	beq.n	800aba0 <USB_EPStartXfer+0x119c>
 800ab96:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800aba0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	029b      	lsls	r3, r3, #10
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abae:	801a      	strh	r2, [r3, #0]
 800abb0:	e041      	b.n	800ac36 <USB_EPStartXfer+0x1232>
 800abb2:	463b      	mov	r3, r7
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	691b      	ldr	r3, [r3, #16]
 800abb8:	095b      	lsrs	r3, r3, #5
 800abba:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800abbe:	463b      	mov	r3, r7
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	f003 031f 	and.w	r3, r3, #31
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d104      	bne.n	800abd6 <USB_EPStartXfer+0x11d2>
 800abcc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800abd0:	3b01      	subs	r3, #1
 800abd2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800abd6:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800abda:	b29b      	uxth	r3, r3
 800abdc:	029b      	lsls	r3, r3, #10
 800abde:	b29b      	uxth	r3, r3
 800abe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abe8:	b29a      	uxth	r2, r3
 800abea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abee:	801a      	strh	r2, [r3, #0]
 800abf0:	e021      	b.n	800ac36 <USB_EPStartXfer+0x1232>
 800abf2:	463b      	mov	r3, r7
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	785b      	ldrb	r3, [r3, #1]
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d11c      	bne.n	800ac36 <USB_EPStartXfer+0x1232>
 800abfc:	1d3b      	adds	r3, r7, #4
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	461a      	mov	r2, r3
 800ac08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ac12:	463b      	mov	r3, r7
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	011a      	lsls	r2, r3, #4
 800ac1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ac1e:	4413      	add	r3, r2
 800ac20:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ac24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ac28:	463b      	mov	r3, r7
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	691b      	ldr	r3, [r3, #16]
 800ac2e:	b29a      	uxth	r2, r3
 800ac30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ac34:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ac36:	463b      	mov	r3, r7
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	69db      	ldr	r3, [r3, #28]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	f000 81a4 	beq.w	800af8a <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800ac42:	1d3b      	adds	r3, r7, #4
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	463b      	mov	r3, r7
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	781b      	ldrb	r3, [r3, #0]
 800ac4c:	009b      	lsls	r3, r3, #2
 800ac4e:	4413      	add	r3, r2
 800ac50:	881b      	ldrh	r3, [r3, #0]
 800ac52:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ac56:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ac5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d005      	beq.n	800ac6e <USB_EPStartXfer+0x126a>
 800ac62:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ac66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d10d      	bne.n	800ac8a <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ac6e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ac72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	f040 8187 	bne.w	800af8a <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ac7c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800ac80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	f040 8180 	bne.w	800af8a <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800ac8a:	1d3b      	adds	r3, r7, #4
 800ac8c:	681a      	ldr	r2, [r3, #0]
 800ac8e:	463b      	mov	r3, r7
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	4413      	add	r3, r2
 800ac98:	881b      	ldrh	r3, [r3, #0]
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aca0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aca4:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800aca8:	1d3b      	adds	r3, r7, #4
 800acaa:	681a      	ldr	r2, [r3, #0]
 800acac:	463b      	mov	r3, r7
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	009b      	lsls	r3, r3, #2
 800acb4:	441a      	add	r2, r3
 800acb6:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800acba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800acc6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800acca:	b29b      	uxth	r3, r3
 800accc:	8013      	strh	r3, [r2, #0]
 800acce:	e15c      	b.n	800af8a <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800acd0:	463b      	mov	r3, r7
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	78db      	ldrb	r3, [r3, #3]
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	f040 8155 	bne.w	800af86 <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800acdc:	463b      	mov	r3, r7
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	699a      	ldr	r2, [r3, #24]
 800ace2:	463b      	mov	r3, r7
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	691b      	ldr	r3, [r3, #16]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d90e      	bls.n	800ad0a <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 800acec:	463b      	mov	r3, r7
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	691b      	ldr	r3, [r3, #16]
 800acf2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800acf6:	463b      	mov	r3, r7
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	699a      	ldr	r2, [r3, #24]
 800acfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad00:	1ad2      	subs	r2, r2, r3
 800ad02:	463b      	mov	r3, r7
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	619a      	str	r2, [r3, #24]
 800ad08:	e008      	b.n	800ad1c <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 800ad0a:	463b      	mov	r3, r7
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	699b      	ldr	r3, [r3, #24]
 800ad10:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800ad14:	463b      	mov	r3, r7
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800ad1c:	463b      	mov	r3, r7
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	785b      	ldrb	r3, [r3, #1]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d16f      	bne.n	800ae06 <USB_EPStartXfer+0x1402>
 800ad26:	1d3b      	adds	r3, r7, #4
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad2e:	1d3b      	adds	r3, r7, #4
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	461a      	mov	r2, r3
 800ad3a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad3e:	4413      	add	r3, r2
 800ad40:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad44:	463b      	mov	r3, r7
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	011a      	lsls	r2, r3, #4
 800ad4c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ad50:	4413      	add	r3, r2
 800ad52:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ad56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ad5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d116      	bne.n	800ad90 <USB_EPStartXfer+0x138c>
 800ad62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad66:	881b      	ldrh	r3, [r3, #0]
 800ad68:	b29b      	uxth	r3, r3
 800ad6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ad6e:	b29a      	uxth	r2, r3
 800ad70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad74:	801a      	strh	r2, [r3, #0]
 800ad76:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad7a:	881b      	ldrh	r3, [r3, #0]
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad8c:	801a      	strh	r2, [r3, #0]
 800ad8e:	e05f      	b.n	800ae50 <USB_EPStartXfer+0x144c>
 800ad90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad94:	2b3e      	cmp	r3, #62	; 0x3e
 800ad96:	d818      	bhi.n	800adca <USB_EPStartXfer+0x13c6>
 800ad98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad9c:	085b      	lsrs	r3, r3, #1
 800ad9e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ada2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ada6:	f003 0301 	and.w	r3, r3, #1
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d004      	beq.n	800adb8 <USB_EPStartXfer+0x13b4>
 800adae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adb2:	3301      	adds	r3, #1
 800adb4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800adb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	029b      	lsls	r3, r3, #10
 800adc0:	b29a      	uxth	r2, r3
 800adc2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800adc6:	801a      	strh	r2, [r3, #0]
 800adc8:	e042      	b.n	800ae50 <USB_EPStartXfer+0x144c>
 800adca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800adce:	095b      	lsrs	r3, r3, #5
 800add0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800add4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800add8:	f003 031f 	and.w	r3, r3, #31
 800addc:	2b00      	cmp	r3, #0
 800adde:	d104      	bne.n	800adea <USB_EPStartXfer+0x13e6>
 800ade0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ade4:	3b01      	subs	r3, #1
 800ade6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800adea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adee:	b29b      	uxth	r3, r3
 800adf0:	029b      	lsls	r3, r3, #10
 800adf2:	b29b      	uxth	r3, r3
 800adf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800adfc:	b29a      	uxth	r2, r3
 800adfe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ae02:	801a      	strh	r2, [r3, #0]
 800ae04:	e024      	b.n	800ae50 <USB_EPStartXfer+0x144c>
 800ae06:	463b      	mov	r3, r7
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	785b      	ldrb	r3, [r3, #1]
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d11f      	bne.n	800ae50 <USB_EPStartXfer+0x144c>
 800ae10:	1d3b      	adds	r3, r7, #4
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ae18:	1d3b      	adds	r3, r7, #4
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	461a      	mov	r2, r3
 800ae24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae28:	4413      	add	r3, r2
 800ae2a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ae2e:	463b      	mov	r3, r7
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	781b      	ldrb	r3, [r3, #0]
 800ae34:	011a      	lsls	r2, r3, #4
 800ae36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae3a:	4413      	add	r3, r2
 800ae3c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ae40:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ae44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae48:	b29a      	uxth	r2, r3
 800ae4a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ae4e:	801a      	strh	r2, [r3, #0]
 800ae50:	1d3b      	adds	r3, r7, #4
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ae58:	463b      	mov	r3, r7
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	785b      	ldrb	r3, [r3, #1]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d16f      	bne.n	800af42 <USB_EPStartXfer+0x153e>
 800ae62:	1d3b      	adds	r3, r7, #4
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ae6a:	1d3b      	adds	r3, r7, #4
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	461a      	mov	r2, r3
 800ae76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae7a:	4413      	add	r3, r2
 800ae7c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ae80:	463b      	mov	r3, r7
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	011a      	lsls	r2, r3, #4
 800ae88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae8c:	4413      	add	r3, r2
 800ae8e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ae92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ae96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d116      	bne.n	800aecc <USB_EPStartXfer+0x14c8>
 800ae9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aea2:	881b      	ldrh	r3, [r3, #0]
 800aea4:	b29b      	uxth	r3, r3
 800aea6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aeaa:	b29a      	uxth	r2, r3
 800aeac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aeb0:	801a      	strh	r2, [r3, #0]
 800aeb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aeb6:	881b      	ldrh	r3, [r3, #0]
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aebe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aec2:	b29a      	uxth	r2, r3
 800aec4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aec8:	801a      	strh	r2, [r3, #0]
 800aeca:	e05e      	b.n	800af8a <USB_EPStartXfer+0x1586>
 800aecc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aed0:	2b3e      	cmp	r3, #62	; 0x3e
 800aed2:	d818      	bhi.n	800af06 <USB_EPStartXfer+0x1502>
 800aed4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aed8:	085b      	lsrs	r3, r3, #1
 800aeda:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800aede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aee2:	f003 0301 	and.w	r3, r3, #1
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d004      	beq.n	800aef4 <USB_EPStartXfer+0x14f0>
 800aeea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aeee:	3301      	adds	r3, #1
 800aef0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800aef4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aef8:	b29b      	uxth	r3, r3
 800aefa:	029b      	lsls	r3, r3, #10
 800aefc:	b29a      	uxth	r2, r3
 800aefe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800af02:	801a      	strh	r2, [r3, #0]
 800af04:	e041      	b.n	800af8a <USB_EPStartXfer+0x1586>
 800af06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af0a:	095b      	lsrs	r3, r3, #5
 800af0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800af10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af14:	f003 031f 	and.w	r3, r3, #31
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d104      	bne.n	800af26 <USB_EPStartXfer+0x1522>
 800af1c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800af20:	3b01      	subs	r3, #1
 800af22:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800af26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	029b      	lsls	r3, r3, #10
 800af2e:	b29b      	uxth	r3, r3
 800af30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af38:	b29a      	uxth	r2, r3
 800af3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800af3e:	801a      	strh	r2, [r3, #0]
 800af40:	e023      	b.n	800af8a <USB_EPStartXfer+0x1586>
 800af42:	463b      	mov	r3, r7
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	785b      	ldrb	r3, [r3, #1]
 800af48:	2b01      	cmp	r3, #1
 800af4a:	d11e      	bne.n	800af8a <USB_EPStartXfer+0x1586>
 800af4c:	1d3b      	adds	r3, r7, #4
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800af54:	b29b      	uxth	r3, r3
 800af56:	461a      	mov	r2, r3
 800af58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af5c:	4413      	add	r3, r2
 800af5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800af62:	463b      	mov	r3, r7
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	011a      	lsls	r2, r3, #4
 800af6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af6e:	4413      	add	r3, r2
 800af70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800af74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800af78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af7c:	b29a      	uxth	r2, r3
 800af7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af82:	801a      	strh	r2, [r3, #0]
 800af84:	e001      	b.n	800af8a <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 800af86:	2301      	movs	r3, #1
 800af88:	e02e      	b.n	800afe8 <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800af8a:	1d3b      	adds	r3, r7, #4
 800af8c:	681a      	ldr	r2, [r3, #0]
 800af8e:	463b      	mov	r3, r7
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	4413      	add	r3, r2
 800af98:	881b      	ldrh	r3, [r3, #0]
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800afa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afa4:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800afa8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800afac:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800afb0:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800afb4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800afb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800afbc:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800afc0:	1d3b      	adds	r3, r7, #4
 800afc2:	681a      	ldr	r2, [r3, #0]
 800afc4:	463b      	mov	r3, r7
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	441a      	add	r2, r3
 800afce:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800afd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800afd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800afda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afe2:	b29b      	uxth	r3, r3
 800afe4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aff2:	b480      	push	{r7}
 800aff4:	b085      	sub	sp, #20
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
 800affa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	785b      	ldrb	r3, [r3, #1]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d020      	beq.n	800b046 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b004:	687a      	ldr	r2, [r7, #4]
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	781b      	ldrb	r3, [r3, #0]
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	4413      	add	r3, r2
 800b00e:	881b      	ldrh	r3, [r3, #0]
 800b010:	b29b      	uxth	r3, r3
 800b012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b01a:	81bb      	strh	r3, [r7, #12]
 800b01c:	89bb      	ldrh	r3, [r7, #12]
 800b01e:	f083 0310 	eor.w	r3, r3, #16
 800b022:	81bb      	strh	r3, [r7, #12]
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	009b      	lsls	r3, r3, #2
 800b02c:	441a      	add	r2, r3
 800b02e:	89bb      	ldrh	r3, [r7, #12]
 800b030:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b034:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b038:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b03c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b040:	b29b      	uxth	r3, r3
 800b042:	8013      	strh	r3, [r2, #0]
 800b044:	e01f      	b.n	800b086 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4413      	add	r3, r2
 800b050:	881b      	ldrh	r3, [r3, #0]
 800b052:	b29b      	uxth	r3, r3
 800b054:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b05c:	81fb      	strh	r3, [r7, #14]
 800b05e:	89fb      	ldrh	r3, [r7, #14]
 800b060:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b064:	81fb      	strh	r3, [r7, #14]
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	441a      	add	r2, r3
 800b070:	89fb      	ldrh	r3, [r7, #14]
 800b072:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b076:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b07a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b07e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b082:	b29b      	uxth	r3, r3
 800b084:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3714      	adds	r7, #20
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bc80      	pop	{r7}
 800b090:	4770      	bx	lr

0800b092 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b092:	b480      	push	{r7}
 800b094:	b087      	sub	sp, #28
 800b096:	af00      	add	r7, sp, #0
 800b098:	6078      	str	r0, [r7, #4]
 800b09a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	7b1b      	ldrb	r3, [r3, #12]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f040 809d 	bne.w	800b1e0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	785b      	ldrb	r3, [r3, #1]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d04c      	beq.n	800b148 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	781b      	ldrb	r3, [r3, #0]
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	4413      	add	r3, r2
 800b0b8:	881b      	ldrh	r3, [r3, #0]
 800b0ba:	823b      	strh	r3, [r7, #16]
 800b0bc:	8a3b      	ldrh	r3, [r7, #16]
 800b0be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d01b      	beq.n	800b0fe <USB_EPClearStall+0x6c>
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	4413      	add	r3, r2
 800b0d0:	881b      	ldrh	r3, [r3, #0]
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0dc:	81fb      	strh	r3, [r7, #14]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	441a      	add	r2, r3
 800b0e8:	89fb      	ldrh	r3, [r7, #14]
 800b0ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b0fa:	b29b      	uxth	r3, r3
 800b0fc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	78db      	ldrb	r3, [r3, #3]
 800b102:	2b01      	cmp	r3, #1
 800b104:	d06c      	beq.n	800b1e0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	009b      	lsls	r3, r3, #2
 800b10e:	4413      	add	r3, r2
 800b110:	881b      	ldrh	r3, [r3, #0]
 800b112:	b29b      	uxth	r3, r3
 800b114:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b11c:	81bb      	strh	r3, [r7, #12]
 800b11e:	89bb      	ldrh	r3, [r7, #12]
 800b120:	f083 0320 	eor.w	r3, r3, #32
 800b124:	81bb      	strh	r3, [r7, #12]
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	781b      	ldrb	r3, [r3, #0]
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	441a      	add	r2, r3
 800b130:	89bb      	ldrh	r3, [r7, #12]
 800b132:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b136:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b13a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b13e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b142:	b29b      	uxth	r3, r3
 800b144:	8013      	strh	r3, [r2, #0]
 800b146:	e04b      	b.n	800b1e0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b148:	687a      	ldr	r2, [r7, #4]
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	781b      	ldrb	r3, [r3, #0]
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	881b      	ldrh	r3, [r3, #0]
 800b154:	82fb      	strh	r3, [r7, #22]
 800b156:	8afb      	ldrh	r3, [r7, #22]
 800b158:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d01b      	beq.n	800b198 <USB_EPClearStall+0x106>
 800b160:	687a      	ldr	r2, [r7, #4]
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	4413      	add	r3, r2
 800b16a:	881b      	ldrh	r3, [r3, #0]
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b176:	82bb      	strh	r3, [r7, #20]
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	441a      	add	r2, r3
 800b182:	8abb      	ldrh	r3, [r7, #20]
 800b184:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b188:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b18c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b194:	b29b      	uxth	r3, r3
 800b196:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	4413      	add	r3, r2
 800b1a2:	881b      	ldrh	r3, [r3, #0]
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b1aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1ae:	827b      	strh	r3, [r7, #18]
 800b1b0:	8a7b      	ldrh	r3, [r7, #18]
 800b1b2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b1b6:	827b      	strh	r3, [r7, #18]
 800b1b8:	8a7b      	ldrh	r3, [r7, #18]
 800b1ba:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b1be:	827b      	strh	r3, [r7, #18]
 800b1c0:	687a      	ldr	r2, [r7, #4]
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	009b      	lsls	r3, r3, #2
 800b1c8:	441a      	add	r2, r3
 800b1ca:	8a7b      	ldrh	r3, [r7, #18]
 800b1cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1dc:	b29b      	uxth	r3, r3
 800b1de:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800b1e0:	2300      	movs	r3, #0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	371c      	adds	r7, #28
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bc80      	pop	{r7}
 800b1ea:	4770      	bx	lr

0800b1ec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b083      	sub	sp, #12
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b1f8:	78fb      	ldrb	r3, [r7, #3]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d103      	bne.n	800b206 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2280      	movs	r2, #128	; 0x80
 800b202:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800b206:	2300      	movs	r3, #0
}
 800b208:	4618      	mov	r0, r3
 800b20a:	370c      	adds	r7, #12
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bc80      	pop	{r7}
 800b210:	4770      	bx	lr

0800b212 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b212:	b480      	push	{r7}
 800b214:	b083      	sub	sp, #12
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800b21a:	2300      	movs	r3, #0
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	370c      	adds	r7, #12
 800b220:	46bd      	mov	sp, r7
 800b222:	bc80      	pop	{r7}
 800b224:	4770      	bx	lr

0800b226 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800b226:	b480      	push	{r7}
 800b228:	b083      	sub	sp, #12
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	bc80      	pop	{r7}
 800b238:	4770      	bx	lr

0800b23a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800b23a:	b480      	push	{r7}
 800b23c:	b085      	sub	sp, #20
 800b23e:	af00      	add	r7, sp, #0
 800b240:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800b248:	b29b      	uxth	r3, r3
 800b24a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b24c:	68fb      	ldr	r3, [r7, #12]
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3714      	adds	r7, #20
 800b252:	46bd      	mov	sp, r7
 800b254:	bc80      	pop	{r7}
 800b256:	4770      	bx	lr

0800b258 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800b258:	b480      	push	{r7}
 800b25a:	b083      	sub	sp, #12
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800b262:	2300      	movs	r3, #0
}
 800b264:	4618      	mov	r0, r3
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	bc80      	pop	{r7}
 800b26c:	4770      	bx	lr

0800b26e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b26e:	b480      	push	{r7}
 800b270:	b08d      	sub	sp, #52	; 0x34
 800b272:	af00      	add	r7, sp, #0
 800b274:	60f8      	str	r0, [r7, #12]
 800b276:	60b9      	str	r1, [r7, #8]
 800b278:	4611      	mov	r1, r2
 800b27a:	461a      	mov	r2, r3
 800b27c:	460b      	mov	r3, r1
 800b27e:	80fb      	strh	r3, [r7, #6]
 800b280:	4613      	mov	r3, r2
 800b282:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b284:	88bb      	ldrh	r3, [r7, #4]
 800b286:	3301      	adds	r3, #1
 800b288:	085b      	lsrs	r3, r3, #1
 800b28a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b294:	88fb      	ldrh	r3, [r7, #6]
 800b296:	005a      	lsls	r2, r3, #1
 800b298:	69fb      	ldr	r3, [r7, #28]
 800b29a:	4413      	add	r3, r2
 800b29c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b2a0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800b2a2:	6a3b      	ldr	r3, [r7, #32]
 800b2a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2a6:	e01e      	b.n	800b2e6 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800b2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800b2ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800b2b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	021b      	lsls	r3, r3, #8
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	461a      	mov	r2, r3
 800b2c0:	69bb      	ldr	r3, [r7, #24]
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	b29a      	uxth	r2, r3
 800b2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2cc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b2ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2d0:	3302      	adds	r3, #2
 800b2d2:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800b2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2d6:	3302      	adds	r3, #2
 800b2d8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800b2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2dc:	3301      	adds	r3, #1
 800b2de:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800b2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2e2:	3b01      	subs	r3, #1
 800b2e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d1dd      	bne.n	800b2a8 <USB_WritePMA+0x3a>
  }
}
 800b2ec:	bf00      	nop
 800b2ee:	bf00      	nop
 800b2f0:	3734      	adds	r7, #52	; 0x34
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bc80      	pop	{r7}
 800b2f6:	4770      	bx	lr

0800b2f8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b08b      	sub	sp, #44	; 0x2c
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	4611      	mov	r1, r2
 800b304:	461a      	mov	r2, r3
 800b306:	460b      	mov	r3, r1
 800b308:	80fb      	strh	r3, [r7, #6]
 800b30a:	4613      	mov	r3, r2
 800b30c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b30e:	88bb      	ldrh	r3, [r7, #4]
 800b310:	085b      	lsrs	r3, r3, #1
 800b312:	b29b      	uxth	r3, r3
 800b314:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b31e:	88fb      	ldrh	r3, [r7, #6]
 800b320:	005a      	lsls	r2, r3, #1
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	4413      	add	r3, r2
 800b326:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b32a:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800b32c:	69bb      	ldr	r3, [r7, #24]
 800b32e:	627b      	str	r3, [r7, #36]	; 0x24
 800b330:	e01b      	b.n	800b36a <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800b332:	6a3b      	ldr	r3, [r7, #32]
 800b334:	881b      	ldrh	r3, [r3, #0]
 800b336:	b29b      	uxth	r3, r3
 800b338:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b33a:	6a3b      	ldr	r3, [r7, #32]
 800b33c:	3302      	adds	r3, #2
 800b33e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800b340:	693b      	ldr	r3, [r7, #16]
 800b342:	b2da      	uxtb	r2, r3
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	3301      	adds	r3, #1
 800b34c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	0a1b      	lsrs	r3, r3, #8
 800b352:	b2da      	uxtb	r2, r3
 800b354:	69fb      	ldr	r3, [r7, #28]
 800b356:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b358:	69fb      	ldr	r3, [r7, #28]
 800b35a:	3301      	adds	r3, #1
 800b35c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800b35e:	6a3b      	ldr	r3, [r7, #32]
 800b360:	3302      	adds	r3, #2
 800b362:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800b364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b366:	3b01      	subs	r3, #1
 800b368:	627b      	str	r3, [r7, #36]	; 0x24
 800b36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d1e0      	bne.n	800b332 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800b370:	88bb      	ldrh	r3, [r7, #4]
 800b372:	f003 0301 	and.w	r3, r3, #1
 800b376:	b29b      	uxth	r3, r3
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d007      	beq.n	800b38c <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800b37c:	6a3b      	ldr	r3, [r7, #32]
 800b37e:	881b      	ldrh	r3, [r3, #0]
 800b380:	b29b      	uxth	r3, r3
 800b382:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	b2da      	uxtb	r2, r3
 800b388:	69fb      	ldr	r3, [r7, #28]
 800b38a:	701a      	strb	r2, [r3, #0]
  }
}
 800b38c:	bf00      	nop
 800b38e:	372c      	adds	r7, #44	; 0x2c
 800b390:	46bd      	mov	sp, r7
 800b392:	bc80      	pop	{r7}
 800b394:	4770      	bx	lr

0800b396 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b396:	b580      	push	{r7, lr}
 800b398:	b084      	sub	sp, #16
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
 800b39e:	460b      	mov	r3, r1
 800b3a0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	7c1b      	ldrb	r3, [r3, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d115      	bne.n	800b3da <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b3ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3b2:	2202      	movs	r2, #2
 800b3b4:	2181      	movs	r1, #129	; 0x81
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f001 fea9 	bl	800d10e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2201      	movs	r2, #1
 800b3c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b3c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	2101      	movs	r1, #1
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f001 fe9f 	bl	800d10e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800b3d8:	e012      	b.n	800b400 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b3da:	2340      	movs	r3, #64	; 0x40
 800b3dc:	2202      	movs	r2, #2
 800b3de:	2181      	movs	r1, #129	; 0x81
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f001 fe94 	bl	800d10e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	2201      	movs	r2, #1
 800b3ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b3ec:	2340      	movs	r3, #64	; 0x40
 800b3ee:	2202      	movs	r2, #2
 800b3f0:	2101      	movs	r1, #1
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f001 fe8b 	bl	800d10e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b400:	2308      	movs	r3, #8
 800b402:	2203      	movs	r2, #3
 800b404:	2182      	movs	r1, #130	; 0x82
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f001 fe81 	bl	800d10e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2201      	movs	r2, #1
 800b410:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b412:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b416:	f001 ffa1 	bl	800d35c <USBD_static_malloc>
 800b41a:	4602      	mov	r2, r0
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d102      	bne.n	800b432 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800b42c:	2301      	movs	r3, #1
 800b42e:	73fb      	strb	r3, [r7, #15]
 800b430:	e026      	b.n	800b480 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b438:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	2200      	movs	r2, #0
 800b448:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	2200      	movs	r2, #0
 800b450:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	7c1b      	ldrb	r3, [r3, #16]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d109      	bne.n	800b470 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b462:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b466:	2101      	movs	r1, #1
 800b468:	6878      	ldr	r0, [r7, #4]
 800b46a:	f001 ff41 	bl	800d2f0 <USBD_LL_PrepareReceive>
 800b46e:	e007      	b.n	800b480 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b476:	2340      	movs	r3, #64	; 0x40
 800b478:	2101      	movs	r1, #1
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f001 ff38 	bl	800d2f0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800b480:	7bfb      	ldrb	r3, [r7, #15]
}
 800b482:	4618      	mov	r0, r3
 800b484:	3710      	adds	r7, #16
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b084      	sub	sp, #16
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
 800b492:	460b      	mov	r3, r1
 800b494:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b496:	2300      	movs	r3, #0
 800b498:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b49a:	2181      	movs	r1, #129	; 0x81
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f001 fe5c 	bl	800d15a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b4a8:	2101      	movs	r1, #1
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f001 fe55 	bl	800d15a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b4b8:	2182      	movs	r1, #130	; 0x82
 800b4ba:	6878      	ldr	r0, [r7, #4]
 800b4bc:	f001 fe4d 	bl	800d15a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d00e      	beq.n	800b4ee <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f001 ff47 	bl	800d374 <USBD_static_free>
    pdev->pClassData = NULL;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800b4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3710      	adds	r7, #16
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b086      	sub	sp, #24
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b508:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b50a:	2300      	movs	r3, #0
 800b50c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800b50e:	2300      	movs	r3, #0
 800b510:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800b512:	2300      	movs	r3, #0
 800b514:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d039      	beq.n	800b596 <USBD_CDC_Setup+0x9e>
 800b522:	2b20      	cmp	r3, #32
 800b524:	d17f      	bne.n	800b626 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	88db      	ldrh	r3, [r3, #6]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d029      	beq.n	800b582 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	b25b      	sxtb	r3, r3
 800b534:	2b00      	cmp	r3, #0
 800b536:	da11      	bge.n	800b55c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b53e:	689b      	ldr	r3, [r3, #8]
 800b540:	683a      	ldr	r2, [r7, #0]
 800b542:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800b544:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b546:	683a      	ldr	r2, [r7, #0]
 800b548:	88d2      	ldrh	r2, [r2, #6]
 800b54a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b54c:	6939      	ldr	r1, [r7, #16]
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	88db      	ldrh	r3, [r3, #6]
 800b552:	461a      	mov	r2, r3
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f001 fa0a 	bl	800c96e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800b55a:	e06b      	b.n	800b634 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	785a      	ldrb	r2, [r3, #1]
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	88db      	ldrh	r3, [r3, #6]
 800b56a:	b2da      	uxtb	r2, r3
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b572:	6939      	ldr	r1, [r7, #16]
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	88db      	ldrh	r3, [r3, #6]
 800b578:	461a      	mov	r2, r3
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f001 fa25 	bl	800c9ca <USBD_CtlPrepareRx>
      break;
 800b580:	e058      	b.n	800b634 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b588:	689b      	ldr	r3, [r3, #8]
 800b58a:	683a      	ldr	r2, [r7, #0]
 800b58c:	7850      	ldrb	r0, [r2, #1]
 800b58e:	2200      	movs	r2, #0
 800b590:	6839      	ldr	r1, [r7, #0]
 800b592:	4798      	blx	r3
      break;
 800b594:	e04e      	b.n	800b634 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	785b      	ldrb	r3, [r3, #1]
 800b59a:	2b0b      	cmp	r3, #11
 800b59c:	d02e      	beq.n	800b5fc <USBD_CDC_Setup+0x104>
 800b59e:	2b0b      	cmp	r3, #11
 800b5a0:	dc38      	bgt.n	800b614 <USBD_CDC_Setup+0x11c>
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d002      	beq.n	800b5ac <USBD_CDC_Setup+0xb4>
 800b5a6:	2b0a      	cmp	r3, #10
 800b5a8:	d014      	beq.n	800b5d4 <USBD_CDC_Setup+0xdc>
 800b5aa:	e033      	b.n	800b614 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5b2:	2b03      	cmp	r3, #3
 800b5b4:	d107      	bne.n	800b5c6 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b5b6:	f107 030c 	add.w	r3, r7, #12
 800b5ba:	2202      	movs	r2, #2
 800b5bc:	4619      	mov	r1, r3
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f001 f9d5 	bl	800c96e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b5c4:	e02e      	b.n	800b624 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800b5c6:	6839      	ldr	r1, [r7, #0]
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f001 f966 	bl	800c89a <USBD_CtlError>
            ret = USBD_FAIL;
 800b5ce:	2302      	movs	r3, #2
 800b5d0:	75fb      	strb	r3, [r7, #23]
          break;
 800b5d2:	e027      	b.n	800b624 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5da:	2b03      	cmp	r3, #3
 800b5dc:	d107      	bne.n	800b5ee <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b5de:	f107 030f 	add.w	r3, r7, #15
 800b5e2:	2201      	movs	r2, #1
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f001 f9c1 	bl	800c96e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b5ec:	e01a      	b.n	800b624 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800b5ee:	6839      	ldr	r1, [r7, #0]
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f001 f952 	bl	800c89a <USBD_CtlError>
            ret = USBD_FAIL;
 800b5f6:	2302      	movs	r3, #2
 800b5f8:	75fb      	strb	r3, [r7, #23]
          break;
 800b5fa:	e013      	b.n	800b624 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b602:	2b03      	cmp	r3, #3
 800b604:	d00d      	beq.n	800b622 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800b606:	6839      	ldr	r1, [r7, #0]
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f001 f946 	bl	800c89a <USBD_CtlError>
            ret = USBD_FAIL;
 800b60e:	2302      	movs	r3, #2
 800b610:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b612:	e006      	b.n	800b622 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800b614:	6839      	ldr	r1, [r7, #0]
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f001 f93f 	bl	800c89a <USBD_CtlError>
          ret = USBD_FAIL;
 800b61c:	2302      	movs	r3, #2
 800b61e:	75fb      	strb	r3, [r7, #23]
          break;
 800b620:	e000      	b.n	800b624 <USBD_CDC_Setup+0x12c>
          break;
 800b622:	bf00      	nop
      }
      break;
 800b624:	e006      	b.n	800b634 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b626:	6839      	ldr	r1, [r7, #0]
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f001 f936 	bl	800c89a <USBD_CtlError>
      ret = USBD_FAIL;
 800b62e:	2302      	movs	r3, #2
 800b630:	75fb      	strb	r3, [r7, #23]
      break;
 800b632:	bf00      	nop
  }

  return ret;
 800b634:	7dfb      	ldrb	r3, [r7, #23]
}
 800b636:	4618      	mov	r0, r3
 800b638:	3718      	adds	r7, #24
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b63e:	b580      	push	{r7, lr}
 800b640:	b084      	sub	sp, #16
 800b642:	af00      	add	r7, sp, #0
 800b644:	6078      	str	r0, [r7, #4]
 800b646:	460b      	mov	r3, r1
 800b648:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b650:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b658:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b660:	2b00      	cmp	r3, #0
 800b662:	d03a      	beq.n	800b6da <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b664:	78fa      	ldrb	r2, [r7, #3]
 800b666:	6879      	ldr	r1, [r7, #4]
 800b668:	4613      	mov	r3, r2
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4413      	add	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	440b      	add	r3, r1
 800b672:	331c      	adds	r3, #28
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d029      	beq.n	800b6ce <USBD_CDC_DataIn+0x90>
 800b67a:	78fa      	ldrb	r2, [r7, #3]
 800b67c:	6879      	ldr	r1, [r7, #4]
 800b67e:	4613      	mov	r3, r2
 800b680:	009b      	lsls	r3, r3, #2
 800b682:	4413      	add	r3, r2
 800b684:	009b      	lsls	r3, r3, #2
 800b686:	440b      	add	r3, r1
 800b688:	331c      	adds	r3, #28
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	78f9      	ldrb	r1, [r7, #3]
 800b68e:	68b8      	ldr	r0, [r7, #8]
 800b690:	460b      	mov	r3, r1
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	440b      	add	r3, r1
 800b696:	00db      	lsls	r3, r3, #3
 800b698:	4403      	add	r3, r0
 800b69a:	3338      	adds	r3, #56	; 0x38
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	fbb2 f1f3 	udiv	r1, r2, r3
 800b6a2:	fb03 f301 	mul.w	r3, r3, r1
 800b6a6:	1ad3      	subs	r3, r2, r3
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d110      	bne.n	800b6ce <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800b6ac:	78fa      	ldrb	r2, [r7, #3]
 800b6ae:	6879      	ldr	r1, [r7, #4]
 800b6b0:	4613      	mov	r3, r2
 800b6b2:	009b      	lsls	r3, r3, #2
 800b6b4:	4413      	add	r3, r2
 800b6b6:	009b      	lsls	r3, r3, #2
 800b6b8:	440b      	add	r3, r1
 800b6ba:	331c      	adds	r3, #28
 800b6bc:	2200      	movs	r2, #0
 800b6be:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b6c0:	78f9      	ldrb	r1, [r7, #3]
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f001 fdef 	bl	800d2aa <USBD_LL_Transmit>
 800b6cc:	e003      	b.n	800b6d6 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	e000      	b.n	800b6dc <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800b6da:	2302      	movs	r3, #2
  }
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3710      	adds	r7, #16
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6f6:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b6f8:	78fb      	ldrb	r3, [r7, #3]
 800b6fa:	4619      	mov	r1, r3
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	f001 fe1a 	bl	800d336 <USBD_LL_GetRxDataSize>
 800b702:	4602      	mov	r2, r0
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b710:	2b00      	cmp	r3, #0
 800b712:	d00d      	beq.n	800b730 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b722:	68fa      	ldr	r2, [r7, #12]
 800b724:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b728:	4611      	mov	r1, r2
 800b72a:	4798      	blx	r3

    return USBD_OK;
 800b72c:	2300      	movs	r3, #0
 800b72e:	e000      	b.n	800b732 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800b730:	2302      	movs	r3, #2
  }
}
 800b732:	4618      	mov	r0, r3
 800b734:	3710      	adds	r7, #16
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}

0800b73a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b73a:	b580      	push	{r7, lr}
 800b73c:	b084      	sub	sp, #16
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b748:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b750:	2b00      	cmp	r3, #0
 800b752:	d015      	beq.n	800b780 <USBD_CDC_EP0_RxReady+0x46>
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b75a:	2bff      	cmp	r3, #255	; 0xff
 800b75c:	d010      	beq.n	800b780 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	68fa      	ldr	r2, [r7, #12]
 800b768:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800b76c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b76e:	68fa      	ldr	r2, [r7, #12]
 800b770:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b774:	b292      	uxth	r2, r2
 800b776:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	22ff      	movs	r2, #255	; 0xff
 800b77c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800b780:	2300      	movs	r3, #0
}
 800b782:	4618      	mov	r0, r3
 800b784:	3710      	adds	r7, #16
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}
	...

0800b78c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b083      	sub	sp, #12
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2243      	movs	r2, #67	; 0x43
 800b798:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800b79a:	4b03      	ldr	r3, [pc, #12]	; (800b7a8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	370c      	adds	r7, #12
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bc80      	pop	{r7}
 800b7a4:	4770      	bx	lr
 800b7a6:	bf00      	nop
 800b7a8:	2000010c 	.word	0x2000010c

0800b7ac <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2243      	movs	r2, #67	; 0x43
 800b7b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800b7ba:	4b03      	ldr	r3, [pc, #12]	; (800b7c8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	370c      	adds	r7, #12
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bc80      	pop	{r7}
 800b7c4:	4770      	bx	lr
 800b7c6:	bf00      	nop
 800b7c8:	200000c8 	.word	0x200000c8

0800b7cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2243      	movs	r2, #67	; 0x43
 800b7d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800b7da:	4b03      	ldr	r3, [pc, #12]	; (800b7e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	370c      	adds	r7, #12
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bc80      	pop	{r7}
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	20000150 	.word	0x20000150

0800b7ec <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b083      	sub	sp, #12
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	220a      	movs	r2, #10
 800b7f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800b7fa:	4b03      	ldr	r3, [pc, #12]	; (800b808 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	370c      	adds	r7, #12
 800b800:	46bd      	mov	sp, r7
 800b802:	bc80      	pop	{r7}
 800b804:	4770      	bx	lr
 800b806:	bf00      	nop
 800b808:	20000084 	.word	0x20000084

0800b80c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b085      	sub	sp, #20
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
 800b814:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b816:	2302      	movs	r3, #2
 800b818:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d005      	beq.n	800b82c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	683a      	ldr	r2, [r7, #0]
 800b824:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800b828:	2300      	movs	r3, #0
 800b82a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b82e:	4618      	mov	r0, r3
 800b830:	3714      	adds	r7, #20
 800b832:	46bd      	mov	sp, r7
 800b834:	bc80      	pop	{r7}
 800b836:	4770      	bx	lr

0800b838 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800b838:	b480      	push	{r7}
 800b83a:	b087      	sub	sp, #28
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	60f8      	str	r0, [r7, #12]
 800b840:	60b9      	str	r1, [r7, #8]
 800b842:	4613      	mov	r3, r2
 800b844:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b84c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	68ba      	ldr	r2, [r7, #8]
 800b852:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b856:	88fa      	ldrh	r2, [r7, #6]
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800b85e:	2300      	movs	r3, #0
}
 800b860:	4618      	mov	r0, r3
 800b862:	371c      	adds	r7, #28
 800b864:	46bd      	mov	sp, r7
 800b866:	bc80      	pop	{r7}
 800b868:	4770      	bx	lr

0800b86a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800b86a:	b480      	push	{r7}
 800b86c:	b085      	sub	sp, #20
 800b86e:	af00      	add	r7, sp, #0
 800b870:	6078      	str	r0, [r7, #4]
 800b872:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b87a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800b884:	2300      	movs	r3, #0
}
 800b886:	4618      	mov	r0, r3
 800b888:	3714      	adds	r7, #20
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bc80      	pop	{r7}
 800b88e:	4770      	bx	lr

0800b890 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b89e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d01c      	beq.n	800b8e4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d115      	bne.n	800b8e0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b8d2:	b29b      	uxth	r3, r3
 800b8d4:	2181      	movs	r1, #129	; 0x81
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f001 fce7 	bl	800d2aa <USBD_LL_Transmit>

      return USBD_OK;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	e002      	b.n	800b8e6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	e000      	b.n	800b8e6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800b8e4:	2302      	movs	r3, #2
  }
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3710      	adds	r7, #16
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}

0800b8ee <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b8ee:	b580      	push	{r7, lr}
 800b8f0:	b084      	sub	sp, #16
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8fc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b904:	2b00      	cmp	r3, #0
 800b906:	d017      	beq.n	800b938 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	7c1b      	ldrb	r3, [r3, #16]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d109      	bne.n	800b924 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b916:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b91a:	2101      	movs	r1, #1
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f001 fce7 	bl	800d2f0 <USBD_LL_PrepareReceive>
 800b922:	e007      	b.n	800b934 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b92a:	2340      	movs	r3, #64	; 0x40
 800b92c:	2101      	movs	r1, #1
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f001 fcde 	bl	800d2f0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800b934:	2300      	movs	r3, #0
 800b936:	e000      	b.n	800b93a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800b938:	2302      	movs	r3, #2
  }
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3710      	adds	r7, #16
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}

0800b942 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b084      	sub	sp, #16
 800b946:	af00      	add	r7, sp, #0
 800b948:	60f8      	str	r0, [r7, #12]
 800b94a:	60b9      	str	r1, [r7, #8]
 800b94c:	4613      	mov	r3, r2
 800b94e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d101      	bne.n	800b95a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b956:	2302      	movs	r3, #2
 800b958:	e01a      	b.n	800b990 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b960:	2b00      	cmp	r3, #0
 800b962:	d003      	beq.n	800b96c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2200      	movs	r2, #0
 800b968:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d003      	beq.n	800b97a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	68ba      	ldr	r2, [r7, #8]
 800b976:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2201      	movs	r2, #1
 800b97e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	79fa      	ldrb	r2, [r7, #7]
 800b986:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b988:	68f8      	ldr	r0, [r7, #12]
 800b98a:	f001 fb4b 	bl	800d024 <USBD_LL_Init>

  return USBD_OK;
 800b98e:	2300      	movs	r3, #0
}
 800b990:	4618      	mov	r0, r3
 800b992:	3710      	adds	r7, #16
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}

0800b998 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b998:	b480      	push	{r7}
 800b99a:	b085      	sub	sp, #20
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
 800b9a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d006      	beq.n	800b9ba <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	683a      	ldr	r2, [r7, #0]
 800b9b0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	73fb      	strb	r3, [r7, #15]
 800b9b8:	e001      	b.n	800b9be <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b9ba:	2302      	movs	r3, #2
 800b9bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b9be:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3714      	adds	r7, #20
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bc80      	pop	{r7}
 800b9c8:	4770      	bx	lr

0800b9ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b082      	sub	sp, #8
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f001 fb80 	bl	800d0d8 <USBD_LL_Start>

  return USBD_OK;
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3708      	adds	r7, #8
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}

0800b9e2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b9e2:	b480      	push	{r7}
 800b9e4:	b083      	sub	sp, #12
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b9ea:	2300      	movs	r3, #0
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	370c      	adds	r7, #12
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bc80      	pop	{r7}
 800b9f4:	4770      	bx	lr

0800b9f6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b9f6:	b580      	push	{r7, lr}
 800b9f8:	b084      	sub	sp, #16
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
 800b9fe:	460b      	mov	r3, r1
 800ba00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ba02:	2302      	movs	r3, #2
 800ba04:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d00c      	beq.n	800ba2a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	78fa      	ldrb	r2, [r7, #3]
 800ba1a:	4611      	mov	r1, r2
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	4798      	blx	r3
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d101      	bne.n	800ba2a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800ba26:	2300      	movs	r3, #0
 800ba28:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800ba2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3710      	adds	r7, #16
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b082      	sub	sp, #8
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	78fa      	ldrb	r2, [r7, #3]
 800ba4a:	4611      	mov	r1, r2
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	4798      	blx	r3

  return USBD_OK;
 800ba50:	2300      	movs	r3, #0
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3708      	adds	r7, #8
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b082      	sub	sp, #8
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ba6a:	6839      	ldr	r1, [r7, #0]
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f000 fed8 	bl	800c822 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2201      	movs	r2, #1
 800ba76:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ba80:	461a      	mov	r2, r3
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ba8e:	f003 031f 	and.w	r3, r3, #31
 800ba92:	2b02      	cmp	r3, #2
 800ba94:	d016      	beq.n	800bac4 <USBD_LL_SetupStage+0x6a>
 800ba96:	2b02      	cmp	r3, #2
 800ba98:	d81c      	bhi.n	800bad4 <USBD_LL_SetupStage+0x7a>
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d002      	beq.n	800baa4 <USBD_LL_SetupStage+0x4a>
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	d008      	beq.n	800bab4 <USBD_LL_SetupStage+0x5a>
 800baa2:	e017      	b.n	800bad4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800baaa:	4619      	mov	r1, r3
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 f9cb 	bl	800be48 <USBD_StdDevReq>
      break;
 800bab2:	e01a      	b.n	800baea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800baba:	4619      	mov	r1, r3
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fa2d 	bl	800bf1c <USBD_StdItfReq>
      break;
 800bac2:	e012      	b.n	800baea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800baca:	4619      	mov	r1, r3
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f000 fa6d 	bl	800bfac <USBD_StdEPReq>
      break;
 800bad2:	e00a      	b.n	800baea <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800bada:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	4619      	mov	r1, r3
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f001 fb58 	bl	800d198 <USBD_LL_StallEP>
      break;
 800bae8:	bf00      	nop
  }

  return USBD_OK;
 800baea:	2300      	movs	r3, #0
}
 800baec:	4618      	mov	r0, r3
 800baee:	3708      	adds	r7, #8
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b086      	sub	sp, #24
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	460b      	mov	r3, r1
 800bafe:	607a      	str	r2, [r7, #4]
 800bb00:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800bb02:	7afb      	ldrb	r3, [r7, #11]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d14b      	bne.n	800bba0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800bb0e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bb16:	2b03      	cmp	r3, #3
 800bb18:	d134      	bne.n	800bb84 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	68da      	ldr	r2, [r3, #12]
 800bb1e:	697b      	ldr	r3, [r7, #20]
 800bb20:	691b      	ldr	r3, [r3, #16]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d919      	bls.n	800bb5a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800bb26:	697b      	ldr	r3, [r7, #20]
 800bb28:	68da      	ldr	r2, [r3, #12]
 800bb2a:	697b      	ldr	r3, [r7, #20]
 800bb2c:	691b      	ldr	r3, [r3, #16]
 800bb2e:	1ad2      	subs	r2, r2, r3
 800bb30:	697b      	ldr	r3, [r7, #20]
 800bb32:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	68da      	ldr	r2, [r3, #12]
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800bb3c:	429a      	cmp	r2, r3
 800bb3e:	d203      	bcs.n	800bb48 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	e002      	b.n	800bb4e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800bb4c:	b29b      	uxth	r3, r3
 800bb4e:	461a      	mov	r2, r3
 800bb50:	6879      	ldr	r1, [r7, #4]
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	f000 ff57 	bl	800ca06 <USBD_CtlContinueRx>
 800bb58:	e038      	b.n	800bbcc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00a      	beq.n	800bb7c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800bb6c:	2b03      	cmp	r3, #3
 800bb6e:	d105      	bne.n	800bb7c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb76:	691b      	ldr	r3, [r3, #16]
 800bb78:	68f8      	ldr	r0, [r7, #12]
 800bb7a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800bb7c:	68f8      	ldr	r0, [r7, #12]
 800bb7e:	f000 ff54 	bl	800ca2a <USBD_CtlSendStatus>
 800bb82:	e023      	b.n	800bbcc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bb8a:	2b05      	cmp	r3, #5
 800bb8c:	d11e      	bne.n	800bbcc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2200      	movs	r2, #0
 800bb92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800bb96:	2100      	movs	r1, #0
 800bb98:	68f8      	ldr	r0, [r7, #12]
 800bb9a:	f001 fafd 	bl	800d198 <USBD_LL_StallEP>
 800bb9e:	e015      	b.n	800bbcc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bba6:	699b      	ldr	r3, [r3, #24]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d00d      	beq.n	800bbc8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800bbb2:	2b03      	cmp	r3, #3
 800bbb4:	d108      	bne.n	800bbc8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbbc:	699b      	ldr	r3, [r3, #24]
 800bbbe:	7afa      	ldrb	r2, [r7, #11]
 800bbc0:	4611      	mov	r1, r2
 800bbc2:	68f8      	ldr	r0, [r7, #12]
 800bbc4:	4798      	blx	r3
 800bbc6:	e001      	b.n	800bbcc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bbc8:	2302      	movs	r3, #2
 800bbca:	e000      	b.n	800bbce <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800bbcc:	2300      	movs	r3, #0
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3718      	adds	r7, #24
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}

0800bbd6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b086      	sub	sp, #24
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	60f8      	str	r0, [r7, #12]
 800bbde:	460b      	mov	r3, r1
 800bbe0:	607a      	str	r2, [r7, #4]
 800bbe2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800bbe4:	7afb      	ldrb	r3, [r7, #11]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d17f      	bne.n	800bcea <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	3314      	adds	r3, #20
 800bbee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bbf6:	2b02      	cmp	r3, #2
 800bbf8:	d15c      	bne.n	800bcb4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	68da      	ldr	r2, [r3, #12]
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	691b      	ldr	r3, [r3, #16]
 800bc02:	429a      	cmp	r2, r3
 800bc04:	d915      	bls.n	800bc32 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	68da      	ldr	r2, [r3, #12]
 800bc0a:	697b      	ldr	r3, [r7, #20]
 800bc0c:	691b      	ldr	r3, [r3, #16]
 800bc0e:	1ad2      	subs	r2, r2, r3
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	6879      	ldr	r1, [r7, #4]
 800bc1e:	68f8      	ldr	r0, [r7, #12]
 800bc20:	f000 fec1 	bl	800c9a6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bc24:	2300      	movs	r3, #0
 800bc26:	2200      	movs	r2, #0
 800bc28:	2100      	movs	r1, #0
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	f001 fb60 	bl	800d2f0 <USBD_LL_PrepareReceive>
 800bc30:	e04e      	b.n	800bcd0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	697a      	ldr	r2, [r7, #20]
 800bc38:	6912      	ldr	r2, [r2, #16]
 800bc3a:	fbb3 f1f2 	udiv	r1, r3, r2
 800bc3e:	fb02 f201 	mul.w	r2, r2, r1
 800bc42:	1a9b      	subs	r3, r3, r2
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d11c      	bne.n	800bc82 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	689a      	ldr	r2, [r3, #8]
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d316      	bcc.n	800bc82 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	689a      	ldr	r2, [r3, #8]
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d20f      	bcs.n	800bc82 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bc62:	2200      	movs	r2, #0
 800bc64:	2100      	movs	r1, #0
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	f000 fe9d 	bl	800c9a6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bc74:	2300      	movs	r3, #0
 800bc76:	2200      	movs	r2, #0
 800bc78:	2100      	movs	r1, #0
 800bc7a:	68f8      	ldr	r0, [r7, #12]
 800bc7c:	f001 fb38 	bl	800d2f0 <USBD_LL_PrepareReceive>
 800bc80:	e026      	b.n	800bcd0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d00a      	beq.n	800bca4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800bc94:	2b03      	cmp	r3, #3
 800bc96:	d105      	bne.n	800bca4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	68f8      	ldr	r0, [r7, #12]
 800bca2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800bca4:	2180      	movs	r1, #128	; 0x80
 800bca6:	68f8      	ldr	r0, [r7, #12]
 800bca8:	f001 fa76 	bl	800d198 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800bcac:	68f8      	ldr	r0, [r7, #12]
 800bcae:	f000 fecf 	bl	800ca50 <USBD_CtlReceiveStatus>
 800bcb2:	e00d      	b.n	800bcd0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bcba:	2b04      	cmp	r3, #4
 800bcbc:	d004      	beq.n	800bcc8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d103      	bne.n	800bcd0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800bcc8:	2180      	movs	r1, #128	; 0x80
 800bcca:	68f8      	ldr	r0, [r7, #12]
 800bccc:	f001 fa64 	bl	800d198 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d11d      	bne.n	800bd16 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800bcda:	68f8      	ldr	r0, [r7, #12]
 800bcdc:	f7ff fe81 	bl	800b9e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2200      	movs	r2, #0
 800bce4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800bce8:	e015      	b.n	800bd16 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcf0:	695b      	ldr	r3, [r3, #20]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d00d      	beq.n	800bd12 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800bcfc:	2b03      	cmp	r3, #3
 800bcfe:	d108      	bne.n	800bd12 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd06:	695b      	ldr	r3, [r3, #20]
 800bd08:	7afa      	ldrb	r2, [r7, #11]
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	68f8      	ldr	r0, [r7, #12]
 800bd0e:	4798      	blx	r3
 800bd10:	e001      	b.n	800bd16 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800bd12:	2302      	movs	r3, #2
 800bd14:	e000      	b.n	800bd18 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800bd16:	2300      	movs	r3, #0
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3718      	adds	r7, #24
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bd28:	2340      	movs	r3, #64	; 0x40
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	2100      	movs	r1, #0
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f001 f9ed 	bl	800d10e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2201      	movs	r2, #1
 800bd38:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2240      	movs	r2, #64	; 0x40
 800bd40:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bd44:	2340      	movs	r3, #64	; 0x40
 800bd46:	2200      	movs	r2, #0
 800bd48:	2180      	movs	r1, #128	; 0x80
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f001 f9df 	bl	800d10e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2201      	movs	r2, #1
 800bd54:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2240      	movs	r2, #64	; 0x40
 800bd5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	2200      	movs	r2, #0
 800bd68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	2200      	movs	r2, #0
 800bd70:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2200      	movs	r2, #0
 800bd76:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d009      	beq.n	800bd98 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd8a:	685b      	ldr	r3, [r3, #4]
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	6852      	ldr	r2, [r2, #4]
 800bd90:	b2d2      	uxtb	r2, r2
 800bd92:	4611      	mov	r1, r2
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	4798      	blx	r3
  }

  return USBD_OK;
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3708      	adds	r7, #8
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bda2:	b480      	push	{r7}
 800bda4:	b083      	sub	sp, #12
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	460b      	mov	r3, r1
 800bdac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	78fa      	ldrb	r2, [r7, #3]
 800bdb2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bdb4:	2300      	movs	r3, #0
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	370c      	adds	r7, #12
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bc80      	pop	{r7}
 800bdbe:	4770      	bx	lr

0800bdc0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2204      	movs	r2, #4
 800bdd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	370c      	adds	r7, #12
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bc80      	pop	{r7}
 800bde6:	4770      	bx	lr

0800bde8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bde8:	b480      	push	{r7}
 800bdea:	b083      	sub	sp, #12
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdf6:	2b04      	cmp	r3, #4
 800bdf8:	d105      	bne.n	800be06 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800be06:	2300      	movs	r3, #0
}
 800be08:	4618      	mov	r0, r3
 800be0a:	370c      	adds	r7, #12
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bc80      	pop	{r7}
 800be10:	4770      	bx	lr

0800be12 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800be12:	b580      	push	{r7, lr}
 800be14:	b082      	sub	sp, #8
 800be16:	af00      	add	r7, sp, #0
 800be18:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be20:	2b03      	cmp	r3, #3
 800be22:	d10b      	bne.n	800be3c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be2a:	69db      	ldr	r3, [r3, #28]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d005      	beq.n	800be3c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be36:	69db      	ldr	r3, [r3, #28]
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3708      	adds	r7, #8
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
	...

0800be48 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800be52:	2300      	movs	r3, #0
 800be54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800be5e:	2b40      	cmp	r3, #64	; 0x40
 800be60:	d005      	beq.n	800be6e <USBD_StdDevReq+0x26>
 800be62:	2b40      	cmp	r3, #64	; 0x40
 800be64:	d84f      	bhi.n	800bf06 <USBD_StdDevReq+0xbe>
 800be66:	2b00      	cmp	r3, #0
 800be68:	d009      	beq.n	800be7e <USBD_StdDevReq+0x36>
 800be6a:	2b20      	cmp	r3, #32
 800be6c:	d14b      	bne.n	800bf06 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be74:	689b      	ldr	r3, [r3, #8]
 800be76:	6839      	ldr	r1, [r7, #0]
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	4798      	blx	r3
      break;
 800be7c:	e048      	b.n	800bf10 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	785b      	ldrb	r3, [r3, #1]
 800be82:	2b09      	cmp	r3, #9
 800be84:	d839      	bhi.n	800befa <USBD_StdDevReq+0xb2>
 800be86:	a201      	add	r2, pc, #4	; (adr r2, 800be8c <USBD_StdDevReq+0x44>)
 800be88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be8c:	0800bedd 	.word	0x0800bedd
 800be90:	0800bef1 	.word	0x0800bef1
 800be94:	0800befb 	.word	0x0800befb
 800be98:	0800bee7 	.word	0x0800bee7
 800be9c:	0800befb 	.word	0x0800befb
 800bea0:	0800bebf 	.word	0x0800bebf
 800bea4:	0800beb5 	.word	0x0800beb5
 800bea8:	0800befb 	.word	0x0800befb
 800beac:	0800bed3 	.word	0x0800bed3
 800beb0:	0800bec9 	.word	0x0800bec9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800beb4:	6839      	ldr	r1, [r7, #0]
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f9dc 	bl	800c274 <USBD_GetDescriptor>
          break;
 800bebc:	e022      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bebe:	6839      	ldr	r1, [r7, #0]
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 fb3f 	bl	800c544 <USBD_SetAddress>
          break;
 800bec6:	e01d      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800bec8:	6839      	ldr	r1, [r7, #0]
 800beca:	6878      	ldr	r0, [r7, #4]
 800becc:	f000 fb7e 	bl	800c5cc <USBD_SetConfig>
          break;
 800bed0:	e018      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bed2:	6839      	ldr	r1, [r7, #0]
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f000 fc07 	bl	800c6e8 <USBD_GetConfig>
          break;
 800beda:	e013      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bedc:	6839      	ldr	r1, [r7, #0]
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 fc37 	bl	800c752 <USBD_GetStatus>
          break;
 800bee4:	e00e      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bee6:	6839      	ldr	r1, [r7, #0]
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 fc65 	bl	800c7b8 <USBD_SetFeature>
          break;
 800beee:	e009      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bef0:	6839      	ldr	r1, [r7, #0]
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 fc74 	bl	800c7e0 <USBD_ClrFeature>
          break;
 800bef8:	e004      	b.n	800bf04 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800befa:	6839      	ldr	r1, [r7, #0]
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f000 fccc 	bl	800c89a <USBD_CtlError>
          break;
 800bf02:	bf00      	nop
      }
      break;
 800bf04:	e004      	b.n	800bf10 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800bf06:	6839      	ldr	r1, [r7, #0]
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f000 fcc6 	bl	800c89a <USBD_CtlError>
      break;
 800bf0e:	bf00      	nop
  }

  return ret;
 800bf10:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	bf00      	nop

0800bf1c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b084      	sub	sp, #16
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf26:	2300      	movs	r3, #0
 800bf28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	781b      	ldrb	r3, [r3, #0]
 800bf2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bf32:	2b40      	cmp	r3, #64	; 0x40
 800bf34:	d005      	beq.n	800bf42 <USBD_StdItfReq+0x26>
 800bf36:	2b40      	cmp	r3, #64	; 0x40
 800bf38:	d82e      	bhi.n	800bf98 <USBD_StdItfReq+0x7c>
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d001      	beq.n	800bf42 <USBD_StdItfReq+0x26>
 800bf3e:	2b20      	cmp	r3, #32
 800bf40:	d12a      	bne.n	800bf98 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	2b02      	cmp	r3, #2
 800bf4c:	d81d      	bhi.n	800bf8a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	889b      	ldrh	r3, [r3, #4]
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d813      	bhi.n	800bf80 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf5e:	689b      	ldr	r3, [r3, #8]
 800bf60:	6839      	ldr	r1, [r7, #0]
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	4798      	blx	r3
 800bf66:	4603      	mov	r3, r0
 800bf68:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	88db      	ldrh	r3, [r3, #6]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d110      	bne.n	800bf94 <USBD_StdItfReq+0x78>
 800bf72:	7bfb      	ldrb	r3, [r7, #15]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d10d      	bne.n	800bf94 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 fd56 	bl	800ca2a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bf7e:	e009      	b.n	800bf94 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800bf80:	6839      	ldr	r1, [r7, #0]
 800bf82:	6878      	ldr	r0, [r7, #4]
 800bf84:	f000 fc89 	bl	800c89a <USBD_CtlError>
          break;
 800bf88:	e004      	b.n	800bf94 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800bf8a:	6839      	ldr	r1, [r7, #0]
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f000 fc84 	bl	800c89a <USBD_CtlError>
          break;
 800bf92:	e000      	b.n	800bf96 <USBD_StdItfReq+0x7a>
          break;
 800bf94:	bf00      	nop
      }
      break;
 800bf96:	e004      	b.n	800bfa2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800bf98:	6839      	ldr	r1, [r7, #0]
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f000 fc7d 	bl	800c89a <USBD_CtlError>
      break;
 800bfa0:	bf00      	nop
  }

  return USBD_OK;
 800bfa2:	2300      	movs	r3, #0
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	3710      	adds	r7, #16
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bd80      	pop	{r7, pc}

0800bfac <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b084      	sub	sp, #16
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
 800bfb4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	889b      	ldrh	r3, [r3, #4]
 800bfbe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bfc8:	2b40      	cmp	r3, #64	; 0x40
 800bfca:	d007      	beq.n	800bfdc <USBD_StdEPReq+0x30>
 800bfcc:	2b40      	cmp	r3, #64	; 0x40
 800bfce:	f200 8146 	bhi.w	800c25e <USBD_StdEPReq+0x2b2>
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d00a      	beq.n	800bfec <USBD_StdEPReq+0x40>
 800bfd6:	2b20      	cmp	r3, #32
 800bfd8:	f040 8141 	bne.w	800c25e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfe2:	689b      	ldr	r3, [r3, #8]
 800bfe4:	6839      	ldr	r1, [r7, #0]
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	4798      	blx	r3
      break;
 800bfea:	e13d      	b.n	800c268 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bff4:	2b20      	cmp	r3, #32
 800bff6:	d10a      	bne.n	800c00e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bffe:	689b      	ldr	r3, [r3, #8]
 800c000:	6839      	ldr	r1, [r7, #0]
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	4798      	blx	r3
 800c006:	4603      	mov	r3, r0
 800c008:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c00a:	7bfb      	ldrb	r3, [r7, #15]
 800c00c:	e12d      	b.n	800c26a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	785b      	ldrb	r3, [r3, #1]
 800c012:	2b03      	cmp	r3, #3
 800c014:	d007      	beq.n	800c026 <USBD_StdEPReq+0x7a>
 800c016:	2b03      	cmp	r3, #3
 800c018:	f300 811b 	bgt.w	800c252 <USBD_StdEPReq+0x2a6>
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d072      	beq.n	800c106 <USBD_StdEPReq+0x15a>
 800c020:	2b01      	cmp	r3, #1
 800c022:	d03a      	beq.n	800c09a <USBD_StdEPReq+0xee>
 800c024:	e115      	b.n	800c252 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c02c:	2b02      	cmp	r3, #2
 800c02e:	d002      	beq.n	800c036 <USBD_StdEPReq+0x8a>
 800c030:	2b03      	cmp	r3, #3
 800c032:	d015      	beq.n	800c060 <USBD_StdEPReq+0xb4>
 800c034:	e02b      	b.n	800c08e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c036:	7bbb      	ldrb	r3, [r7, #14]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d00c      	beq.n	800c056 <USBD_StdEPReq+0xaa>
 800c03c:	7bbb      	ldrb	r3, [r7, #14]
 800c03e:	2b80      	cmp	r3, #128	; 0x80
 800c040:	d009      	beq.n	800c056 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c042:	7bbb      	ldrb	r3, [r7, #14]
 800c044:	4619      	mov	r1, r3
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f001 f8a6 	bl	800d198 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c04c:	2180      	movs	r1, #128	; 0x80
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f001 f8a2 	bl	800d198 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c054:	e020      	b.n	800c098 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800c056:	6839      	ldr	r1, [r7, #0]
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f000 fc1e 	bl	800c89a <USBD_CtlError>
              break;
 800c05e:	e01b      	b.n	800c098 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c060:	683b      	ldr	r3, [r7, #0]
 800c062:	885b      	ldrh	r3, [r3, #2]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d10e      	bne.n	800c086 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800c068:	7bbb      	ldrb	r3, [r7, #14]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d00b      	beq.n	800c086 <USBD_StdEPReq+0xda>
 800c06e:	7bbb      	ldrb	r3, [r7, #14]
 800c070:	2b80      	cmp	r3, #128	; 0x80
 800c072:	d008      	beq.n	800c086 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	88db      	ldrh	r3, [r3, #6]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d104      	bne.n	800c086 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c07c:	7bbb      	ldrb	r3, [r7, #14]
 800c07e:	4619      	mov	r1, r3
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f001 f889 	bl	800d198 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f000 fccf 	bl	800ca2a <USBD_CtlSendStatus>

              break;
 800c08c:	e004      	b.n	800c098 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800c08e:	6839      	ldr	r1, [r7, #0]
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f000 fc02 	bl	800c89a <USBD_CtlError>
              break;
 800c096:	bf00      	nop
          }
          break;
 800c098:	e0e0      	b.n	800c25c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0a0:	2b02      	cmp	r3, #2
 800c0a2:	d002      	beq.n	800c0aa <USBD_StdEPReq+0xfe>
 800c0a4:	2b03      	cmp	r3, #3
 800c0a6:	d015      	beq.n	800c0d4 <USBD_StdEPReq+0x128>
 800c0a8:	e026      	b.n	800c0f8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c0aa:	7bbb      	ldrb	r3, [r7, #14]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d00c      	beq.n	800c0ca <USBD_StdEPReq+0x11e>
 800c0b0:	7bbb      	ldrb	r3, [r7, #14]
 800c0b2:	2b80      	cmp	r3, #128	; 0x80
 800c0b4:	d009      	beq.n	800c0ca <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c0b6:	7bbb      	ldrb	r3, [r7, #14]
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f001 f86c 	bl	800d198 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c0c0:	2180      	movs	r1, #128	; 0x80
 800c0c2:	6878      	ldr	r0, [r7, #4]
 800c0c4:	f001 f868 	bl	800d198 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c0c8:	e01c      	b.n	800c104 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800c0ca:	6839      	ldr	r1, [r7, #0]
 800c0cc:	6878      	ldr	r0, [r7, #4]
 800c0ce:	f000 fbe4 	bl	800c89a <USBD_CtlError>
              break;
 800c0d2:	e017      	b.n	800c104 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	885b      	ldrh	r3, [r3, #2]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d112      	bne.n	800c102 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c0dc:	7bbb      	ldrb	r3, [r7, #14]
 800c0de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d004      	beq.n	800c0f0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c0e6:	7bbb      	ldrb	r3, [r7, #14]
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f001 f873 	bl	800d1d6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f000 fc9a 	bl	800ca2a <USBD_CtlSendStatus>
              }
              break;
 800c0f6:	e004      	b.n	800c102 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800c0f8:	6839      	ldr	r1, [r7, #0]
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f000 fbcd 	bl	800c89a <USBD_CtlError>
              break;
 800c100:	e000      	b.n	800c104 <USBD_StdEPReq+0x158>
              break;
 800c102:	bf00      	nop
          }
          break;
 800c104:	e0aa      	b.n	800c25c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c10c:	2b02      	cmp	r3, #2
 800c10e:	d002      	beq.n	800c116 <USBD_StdEPReq+0x16a>
 800c110:	2b03      	cmp	r3, #3
 800c112:	d032      	beq.n	800c17a <USBD_StdEPReq+0x1ce>
 800c114:	e097      	b.n	800c246 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c116:	7bbb      	ldrb	r3, [r7, #14]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d007      	beq.n	800c12c <USBD_StdEPReq+0x180>
 800c11c:	7bbb      	ldrb	r3, [r7, #14]
 800c11e:	2b80      	cmp	r3, #128	; 0x80
 800c120:	d004      	beq.n	800c12c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800c122:	6839      	ldr	r1, [r7, #0]
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f000 fbb8 	bl	800c89a <USBD_CtlError>
                break;
 800c12a:	e091      	b.n	800c250 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c12c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c130:	2b00      	cmp	r3, #0
 800c132:	da0b      	bge.n	800c14c <USBD_StdEPReq+0x1a0>
 800c134:	7bbb      	ldrb	r3, [r7, #14]
 800c136:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c13a:	4613      	mov	r3, r2
 800c13c:	009b      	lsls	r3, r3, #2
 800c13e:	4413      	add	r3, r2
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	3310      	adds	r3, #16
 800c144:	687a      	ldr	r2, [r7, #4]
 800c146:	4413      	add	r3, r2
 800c148:	3304      	adds	r3, #4
 800c14a:	e00b      	b.n	800c164 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c14c:	7bbb      	ldrb	r3, [r7, #14]
 800c14e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c152:	4613      	mov	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	4413      	add	r3, r2
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c15e:	687a      	ldr	r2, [r7, #4]
 800c160:	4413      	add	r3, r2
 800c162:	3304      	adds	r3, #4
 800c164:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	2200      	movs	r2, #0
 800c16a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	2202      	movs	r2, #2
 800c170:	4619      	mov	r1, r3
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f000 fbfb 	bl	800c96e <USBD_CtlSendData>
              break;
 800c178:	e06a      	b.n	800c250 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c17a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	da11      	bge.n	800c1a6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c182:	7bbb      	ldrb	r3, [r7, #14]
 800c184:	f003 020f 	and.w	r2, r3, #15
 800c188:	6879      	ldr	r1, [r7, #4]
 800c18a:	4613      	mov	r3, r2
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	4413      	add	r3, r2
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	440b      	add	r3, r1
 800c194:	3318      	adds	r3, #24
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d117      	bne.n	800c1cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800c19c:	6839      	ldr	r1, [r7, #0]
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 fb7b 	bl	800c89a <USBD_CtlError>
                  break;
 800c1a4:	e054      	b.n	800c250 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c1a6:	7bbb      	ldrb	r3, [r7, #14]
 800c1a8:	f003 020f 	and.w	r2, r3, #15
 800c1ac:	6879      	ldr	r1, [r7, #4]
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	4413      	add	r3, r2
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	440b      	add	r3, r1
 800c1b8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d104      	bne.n	800c1cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800c1c2:	6839      	ldr	r1, [r7, #0]
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f000 fb68 	bl	800c89a <USBD_CtlError>
                  break;
 800c1ca:	e041      	b.n	800c250 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c1cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	da0b      	bge.n	800c1ec <USBD_StdEPReq+0x240>
 800c1d4:	7bbb      	ldrb	r3, [r7, #14]
 800c1d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c1da:	4613      	mov	r3, r2
 800c1dc:	009b      	lsls	r3, r3, #2
 800c1de:	4413      	add	r3, r2
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	3310      	adds	r3, #16
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	4413      	add	r3, r2
 800c1e8:	3304      	adds	r3, #4
 800c1ea:	e00b      	b.n	800c204 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c1ec:	7bbb      	ldrb	r3, [r7, #14]
 800c1ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c1f2:	4613      	mov	r3, r2
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	4413      	add	r3, r2
 800c1f8:	009b      	lsls	r3, r3, #2
 800c1fa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c1fe:	687a      	ldr	r2, [r7, #4]
 800c200:	4413      	add	r3, r2
 800c202:	3304      	adds	r3, #4
 800c204:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c206:	7bbb      	ldrb	r3, [r7, #14]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d002      	beq.n	800c212 <USBD_StdEPReq+0x266>
 800c20c:	7bbb      	ldrb	r3, [r7, #14]
 800c20e:	2b80      	cmp	r3, #128	; 0x80
 800c210:	d103      	bne.n	800c21a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	2200      	movs	r2, #0
 800c216:	601a      	str	r2, [r3, #0]
 800c218:	e00e      	b.n	800c238 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800c21a:	7bbb      	ldrb	r3, [r7, #14]
 800c21c:	4619      	mov	r1, r3
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 fff8 	bl	800d214 <USBD_LL_IsStallEP>
 800c224:	4603      	mov	r3, r0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d003      	beq.n	800c232 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	2201      	movs	r2, #1
 800c22e:	601a      	str	r2, [r3, #0]
 800c230:	e002      	b.n	800c238 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	2200      	movs	r2, #0
 800c236:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c238:	68bb      	ldr	r3, [r7, #8]
 800c23a:	2202      	movs	r2, #2
 800c23c:	4619      	mov	r1, r3
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fb95 	bl	800c96e <USBD_CtlSendData>
              break;
 800c244:	e004      	b.n	800c250 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800c246:	6839      	ldr	r1, [r7, #0]
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 fb26 	bl	800c89a <USBD_CtlError>
              break;
 800c24e:	bf00      	nop
          }
          break;
 800c250:	e004      	b.n	800c25c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800c252:	6839      	ldr	r1, [r7, #0]
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 fb20 	bl	800c89a <USBD_CtlError>
          break;
 800c25a:	bf00      	nop
      }
      break;
 800c25c:	e004      	b.n	800c268 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800c25e:	6839      	ldr	r1, [r7, #0]
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fb1a 	bl	800c89a <USBD_CtlError>
      break;
 800c266:	bf00      	nop
  }

  return ret;
 800c268:	7bfb      	ldrb	r3, [r7, #15]
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3710      	adds	r7, #16
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
	...

0800c274 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
 800c27c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c27e:	2300      	movs	r3, #0
 800c280:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c282:	2300      	movs	r3, #0
 800c284:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c286:	2300      	movs	r3, #0
 800c288:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	885b      	ldrh	r3, [r3, #2]
 800c28e:	0a1b      	lsrs	r3, r3, #8
 800c290:	b29b      	uxth	r3, r3
 800c292:	3b01      	subs	r3, #1
 800c294:	2b06      	cmp	r3, #6
 800c296:	f200 8128 	bhi.w	800c4ea <USBD_GetDescriptor+0x276>
 800c29a:	a201      	add	r2, pc, #4	; (adr r2, 800c2a0 <USBD_GetDescriptor+0x2c>)
 800c29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2a0:	0800c2bd 	.word	0x0800c2bd
 800c2a4:	0800c2d5 	.word	0x0800c2d5
 800c2a8:	0800c315 	.word	0x0800c315
 800c2ac:	0800c4eb 	.word	0x0800c4eb
 800c2b0:	0800c4eb 	.word	0x0800c4eb
 800c2b4:	0800c48b 	.word	0x0800c48b
 800c2b8:	0800c4b7 	.word	0x0800c4b7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	7c12      	ldrb	r2, [r2, #16]
 800c2c8:	f107 0108 	add.w	r1, r7, #8
 800c2cc:	4610      	mov	r0, r2
 800c2ce:	4798      	blx	r3
 800c2d0:	60f8      	str	r0, [r7, #12]
      break;
 800c2d2:	e112      	b.n	800c4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	7c1b      	ldrb	r3, [r3, #16]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d10d      	bne.n	800c2f8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2e4:	f107 0208 	add.w	r2, r7, #8
 800c2e8:	4610      	mov	r0, r2
 800c2ea:	4798      	blx	r3
 800c2ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	2202      	movs	r2, #2
 800c2f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c2f6:	e100      	b.n	800c4fa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c300:	f107 0208 	add.w	r2, r7, #8
 800c304:	4610      	mov	r0, r2
 800c306:	4798      	blx	r3
 800c308:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	3301      	adds	r3, #1
 800c30e:	2202      	movs	r2, #2
 800c310:	701a      	strb	r2, [r3, #0]
      break;
 800c312:	e0f2      	b.n	800c4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	885b      	ldrh	r3, [r3, #2]
 800c318:	b2db      	uxtb	r3, r3
 800c31a:	2b05      	cmp	r3, #5
 800c31c:	f200 80ac 	bhi.w	800c478 <USBD_GetDescriptor+0x204>
 800c320:	a201      	add	r2, pc, #4	; (adr r2, 800c328 <USBD_GetDescriptor+0xb4>)
 800c322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c326:	bf00      	nop
 800c328:	0800c341 	.word	0x0800c341
 800c32c:	0800c375 	.word	0x0800c375
 800c330:	0800c3a9 	.word	0x0800c3a9
 800c334:	0800c3dd 	.word	0x0800c3dd
 800c338:	0800c411 	.word	0x0800c411
 800c33c:	0800c445 	.word	0x0800c445
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c346:	685b      	ldr	r3, [r3, #4]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d00b      	beq.n	800c364 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	687a      	ldr	r2, [r7, #4]
 800c356:	7c12      	ldrb	r2, [r2, #16]
 800c358:	f107 0108 	add.w	r1, r7, #8
 800c35c:	4610      	mov	r0, r2
 800c35e:	4798      	blx	r3
 800c360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c362:	e091      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c364:	6839      	ldr	r1, [r7, #0]
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 fa97 	bl	800c89a <USBD_CtlError>
            err++;
 800c36c:	7afb      	ldrb	r3, [r7, #11]
 800c36e:	3301      	adds	r3, #1
 800c370:	72fb      	strb	r3, [r7, #11]
          break;
 800c372:	e089      	b.n	800c488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c37a:	689b      	ldr	r3, [r3, #8]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d00b      	beq.n	800c398 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	7c12      	ldrb	r2, [r2, #16]
 800c38c:	f107 0108 	add.w	r1, r7, #8
 800c390:	4610      	mov	r0, r2
 800c392:	4798      	blx	r3
 800c394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c396:	e077      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c398:	6839      	ldr	r1, [r7, #0]
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f000 fa7d 	bl	800c89a <USBD_CtlError>
            err++;
 800c3a0:	7afb      	ldrb	r3, [r7, #11]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	72fb      	strb	r3, [r7, #11]
          break;
 800c3a6:	e06f      	b.n	800c488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c3ae:	68db      	ldr	r3, [r3, #12]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d00b      	beq.n	800c3cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c3ba:	68db      	ldr	r3, [r3, #12]
 800c3bc:	687a      	ldr	r2, [r7, #4]
 800c3be:	7c12      	ldrb	r2, [r2, #16]
 800c3c0:	f107 0108 	add.w	r1, r7, #8
 800c3c4:	4610      	mov	r0, r2
 800c3c6:	4798      	blx	r3
 800c3c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c3ca:	e05d      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c3cc:	6839      	ldr	r1, [r7, #0]
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f000 fa63 	bl	800c89a <USBD_CtlError>
            err++;
 800c3d4:	7afb      	ldrb	r3, [r7, #11]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	72fb      	strb	r3, [r7, #11]
          break;
 800c3da:	e055      	b.n	800c488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c3e2:	691b      	ldr	r3, [r3, #16]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d00b      	beq.n	800c400 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c3ee:	691b      	ldr	r3, [r3, #16]
 800c3f0:	687a      	ldr	r2, [r7, #4]
 800c3f2:	7c12      	ldrb	r2, [r2, #16]
 800c3f4:	f107 0108 	add.w	r1, r7, #8
 800c3f8:	4610      	mov	r0, r2
 800c3fa:	4798      	blx	r3
 800c3fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c3fe:	e043      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c400:	6839      	ldr	r1, [r7, #0]
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 fa49 	bl	800c89a <USBD_CtlError>
            err++;
 800c408:	7afb      	ldrb	r3, [r7, #11]
 800c40a:	3301      	adds	r3, #1
 800c40c:	72fb      	strb	r3, [r7, #11]
          break;
 800c40e:	e03b      	b.n	800c488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c416:	695b      	ldr	r3, [r3, #20]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d00b      	beq.n	800c434 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c422:	695b      	ldr	r3, [r3, #20]
 800c424:	687a      	ldr	r2, [r7, #4]
 800c426:	7c12      	ldrb	r2, [r2, #16]
 800c428:	f107 0108 	add.w	r1, r7, #8
 800c42c:	4610      	mov	r0, r2
 800c42e:	4798      	blx	r3
 800c430:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c432:	e029      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c434:	6839      	ldr	r1, [r7, #0]
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 fa2f 	bl	800c89a <USBD_CtlError>
            err++;
 800c43c:	7afb      	ldrb	r3, [r7, #11]
 800c43e:	3301      	adds	r3, #1
 800c440:	72fb      	strb	r3, [r7, #11]
          break;
 800c442:	e021      	b.n	800c488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c44a:	699b      	ldr	r3, [r3, #24]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00b      	beq.n	800c468 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c456:	699b      	ldr	r3, [r3, #24]
 800c458:	687a      	ldr	r2, [r7, #4]
 800c45a:	7c12      	ldrb	r2, [r2, #16]
 800c45c:	f107 0108 	add.w	r1, r7, #8
 800c460:	4610      	mov	r0, r2
 800c462:	4798      	blx	r3
 800c464:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c466:	e00f      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c468:	6839      	ldr	r1, [r7, #0]
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f000 fa15 	bl	800c89a <USBD_CtlError>
            err++;
 800c470:	7afb      	ldrb	r3, [r7, #11]
 800c472:	3301      	adds	r3, #1
 800c474:	72fb      	strb	r3, [r7, #11]
          break;
 800c476:	e007      	b.n	800c488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800c478:	6839      	ldr	r1, [r7, #0]
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f000 fa0d 	bl	800c89a <USBD_CtlError>
          err++;
 800c480:	7afb      	ldrb	r3, [r7, #11]
 800c482:	3301      	adds	r3, #1
 800c484:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800c486:	e038      	b.n	800c4fa <USBD_GetDescriptor+0x286>
 800c488:	e037      	b.n	800c4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	7c1b      	ldrb	r3, [r3, #16]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d109      	bne.n	800c4a6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c49a:	f107 0208 	add.w	r2, r7, #8
 800c49e:	4610      	mov	r0, r2
 800c4a0:	4798      	blx	r3
 800c4a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c4a4:	e029      	b.n	800c4fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c4a6:	6839      	ldr	r1, [r7, #0]
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f000 f9f6 	bl	800c89a <USBD_CtlError>
        err++;
 800c4ae:	7afb      	ldrb	r3, [r7, #11]
 800c4b0:	3301      	adds	r3, #1
 800c4b2:	72fb      	strb	r3, [r7, #11]
      break;
 800c4b4:	e021      	b.n	800c4fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	7c1b      	ldrb	r3, [r3, #16]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d10d      	bne.n	800c4da <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4c6:	f107 0208 	add.w	r2, r7, #8
 800c4ca:	4610      	mov	r0, r2
 800c4cc:	4798      	blx	r3
 800c4ce:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	2207      	movs	r2, #7
 800c4d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c4d8:	e00f      	b.n	800c4fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c4da:	6839      	ldr	r1, [r7, #0]
 800c4dc:	6878      	ldr	r0, [r7, #4]
 800c4de:	f000 f9dc 	bl	800c89a <USBD_CtlError>
        err++;
 800c4e2:	7afb      	ldrb	r3, [r7, #11]
 800c4e4:	3301      	adds	r3, #1
 800c4e6:	72fb      	strb	r3, [r7, #11]
      break;
 800c4e8:	e007      	b.n	800c4fa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c4ea:	6839      	ldr	r1, [r7, #0]
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f000 f9d4 	bl	800c89a <USBD_CtlError>
      err++;
 800c4f2:	7afb      	ldrb	r3, [r7, #11]
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	72fb      	strb	r3, [r7, #11]
      break;
 800c4f8:	bf00      	nop
  }

  if (err != 0U)
 800c4fa:	7afb      	ldrb	r3, [r7, #11]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d11c      	bne.n	800c53a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800c500:	893b      	ldrh	r3, [r7, #8]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d011      	beq.n	800c52a <USBD_GetDescriptor+0x2b6>
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	88db      	ldrh	r3, [r3, #6]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00d      	beq.n	800c52a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	88da      	ldrh	r2, [r3, #6]
 800c512:	893b      	ldrh	r3, [r7, #8]
 800c514:	4293      	cmp	r3, r2
 800c516:	bf28      	it	cs
 800c518:	4613      	movcs	r3, r2
 800c51a:	b29b      	uxth	r3, r3
 800c51c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c51e:	893b      	ldrh	r3, [r7, #8]
 800c520:	461a      	mov	r2, r3
 800c522:	68f9      	ldr	r1, [r7, #12]
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 fa22 	bl	800c96e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	88db      	ldrh	r3, [r3, #6]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d104      	bne.n	800c53c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	f000 fa79 	bl	800ca2a <USBD_CtlSendStatus>
 800c538:	e000      	b.n	800c53c <USBD_GetDescriptor+0x2c8>
    return;
 800c53a:	bf00      	nop
    }
  }
}
 800c53c:	3710      	adds	r7, #16
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop

0800c544 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	889b      	ldrh	r3, [r3, #4]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d130      	bne.n	800c5b8 <USBD_SetAddress+0x74>
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	88db      	ldrh	r3, [r3, #6]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d12c      	bne.n	800c5b8 <USBD_SetAddress+0x74>
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	885b      	ldrh	r3, [r3, #2]
 800c562:	2b7f      	cmp	r3, #127	; 0x7f
 800c564:	d828      	bhi.n	800c5b8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	885b      	ldrh	r3, [r3, #2]
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c570:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c578:	2b03      	cmp	r3, #3
 800c57a:	d104      	bne.n	800c586 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c57c:	6839      	ldr	r1, [r7, #0]
 800c57e:	6878      	ldr	r0, [r7, #4]
 800c580:	f000 f98b 	bl	800c89a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c584:	e01d      	b.n	800c5c2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	7bfa      	ldrb	r2, [r7, #15]
 800c58a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
 800c590:	4619      	mov	r1, r3
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f000 fe6a 	bl	800d26c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f000 fa46 	bl	800ca2a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c59e:	7bfb      	ldrb	r3, [r7, #15]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d004      	beq.n	800c5ae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2202      	movs	r2, #2
 800c5a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5ac:	e009      	b.n	800c5c2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5b6:	e004      	b.n	800c5c2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c5b8:	6839      	ldr	r1, [r7, #0]
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f000 f96d 	bl	800c89a <USBD_CtlError>
  }
}
 800c5c0:	bf00      	nop
 800c5c2:	bf00      	nop
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
	...

0800c5cc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b082      	sub	sp, #8
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
 800c5d4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	885b      	ldrh	r3, [r3, #2]
 800c5da:	b2da      	uxtb	r2, r3
 800c5dc:	4b41      	ldr	r3, [pc, #260]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c5de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c5e0:	4b40      	ldr	r3, [pc, #256]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	2b01      	cmp	r3, #1
 800c5e6:	d904      	bls.n	800c5f2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c5e8:	6839      	ldr	r1, [r7, #0]
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f000 f955 	bl	800c89a <USBD_CtlError>
 800c5f0:	e075      	b.n	800c6de <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5f8:	2b02      	cmp	r3, #2
 800c5fa:	d002      	beq.n	800c602 <USBD_SetConfig+0x36>
 800c5fc:	2b03      	cmp	r3, #3
 800c5fe:	d023      	beq.n	800c648 <USBD_SetConfig+0x7c>
 800c600:	e062      	b.n	800c6c8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c602:	4b38      	ldr	r3, [pc, #224]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d01a      	beq.n	800c640 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c60a:	4b36      	ldr	r3, [pc, #216]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	461a      	mov	r2, r3
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2203      	movs	r2, #3
 800c618:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c61c:	4b31      	ldr	r3, [pc, #196]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c61e:	781b      	ldrb	r3, [r3, #0]
 800c620:	4619      	mov	r1, r3
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f7ff f9e7 	bl	800b9f6 <USBD_SetClassConfig>
 800c628:	4603      	mov	r3, r0
 800c62a:	2b02      	cmp	r3, #2
 800c62c:	d104      	bne.n	800c638 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c62e:	6839      	ldr	r1, [r7, #0]
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f000 f932 	bl	800c89a <USBD_CtlError>
            return;
 800c636:	e052      	b.n	800c6de <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f000 f9f6 	bl	800ca2a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c63e:	e04e      	b.n	800c6de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f000 f9f2 	bl	800ca2a <USBD_CtlSendStatus>
        break;
 800c646:	e04a      	b.n	800c6de <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c648:	4b26      	ldr	r3, [pc, #152]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d112      	bne.n	800c676 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2202      	movs	r2, #2
 800c654:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c658:	4b22      	ldr	r3, [pc, #136]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	461a      	mov	r2, r3
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c662:	4b20      	ldr	r3, [pc, #128]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c664:	781b      	ldrb	r3, [r3, #0]
 800c666:	4619      	mov	r1, r3
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f7ff f9e3 	bl	800ba34 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f000 f9db 	bl	800ca2a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c674:	e033      	b.n	800c6de <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c676:	4b1b      	ldr	r3, [pc, #108]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	461a      	mov	r2, r3
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	429a      	cmp	r2, r3
 800c682:	d01d      	beq.n	800c6c0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	b2db      	uxtb	r3, r3
 800c68a:	4619      	mov	r1, r3
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f7ff f9d1 	bl	800ba34 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c692:	4b14      	ldr	r3, [pc, #80]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	461a      	mov	r2, r3
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c69c:	4b11      	ldr	r3, [pc, #68]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f7ff f9a7 	bl	800b9f6 <USBD_SetClassConfig>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b02      	cmp	r3, #2
 800c6ac:	d104      	bne.n	800c6b8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c6ae:	6839      	ldr	r1, [r7, #0]
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 f8f2 	bl	800c89a <USBD_CtlError>
            return;
 800c6b6:	e012      	b.n	800c6de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c6b8:	6878      	ldr	r0, [r7, #4]
 800c6ba:	f000 f9b6 	bl	800ca2a <USBD_CtlSendStatus>
        break;
 800c6be:	e00e      	b.n	800c6de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f000 f9b2 	bl	800ca2a <USBD_CtlSendStatus>
        break;
 800c6c6:	e00a      	b.n	800c6de <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c6c8:	6839      	ldr	r1, [r7, #0]
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f8e5 	bl	800c89a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c6d0:	4b04      	ldr	r3, [pc, #16]	; (800c6e4 <USBD_SetConfig+0x118>)
 800c6d2:	781b      	ldrb	r3, [r3, #0]
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f7ff f9ac 	bl	800ba34 <USBD_ClrClassConfig>
        break;
 800c6dc:	bf00      	nop
    }
  }
}
 800c6de:	3708      	adds	r7, #8
 800c6e0:	46bd      	mov	sp, r7
 800c6e2:	bd80      	pop	{r7, pc}
 800c6e4:	200006a6 	.word	0x200006a6

0800c6e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
 800c6f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	88db      	ldrh	r3, [r3, #6]
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d004      	beq.n	800c704 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c6fa:	6839      	ldr	r1, [r7, #0]
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f000 f8cc 	bl	800c89a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c702:	e022      	b.n	800c74a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c70a:	2b02      	cmp	r3, #2
 800c70c:	dc02      	bgt.n	800c714 <USBD_GetConfig+0x2c>
 800c70e:	2b00      	cmp	r3, #0
 800c710:	dc03      	bgt.n	800c71a <USBD_GetConfig+0x32>
 800c712:	e015      	b.n	800c740 <USBD_GetConfig+0x58>
 800c714:	2b03      	cmp	r3, #3
 800c716:	d00b      	beq.n	800c730 <USBD_GetConfig+0x48>
 800c718:	e012      	b.n	800c740 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2200      	movs	r2, #0
 800c71e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	3308      	adds	r3, #8
 800c724:	2201      	movs	r2, #1
 800c726:	4619      	mov	r1, r3
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 f920 	bl	800c96e <USBD_CtlSendData>
        break;
 800c72e:	e00c      	b.n	800c74a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	3304      	adds	r3, #4
 800c734:	2201      	movs	r2, #1
 800c736:	4619      	mov	r1, r3
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f000 f918 	bl	800c96e <USBD_CtlSendData>
        break;
 800c73e:	e004      	b.n	800c74a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800c740:	6839      	ldr	r1, [r7, #0]
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f000 f8a9 	bl	800c89a <USBD_CtlError>
        break;
 800c748:	bf00      	nop
}
 800c74a:	bf00      	nop
 800c74c:	3708      	adds	r7, #8
 800c74e:	46bd      	mov	sp, r7
 800c750:	bd80      	pop	{r7, pc}

0800c752 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c752:	b580      	push	{r7, lr}
 800c754:	b082      	sub	sp, #8
 800c756:	af00      	add	r7, sp, #0
 800c758:	6078      	str	r0, [r7, #4]
 800c75a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c762:	3b01      	subs	r3, #1
 800c764:	2b02      	cmp	r3, #2
 800c766:	d81e      	bhi.n	800c7a6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	88db      	ldrh	r3, [r3, #6]
 800c76c:	2b02      	cmp	r3, #2
 800c76e:	d004      	beq.n	800c77a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800c770:	6839      	ldr	r1, [r7, #0]
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f000 f891 	bl	800c89a <USBD_CtlError>
        break;
 800c778:	e01a      	b.n	800c7b0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	2201      	movs	r2, #1
 800c77e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c786:	2b00      	cmp	r3, #0
 800c788:	d005      	beq.n	800c796 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	68db      	ldr	r3, [r3, #12]
 800c78e:	f043 0202 	orr.w	r2, r3, #2
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	330c      	adds	r3, #12
 800c79a:	2202      	movs	r2, #2
 800c79c:	4619      	mov	r1, r3
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f000 f8e5 	bl	800c96e <USBD_CtlSendData>
      break;
 800c7a4:	e004      	b.n	800c7b0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800c7a6:	6839      	ldr	r1, [r7, #0]
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 f876 	bl	800c89a <USBD_CtlError>
      break;
 800c7ae:	bf00      	nop
  }
}
 800c7b0:	bf00      	nop
 800c7b2:	3708      	adds	r7, #8
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}

0800c7b8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b082      	sub	sp, #8
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	885b      	ldrh	r3, [r3, #2]
 800c7c6:	2b01      	cmp	r3, #1
 800c7c8:	d106      	bne.n	800c7d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2201      	movs	r2, #1
 800c7ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f000 f929 	bl	800ca2a <USBD_CtlSendStatus>
  }
}
 800c7d8:	bf00      	nop
 800c7da:	3708      	adds	r7, #8
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b082      	sub	sp, #8
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7f0:	3b01      	subs	r3, #1
 800c7f2:	2b02      	cmp	r3, #2
 800c7f4:	d80b      	bhi.n	800c80e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	885b      	ldrh	r3, [r3, #2]
 800c7fa:	2b01      	cmp	r3, #1
 800c7fc:	d10c      	bne.n	800c818 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2200      	movs	r2, #0
 800c802:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 f90f 	bl	800ca2a <USBD_CtlSendStatus>
      }
      break;
 800c80c:	e004      	b.n	800c818 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c80e:	6839      	ldr	r1, [r7, #0]
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f000 f842 	bl	800c89a <USBD_CtlError>
      break;
 800c816:	e000      	b.n	800c81a <USBD_ClrFeature+0x3a>
      break;
 800c818:	bf00      	nop
  }
}
 800c81a:	bf00      	nop
 800c81c:	3708      	adds	r7, #8
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}

0800c822 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c822:	b480      	push	{r7}
 800c824:	b083      	sub	sp, #12
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
 800c82a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	781a      	ldrb	r2, [r3, #0]
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	785a      	ldrb	r2, [r3, #1]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	3302      	adds	r3, #2
 800c840:	781b      	ldrb	r3, [r3, #0]
 800c842:	b29a      	uxth	r2, r3
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	3303      	adds	r3, #3
 800c848:	781b      	ldrb	r3, [r3, #0]
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	021b      	lsls	r3, r3, #8
 800c84e:	b29b      	uxth	r3, r3
 800c850:	4413      	add	r3, r2
 800c852:	b29a      	uxth	r2, r3
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	3304      	adds	r3, #4
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	b29a      	uxth	r2, r3
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	3305      	adds	r3, #5
 800c864:	781b      	ldrb	r3, [r3, #0]
 800c866:	b29b      	uxth	r3, r3
 800c868:	021b      	lsls	r3, r3, #8
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	4413      	add	r3, r2
 800c86e:	b29a      	uxth	r2, r3
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	3306      	adds	r3, #6
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	b29a      	uxth	r2, r3
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	3307      	adds	r3, #7
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	b29b      	uxth	r3, r3
 800c884:	021b      	lsls	r3, r3, #8
 800c886:	b29b      	uxth	r3, r3
 800c888:	4413      	add	r3, r2
 800c88a:	b29a      	uxth	r2, r3
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	80da      	strh	r2, [r3, #6]

}
 800c890:	bf00      	nop
 800c892:	370c      	adds	r7, #12
 800c894:	46bd      	mov	sp, r7
 800c896:	bc80      	pop	{r7}
 800c898:	4770      	bx	lr

0800c89a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c89a:	b580      	push	{r7, lr}
 800c89c:	b082      	sub	sp, #8
 800c89e:	af00      	add	r7, sp, #0
 800c8a0:	6078      	str	r0, [r7, #4]
 800c8a2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c8a4:	2180      	movs	r1, #128	; 0x80
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 fc76 	bl	800d198 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c8ac:	2100      	movs	r1, #0
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 fc72 	bl	800d198 <USBD_LL_StallEP>
}
 800c8b4:	bf00      	nop
 800c8b6:	3708      	adds	r7, #8
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}

0800c8bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b086      	sub	sp, #24
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	60f8      	str	r0, [r7, #12]
 800c8c4:	60b9      	str	r1, [r7, #8]
 800c8c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d032      	beq.n	800c938 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c8d2:	68f8      	ldr	r0, [r7, #12]
 800c8d4:	f000 f834 	bl	800c940 <USBD_GetLen>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	3301      	adds	r3, #1
 800c8dc:	b29b      	uxth	r3, r3
 800c8de:	005b      	lsls	r3, r3, #1
 800c8e0:	b29a      	uxth	r2, r3
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c8e6:	7dfb      	ldrb	r3, [r7, #23]
 800c8e8:	1c5a      	adds	r2, r3, #1
 800c8ea:	75fa      	strb	r2, [r7, #23]
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	4413      	add	r3, r2
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	7812      	ldrb	r2, [r2, #0]
 800c8f6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c8f8:	7dfb      	ldrb	r3, [r7, #23]
 800c8fa:	1c5a      	adds	r2, r3, #1
 800c8fc:	75fa      	strb	r2, [r7, #23]
 800c8fe:	461a      	mov	r2, r3
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	4413      	add	r3, r2
 800c904:	2203      	movs	r2, #3
 800c906:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c908:	e012      	b.n	800c930 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	1c5a      	adds	r2, r3, #1
 800c90e:	60fa      	str	r2, [r7, #12]
 800c910:	7dfa      	ldrb	r2, [r7, #23]
 800c912:	1c51      	adds	r1, r2, #1
 800c914:	75f9      	strb	r1, [r7, #23]
 800c916:	4611      	mov	r1, r2
 800c918:	68ba      	ldr	r2, [r7, #8]
 800c91a:	440a      	add	r2, r1
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c920:	7dfb      	ldrb	r3, [r7, #23]
 800c922:	1c5a      	adds	r2, r3, #1
 800c924:	75fa      	strb	r2, [r7, #23]
 800c926:	461a      	mov	r2, r3
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	4413      	add	r3, r2
 800c92c:	2200      	movs	r2, #0
 800c92e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	781b      	ldrb	r3, [r3, #0]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d1e8      	bne.n	800c90a <USBD_GetString+0x4e>
    }
  }
}
 800c938:	bf00      	nop
 800c93a:	3718      	adds	r7, #24
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}

0800c940 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c940:	b480      	push	{r7}
 800c942:	b085      	sub	sp, #20
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c948:	2300      	movs	r3, #0
 800c94a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800c94c:	e005      	b.n	800c95a <USBD_GetLen+0x1a>
  {
    len++;
 800c94e:	7bfb      	ldrb	r3, [r7, #15]
 800c950:	3301      	adds	r3, #1
 800c952:	73fb      	strb	r3, [r7, #15]
    buf++;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	3301      	adds	r3, #1
 800c958:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	781b      	ldrb	r3, [r3, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d1f5      	bne.n	800c94e <USBD_GetLen+0xe>
  }

  return len;
 800c962:	7bfb      	ldrb	r3, [r7, #15]
}
 800c964:	4618      	mov	r0, r3
 800c966:	3714      	adds	r7, #20
 800c968:	46bd      	mov	sp, r7
 800c96a:	bc80      	pop	{r7}
 800c96c:	4770      	bx	lr

0800c96e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b084      	sub	sp, #16
 800c972:	af00      	add	r7, sp, #0
 800c974:	60f8      	str	r0, [r7, #12]
 800c976:	60b9      	str	r1, [r7, #8]
 800c978:	4613      	mov	r3, r2
 800c97a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2202      	movs	r2, #2
 800c980:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c984:	88fa      	ldrh	r2, [r7, #6]
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c98a:	88fa      	ldrh	r2, [r7, #6]
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c990:	88fb      	ldrh	r3, [r7, #6]
 800c992:	68ba      	ldr	r2, [r7, #8]
 800c994:	2100      	movs	r1, #0
 800c996:	68f8      	ldr	r0, [r7, #12]
 800c998:	f000 fc87 	bl	800d2aa <USBD_LL_Transmit>

  return USBD_OK;
 800c99c:	2300      	movs	r3, #0
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3710      	adds	r7, #16
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}

0800c9a6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c9a6:	b580      	push	{r7, lr}
 800c9a8:	b084      	sub	sp, #16
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	60f8      	str	r0, [r7, #12]
 800c9ae:	60b9      	str	r1, [r7, #8]
 800c9b0:	4613      	mov	r3, r2
 800c9b2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c9b4:	88fb      	ldrh	r3, [r7, #6]
 800c9b6:	68ba      	ldr	r2, [r7, #8]
 800c9b8:	2100      	movs	r1, #0
 800c9ba:	68f8      	ldr	r0, [r7, #12]
 800c9bc:	f000 fc75 	bl	800d2aa <USBD_LL_Transmit>

  return USBD_OK;
 800c9c0:	2300      	movs	r3, #0
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3710      	adds	r7, #16
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}

0800c9ca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c9ca:	b580      	push	{r7, lr}
 800c9cc:	b084      	sub	sp, #16
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	60f8      	str	r0, [r7, #12]
 800c9d2:	60b9      	str	r1, [r7, #8]
 800c9d4:	4613      	mov	r3, r2
 800c9d6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2203      	movs	r2, #3
 800c9dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c9e0:	88fa      	ldrh	r2, [r7, #6]
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c9e8:	88fa      	ldrh	r2, [r7, #6]
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c9f0:	88fb      	ldrh	r3, [r7, #6]
 800c9f2:	68ba      	ldr	r2, [r7, #8]
 800c9f4:	2100      	movs	r1, #0
 800c9f6:	68f8      	ldr	r0, [r7, #12]
 800c9f8:	f000 fc7a 	bl	800d2f0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9fc:	2300      	movs	r3, #0
}
 800c9fe:	4618      	mov	r0, r3
 800ca00:	3710      	adds	r7, #16
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}

0800ca06 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ca06:	b580      	push	{r7, lr}
 800ca08:	b084      	sub	sp, #16
 800ca0a:	af00      	add	r7, sp, #0
 800ca0c:	60f8      	str	r0, [r7, #12]
 800ca0e:	60b9      	str	r1, [r7, #8]
 800ca10:	4613      	mov	r3, r2
 800ca12:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ca14:	88fb      	ldrh	r3, [r7, #6]
 800ca16:	68ba      	ldr	r2, [r7, #8]
 800ca18:	2100      	movs	r1, #0
 800ca1a:	68f8      	ldr	r0, [r7, #12]
 800ca1c:	f000 fc68 	bl	800d2f0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca20:	2300      	movs	r3, #0
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3710      	adds	r7, #16
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}

0800ca2a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ca2a:	b580      	push	{r7, lr}
 800ca2c:	b082      	sub	sp, #8
 800ca2e:	af00      	add	r7, sp, #0
 800ca30:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2204      	movs	r2, #4
 800ca36:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	2100      	movs	r1, #0
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f000 fc32 	bl	800d2aa <USBD_LL_Transmit>

  return USBD_OK;
 800ca46:	2300      	movs	r3, #0
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	3708      	adds	r7, #8
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	bd80      	pop	{r7, pc}

0800ca50 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b082      	sub	sp, #8
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2205      	movs	r2, #5
 800ca5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca60:	2300      	movs	r3, #0
 800ca62:	2200      	movs	r2, #0
 800ca64:	2100      	movs	r1, #0
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f000 fc42 	bl	800d2f0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca6c:	2300      	movs	r3, #0
}
 800ca6e:	4618      	mov	r0, r3
 800ca70:	3708      	adds	r7, #8
 800ca72:	46bd      	mov	sp, r7
 800ca74:	bd80      	pop	{r7, pc}
	...

0800ca78 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	4912      	ldr	r1, [pc, #72]	; (800cac8 <MX_USB_DEVICE_Init+0x50>)
 800ca80:	4812      	ldr	r0, [pc, #72]	; (800cacc <MX_USB_DEVICE_Init+0x54>)
 800ca82:	f7fe ff5e 	bl	800b942 <USBD_Init>
 800ca86:	4603      	mov	r3, r0
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d001      	beq.n	800ca90 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ca8c:	f7f6 fc7c 	bl	8003388 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ca90:	490f      	ldr	r1, [pc, #60]	; (800cad0 <MX_USB_DEVICE_Init+0x58>)
 800ca92:	480e      	ldr	r0, [pc, #56]	; (800cacc <MX_USB_DEVICE_Init+0x54>)
 800ca94:	f7fe ff80 	bl	800b998 <USBD_RegisterClass>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d001      	beq.n	800caa2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ca9e:	f7f6 fc73 	bl	8003388 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800caa2:	490c      	ldr	r1, [pc, #48]	; (800cad4 <MX_USB_DEVICE_Init+0x5c>)
 800caa4:	4809      	ldr	r0, [pc, #36]	; (800cacc <MX_USB_DEVICE_Init+0x54>)
 800caa6:	f7fe feb1 	bl	800b80c <USBD_CDC_RegisterInterface>
 800caaa:	4603      	mov	r3, r0
 800caac:	2b00      	cmp	r3, #0
 800caae:	d001      	beq.n	800cab4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cab0:	f7f6 fc6a 	bl	8003388 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cab4:	4805      	ldr	r0, [pc, #20]	; (800cacc <MX_USB_DEVICE_Init+0x54>)
 800cab6:	f7fe ff88 	bl	800b9ca <USBD_Start>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d001      	beq.n	800cac4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cac0:	f7f6 fc62 	bl	8003388 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cac4:	bf00      	nop
 800cac6:	bd80      	pop	{r7, pc}
 800cac8:	200001a4 	.word	0x200001a4
 800cacc:	20000cb8 	.word	0x20000cb8
 800cad0:	20000090 	.word	0x20000090
 800cad4:	20000194 	.word	0x20000194

0800cad8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cadc:	2200      	movs	r2, #0
 800cade:	4905      	ldr	r1, [pc, #20]	; (800caf4 <CDC_Init_FS+0x1c>)
 800cae0:	4805      	ldr	r0, [pc, #20]	; (800caf8 <CDC_Init_FS+0x20>)
 800cae2:	f7fe fea9 	bl	800b838 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cae6:	4905      	ldr	r1, [pc, #20]	; (800cafc <CDC_Init_FS+0x24>)
 800cae8:	4803      	ldr	r0, [pc, #12]	; (800caf8 <CDC_Init_FS+0x20>)
 800caea:	f7fe febe 	bl	800b86a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800caee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	bd80      	pop	{r7, pc}
 800caf4:	20001364 	.word	0x20001364
 800caf8:	20000cb8 	.word	0x20000cb8
 800cafc:	20000f7c 	.word	0x20000f7c

0800cb00 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cb00:	b480      	push	{r7}
 800cb02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cb04:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bc80      	pop	{r7}
 800cb0c:	4770      	bx	lr
	...

0800cb10 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b082      	sub	sp, #8
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	4603      	mov	r3, r0
 800cb18:	6039      	str	r1, [r7, #0]
 800cb1a:	71fb      	strb	r3, [r7, #7]
 800cb1c:	4613      	mov	r3, r2
 800cb1e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cb20:	79fb      	ldrb	r3, [r7, #7]
 800cb22:	2b23      	cmp	r3, #35	; 0x23
 800cb24:	d856      	bhi.n	800cbd4 <CDC_Control_FS+0xc4>
 800cb26:	a201      	add	r2, pc, #4	; (adr r2, 800cb2c <CDC_Control_FS+0x1c>)
 800cb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb2c:	0800cbd5 	.word	0x0800cbd5
 800cb30:	0800cbd5 	.word	0x0800cbd5
 800cb34:	0800cbd5 	.word	0x0800cbd5
 800cb38:	0800cbd5 	.word	0x0800cbd5
 800cb3c:	0800cbd5 	.word	0x0800cbd5
 800cb40:	0800cbd5 	.word	0x0800cbd5
 800cb44:	0800cbd5 	.word	0x0800cbd5
 800cb48:	0800cbd5 	.word	0x0800cbd5
 800cb4c:	0800cbd5 	.word	0x0800cbd5
 800cb50:	0800cbd5 	.word	0x0800cbd5
 800cb54:	0800cbd5 	.word	0x0800cbd5
 800cb58:	0800cbd5 	.word	0x0800cbd5
 800cb5c:	0800cbd5 	.word	0x0800cbd5
 800cb60:	0800cbd5 	.word	0x0800cbd5
 800cb64:	0800cbd5 	.word	0x0800cbd5
 800cb68:	0800cbd5 	.word	0x0800cbd5
 800cb6c:	0800cbd5 	.word	0x0800cbd5
 800cb70:	0800cbd5 	.word	0x0800cbd5
 800cb74:	0800cbd5 	.word	0x0800cbd5
 800cb78:	0800cbd5 	.word	0x0800cbd5
 800cb7c:	0800cbd5 	.word	0x0800cbd5
 800cb80:	0800cbd5 	.word	0x0800cbd5
 800cb84:	0800cbd5 	.word	0x0800cbd5
 800cb88:	0800cbd5 	.word	0x0800cbd5
 800cb8c:	0800cbd5 	.word	0x0800cbd5
 800cb90:	0800cbd5 	.word	0x0800cbd5
 800cb94:	0800cbd5 	.word	0x0800cbd5
 800cb98:	0800cbd5 	.word	0x0800cbd5
 800cb9c:	0800cbd5 	.word	0x0800cbd5
 800cba0:	0800cbd5 	.word	0x0800cbd5
 800cba4:	0800cbd5 	.word	0x0800cbd5
 800cba8:	0800cbd5 	.word	0x0800cbd5
 800cbac:	0800cbbd 	.word	0x0800cbbd
 800cbb0:	0800cbc9 	.word	0x0800cbc9
 800cbb4:	0800cbd5 	.word	0x0800cbd5
 800cbb8:	0800cbd5 	.word	0x0800cbd5
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:

    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800cbbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800cbc0:	4807      	ldr	r0, [pc, #28]	; (800cbe0 <CDC_Control_FS+0xd0>)
 800cbc2:	f7f8 faf8 	bl	80051b6 <HAL_GPIO_TogglePin>
    break;
 800cbc6:	e006      	b.n	800cbd6 <CDC_Control_FS+0xc6>

    case CDC_GET_LINE_CODING:

    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800cbc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800cbcc:	4804      	ldr	r0, [pc, #16]	; (800cbe0 <CDC_Control_FS+0xd0>)
 800cbce:	f7f8 faf2 	bl	80051b6 <HAL_GPIO_TogglePin>
    break;
 800cbd2:	e000      	b.n	800cbd6 <CDC_Control_FS+0xc6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cbd4:	bf00      	nop
  }

  return (USBD_OK);
 800cbd6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cbd8:	4618      	mov	r0, r3
 800cbda:	3708      	adds	r7, #8
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}
 800cbe0:	40011000 	.word	0x40011000

0800cbe4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b082      	sub	sp, #8
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
 800cbec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cbee:	6879      	ldr	r1, [r7, #4]
 800cbf0:	480e      	ldr	r0, [pc, #56]	; (800cc2c <CDC_Receive_FS+0x48>)
 800cbf2:	f7fe fe3a 	bl	800b86a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cbf6:	480d      	ldr	r0, [pc, #52]	; (800cc2c <CDC_Receive_FS+0x48>)
 800cbf8:	f7fe fe79 	bl	800b8ee <USBD_CDC_ReceivePacket>
  memset (buffer_usb, '\n', 11);
 800cbfc:	220b      	movs	r2, #11
 800cbfe:	210a      	movs	r1, #10
 800cc00:	480b      	ldr	r0, [pc, #44]	; (800cc30 <CDC_Receive_FS+0x4c>)
 800cc02:	f000 fc4d 	bl	800d4a0 <memset>
	  memcpy(buffer_usb, Buf, 88);
 800cc06:	2258      	movs	r2, #88	; 0x58
 800cc08:	6879      	ldr	r1, [r7, #4]
 800cc0a:	4809      	ldr	r0, [pc, #36]	; (800cc30 <CDC_Receive_FS+0x4c>)
 800cc0c:	f000 fc3a 	bl	800d484 <memcpy>
	  receive = 1;
 800cc10:	4b08      	ldr	r3, [pc, #32]	; (800cc34 <CDC_Receive_FS+0x50>)
 800cc12:	2201      	movs	r2, #1
 800cc14:	701a      	strb	r2, [r3, #0]
  memset(Buf, '\0', 88);
 800cc16:	2258      	movs	r2, #88	; 0x58
 800cc18:	2100      	movs	r1, #0
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 fc40 	bl	800d4a0 <memset>
  return (USBD_OK);
 800cc20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	3708      	adds	r7, #8
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd80      	pop	{r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	20000cb8 	.word	0x20000cb8
 800cc30:	20000c58 	.word	0x20000c58
 800cc34:	20000c68 	.word	0x20000c68

0800cc38 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b084      	sub	sp, #16
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	460b      	mov	r3, r1
 800cc42:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cc44:	2300      	movs	r3, #0
 800cc46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cc48:	4b0d      	ldr	r3, [pc, #52]	; (800cc80 <CDC_Transmit_FS+0x48>)
 800cc4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cc4e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d001      	beq.n	800cc5e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	e00b      	b.n	800cc76 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cc5e:	887b      	ldrh	r3, [r7, #2]
 800cc60:	461a      	mov	r2, r3
 800cc62:	6879      	ldr	r1, [r7, #4]
 800cc64:	4806      	ldr	r0, [pc, #24]	; (800cc80 <CDC_Transmit_FS+0x48>)
 800cc66:	f7fe fde7 	bl	800b838 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cc6a:	4805      	ldr	r0, [pc, #20]	; (800cc80 <CDC_Transmit_FS+0x48>)
 800cc6c:	f7fe fe10 	bl	800b890 <USBD_CDC_TransmitPacket>
 800cc70:	4603      	mov	r3, r0
 800cc72:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cc74:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3710      	adds	r7, #16
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}
 800cc7e:	bf00      	nop
 800cc80:	20000cb8 	.word	0x20000cb8

0800cc84 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc84:	b480      	push	{r7}
 800cc86:	b083      	sub	sp, #12
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	6039      	str	r1, [r7, #0]
 800cc8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	2212      	movs	r2, #18
 800cc94:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cc96:	4b03      	ldr	r3, [pc, #12]	; (800cca4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	370c      	adds	r7, #12
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bc80      	pop	{r7}
 800cca0:	4770      	bx	lr
 800cca2:	bf00      	nop
 800cca4:	200001c0 	.word	0x200001c0

0800cca8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b083      	sub	sp, #12
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	4603      	mov	r3, r0
 800ccb0:	6039      	str	r1, [r7, #0]
 800ccb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	2204      	movs	r2, #4
 800ccb8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ccba:	4b03      	ldr	r3, [pc, #12]	; (800ccc8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	370c      	adds	r7, #12
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bc80      	pop	{r7}
 800ccc4:	4770      	bx	lr
 800ccc6:	bf00      	nop
 800ccc8:	200001d4 	.word	0x200001d4

0800cccc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	6039      	str	r1, [r7, #0]
 800ccd6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ccd8:	79fb      	ldrb	r3, [r7, #7]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d105      	bne.n	800ccea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ccde:	683a      	ldr	r2, [r7, #0]
 800cce0:	4907      	ldr	r1, [pc, #28]	; (800cd00 <USBD_FS_ProductStrDescriptor+0x34>)
 800cce2:	4808      	ldr	r0, [pc, #32]	; (800cd04 <USBD_FS_ProductStrDescriptor+0x38>)
 800cce4:	f7ff fdea 	bl	800c8bc <USBD_GetString>
 800cce8:	e004      	b.n	800ccf4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ccea:	683a      	ldr	r2, [r7, #0]
 800ccec:	4904      	ldr	r1, [pc, #16]	; (800cd00 <USBD_FS_ProductStrDescriptor+0x34>)
 800ccee:	4805      	ldr	r0, [pc, #20]	; (800cd04 <USBD_FS_ProductStrDescriptor+0x38>)
 800ccf0:	f7ff fde4 	bl	800c8bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ccf4:	4b02      	ldr	r3, [pc, #8]	; (800cd00 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3708      	adds	r7, #8
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}
 800ccfe:	bf00      	nop
 800cd00:	20001754 	.word	0x20001754
 800cd04:	0800dae0 	.word	0x0800dae0

0800cd08 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b082      	sub	sp, #8
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	4603      	mov	r3, r0
 800cd10:	6039      	str	r1, [r7, #0]
 800cd12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cd14:	683a      	ldr	r2, [r7, #0]
 800cd16:	4904      	ldr	r1, [pc, #16]	; (800cd28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cd18:	4804      	ldr	r0, [pc, #16]	; (800cd2c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cd1a:	f7ff fdcf 	bl	800c8bc <USBD_GetString>
  return USBD_StrDesc;
 800cd1e:	4b02      	ldr	r3, [pc, #8]	; (800cd28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3708      	adds	r7, #8
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	20001754 	.word	0x20001754
 800cd2c:	0800daf8 	.word	0x0800daf8

0800cd30 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	4603      	mov	r3, r0
 800cd38:	6039      	str	r1, [r7, #0]
 800cd3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	221a      	movs	r2, #26
 800cd40:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cd42:	f000 f843 	bl	800cdcc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cd46:	4b02      	ldr	r3, [pc, #8]	; (800cd50 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3708      	adds	r7, #8
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}
 800cd50:	200001d8 	.word	0x200001d8

0800cd54 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	6039      	str	r1, [r7, #0]
 800cd5e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cd60:	79fb      	ldrb	r3, [r7, #7]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d105      	bne.n	800cd72 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cd66:	683a      	ldr	r2, [r7, #0]
 800cd68:	4907      	ldr	r1, [pc, #28]	; (800cd88 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cd6a:	4808      	ldr	r0, [pc, #32]	; (800cd8c <USBD_FS_ConfigStrDescriptor+0x38>)
 800cd6c:	f7ff fda6 	bl	800c8bc <USBD_GetString>
 800cd70:	e004      	b.n	800cd7c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cd72:	683a      	ldr	r2, [r7, #0]
 800cd74:	4904      	ldr	r1, [pc, #16]	; (800cd88 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cd76:	4805      	ldr	r0, [pc, #20]	; (800cd8c <USBD_FS_ConfigStrDescriptor+0x38>)
 800cd78:	f7ff fda0 	bl	800c8bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800cd7c:	4b02      	ldr	r3, [pc, #8]	; (800cd88 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3708      	adds	r7, #8
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	20001754 	.word	0x20001754
 800cd8c:	0800db0c 	.word	0x0800db0c

0800cd90 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	4603      	mov	r3, r0
 800cd98:	6039      	str	r1, [r7, #0]
 800cd9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cd9c:	79fb      	ldrb	r3, [r7, #7]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d105      	bne.n	800cdae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cda2:	683a      	ldr	r2, [r7, #0]
 800cda4:	4907      	ldr	r1, [pc, #28]	; (800cdc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cda6:	4808      	ldr	r0, [pc, #32]	; (800cdc8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cda8:	f7ff fd88 	bl	800c8bc <USBD_GetString>
 800cdac:	e004      	b.n	800cdb8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cdae:	683a      	ldr	r2, [r7, #0]
 800cdb0:	4904      	ldr	r1, [pc, #16]	; (800cdc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cdb2:	4805      	ldr	r0, [pc, #20]	; (800cdc8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cdb4:	f7ff fd82 	bl	800c8bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800cdb8:	4b02      	ldr	r3, [pc, #8]	; (800cdc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3708      	adds	r7, #8
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
 800cdc2:	bf00      	nop
 800cdc4:	20001754 	.word	0x20001754
 800cdc8:	0800db18 	.word	0x0800db18

0800cdcc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cdd2:	4b0f      	ldr	r3, [pc, #60]	; (800ce10 <Get_SerialNum+0x44>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cdd8:	4b0e      	ldr	r3, [pc, #56]	; (800ce14 <Get_SerialNum+0x48>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cdde:	4b0e      	ldr	r3, [pc, #56]	; (800ce18 <Get_SerialNum+0x4c>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cde4:	68fa      	ldr	r2, [r7, #12]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	4413      	add	r3, r2
 800cdea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d009      	beq.n	800ce06 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cdf2:	2208      	movs	r2, #8
 800cdf4:	4909      	ldr	r1, [pc, #36]	; (800ce1c <Get_SerialNum+0x50>)
 800cdf6:	68f8      	ldr	r0, [r7, #12]
 800cdf8:	f000 f814 	bl	800ce24 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cdfc:	2204      	movs	r2, #4
 800cdfe:	4908      	ldr	r1, [pc, #32]	; (800ce20 <Get_SerialNum+0x54>)
 800ce00:	68b8      	ldr	r0, [r7, #8]
 800ce02:	f000 f80f 	bl	800ce24 <IntToUnicode>
  }
}
 800ce06:	bf00      	nop
 800ce08:	3710      	adds	r7, #16
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd80      	pop	{r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	1ffff7e8 	.word	0x1ffff7e8
 800ce14:	1ffff7ec 	.word	0x1ffff7ec
 800ce18:	1ffff7f0 	.word	0x1ffff7f0
 800ce1c:	200001da 	.word	0x200001da
 800ce20:	200001ea 	.word	0x200001ea

0800ce24 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b087      	sub	sp, #28
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	60f8      	str	r0, [r7, #12]
 800ce2c:	60b9      	str	r1, [r7, #8]
 800ce2e:	4613      	mov	r3, r2
 800ce30:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ce32:	2300      	movs	r3, #0
 800ce34:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ce36:	2300      	movs	r3, #0
 800ce38:	75fb      	strb	r3, [r7, #23]
 800ce3a:	e027      	b.n	800ce8c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	0f1b      	lsrs	r3, r3, #28
 800ce40:	2b09      	cmp	r3, #9
 800ce42:	d80b      	bhi.n	800ce5c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	0f1b      	lsrs	r3, r3, #28
 800ce48:	b2da      	uxtb	r2, r3
 800ce4a:	7dfb      	ldrb	r3, [r7, #23]
 800ce4c:	005b      	lsls	r3, r3, #1
 800ce4e:	4619      	mov	r1, r3
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	440b      	add	r3, r1
 800ce54:	3230      	adds	r2, #48	; 0x30
 800ce56:	b2d2      	uxtb	r2, r2
 800ce58:	701a      	strb	r2, [r3, #0]
 800ce5a:	e00a      	b.n	800ce72 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	0f1b      	lsrs	r3, r3, #28
 800ce60:	b2da      	uxtb	r2, r3
 800ce62:	7dfb      	ldrb	r3, [r7, #23]
 800ce64:	005b      	lsls	r3, r3, #1
 800ce66:	4619      	mov	r1, r3
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	440b      	add	r3, r1
 800ce6c:	3237      	adds	r2, #55	; 0x37
 800ce6e:	b2d2      	uxtb	r2, r2
 800ce70:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	011b      	lsls	r3, r3, #4
 800ce76:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ce78:	7dfb      	ldrb	r3, [r7, #23]
 800ce7a:	005b      	lsls	r3, r3, #1
 800ce7c:	3301      	adds	r3, #1
 800ce7e:	68ba      	ldr	r2, [r7, #8]
 800ce80:	4413      	add	r3, r2
 800ce82:	2200      	movs	r2, #0
 800ce84:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ce86:	7dfb      	ldrb	r3, [r7, #23]
 800ce88:	3301      	adds	r3, #1
 800ce8a:	75fb      	strb	r3, [r7, #23]
 800ce8c:	7dfa      	ldrb	r2, [r7, #23]
 800ce8e:	79fb      	ldrb	r3, [r7, #7]
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d3d3      	bcc.n	800ce3c <IntToUnicode+0x18>
  }
}
 800ce94:	bf00      	nop
 800ce96:	bf00      	nop
 800ce98:	371c      	adds	r7, #28
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bc80      	pop	{r7}
 800ce9e:	4770      	bx	lr

0800cea0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b084      	sub	sp, #16
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a0d      	ldr	r2, [pc, #52]	; (800cee4 <HAL_PCD_MspInit+0x44>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d113      	bne.n	800ceda <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ceb2:	4b0d      	ldr	r3, [pc, #52]	; (800cee8 <HAL_PCD_MspInit+0x48>)
 800ceb4:	69db      	ldr	r3, [r3, #28]
 800ceb6:	4a0c      	ldr	r2, [pc, #48]	; (800cee8 <HAL_PCD_MspInit+0x48>)
 800ceb8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cebc:	61d3      	str	r3, [r2, #28]
 800cebe:	4b0a      	ldr	r3, [pc, #40]	; (800cee8 <HAL_PCD_MspInit+0x48>)
 800cec0:	69db      	ldr	r3, [r3, #28]
 800cec2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cec6:	60fb      	str	r3, [r7, #12]
 800cec8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800ceca:	2200      	movs	r2, #0
 800cecc:	2100      	movs	r1, #0
 800cece:	2014      	movs	r0, #20
 800ced0:	f7f7 fd23 	bl	800491a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800ced4:	2014      	movs	r0, #20
 800ced6:	f7f7 fd3c 	bl	8004952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ceda:	bf00      	nop
 800cedc:	3710      	adds	r7, #16
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}
 800cee2:	bf00      	nop
 800cee4:	40005c00 	.word	0x40005c00
 800cee8:	40021000 	.word	0x40021000

0800ceec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b082      	sub	sp, #8
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800cf00:	4619      	mov	r1, r3
 800cf02:	4610      	mov	r0, r2
 800cf04:	f7fe fda9 	bl	800ba5a <USBD_LL_SetupStage>
}
 800cf08:	bf00      	nop
 800cf0a:	3708      	adds	r7, #8
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}

0800cf10 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b082      	sub	sp, #8
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
 800cf18:	460b      	mov	r3, r1
 800cf1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800cf22:	78fa      	ldrb	r2, [r7, #3]
 800cf24:	6879      	ldr	r1, [r7, #4]
 800cf26:	4613      	mov	r3, r2
 800cf28:	009b      	lsls	r3, r3, #2
 800cf2a:	4413      	add	r3, r2
 800cf2c:	00db      	lsls	r3, r3, #3
 800cf2e:	440b      	add	r3, r1
 800cf30:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800cf34:	681a      	ldr	r2, [r3, #0]
 800cf36:	78fb      	ldrb	r3, [r7, #3]
 800cf38:	4619      	mov	r1, r3
 800cf3a:	f7fe fddb 	bl	800baf4 <USBD_LL_DataOutStage>
}
 800cf3e:	bf00      	nop
 800cf40:	3708      	adds	r7, #8
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}

0800cf46 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b082      	sub	sp, #8
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
 800cf4e:	460b      	mov	r3, r1
 800cf50:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800cf58:	78fa      	ldrb	r2, [r7, #3]
 800cf5a:	6879      	ldr	r1, [r7, #4]
 800cf5c:	4613      	mov	r3, r2
 800cf5e:	009b      	lsls	r3, r3, #2
 800cf60:	4413      	add	r3, r2
 800cf62:	00db      	lsls	r3, r3, #3
 800cf64:	440b      	add	r3, r1
 800cf66:	333c      	adds	r3, #60	; 0x3c
 800cf68:	681a      	ldr	r2, [r3, #0]
 800cf6a:	78fb      	ldrb	r3, [r7, #3]
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	f7fe fe32 	bl	800bbd6 <USBD_LL_DataInStage>
}
 800cf72:	bf00      	nop
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b082      	sub	sp, #8
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f7fe ff42 	bl	800be12 <USBD_LL_SOF>
}
 800cf8e:	bf00      	nop
 800cf90:	3708      	adds	r7, #8
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}

0800cf96 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf96:	b580      	push	{r7, lr}
 800cf98:	b084      	sub	sp, #16
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	689b      	ldr	r3, [r3, #8]
 800cfa6:	2b02      	cmp	r3, #2
 800cfa8:	d001      	beq.n	800cfae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800cfaa:	f7f6 f9ed 	bl	8003388 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cfb4:	7bfa      	ldrb	r2, [r7, #15]
 800cfb6:	4611      	mov	r1, r2
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f7fe fef2 	bl	800bda2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	f7fe feab 	bl	800bd20 <USBD_LL_Reset>
}
 800cfca:	bf00      	nop
 800cfcc:	3710      	adds	r7, #16
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	bd80      	pop	{r7, pc}
	...

0800cfd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b082      	sub	sp, #8
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f7fe feec 	bl	800bdc0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	699b      	ldr	r3, [r3, #24]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d005      	beq.n	800cffc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cff0:	4b04      	ldr	r3, [pc, #16]	; (800d004 <HAL_PCD_SuspendCallback+0x30>)
 800cff2:	691b      	ldr	r3, [r3, #16]
 800cff4:	4a03      	ldr	r2, [pc, #12]	; (800d004 <HAL_PCD_SuspendCallback+0x30>)
 800cff6:	f043 0306 	orr.w	r3, r3, #6
 800cffa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cffc:	bf00      	nop
 800cffe:	3708      	adds	r7, #8
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}
 800d004:	e000ed00 	.word	0xe000ed00

0800d008 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b082      	sub	sp, #8
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800d016:	4618      	mov	r0, r3
 800d018:	f7fe fee6 	bl	800bde8 <USBD_LL_Resume>
}
 800d01c:	bf00      	nop
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}

0800d024 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b082      	sub	sp, #8
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800d02c:	4a28      	ldr	r2, [pc, #160]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	4a26      	ldr	r2, [pc, #152]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d038:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800d03c:	4b24      	ldr	r3, [pc, #144]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d03e:	4a25      	ldr	r2, [pc, #148]	; (800d0d4 <USBD_LL_Init+0xb0>)
 800d040:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d042:	4b23      	ldr	r3, [pc, #140]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d044:	2208      	movs	r2, #8
 800d046:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d048:	4b21      	ldr	r3, [pc, #132]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d04a:	2202      	movs	r2, #2
 800d04c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d04e:	4b20      	ldr	r3, [pc, #128]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d050:	2200      	movs	r2, #0
 800d052:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d054:	4b1e      	ldr	r3, [pc, #120]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d056:	2200      	movs	r2, #0
 800d058:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d05a:	4b1d      	ldr	r3, [pc, #116]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d05c:	2200      	movs	r2, #0
 800d05e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d060:	481b      	ldr	r0, [pc, #108]	; (800d0d0 <USBD_LL_Init+0xac>)
 800d062:	f7f9 f96f 	bl	8006344 <HAL_PCD_Init>
 800d066:	4603      	mov	r3, r0
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d001      	beq.n	800d070 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800d06c:	f7f6 f98c 	bl	8003388 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d076:	2318      	movs	r3, #24
 800d078:	2200      	movs	r2, #0
 800d07a:	2100      	movs	r1, #0
 800d07c:	f7fa fde5 	bl	8007c4a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d086:	2358      	movs	r3, #88	; 0x58
 800d088:	2200      	movs	r2, #0
 800d08a:	2180      	movs	r1, #128	; 0x80
 800d08c:	f7fa fddd 	bl	8007c4a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d096:	23c0      	movs	r3, #192	; 0xc0
 800d098:	2200      	movs	r2, #0
 800d09a:	2181      	movs	r1, #129	; 0x81
 800d09c:	f7fa fdd5 	bl	8007c4a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d0a6:	f44f 7388 	mov.w	r3, #272	; 0x110
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	2101      	movs	r1, #1
 800d0ae:	f7fa fdcc 	bl	8007c4a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d0b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d0bc:	2200      	movs	r2, #0
 800d0be:	2182      	movs	r1, #130	; 0x82
 800d0c0:	f7fa fdc3 	bl	8007c4a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d0c4:	2300      	movs	r3, #0
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3708      	adds	r7, #8
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}
 800d0ce:	bf00      	nop
 800d0d0:	20001954 	.word	0x20001954
 800d0d4:	40005c00 	.word	0x40005c00

0800d0d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f7f9 fa33 	bl	800655a <HAL_PCD_Start>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d0f8:	7bfb      	ldrb	r3, [r7, #15]
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	f000 f94e 	bl	800d39c <USBD_Get_USB_Status>
 800d100:	4603      	mov	r3, r0
 800d102:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d104:	7bbb      	ldrb	r3, [r7, #14]
}
 800d106:	4618      	mov	r0, r3
 800d108:	3710      	adds	r7, #16
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}

0800d10e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d10e:	b580      	push	{r7, lr}
 800d110:	b084      	sub	sp, #16
 800d112:	af00      	add	r7, sp, #0
 800d114:	6078      	str	r0, [r7, #4]
 800d116:	4608      	mov	r0, r1
 800d118:	4611      	mov	r1, r2
 800d11a:	461a      	mov	r2, r3
 800d11c:	4603      	mov	r3, r0
 800d11e:	70fb      	strb	r3, [r7, #3]
 800d120:	460b      	mov	r3, r1
 800d122:	70bb      	strb	r3, [r7, #2]
 800d124:	4613      	mov	r3, r2
 800d126:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d128:	2300      	movs	r3, #0
 800d12a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d12c:	2300      	movs	r3, #0
 800d12e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d136:	78bb      	ldrb	r3, [r7, #2]
 800d138:	883a      	ldrh	r2, [r7, #0]
 800d13a:	78f9      	ldrb	r1, [r7, #3]
 800d13c:	f7f9 fbad 	bl	800689a <HAL_PCD_EP_Open>
 800d140:	4603      	mov	r3, r0
 800d142:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d144:	7bfb      	ldrb	r3, [r7, #15]
 800d146:	4618      	mov	r0, r3
 800d148:	f000 f928 	bl	800d39c <USBD_Get_USB_Status>
 800d14c:	4603      	mov	r3, r0
 800d14e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d150:	7bbb      	ldrb	r3, [r7, #14]
}
 800d152:	4618      	mov	r0, r3
 800d154:	3710      	adds	r7, #16
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}

0800d15a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d15a:	b580      	push	{r7, lr}
 800d15c:	b084      	sub	sp, #16
 800d15e:	af00      	add	r7, sp, #0
 800d160:	6078      	str	r0, [r7, #4]
 800d162:	460b      	mov	r3, r1
 800d164:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d166:	2300      	movs	r3, #0
 800d168:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d16a:	2300      	movs	r3, #0
 800d16c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d174:	78fa      	ldrb	r2, [r7, #3]
 800d176:	4611      	mov	r1, r2
 800d178:	4618      	mov	r0, r3
 800d17a:	f7f9 fbf4 	bl	8006966 <HAL_PCD_EP_Close>
 800d17e:	4603      	mov	r3, r0
 800d180:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d182:	7bfb      	ldrb	r3, [r7, #15]
 800d184:	4618      	mov	r0, r3
 800d186:	f000 f909 	bl	800d39c <USBD_Get_USB_Status>
 800d18a:	4603      	mov	r3, r0
 800d18c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d18e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d190:	4618      	mov	r0, r3
 800d192:	3710      	adds	r7, #16
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b084      	sub	sp, #16
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
 800d1a0:	460b      	mov	r3, r1
 800d1a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1b2:	78fa      	ldrb	r2, [r7, #3]
 800d1b4:	4611      	mov	r1, r2
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	f7f9 fcb4 	bl	8006b24 <HAL_PCD_EP_SetStall>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1c0:	7bfb      	ldrb	r3, [r7, #15]
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	f000 f8ea 	bl	800d39c <USBD_Get_USB_Status>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3710      	adds	r7, #16
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}

0800d1d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d1d6:	b580      	push	{r7, lr}
 800d1d8:	b084      	sub	sp, #16
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	6078      	str	r0, [r7, #4]
 800d1de:	460b      	mov	r3, r1
 800d1e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1f0:	78fa      	ldrb	r2, [r7, #3]
 800d1f2:	4611      	mov	r1, r2
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7f9 fcf5 	bl	8006be4 <HAL_PCD_EP_ClrStall>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1fe:	7bfb      	ldrb	r3, [r7, #15]
 800d200:	4618      	mov	r0, r3
 800d202:	f000 f8cb 	bl	800d39c <USBD_Get_USB_Status>
 800d206:	4603      	mov	r3, r0
 800d208:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d20a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d20c:	4618      	mov	r0, r3
 800d20e:	3710      	adds	r7, #16
 800d210:	46bd      	mov	sp, r7
 800d212:	bd80      	pop	{r7, pc}

0800d214 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d214:	b480      	push	{r7}
 800d216:	b085      	sub	sp, #20
 800d218:	af00      	add	r7, sp, #0
 800d21a:	6078      	str	r0, [r7, #4]
 800d21c:	460b      	mov	r3, r1
 800d21e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d226:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d228:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	da0c      	bge.n	800d24a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d230:	78fb      	ldrb	r3, [r7, #3]
 800d232:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d236:	68f9      	ldr	r1, [r7, #12]
 800d238:	1c5a      	adds	r2, r3, #1
 800d23a:	4613      	mov	r3, r2
 800d23c:	009b      	lsls	r3, r3, #2
 800d23e:	4413      	add	r3, r2
 800d240:	00db      	lsls	r3, r3, #3
 800d242:	440b      	add	r3, r1
 800d244:	3302      	adds	r3, #2
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	e00b      	b.n	800d262 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d24a:	78fb      	ldrb	r3, [r7, #3]
 800d24c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d250:	68f9      	ldr	r1, [r7, #12]
 800d252:	4613      	mov	r3, r2
 800d254:	009b      	lsls	r3, r3, #2
 800d256:	4413      	add	r3, r2
 800d258:	00db      	lsls	r3, r3, #3
 800d25a:	440b      	add	r3, r1
 800d25c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800d260:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d262:	4618      	mov	r0, r3
 800d264:	3714      	adds	r7, #20
 800d266:	46bd      	mov	sp, r7
 800d268:	bc80      	pop	{r7}
 800d26a:	4770      	bx	lr

0800d26c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b084      	sub	sp, #16
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	460b      	mov	r3, r1
 800d276:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d278:	2300      	movs	r3, #0
 800d27a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d27c:	2300      	movs	r3, #0
 800d27e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d286:	78fa      	ldrb	r2, [r7, #3]
 800d288:	4611      	mov	r1, r2
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7f9 fae0 	bl	8006850 <HAL_PCD_SetAddress>
 800d290:	4603      	mov	r3, r0
 800d292:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d294:	7bfb      	ldrb	r3, [r7, #15]
 800d296:	4618      	mov	r0, r3
 800d298:	f000 f880 	bl	800d39c <USBD_Get_USB_Status>
 800d29c:	4603      	mov	r3, r0
 800d29e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}

0800d2aa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b086      	sub	sp, #24
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	60f8      	str	r0, [r7, #12]
 800d2b2:	607a      	str	r2, [r7, #4]
 800d2b4:	461a      	mov	r2, r3
 800d2b6:	460b      	mov	r3, r1
 800d2b8:	72fb      	strb	r3, [r7, #11]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2be:	2300      	movs	r3, #0
 800d2c0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d2cc:	893b      	ldrh	r3, [r7, #8]
 800d2ce:	7af9      	ldrb	r1, [r7, #11]
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	f7f9 fbe4 	bl	8006a9e <HAL_PCD_EP_Transmit>
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2da:	7dfb      	ldrb	r3, [r7, #23]
 800d2dc:	4618      	mov	r0, r3
 800d2de:	f000 f85d 	bl	800d39c <USBD_Get_USB_Status>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d2e6:	7dbb      	ldrb	r3, [r7, #22]
}
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	3718      	adds	r7, #24
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	bd80      	pop	{r7, pc}

0800d2f0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b086      	sub	sp, #24
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	60f8      	str	r0, [r7, #12]
 800d2f8:	607a      	str	r2, [r7, #4]
 800d2fa:	461a      	mov	r2, r3
 800d2fc:	460b      	mov	r3, r1
 800d2fe:	72fb      	strb	r3, [r7, #11]
 800d300:	4613      	mov	r3, r2
 800d302:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d304:	2300      	movs	r3, #0
 800d306:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d308:	2300      	movs	r3, #0
 800d30a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800d312:	893b      	ldrh	r3, [r7, #8]
 800d314:	7af9      	ldrb	r1, [r7, #11]
 800d316:	687a      	ldr	r2, [r7, #4]
 800d318:	f7f9 fb6d 	bl	80069f6 <HAL_PCD_EP_Receive>
 800d31c:	4603      	mov	r3, r0
 800d31e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d320:	7dfb      	ldrb	r3, [r7, #23]
 800d322:	4618      	mov	r0, r3
 800d324:	f000 f83a 	bl	800d39c <USBD_Get_USB_Status>
 800d328:	4603      	mov	r3, r0
 800d32a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d32c:	7dbb      	ldrb	r3, [r7, #22]
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3718      	adds	r7, #24
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}

0800d336 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d336:	b580      	push	{r7, lr}
 800d338:	b082      	sub	sp, #8
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	6078      	str	r0, [r7, #4]
 800d33e:	460b      	mov	r3, r1
 800d340:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d348:	78fa      	ldrb	r2, [r7, #3]
 800d34a:	4611      	mov	r1, r2
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7f9 fb8f 	bl	8006a70 <HAL_PCD_EP_GetRxCount>
 800d352:	4603      	mov	r3, r0
}
 800d354:	4618      	mov	r0, r3
 800d356:	3708      	adds	r7, #8
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}

0800d35c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d35c:	b480      	push	{r7}
 800d35e:	b083      	sub	sp, #12
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d364:	4b02      	ldr	r3, [pc, #8]	; (800d370 <USBD_static_malloc+0x14>)
}
 800d366:	4618      	mov	r0, r3
 800d368:	370c      	adds	r7, #12
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bc80      	pop	{r7}
 800d36e:	4770      	bx	lr
 800d370:	200006a8 	.word	0x200006a8

0800d374 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d374:	b480      	push	{r7}
 800d376:	b083      	sub	sp, #12
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]

}
 800d37c:	bf00      	nop
 800d37e:	370c      	adds	r7, #12
 800d380:	46bd      	mov	sp, r7
 800d382:	bc80      	pop	{r7}
 800d384:	4770      	bx	lr

0800d386 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d386:	b480      	push	{r7}
 800d388:	b083      	sub	sp, #12
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	6078      	str	r0, [r7, #4]
 800d38e:	460b      	mov	r3, r1
 800d390:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800d392:	bf00      	nop
 800d394:	370c      	adds	r7, #12
 800d396:	46bd      	mov	sp, r7
 800d398:	bc80      	pop	{r7}
 800d39a:	4770      	bx	lr

0800d39c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b085      	sub	sp, #20
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d3aa:	79fb      	ldrb	r3, [r7, #7]
 800d3ac:	2b03      	cmp	r3, #3
 800d3ae:	d817      	bhi.n	800d3e0 <USBD_Get_USB_Status+0x44>
 800d3b0:	a201      	add	r2, pc, #4	; (adr r2, 800d3b8 <USBD_Get_USB_Status+0x1c>)
 800d3b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3b6:	bf00      	nop
 800d3b8:	0800d3c9 	.word	0x0800d3c9
 800d3bc:	0800d3cf 	.word	0x0800d3cf
 800d3c0:	0800d3d5 	.word	0x0800d3d5
 800d3c4:	0800d3db 	.word	0x0800d3db
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d3cc:	e00b      	b.n	800d3e6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d3ce:	2302      	movs	r3, #2
 800d3d0:	73fb      	strb	r3, [r7, #15]
    break;
 800d3d2:	e008      	b.n	800d3e6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	73fb      	strb	r3, [r7, #15]
    break;
 800d3d8:	e005      	b.n	800d3e6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d3da:	2302      	movs	r3, #2
 800d3dc:	73fb      	strb	r3, [r7, #15]
    break;
 800d3de:	e002      	b.n	800d3e6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d3e0:	2302      	movs	r3, #2
 800d3e2:	73fb      	strb	r3, [r7, #15]
    break;
 800d3e4:	bf00      	nop
  }
  return usb_status;
 800d3e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3714      	adds	r7, #20
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bc80      	pop	{r7}
 800d3f0:	4770      	bx	lr
 800d3f2:	bf00      	nop

0800d3f4 <atoi>:
 800d3f4:	220a      	movs	r2, #10
 800d3f6:	2100      	movs	r1, #0
 800d3f8:	f000 b8e0 	b.w	800d5bc <strtol>

0800d3fc <__errno>:
 800d3fc:	4b01      	ldr	r3, [pc, #4]	; (800d404 <__errno+0x8>)
 800d3fe:	6818      	ldr	r0, [r3, #0]
 800d400:	4770      	bx	lr
 800d402:	bf00      	nop
 800d404:	200001f4 	.word	0x200001f4

0800d408 <__libc_init_array>:
 800d408:	b570      	push	{r4, r5, r6, lr}
 800d40a:	2600      	movs	r6, #0
 800d40c:	4d0c      	ldr	r5, [pc, #48]	; (800d440 <__libc_init_array+0x38>)
 800d40e:	4c0d      	ldr	r4, [pc, #52]	; (800d444 <__libc_init_array+0x3c>)
 800d410:	1b64      	subs	r4, r4, r5
 800d412:	10a4      	asrs	r4, r4, #2
 800d414:	42a6      	cmp	r6, r4
 800d416:	d109      	bne.n	800d42c <__libc_init_array+0x24>
 800d418:	f000 fb0e 	bl	800da38 <_init>
 800d41c:	2600      	movs	r6, #0
 800d41e:	4d0a      	ldr	r5, [pc, #40]	; (800d448 <__libc_init_array+0x40>)
 800d420:	4c0a      	ldr	r4, [pc, #40]	; (800d44c <__libc_init_array+0x44>)
 800d422:	1b64      	subs	r4, r4, r5
 800d424:	10a4      	asrs	r4, r4, #2
 800d426:	42a6      	cmp	r6, r4
 800d428:	d105      	bne.n	800d436 <__libc_init_array+0x2e>
 800d42a:	bd70      	pop	{r4, r5, r6, pc}
 800d42c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d430:	4798      	blx	r3
 800d432:	3601      	adds	r6, #1
 800d434:	e7ee      	b.n	800d414 <__libc_init_array+0xc>
 800d436:	f855 3b04 	ldr.w	r3, [r5], #4
 800d43a:	4798      	blx	r3
 800d43c:	3601      	adds	r6, #1
 800d43e:	e7f2      	b.n	800d426 <__libc_init_array+0x1e>
 800d440:	0800e9c4 	.word	0x0800e9c4
 800d444:	0800e9c4 	.word	0x0800e9c4
 800d448:	0800e9c4 	.word	0x0800e9c4
 800d44c:	0800e9c8 	.word	0x0800e9c8

0800d450 <__itoa>:
 800d450:	1e93      	subs	r3, r2, #2
 800d452:	2b22      	cmp	r3, #34	; 0x22
 800d454:	b510      	push	{r4, lr}
 800d456:	460c      	mov	r4, r1
 800d458:	d904      	bls.n	800d464 <__itoa+0x14>
 800d45a:	2300      	movs	r3, #0
 800d45c:	461c      	mov	r4, r3
 800d45e:	700b      	strb	r3, [r1, #0]
 800d460:	4620      	mov	r0, r4
 800d462:	bd10      	pop	{r4, pc}
 800d464:	2a0a      	cmp	r2, #10
 800d466:	d109      	bne.n	800d47c <__itoa+0x2c>
 800d468:	2800      	cmp	r0, #0
 800d46a:	da07      	bge.n	800d47c <__itoa+0x2c>
 800d46c:	232d      	movs	r3, #45	; 0x2d
 800d46e:	700b      	strb	r3, [r1, #0]
 800d470:	2101      	movs	r1, #1
 800d472:	4240      	negs	r0, r0
 800d474:	4421      	add	r1, r4
 800d476:	f000 f8ab 	bl	800d5d0 <__utoa>
 800d47a:	e7f1      	b.n	800d460 <__itoa+0x10>
 800d47c:	2100      	movs	r1, #0
 800d47e:	e7f9      	b.n	800d474 <__itoa+0x24>

0800d480 <itoa>:
 800d480:	f7ff bfe6 	b.w	800d450 <__itoa>

0800d484 <memcpy>:
 800d484:	440a      	add	r2, r1
 800d486:	4291      	cmp	r1, r2
 800d488:	f100 33ff 	add.w	r3, r0, #4294967295
 800d48c:	d100      	bne.n	800d490 <memcpy+0xc>
 800d48e:	4770      	bx	lr
 800d490:	b510      	push	{r4, lr}
 800d492:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d496:	4291      	cmp	r1, r2
 800d498:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d49c:	d1f9      	bne.n	800d492 <memcpy+0xe>
 800d49e:	bd10      	pop	{r4, pc}

0800d4a0 <memset>:
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	4402      	add	r2, r0
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d100      	bne.n	800d4aa <memset+0xa>
 800d4a8:	4770      	bx	lr
 800d4aa:	f803 1b01 	strb.w	r1, [r3], #1
 800d4ae:	e7f9      	b.n	800d4a4 <memset+0x4>

0800d4b0 <_strtol_l.isra.0>:
 800d4b0:	2b01      	cmp	r3, #1
 800d4b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4b6:	4686      	mov	lr, r0
 800d4b8:	d001      	beq.n	800d4be <_strtol_l.isra.0+0xe>
 800d4ba:	2b24      	cmp	r3, #36	; 0x24
 800d4bc:	d906      	bls.n	800d4cc <_strtol_l.isra.0+0x1c>
 800d4be:	f7ff ff9d 	bl	800d3fc <__errno>
 800d4c2:	2316      	movs	r3, #22
 800d4c4:	6003      	str	r3, [r0, #0]
 800d4c6:	2000      	movs	r0, #0
 800d4c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4cc:	468c      	mov	ip, r1
 800d4ce:	4e3a      	ldr	r6, [pc, #232]	; (800d5b8 <_strtol_l.isra.0+0x108>)
 800d4d0:	4660      	mov	r0, ip
 800d4d2:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d4d6:	5da5      	ldrb	r5, [r4, r6]
 800d4d8:	f015 0508 	ands.w	r5, r5, #8
 800d4dc:	d1f8      	bne.n	800d4d0 <_strtol_l.isra.0+0x20>
 800d4de:	2c2d      	cmp	r4, #45	; 0x2d
 800d4e0:	d133      	bne.n	800d54a <_strtol_l.isra.0+0x9a>
 800d4e2:	f04f 0801 	mov.w	r8, #1
 800d4e6:	f89c 4000 	ldrb.w	r4, [ip]
 800d4ea:	f100 0c02 	add.w	ip, r0, #2
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d05d      	beq.n	800d5ae <_strtol_l.isra.0+0xfe>
 800d4f2:	2b10      	cmp	r3, #16
 800d4f4:	d10c      	bne.n	800d510 <_strtol_l.isra.0+0x60>
 800d4f6:	2c30      	cmp	r4, #48	; 0x30
 800d4f8:	d10a      	bne.n	800d510 <_strtol_l.isra.0+0x60>
 800d4fa:	f89c 0000 	ldrb.w	r0, [ip]
 800d4fe:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d502:	2858      	cmp	r0, #88	; 0x58
 800d504:	d14e      	bne.n	800d5a4 <_strtol_l.isra.0+0xf4>
 800d506:	2310      	movs	r3, #16
 800d508:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800d50c:	f10c 0c02 	add.w	ip, ip, #2
 800d510:	2500      	movs	r5, #0
 800d512:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800d516:	3f01      	subs	r7, #1
 800d518:	fbb7 f9f3 	udiv	r9, r7, r3
 800d51c:	4628      	mov	r0, r5
 800d51e:	fb03 7a19 	mls	sl, r3, r9, r7
 800d522:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800d526:	2e09      	cmp	r6, #9
 800d528:	d818      	bhi.n	800d55c <_strtol_l.isra.0+0xac>
 800d52a:	4634      	mov	r4, r6
 800d52c:	42a3      	cmp	r3, r4
 800d52e:	dd24      	ble.n	800d57a <_strtol_l.isra.0+0xca>
 800d530:	2d00      	cmp	r5, #0
 800d532:	db1f      	blt.n	800d574 <_strtol_l.isra.0+0xc4>
 800d534:	4581      	cmp	r9, r0
 800d536:	d31d      	bcc.n	800d574 <_strtol_l.isra.0+0xc4>
 800d538:	d101      	bne.n	800d53e <_strtol_l.isra.0+0x8e>
 800d53a:	45a2      	cmp	sl, r4
 800d53c:	db1a      	blt.n	800d574 <_strtol_l.isra.0+0xc4>
 800d53e:	2501      	movs	r5, #1
 800d540:	fb00 4003 	mla	r0, r0, r3, r4
 800d544:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800d548:	e7eb      	b.n	800d522 <_strtol_l.isra.0+0x72>
 800d54a:	2c2b      	cmp	r4, #43	; 0x2b
 800d54c:	bf08      	it	eq
 800d54e:	f89c 4000 	ldrbeq.w	r4, [ip]
 800d552:	46a8      	mov	r8, r5
 800d554:	bf08      	it	eq
 800d556:	f100 0c02 	addeq.w	ip, r0, #2
 800d55a:	e7c8      	b.n	800d4ee <_strtol_l.isra.0+0x3e>
 800d55c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800d560:	2e19      	cmp	r6, #25
 800d562:	d801      	bhi.n	800d568 <_strtol_l.isra.0+0xb8>
 800d564:	3c37      	subs	r4, #55	; 0x37
 800d566:	e7e1      	b.n	800d52c <_strtol_l.isra.0+0x7c>
 800d568:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800d56c:	2e19      	cmp	r6, #25
 800d56e:	d804      	bhi.n	800d57a <_strtol_l.isra.0+0xca>
 800d570:	3c57      	subs	r4, #87	; 0x57
 800d572:	e7db      	b.n	800d52c <_strtol_l.isra.0+0x7c>
 800d574:	f04f 35ff 	mov.w	r5, #4294967295
 800d578:	e7e4      	b.n	800d544 <_strtol_l.isra.0+0x94>
 800d57a:	2d00      	cmp	r5, #0
 800d57c:	da08      	bge.n	800d590 <_strtol_l.isra.0+0xe0>
 800d57e:	2322      	movs	r3, #34	; 0x22
 800d580:	4638      	mov	r0, r7
 800d582:	f8ce 3000 	str.w	r3, [lr]
 800d586:	2a00      	cmp	r2, #0
 800d588:	d09e      	beq.n	800d4c8 <_strtol_l.isra.0+0x18>
 800d58a:	f10c 31ff 	add.w	r1, ip, #4294967295
 800d58e:	e007      	b.n	800d5a0 <_strtol_l.isra.0+0xf0>
 800d590:	f1b8 0f00 	cmp.w	r8, #0
 800d594:	d000      	beq.n	800d598 <_strtol_l.isra.0+0xe8>
 800d596:	4240      	negs	r0, r0
 800d598:	2a00      	cmp	r2, #0
 800d59a:	d095      	beq.n	800d4c8 <_strtol_l.isra.0+0x18>
 800d59c:	2d00      	cmp	r5, #0
 800d59e:	d1f4      	bne.n	800d58a <_strtol_l.isra.0+0xda>
 800d5a0:	6011      	str	r1, [r2, #0]
 800d5a2:	e791      	b.n	800d4c8 <_strtol_l.isra.0+0x18>
 800d5a4:	2430      	movs	r4, #48	; 0x30
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d1b2      	bne.n	800d510 <_strtol_l.isra.0+0x60>
 800d5aa:	2308      	movs	r3, #8
 800d5ac:	e7b0      	b.n	800d510 <_strtol_l.isra.0+0x60>
 800d5ae:	2c30      	cmp	r4, #48	; 0x30
 800d5b0:	d0a3      	beq.n	800d4fa <_strtol_l.isra.0+0x4a>
 800d5b2:	230a      	movs	r3, #10
 800d5b4:	e7ac      	b.n	800d510 <_strtol_l.isra.0+0x60>
 800d5b6:	bf00      	nop
 800d5b8:	0800e8c2 	.word	0x0800e8c2

0800d5bc <strtol>:
 800d5bc:	4613      	mov	r3, r2
 800d5be:	460a      	mov	r2, r1
 800d5c0:	4601      	mov	r1, r0
 800d5c2:	4802      	ldr	r0, [pc, #8]	; (800d5cc <strtol+0x10>)
 800d5c4:	6800      	ldr	r0, [r0, #0]
 800d5c6:	f7ff bf73 	b.w	800d4b0 <_strtol_l.isra.0>
 800d5ca:	bf00      	nop
 800d5cc:	200001f4 	.word	0x200001f4

0800d5d0 <__utoa>:
 800d5d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5d2:	b08b      	sub	sp, #44	; 0x2c
 800d5d4:	4605      	mov	r5, r0
 800d5d6:	460b      	mov	r3, r1
 800d5d8:	466e      	mov	r6, sp
 800d5da:	4c1d      	ldr	r4, [pc, #116]	; (800d650 <__utoa+0x80>)
 800d5dc:	f104 0c20 	add.w	ip, r4, #32
 800d5e0:	4637      	mov	r7, r6
 800d5e2:	6820      	ldr	r0, [r4, #0]
 800d5e4:	6861      	ldr	r1, [r4, #4]
 800d5e6:	3408      	adds	r4, #8
 800d5e8:	c703      	stmia	r7!, {r0, r1}
 800d5ea:	4564      	cmp	r4, ip
 800d5ec:	463e      	mov	r6, r7
 800d5ee:	d1f7      	bne.n	800d5e0 <__utoa+0x10>
 800d5f0:	7921      	ldrb	r1, [r4, #4]
 800d5f2:	6820      	ldr	r0, [r4, #0]
 800d5f4:	7139      	strb	r1, [r7, #4]
 800d5f6:	1e91      	subs	r1, r2, #2
 800d5f8:	2922      	cmp	r1, #34	; 0x22
 800d5fa:	6038      	str	r0, [r7, #0]
 800d5fc:	f04f 0100 	mov.w	r1, #0
 800d600:	d904      	bls.n	800d60c <__utoa+0x3c>
 800d602:	7019      	strb	r1, [r3, #0]
 800d604:	460b      	mov	r3, r1
 800d606:	4618      	mov	r0, r3
 800d608:	b00b      	add	sp, #44	; 0x2c
 800d60a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d60c:	1e58      	subs	r0, r3, #1
 800d60e:	4684      	mov	ip, r0
 800d610:	fbb5 f7f2 	udiv	r7, r5, r2
 800d614:	fb02 5617 	mls	r6, r2, r7, r5
 800d618:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800d61c:	4476      	add	r6, lr
 800d61e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800d622:	460c      	mov	r4, r1
 800d624:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800d628:	462e      	mov	r6, r5
 800d62a:	42b2      	cmp	r2, r6
 800d62c:	463d      	mov	r5, r7
 800d62e:	f101 0101 	add.w	r1, r1, #1
 800d632:	d9ed      	bls.n	800d610 <__utoa+0x40>
 800d634:	2200      	movs	r2, #0
 800d636:	545a      	strb	r2, [r3, r1]
 800d638:	1919      	adds	r1, r3, r4
 800d63a:	1aa5      	subs	r5, r4, r2
 800d63c:	42aa      	cmp	r2, r5
 800d63e:	dae2      	bge.n	800d606 <__utoa+0x36>
 800d640:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800d644:	780e      	ldrb	r6, [r1, #0]
 800d646:	3201      	adds	r2, #1
 800d648:	7006      	strb	r6, [r0, #0]
 800d64a:	f801 5901 	strb.w	r5, [r1], #-1
 800d64e:	e7f4      	b.n	800d63a <__utoa+0x6a>
 800d650:	0800e89c 	.word	0x0800e89c

0800d654 <log>:
 800d654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d656:	4604      	mov	r4, r0
 800d658:	460d      	mov	r5, r1
 800d65a:	f000 f835 	bl	800d6c8 <__ieee754_log>
 800d65e:	4b17      	ldr	r3, [pc, #92]	; (800d6bc <log+0x68>)
 800d660:	4606      	mov	r6, r0
 800d662:	f993 3000 	ldrsb.w	r3, [r3]
 800d666:	460f      	mov	r7, r1
 800d668:	3301      	adds	r3, #1
 800d66a:	d01a      	beq.n	800d6a2 <log+0x4e>
 800d66c:	4622      	mov	r2, r4
 800d66e:	462b      	mov	r3, r5
 800d670:	4620      	mov	r0, r4
 800d672:	4629      	mov	r1, r5
 800d674:	f7f3 f9c2 	bl	80009fc <__aeabi_dcmpun>
 800d678:	b998      	cbnz	r0, 800d6a2 <log+0x4e>
 800d67a:	2200      	movs	r2, #0
 800d67c:	2300      	movs	r3, #0
 800d67e:	4620      	mov	r0, r4
 800d680:	4629      	mov	r1, r5
 800d682:	f7f3 f9b1 	bl	80009e8 <__aeabi_dcmpgt>
 800d686:	b960      	cbnz	r0, 800d6a2 <log+0x4e>
 800d688:	2200      	movs	r2, #0
 800d68a:	2300      	movs	r3, #0
 800d68c:	4620      	mov	r0, r4
 800d68e:	4629      	mov	r1, r5
 800d690:	f7f3 f982 	bl	8000998 <__aeabi_dcmpeq>
 800d694:	b140      	cbz	r0, 800d6a8 <log+0x54>
 800d696:	f7ff feb1 	bl	800d3fc <__errno>
 800d69a:	2322      	movs	r3, #34	; 0x22
 800d69c:	2600      	movs	r6, #0
 800d69e:	4f08      	ldr	r7, [pc, #32]	; (800d6c0 <log+0x6c>)
 800d6a0:	6003      	str	r3, [r0, #0]
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	4639      	mov	r1, r7
 800d6a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6a8:	f7ff fea8 	bl	800d3fc <__errno>
 800d6ac:	2321      	movs	r3, #33	; 0x21
 800d6ae:	6003      	str	r3, [r0, #0]
 800d6b0:	4804      	ldr	r0, [pc, #16]	; (800d6c4 <log+0x70>)
 800d6b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d6b6:	f000 b9b9 	b.w	800da2c <nan>
 800d6ba:	bf00      	nop
 800d6bc:	20000258 	.word	0x20000258
 800d6c0:	fff00000 	.word	0xfff00000
 800d6c4:	0800e8c0 	.word	0x0800e8c0

0800d6c8 <__ieee754_log>:
 800d6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6cc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	460b      	mov	r3, r1
 800d6d4:	460d      	mov	r5, r1
 800d6d6:	b087      	sub	sp, #28
 800d6d8:	da24      	bge.n	800d724 <__ieee754_log+0x5c>
 800d6da:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800d6de:	4304      	orrs	r4, r0
 800d6e0:	d108      	bne.n	800d6f4 <__ieee754_log+0x2c>
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	2300      	movs	r3, #0
 800d6e6:	2000      	movs	r0, #0
 800d6e8:	49cb      	ldr	r1, [pc, #812]	; (800da18 <__ieee754_log+0x350>)
 800d6ea:	f7f3 f817 	bl	800071c <__aeabi_ddiv>
 800d6ee:	b007      	add	sp, #28
 800d6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f4:	2900      	cmp	r1, #0
 800d6f6:	da04      	bge.n	800d702 <__ieee754_log+0x3a>
 800d6f8:	f7f2 fd2e 	bl	8000158 <__aeabi_dsub>
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	2300      	movs	r3, #0
 800d700:	e7f3      	b.n	800d6ea <__ieee754_log+0x22>
 800d702:	2200      	movs	r2, #0
 800d704:	4bc5      	ldr	r3, [pc, #788]	; (800da1c <__ieee754_log+0x354>)
 800d706:	f7f2 fedf 	bl	80004c8 <__aeabi_dmul>
 800d70a:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800d70e:	4602      	mov	r2, r0
 800d710:	460b      	mov	r3, r1
 800d712:	460d      	mov	r5, r1
 800d714:	49c2      	ldr	r1, [pc, #776]	; (800da20 <__ieee754_log+0x358>)
 800d716:	428d      	cmp	r5, r1
 800d718:	dd06      	ble.n	800d728 <__ieee754_log+0x60>
 800d71a:	4610      	mov	r0, r2
 800d71c:	4619      	mov	r1, r3
 800d71e:	f7f2 fd1d 	bl	800015c <__adddf3>
 800d722:	e7e4      	b.n	800d6ee <__ieee754_log+0x26>
 800d724:	2600      	movs	r6, #0
 800d726:	e7f5      	b.n	800d714 <__ieee754_log+0x4c>
 800d728:	152c      	asrs	r4, r5, #20
 800d72a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800d72e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800d732:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d736:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800d73a:	4426      	add	r6, r4
 800d73c:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 800d740:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 800d744:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800d748:	ea41 0305 	orr.w	r3, r1, r5
 800d74c:	4610      	mov	r0, r2
 800d74e:	4619      	mov	r1, r3
 800d750:	2200      	movs	r2, #0
 800d752:	4bb4      	ldr	r3, [pc, #720]	; (800da24 <__ieee754_log+0x35c>)
 800d754:	f7f2 fd00 	bl	8000158 <__aeabi_dsub>
 800d758:	1cab      	adds	r3, r5, #2
 800d75a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d75e:	2b02      	cmp	r3, #2
 800d760:	4682      	mov	sl, r0
 800d762:	468b      	mov	fp, r1
 800d764:	f04f 0200 	mov.w	r2, #0
 800d768:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800d76c:	dc53      	bgt.n	800d816 <__ieee754_log+0x14e>
 800d76e:	2300      	movs	r3, #0
 800d770:	f7f3 f912 	bl	8000998 <__aeabi_dcmpeq>
 800d774:	b1d0      	cbz	r0, 800d7ac <__ieee754_log+0xe4>
 800d776:	2c00      	cmp	r4, #0
 800d778:	f000 8122 	beq.w	800d9c0 <__ieee754_log+0x2f8>
 800d77c:	4620      	mov	r0, r4
 800d77e:	f7f2 fe39 	bl	80003f4 <__aeabi_i2d>
 800d782:	a391      	add	r3, pc, #580	; (adr r3, 800d9c8 <__ieee754_log+0x300>)
 800d784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d788:	4606      	mov	r6, r0
 800d78a:	460f      	mov	r7, r1
 800d78c:	f7f2 fe9c 	bl	80004c8 <__aeabi_dmul>
 800d790:	a38f      	add	r3, pc, #572	; (adr r3, 800d9d0 <__ieee754_log+0x308>)
 800d792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d796:	4604      	mov	r4, r0
 800d798:	460d      	mov	r5, r1
 800d79a:	4630      	mov	r0, r6
 800d79c:	4639      	mov	r1, r7
 800d79e:	f7f2 fe93 	bl	80004c8 <__aeabi_dmul>
 800d7a2:	4602      	mov	r2, r0
 800d7a4:	460b      	mov	r3, r1
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	4629      	mov	r1, r5
 800d7aa:	e7b8      	b.n	800d71e <__ieee754_log+0x56>
 800d7ac:	a38a      	add	r3, pc, #552	; (adr r3, 800d9d8 <__ieee754_log+0x310>)
 800d7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b2:	4650      	mov	r0, sl
 800d7b4:	4659      	mov	r1, fp
 800d7b6:	f7f2 fe87 	bl	80004c8 <__aeabi_dmul>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	460b      	mov	r3, r1
 800d7be:	2000      	movs	r0, #0
 800d7c0:	4999      	ldr	r1, [pc, #612]	; (800da28 <__ieee754_log+0x360>)
 800d7c2:	f7f2 fcc9 	bl	8000158 <__aeabi_dsub>
 800d7c6:	4652      	mov	r2, sl
 800d7c8:	4606      	mov	r6, r0
 800d7ca:	460f      	mov	r7, r1
 800d7cc:	465b      	mov	r3, fp
 800d7ce:	4650      	mov	r0, sl
 800d7d0:	4659      	mov	r1, fp
 800d7d2:	f7f2 fe79 	bl	80004c8 <__aeabi_dmul>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	460b      	mov	r3, r1
 800d7da:	4630      	mov	r0, r6
 800d7dc:	4639      	mov	r1, r7
 800d7de:	f7f2 fe73 	bl	80004c8 <__aeabi_dmul>
 800d7e2:	4606      	mov	r6, r0
 800d7e4:	460f      	mov	r7, r1
 800d7e6:	b914      	cbnz	r4, 800d7ee <__ieee754_log+0x126>
 800d7e8:	4632      	mov	r2, r6
 800d7ea:	463b      	mov	r3, r7
 800d7ec:	e0a2      	b.n	800d934 <__ieee754_log+0x26c>
 800d7ee:	4620      	mov	r0, r4
 800d7f0:	f7f2 fe00 	bl	80003f4 <__aeabi_i2d>
 800d7f4:	a374      	add	r3, pc, #464	; (adr r3, 800d9c8 <__ieee754_log+0x300>)
 800d7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7fa:	4680      	mov	r8, r0
 800d7fc:	4689      	mov	r9, r1
 800d7fe:	f7f2 fe63 	bl	80004c8 <__aeabi_dmul>
 800d802:	a373      	add	r3, pc, #460	; (adr r3, 800d9d0 <__ieee754_log+0x308>)
 800d804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d808:	4604      	mov	r4, r0
 800d80a:	460d      	mov	r5, r1
 800d80c:	4640      	mov	r0, r8
 800d80e:	4649      	mov	r1, r9
 800d810:	f7f2 fe5a 	bl	80004c8 <__aeabi_dmul>
 800d814:	e0a7      	b.n	800d966 <__ieee754_log+0x29e>
 800d816:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d81a:	f7f2 fc9f 	bl	800015c <__adddf3>
 800d81e:	4602      	mov	r2, r0
 800d820:	460b      	mov	r3, r1
 800d822:	4650      	mov	r0, sl
 800d824:	4659      	mov	r1, fp
 800d826:	f7f2 ff79 	bl	800071c <__aeabi_ddiv>
 800d82a:	e9cd 0100 	strd	r0, r1, [sp]
 800d82e:	4620      	mov	r0, r4
 800d830:	f7f2 fde0 	bl	80003f4 <__aeabi_i2d>
 800d834:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d838:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d83c:	4610      	mov	r0, r2
 800d83e:	4619      	mov	r1, r3
 800d840:	f7f2 fe42 	bl	80004c8 <__aeabi_dmul>
 800d844:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800d848:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800d84c:	4602      	mov	r2, r0
 800d84e:	9305      	str	r3, [sp, #20]
 800d850:	460b      	mov	r3, r1
 800d852:	4606      	mov	r6, r0
 800d854:	460f      	mov	r7, r1
 800d856:	f7f2 fe37 	bl	80004c8 <__aeabi_dmul>
 800d85a:	a361      	add	r3, pc, #388	; (adr r3, 800d9e0 <__ieee754_log+0x318>)
 800d85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d860:	4680      	mov	r8, r0
 800d862:	4689      	mov	r9, r1
 800d864:	f7f2 fe30 	bl	80004c8 <__aeabi_dmul>
 800d868:	a35f      	add	r3, pc, #380	; (adr r3, 800d9e8 <__ieee754_log+0x320>)
 800d86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d86e:	f7f2 fc75 	bl	800015c <__adddf3>
 800d872:	4642      	mov	r2, r8
 800d874:	464b      	mov	r3, r9
 800d876:	f7f2 fe27 	bl	80004c8 <__aeabi_dmul>
 800d87a:	a35d      	add	r3, pc, #372	; (adr r3, 800d9f0 <__ieee754_log+0x328>)
 800d87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d880:	f7f2 fc6c 	bl	800015c <__adddf3>
 800d884:	4642      	mov	r2, r8
 800d886:	464b      	mov	r3, r9
 800d888:	f7f2 fe1e 	bl	80004c8 <__aeabi_dmul>
 800d88c:	a35a      	add	r3, pc, #360	; (adr r3, 800d9f8 <__ieee754_log+0x330>)
 800d88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d892:	f7f2 fc63 	bl	800015c <__adddf3>
 800d896:	4632      	mov	r2, r6
 800d898:	463b      	mov	r3, r7
 800d89a:	f7f2 fe15 	bl	80004c8 <__aeabi_dmul>
 800d89e:	a358      	add	r3, pc, #352	; (adr r3, 800da00 <__ieee754_log+0x338>)
 800d8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a4:	4606      	mov	r6, r0
 800d8a6:	460f      	mov	r7, r1
 800d8a8:	4640      	mov	r0, r8
 800d8aa:	4649      	mov	r1, r9
 800d8ac:	f7f2 fe0c 	bl	80004c8 <__aeabi_dmul>
 800d8b0:	a355      	add	r3, pc, #340	; (adr r3, 800da08 <__ieee754_log+0x340>)
 800d8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8b6:	f7f2 fc51 	bl	800015c <__adddf3>
 800d8ba:	4642      	mov	r2, r8
 800d8bc:	464b      	mov	r3, r9
 800d8be:	f7f2 fe03 	bl	80004c8 <__aeabi_dmul>
 800d8c2:	a353      	add	r3, pc, #332	; (adr r3, 800da10 <__ieee754_log+0x348>)
 800d8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c8:	f7f2 fc48 	bl	800015c <__adddf3>
 800d8cc:	4642      	mov	r2, r8
 800d8ce:	464b      	mov	r3, r9
 800d8d0:	f7f2 fdfa 	bl	80004c8 <__aeabi_dmul>
 800d8d4:	460b      	mov	r3, r1
 800d8d6:	4602      	mov	r2, r0
 800d8d8:	4639      	mov	r1, r7
 800d8da:	4630      	mov	r0, r6
 800d8dc:	f7f2 fc3e 	bl	800015c <__adddf3>
 800d8e0:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800d8e4:	9b05      	ldr	r3, [sp, #20]
 800d8e6:	3551      	adds	r5, #81	; 0x51
 800d8e8:	431d      	orrs	r5, r3
 800d8ea:	2d00      	cmp	r5, #0
 800d8ec:	4680      	mov	r8, r0
 800d8ee:	4689      	mov	r9, r1
 800d8f0:	dd48      	ble.n	800d984 <__ieee754_log+0x2bc>
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	4b4c      	ldr	r3, [pc, #304]	; (800da28 <__ieee754_log+0x360>)
 800d8f6:	4650      	mov	r0, sl
 800d8f8:	4659      	mov	r1, fp
 800d8fa:	f7f2 fde5 	bl	80004c8 <__aeabi_dmul>
 800d8fe:	4652      	mov	r2, sl
 800d900:	465b      	mov	r3, fp
 800d902:	f7f2 fde1 	bl	80004c8 <__aeabi_dmul>
 800d906:	4602      	mov	r2, r0
 800d908:	460b      	mov	r3, r1
 800d90a:	4606      	mov	r6, r0
 800d90c:	460f      	mov	r7, r1
 800d90e:	4640      	mov	r0, r8
 800d910:	4649      	mov	r1, r9
 800d912:	f7f2 fc23 	bl	800015c <__adddf3>
 800d916:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d91a:	f7f2 fdd5 	bl	80004c8 <__aeabi_dmul>
 800d91e:	4680      	mov	r8, r0
 800d920:	4689      	mov	r9, r1
 800d922:	b964      	cbnz	r4, 800d93e <__ieee754_log+0x276>
 800d924:	4602      	mov	r2, r0
 800d926:	460b      	mov	r3, r1
 800d928:	4630      	mov	r0, r6
 800d92a:	4639      	mov	r1, r7
 800d92c:	f7f2 fc14 	bl	8000158 <__aeabi_dsub>
 800d930:	4602      	mov	r2, r0
 800d932:	460b      	mov	r3, r1
 800d934:	4650      	mov	r0, sl
 800d936:	4659      	mov	r1, fp
 800d938:	f7f2 fc0e 	bl	8000158 <__aeabi_dsub>
 800d93c:	e6d7      	b.n	800d6ee <__ieee754_log+0x26>
 800d93e:	a322      	add	r3, pc, #136	; (adr r3, 800d9c8 <__ieee754_log+0x300>)
 800d940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d944:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d948:	f7f2 fdbe 	bl	80004c8 <__aeabi_dmul>
 800d94c:	a320      	add	r3, pc, #128	; (adr r3, 800d9d0 <__ieee754_log+0x308>)
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	4604      	mov	r4, r0
 800d954:	460d      	mov	r5, r1
 800d956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d95a:	f7f2 fdb5 	bl	80004c8 <__aeabi_dmul>
 800d95e:	4642      	mov	r2, r8
 800d960:	464b      	mov	r3, r9
 800d962:	f7f2 fbfb 	bl	800015c <__adddf3>
 800d966:	4602      	mov	r2, r0
 800d968:	460b      	mov	r3, r1
 800d96a:	4630      	mov	r0, r6
 800d96c:	4639      	mov	r1, r7
 800d96e:	f7f2 fbf3 	bl	8000158 <__aeabi_dsub>
 800d972:	4652      	mov	r2, sl
 800d974:	465b      	mov	r3, fp
 800d976:	f7f2 fbef 	bl	8000158 <__aeabi_dsub>
 800d97a:	4602      	mov	r2, r0
 800d97c:	460b      	mov	r3, r1
 800d97e:	4620      	mov	r0, r4
 800d980:	4629      	mov	r1, r5
 800d982:	e7d9      	b.n	800d938 <__ieee754_log+0x270>
 800d984:	4602      	mov	r2, r0
 800d986:	460b      	mov	r3, r1
 800d988:	4650      	mov	r0, sl
 800d98a:	4659      	mov	r1, fp
 800d98c:	f7f2 fbe4 	bl	8000158 <__aeabi_dsub>
 800d990:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d994:	f7f2 fd98 	bl	80004c8 <__aeabi_dmul>
 800d998:	4606      	mov	r6, r0
 800d99a:	460f      	mov	r7, r1
 800d99c:	2c00      	cmp	r4, #0
 800d99e:	f43f af23 	beq.w	800d7e8 <__ieee754_log+0x120>
 800d9a2:	a309      	add	r3, pc, #36	; (adr r3, 800d9c8 <__ieee754_log+0x300>)
 800d9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9ac:	f7f2 fd8c 	bl	80004c8 <__aeabi_dmul>
 800d9b0:	a307      	add	r3, pc, #28	; (adr r3, 800d9d0 <__ieee754_log+0x308>)
 800d9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	460d      	mov	r5, r1
 800d9ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9be:	e727      	b.n	800d810 <__ieee754_log+0x148>
 800d9c0:	2000      	movs	r0, #0
 800d9c2:	2100      	movs	r1, #0
 800d9c4:	e693      	b.n	800d6ee <__ieee754_log+0x26>
 800d9c6:	bf00      	nop
 800d9c8:	fee00000 	.word	0xfee00000
 800d9cc:	3fe62e42 	.word	0x3fe62e42
 800d9d0:	35793c76 	.word	0x35793c76
 800d9d4:	3dea39ef 	.word	0x3dea39ef
 800d9d8:	55555555 	.word	0x55555555
 800d9dc:	3fd55555 	.word	0x3fd55555
 800d9e0:	df3e5244 	.word	0xdf3e5244
 800d9e4:	3fc2f112 	.word	0x3fc2f112
 800d9e8:	96cb03de 	.word	0x96cb03de
 800d9ec:	3fc74664 	.word	0x3fc74664
 800d9f0:	94229359 	.word	0x94229359
 800d9f4:	3fd24924 	.word	0x3fd24924
 800d9f8:	55555593 	.word	0x55555593
 800d9fc:	3fe55555 	.word	0x3fe55555
 800da00:	d078c69f 	.word	0xd078c69f
 800da04:	3fc39a09 	.word	0x3fc39a09
 800da08:	1d8e78af 	.word	0x1d8e78af
 800da0c:	3fcc71c5 	.word	0x3fcc71c5
 800da10:	9997fa04 	.word	0x9997fa04
 800da14:	3fd99999 	.word	0x3fd99999
 800da18:	c3500000 	.word	0xc3500000
 800da1c:	43500000 	.word	0x43500000
 800da20:	7fefffff 	.word	0x7fefffff
 800da24:	3ff00000 	.word	0x3ff00000
 800da28:	3fe00000 	.word	0x3fe00000

0800da2c <nan>:
 800da2c:	2000      	movs	r0, #0
 800da2e:	4901      	ldr	r1, [pc, #4]	; (800da34 <nan+0x8>)
 800da30:	4770      	bx	lr
 800da32:	bf00      	nop
 800da34:	7ff80000 	.word	0x7ff80000

0800da38 <_init>:
 800da38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da3a:	bf00      	nop
 800da3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da3e:	bc08      	pop	{r3}
 800da40:	469e      	mov	lr, r3
 800da42:	4770      	bx	lr

0800da44 <_fini>:
 800da44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da46:	bf00      	nop
 800da48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da4a:	bc08      	pop	{r3}
 800da4c:	469e      	mov	lr, r3
 800da4e:	4770      	bx	lr
