

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug 24 15:17:03 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        test_fixed_latency
* Solution:       div3_v1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.178|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_94  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     280|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     165|
|Register         |        -|      -|     218|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     598|     746|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div3_chunk_fu_94  |lut_div3_chunk        |        0|      0|   14|   39|
    |operator_float_dibkb_U9   |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10  |operator_float_dicud  |        0|      0|  183|  131|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  380|  301|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_198_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_4_fu_325_p2             |     +    |      0|  0|  33|           1|          26|
    |new_exp_V_1_fu_208_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_192_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp3_fu_230_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_253_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_186_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_204_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_164_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_170_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_5_fu_265_p2              |   icmp   |      0|  0|  11|           8|           2|
    |sel_tmp2_demorgan_fu_220_p2  |    or    |      0|  0|   6|           1|           1|
    |new_exp_V_2_fu_212_p3        |  select  |      0|  0|   8|           1|           1|
    |p_Repl2_1_fu_270_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_438_p3          |  select  |      0|  0|  23|           1|          23|
    |shift_V_2_fu_235_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_241_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_258_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_156_p3  |  select  |      0|  0|   2|           1|           1|
    |xf_V_1_fu_319_p3             |  select  |      0|  0|  26|           1|          26|
    |xf_V_fu_304_p3               |  select  |      0|  0|  26|           1|          26|
    |sel_tmp2_fu_224_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_248_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 280|          65|         179|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |grp_lut_div3_chunk_fu_94_d_V     |   41|          8|    4|         32|
    |grp_lut_div3_chunk_fu_94_r_in_V  |   15|          3|    2|          6|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  165|         34|    7|         61|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  22|   0|   22|          0|
    |call_ret2_i_i_reg_600_0                |   4|   0|    4|          0|
    |call_ret3_i_i_reg_605_0                |   4|   0|    4|          0|
    |call_ret4_i_i_reg_610_0                |   4|   0|    4|          0|
    |call_ret5_i_i_reg_615_0                |   4|   0|    4|          0|
    |call_ret6_i_i_reg_620_0                |   4|   0|    4|          0|
    |d_chunk_V_reg_595                      |   2|   0|    4|          2|
    |grp_lut_div3_chunk_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_497                           |   1|   0|    1|          0|
    |new_exp_V_reg_461                      |   8|   0|    8|          0|
    |new_mant_V_1_reg_469                   |  23|   0|   23|          0|
    |p_Repl2_1_reg_524                      |   8|   0|    8|          0|
    |p_Repl2_2_reg_456                      |   1|   0|    1|          0|
    |p_Result_25_1_i_i_reg_570              |   4|   0|    4|          0|
    |p_Result_25_2_i_i_reg_575              |   4|   0|    4|          0|
    |p_Result_25_3_i_i_reg_580              |   4|   0|    4|          0|
    |p_Result_25_4_i_i_reg_585              |   4|   0|    4|          0|
    |p_Result_25_i_i_reg_565                |   4|   0|    4|          0|
    |p_Result_i_i_reg_560                   |   2|   0|    2|          0|
    |reg_117                                |   2|   0|    2|          0|
    |shift_V_1_reg_508                      |   8|   0|    8|          0|
    |shift_V_4_reg_513                      |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_476              |   2|   0|    8|          6|
    |shift_V_reg_503                        |   8|   0|    8|          0|
    |tmp_11_reg_549                         |  26|   0|   26|          0|
    |tmp_13_reg_590                         |   4|   0|    4|          0|
    |tmp_2_reg_544                          |  23|   0|   23|          0|
    |tmp_3_reg_483                          |   1|   0|    1|          0|
    |tmp_4_reg_491                          |   1|   0|    1|          0|
    |tmp_5_reg_519                          |   1|   0|    1|          0|
    |xf_V_reg_554                           |  26|   0|   26|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 218|   0|  226|          8|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div3 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

