// Seed: 3755256754
module module_0;
  id_1(
      1, id_2 - 1
  );
  wire id_3, id_4;
  wire id_5;
  assign module_1.id_13 = 0;
  wire id_6;
  uwire id_7, id_8, id_9;
  assign id_7 = 1'b0;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    output wand id_10
);
  specify
    (id_12 => id_13) = (id_3, id_7 << 1'b0);
    (id_14 => id_15) = (1'h0 : id_13  : 1);
  endspecify
  module_0 modCall_1 ();
  wire id_16, id_17;
endmodule
