I have tried to verify dual port ram by constrained random verification using System verilog based UVM where I also have extracted coverage metrics and checked for the functional correctness of the design
