Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 30 00:58:01 2018
| Host         : fabian running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   568 |
| Unused register locations in slices containing registers |  1054 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      4 |            3 |
|      6 |            4 |
|      8 |           29 |
|     10 |           22 |
|     12 |            6 |
|     14 |           11 |
|    16+ |          484 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5358 |          963 |
| No           | No                    | Yes                    |              84 |           11 |
| No           | Yes                   | No                     |            3860 |          648 |
| Yes          | No                    | No                     |           19982 |         3460 |
| Yes          | No                    | Yes                    |             120 |           14 |
| Yes          | Yes                   | No                     |            4814 |          667 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                     Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fcmp_32nsfYi_U6/doKmean_ap_fcmp_0_no_dsp_32_u/cluster_1_5_reg_20345[0]                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/inStream_V_keep_V_0_load_A                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/inStream_V_keep_V_0_load_B                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/outStream_V_keep_V_1_load_B                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/valref_dest_V0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/outStream_V_keep_V_1_load_A                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/c_1_reg_11065_reg[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                                         |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/results_addr_2_reg_101811                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                              |                                                                                                                                                                                                                                                                                         |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                  |                                                                                                                                                                                                                                                                                         |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/i_2_reg_101150                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/np_cluster_addr_reg_10157_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/idx_reg_54610                                                                                                                                                                                                                                      | design_1_i/doKmean_0/U0/idx_reg_5461                                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/i1_reg_53780                                                                                                                                                                                                                                       | design_1_i/doKmean_0/U0/ap_NS_fsm14699_out                                                                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                         | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                              | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_dup_reg                                                                                                                                                   |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                               | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[21][0]                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                             |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                       |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[6]_0[0]                                                                |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/doKmean_fdiv_32nstde_U40/doKmean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                                                                |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[7][0]                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      |                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                      | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/doKmean_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsqrt_32ng8j_U7/doKmean_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                                                                                                                           |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                     | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_33_reg_10953[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_196_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_128_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                                                                         |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                              |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_126_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_124_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_122_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_120_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_114_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_112_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                              |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_110_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_108_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_106_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_100_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                              |                                                                                                                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_193_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_191_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_189_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_187_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_98_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_96_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_94_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_92_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_86_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_84_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_80_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_49_reg_110480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_48_reg_110430                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                     |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          |                                                                                                                                                                                                                                                                                         |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                              |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8][0]                                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                             |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/ap_start0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                                                |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                       |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                       |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/results_U/doKmean_results_ram_U/i5_reg_5390_reg[0][0]                                                                                                                                                                                              | design_1_i/doKmean_0/U0/i5_reg_5390                                                                                                                                                                                                                                                     |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/ap_CS_fsm_state106                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0][0]   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0764265_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/i_1_reg_100880                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0                                                                                                                                                                                                                                                | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/SR[0]                                                                                                                                                                                                                                   |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55798197_out                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                                   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                   |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                                               |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                            |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                                               |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                         |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0_n_0                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0[0] |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/ap_CS_fsm_state108                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                   |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                  |                                                                                                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                                                   |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                                                       |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                             |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/ap_NS_fsm14696_out                                                                                                                                                                                                                                              |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                                     |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_50_reg_110700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state22                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state422                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state682                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state442                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state462                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state482                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state502                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state522                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state542                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state562                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state582                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state602                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state62                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state622                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state642                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state662                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state222                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state42                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state402                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state382                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state362                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state342                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state322                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state122                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state162                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state142                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state302                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state282                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state262                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state182                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state242                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state202                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           |                                                                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0494667_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                             |                                                                                                                                                                                                                                                                                         |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state102                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state962                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state942                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state702                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_4666_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state802                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state722                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state742                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state762                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state782                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state822                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state82                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state842                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state862                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state882                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state902                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state922                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/ap_enable_reg_pp0_iter11                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/tmp_297_reg_101970                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_92_reg_115010                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_82_reg_11376[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_4240_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_88_reg_114510                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_90_reg_114760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_86_reg_114260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_72_reg_112510                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_52_reg_110860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_64_reg_111710                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_66_reg_111910                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_62_reg_11151[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_60_reg_111310                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_58_reg_11116[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_68_reg_11211[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_70_reg_112310                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_84_reg_114010                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_74_reg_112760                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_94_reg_11526[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_76_reg_113010                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_56_reg_11106[9]_i_1_n_6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_78_reg_113260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_80_reg_113510                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_4244_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_49_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                             |                                                                                                                                                                                                                                                                                         |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                                                             |                6 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/ap_NS_fsm1280_out                                                                                                                                                                                                                                               |                6 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/doKmean_fdiv_32nstde_U40/doKmean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                                                                |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/doKmean_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                                                              |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsqrt_32ng8j_U7/doKmean_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                                                                                                                           |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                        |                                                                                                                                                                                                                                                                                         |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                4 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |                6 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                          | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[22][0]                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                5 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/doKmean_sitofp_32udo_U41/doKmean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                                      |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                              |               10 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                  |               12 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                               |                                                                                                                                                                                                                                                                                         |                4 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0494669_out                                                                                                                                                                                                                                      | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                                                  |               14 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_102_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               12 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_1_reg_102421                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                                     | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/rdata_data[31]_i_1_n_6                                                                                                                                                                                                                 |                6 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/tmp_338_reg_10373[8]_i_1_n_6                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               12 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_104_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_90_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_88_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_116_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               12 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_118_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_78_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_76_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               14 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_181_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_183_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_185_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               14 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_48_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_50_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_51_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_52_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_75_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_addr_reg_102170                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                7 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_73_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_71_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                9 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_69_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/tmp_332_reg_10348[8]_i_1_n_6                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               13 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                         |                4 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                4 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                  |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                         |                5 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57680                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57570                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57790                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57900                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58010                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_586733                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58120                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58170                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58220                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58270                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58320                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58370                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58420                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_586745                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               21 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58470                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58620                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58570                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58520                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5806                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5795                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5784                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5773                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5751                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56951                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/inStream_V_data_V_0_load_B                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5653                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5659[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56660                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5671                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56770                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5683                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5702[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5718[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56890                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5762                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5695[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57080                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57130                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57240                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5729                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57350                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5740                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57460                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56480                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/grp_fu_10958_p0156_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/p_133_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/p_131_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/p_129_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/p_0_in11_out                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/doKmean_CRTL_BUS_s_axi_U/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                            |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/grp_fu_10958_p1135_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                     |                                                                                                                                                                                                                                                                                         |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |               32 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                 |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                   |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we01577_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0574_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0370_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we036119_out                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we035117_out                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we029105_out                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we028103_out                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                         |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we02291_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we02189_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we01679_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_58670                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we014                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0472_out                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111300                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_110840                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_110910                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111070                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111140                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/p_38_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113970                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_112130                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_112310                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_112490                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_112670                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_112830                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113000                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113170                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113340                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113510                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113670                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113730                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113790                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113850                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_113910                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5635                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114040                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114100                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114200                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114450                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114500                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114570                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114720                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_114770                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state32                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1010                                                                                                                                                                                                        | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fcmp_32nsfYi_U6/doKmean_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                                                                                                             |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1015                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/outStream_V_data_V_1_load_B                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/outStream_V_data_V_1_load_A                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/inStream_V_data_V_0_payload_A[31]_i_1_n_6                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111760                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56120                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5604[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5597[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111370                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55793184_out                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5617                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5623[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55792182_out                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5579[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55860                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5591                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5573                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_56300                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55680                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111950                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5562                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5555                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55500                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5544                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                         |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5641[31]_i_1_n_6                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                         |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111530                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_111600                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1011                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               20 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1013                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1021                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               21 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1020                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1019                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1023                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1024                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               21 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1017                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1016                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1012                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               12 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1027                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               19 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1014                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               11 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1018                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1025                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               22 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1028                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               14 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                            |                                                                                                                                                                                                                                                                                         |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1026                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               20 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                             |                7 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                 |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |                7 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                          |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |                9 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                     |               11 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                     |               16 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_state1022                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                         |               17 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                              |                6 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                         |                5 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                                    |               13 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |               14 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                          |                                                                                                                                                                                                                                                                                         |                5 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                         |                7 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               11 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                   |                8 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               12 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |               10 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                   |                7 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                              | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |               10 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                |                6 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                    |                7 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22]                                                                                             |               10 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                                         |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                         |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               10 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                              |               13 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                                                       |               10 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                               |               10 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               13 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/p_68_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |               21 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                    |               15 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_110600                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_64_reg_112010                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_58_reg_111410                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               25 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_62_reg_111810                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               14 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_68_reg_112410                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57182                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_57022                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_55794186_out                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               13 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_109720                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               12 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_109940                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               33 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_110160                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/reg_110380                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                         |               17 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                          |               16 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                      |               23 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                         |               21 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               10 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                         |               13 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                         |                                                                                                                                                                                                                                                                                         |               16 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/np_cluster_U/doKmean_np_cluster_ram_U/WEBWE[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                         |               35 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_70_reg_112610                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               22 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_72_reg_112860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               22 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_74_reg_113110                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               27 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_76_reg_113360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               43 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_78_reg_113610                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               30 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_82_reg_114110                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               29 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_84_reg_114360                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               50 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_86_reg_114610                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               20 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_88_reg_114860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               28 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/new_centroids_load_90_reg_115110                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                         |               32 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0544241_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               20 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/we0564245_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                         |               24 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5702241_out                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               25 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/doKmean_0/U0/reg_5718237_out                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |               21 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            | design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                                   |              415 |           2556 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                         |              982 |           5464 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


