{"vcs1":{"timestamp_begin":1680389581.856724544, "rt":0.75, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680389582.643425252, "rt":1.16, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1680389583.822767211, "rt":0.47, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680389581.571400602}
{"VCS_COMP_START_TIME": 1680389581.571400602}
{"VCS_COMP_END_TIME": 1680389586.384204172}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339572}}
{"stitch_vcselab": {"peak_mem": 239012}}
