{"sha": "2fae724a1e13e63c996dd23b3885be99fe0fea5d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmZhZTcyNGExZTEzZTYzYzk5NmRkMjNiMzg4NWJlOTlmZTBmZWE1ZA==", "commit": {"author": {"name": "Wilco Dijkstra", "email": "wdijkstr@arm.com", "date": "2017-05-04T17:05:28Z"}, "committer": {"name": "Wilco Dijkstra", "email": "wilco@gcc.gnu.org", "date": "2017-05-04T17:05:28Z"}, "message": "All cores which add a cpu_addrcost_table use a non-zero value for HI and TI...\n\nAll cores which add a cpu_addrcost_table use a non-zero value for\nHI and TI mode shifts (a non-zero value for general indexing also\napplies to all shifts).  Given this, it makes no sense to use a\ndifferent setting in generic_addrcost_table.  So change it so that\nall supported cores, including -mcpu=generic, now generate the same:\n\nint f(short *p, short *q, long x) { return p[x] + q[x]; }\n\n        lsl     x2, x2, 1\n        ldrsh   w3, [x0, x2]\n        ldrsh   w0, [x1, x2]\n        add     w0, w3, w0\n        ret\n\n    gcc/\n\t* config/aarch64/aarch64.c (generic_addrcost_table):\n\tChange HI/TI mode setting.\n\nFrom-SVN: r247606", "tree": {"sha": "d0b14a0c36f6aa1aa9e3d1f363e98485143d487e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d0b14a0c36f6aa1aa9e3d1f363e98485143d487e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2fae724a1e13e63c996dd23b3885be99fe0fea5d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2fae724a1e13e63c996dd23b3885be99fe0fea5d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2fae724a1e13e63c996dd23b3885be99fe0fea5d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2fae724a1e13e63c996dd23b3885be99fe0fea5d/comments", "author": null, "committer": null, "parents": [{"sha": "8eef60973dd0f6a2d791fa6a3ae8ab2201b08c10", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8eef60973dd0f6a2d791fa6a3ae8ab2201b08c10", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8eef60973dd0f6a2d791fa6a3ae8ab2201b08c10"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "b344a90a484fb73c70337af7123b53d5294964a9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2fae724a1e13e63c996dd23b3885be99fe0fea5d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2fae724a1e13e63c996dd23b3885be99fe0fea5d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2fae724a1e13e63c996dd23b3885be99fe0fea5d", "patch": "@@ -1,3 +1,8 @@\n+2017-05-04  Wilco Dijkstra  <wdijkstr@arm.com>\n+\n+\t* config/aarch64/aarch64.c (generic_addrcost_table):\n+\tChange HI/TI mode setting.\n+\n 2017-05-04  Martin Jambor  <mjambor@suse.cz>\n \n \tPR tree-optimization/80622"}, {"sha": "ee056c6fe6802ee978c67ed7877f0d4c18b75752", "filename": "gcc/config/aarch64/aarch64.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2fae724a1e13e63c996dd23b3885be99fe0fea5d/gcc%2Fconfig%2Faarch64%2Faarch64.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2fae724a1e13e63c996dd23b3885be99fe0fea5d/gcc%2Fconfig%2Faarch64%2Faarch64.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.c?ref=2fae724a1e13e63c996dd23b3885be99fe0fea5d", "patch": "@@ -193,10 +193,10 @@ static const struct aarch64_flag_desc aarch64_tuning_flags[] =\n static const struct cpu_addrcost_table generic_addrcost_table =\n {\n     {\n-      0, /* hi  */\n+      1, /* hi  */\n       0, /* si  */\n       0, /* di  */\n-      0, /* ti  */\n+      1, /* ti  */\n     },\n   0, /* pre_modify  */\n   0, /* post_modify  */"}]}