# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile F:/Marco/Desktop/ENSC350FP/Exu/Simulation/Exu.mpf
# Loading project Exu
do TimingLogicUnit.do
