// Seed: 651006018
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2 == id_6;
  module_0(
      id_2, id_1, id_2
  );
endmodule
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    output wor id_3,
    output uwire id_4,
    input wire module_2,
    input wand id_6
);
  wire id_8;
endmodule
module module_3 (
    output uwire id_0,
    input  wand  id_1,
    output wand  id_2,
    output wand  id_3,
    output tri0  id_4
);
  assign id_2 = 1;
  module_2(
      id_1, id_1, id_1, id_3, id_3, id_1, id_1
  );
endmodule
