#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 14 23:51:04 2022
# Process ID: 21240
# Current directory: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/vivado.log
# Journal file: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1\vivado.jou
# Running On: LAPTOP-RUL95I59, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16946 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./src/*.sv ]
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.004 ; gain = 0.000
# read_verilog  [ glob ./src/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/fifo_generator_0/fifo_generator_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/blk_mem_gen_vga/blk_mem_gen_vga.xci
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_vga/blk_mem_gen_vga.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_vga'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem.xci
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_filesystem'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/blk_mem_gen_2/blk_mem_gen_2.xci
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_2/blk_mem_gen_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_2'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_2/blk_mem_gen_2.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/blk_mem_gen_vga/blk_mem_gen_vga.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Vivado 12-13651] The IP file 'C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/ip/fifo_generator_0/fifo_generator_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo_generator_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1638.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 1535 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 1536 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 512 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 511 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (0#1) [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:74]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[11] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[11] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[11] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[10] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[9] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[8] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[7] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[10] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[9] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[8] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[7] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[6] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[10] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[9] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[8] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[7] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[6] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[10] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[9] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[8] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[7] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[6] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_FULL in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[10] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[9] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[8] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[7] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[6] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[5] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[4] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[3] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[2] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[1] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR[0] in module wr_pf_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[10] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[9] in module wr_status_flags_ss is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1947.500 ; gain = 309.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1947.500 ; gain = 309.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1947.500 ; gain = 309.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1947.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1967.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1967.660 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |     5|
|3     |LUT2     |    26|
|4     |LUT3     |     5|
|5     |LUT4     |    42|
|6     |LUT5     |     7|
|7     |LUT6     |    17|
|8     |MUXCY    |    24|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    70|
|11    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 482 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1967.660 ; gain = 309.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1967.660 ; gain = 329.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1967.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1967.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

Synth Design complete, checksum: 166ba4fc
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1967.660 ; gain = 329.656
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 1967.660 ; gain = 329.656
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/extract_directory_data.sv:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1967.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_transmitter_clk_wiz' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/clk_wiz_transmitter_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 28.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 114 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_transmitter_clk_wiz' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/clk_wiz_transmitter_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/vga_display.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sprite' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sprite.sv:8]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter HEIGHT bound to: 8 - type: integer 
	Parameter SCALE_X bound to: 8 - type: integer 
	Parameter SCALE_Y bound to: 8 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter CORDW bound to: 16 - type: integer 
	Parameter ADDRW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sprite.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'sprite' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sprite.sv:8]
INFO: [Synth 8-6157] synthesizing module 'display_720p' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/display_720p.sv:8]
	Parameter CORDW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_720p' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/display_720p.sv:8]
INFO: [Synth 8-6157] synthesizing module 'rom_sync' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/rom_sync.sv:8]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter INIT_F bound to: font_unscii_8x8_latin_uc.mem - type: string 
INFO: [Synth 8-251] Creating rom_sync from init file 'font_unscii_8x8_latin_uc.mem'. [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/rom_sync.sv:23]
INFO: [Synth 8-3876] $readmem data file 'font_unscii_8x8_latin_uc.mem' is read successfully [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/rom_sync.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'rom_sync' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/rom_sync.sv:8]
INFO: [Synth 8-6157] synthesizing module 'starfield' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/starfield.sv:8]
	Parameter INC bound to: -1 - type: integer 
	Parameter SEED bound to: 21'b010011010100110101001 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/lfsr.sv:10]
	Parameter LEN bound to: 21 - type: integer 
	Parameter TAPS bound to: 21'b101000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/lfsr.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'starfield' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/starfield.sv:8]
INFO: [Synth 8-6157] synthesizing module 'starfield__parameterized0' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/starfield.sv:8]
	Parameter INC bound to: -2 - type: integer 
	Parameter SEED bound to: 21'b010101001101010011010 
INFO: [Synth 8-6155] done synthesizing module 'starfield__parameterized0' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/starfield.sv:8]
INFO: [Synth 8-6157] synthesizing module 'starfield__parameterized1' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/starfield.sv:8]
	Parameter INC bound to: -4 - type: integer 
	Parameter MASK bound to: 21'b000000000011111111111 
INFO: [Synth 8-6155] done synthesizing module 'starfield__parameterized1' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/starfield.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/vga_display.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sd_state_machine' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_state_machine.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sd_controller' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_controller.sv:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_controller.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'sd_controller' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_controller.sv:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_state_machine.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'sd_state_machine' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_state_machine.sv:4]
INFO: [Synth 8-6157] synthesizing module 'extract_directory_data' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/extract_directory_data.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/extract_directory_data.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'extract_directory_data' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/extract_directory_data.sv:5]
INFO: [Synth 8-6157] synthesizing module 'sd_card_addressor' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_card_addressor.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_card_addressor.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'sd_card_addressor' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_card_addressor.sv:5]
INFO: [Synth 8-6157] synthesizing module 'filesystem' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/filesystem.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filesystem' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/filesystem.sv:4]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_filesystem' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_filesystem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_filesystem' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_filesystem_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_filesystem' is unconnected for instance 'directory_bram' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:219]
WARNING: [Synth 8-7023] instance 'directory_bram' of module 'blk_mem_gen_filesystem' has 10 connections declared, but only 9 given [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:219]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_vga' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_vga_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_vga' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_vga_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_vga' is unconnected for instance 'bmg_vga' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:223]
WARNING: [Synth 8-7023] instance 'bmg_vga' of module 'blk_mem_gen_vga' has 10 connections declared, but only 9 given [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:223]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/seven_segment_controller.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/seven_segment_controller.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/fifo_generator_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/fifo_generator_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_0' is unconnected for instance 'bmg_fifo_ready' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:239]
WARNING: [Synth 8-7023] instance 'bmg_fifo_ready' of module 'blk_mem_gen_0' has 10 connections declared, but only 9 given [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:239]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_0' is unconnected for instance 'bmg_frame_ready' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:244]
WARNING: [Synth 8-7023] instance 'bmg_frame_ready' of module 'blk_mem_gen_0' has 10 connections declared, but only 9 given [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:244]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/.Xil/Vivado-21240-LAPTOP-RUL95I59/realtime/blk_mem_gen_2_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'blk_mem_gen_2' is unconnected for instance 'bmg_fifo_dout' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:249]
WARNING: [Synth 8-7023] instance 'bmg_fifo_dout' of module 'blk_mem_gen_2' has 10 connections declared, but only 9 given [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:249]
INFO: [Synth 8-6157] synthesizing module 'frame_assembly' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/frame_assembly.sv:4]
INFO: [Synth 8-6157] synthesizing module 'biphase' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/biphase.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'biphase' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/biphase.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'frame_assembly' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/frame_assembly.sv:4]
WARNING: [Synth 8-689] width (22) of port connection 'din' does not match port width (20) of module 'frame_assembly' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:258]
WARNING: [Synth 8-689] width (12) of port connection 'count' does not match port width (11) of module 'frame_assembly' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:258]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element cluster_byte_count_reg was removed.  [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/extract_directory_data.sv:31]
WARNING: [Synth 8-6014] Unused sequential element new_cluster_data_reg was removed.  [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/sd_card_addressor.sv:123]
WARNING: [Synth 8-6014] Unused sequential element partitionoffset_reg was removed.  [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/filesystem.sv:37]
WARNING: [Synth 8-6014] Unused sequential element old_cluster_offset_reg was removed.  [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/filesystem.sv:49]
WARNING: [Synth 8-6014] Unused sequential element sd_busy_reg was removed.  [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:280]
WARNING: [Synth 8-6014] Unused sequential element valid_directory_reg was removed.  [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/top_level.sv:282]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-7129] Port sd_cd in module sd_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_clk in module sd_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnd in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnu in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1967.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1967.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1967.660 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1967.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: sd_dat[1].
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fif0'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fif0'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bmg_fifo_ready'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bmg_fifo_ready'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bmg_frame_ready'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bmg_frame_ready'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_vga/blk_mem_gen_vga/blk_mem_gen_vga_in_context.xdc] for cell 'bmg_vga'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_vga/blk_mem_gen_vga/blk_mem_gen_vga_in_context.xdc] for cell 'bmg_vga'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem/blk_mem_gen_filesystem_in_context.xdc] for cell 'directory_bram'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem/blk_mem_gen_filesystem_in_context.xdc] for cell 'directory_bram'
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'bmg_fifo_dout'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'bmg_fifo_dout'
Parsing XDC File [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/xdc/top_level.xdc]
Finished Parsing XDC File [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2042.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2042.465 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bmg_vga' at clock pin 'clkb' is different from the actual clock period '12.857', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fif0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bmg_fifo_ready. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bmg_frame_ready. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bmg_vga. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for directory_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bmg_fifo_dout. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sprite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_state_machine'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'extract_directory_data'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_addressor'
INFO: [Synth 8-802] inferred FSM for state register 'subframestate_reg' in module 'frame_assembly'
INFO: [Synth 8-802] inferred FSM for state register 'channel_state_reg' in module 'frame_assembly'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 | 00000000000000000000000000000000
                   START |                         00000010 | 00000000000000000000000000000001
               AWAIT_DMA |                         00000100 | 00000000000000000000000000000010
                READ_MEM |                         00001000 | 00000000000000000000000000000011
               AWAIT_POS |                         00010000 | 00000000000000000000000000000100
                    DRAW |                         00100000 | 00000000000000000000000000000101
               NEXT_LINE |                         01000000 | 00000000000000000000000000000110
                    DONE |                         10000000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sprite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 | 00000000000000000000000000000000
                    WAIT |                              010 | 00000000000000000000000000000001
                 PLAYING |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sd_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 | 00000000000000000000000000000000
              SONG_TITLE |                              010 | 00000000000000000000000000000001
                 CLUSTER |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'extract_directory_data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WAITING |                                0 | 00000000000000000000000000000000
                 READING |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_addressor'
WARNING: [Synth 8-327] inferring latch for variable 'biphaseout_reg' [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/src/biphase.sv:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
*
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'channel_state_reg' using encoding 'sequential' in module 'frame_assembly'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PREAMBLE |                              000 | 00000000000000000000000000000000
                     AUX |                              001 | 00000000000000000000000000000001
                    DATA |                              010 | 00000000000000000000000000000010
                   VALID |                              011 | 00000000000000000000000000000011
                    USER |                              100 | 00000000000000000000000000000100
                 CHANNEL |                              101 | 00000000000000000000000000000101
                  PARITY |                              110 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subframestate_reg' using encoding 'sequential' in module 'frame_assembly'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              001 | 00000000000000000000000000000000
                TRANSMIT |                              010 | 00000000000000000000000000000010
             END_OF_READ |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_level'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 27    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   21 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 73    
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input     21 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               80 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 4     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 73    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 59    
+---Multipliers : 
	               2x32  Multipliers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 6     
	   6 Input   24 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 9     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	  20 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 15    
	  15 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 90    
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 13    
	  15 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 29    
	   7 Input    3 Bit        Muxes := 73    
	  20 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	  20 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 134   
	   7 Input    1 Bit        Muxes := 91    
	  20 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 27    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-7129] Port sd_cd in module sd_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_clk in module sd_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnd in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnu in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[79] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[78] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[71] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[70] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[63] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[62] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[55] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[54] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[47] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[46] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[39] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[38] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[31] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[30] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[23] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[22] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[15] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[14] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[7] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port titles[6] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (mybiphase/biphaseout_reg) is unused and will be removed from module frame_assembly.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|rom_sync    | data_reg          | 512x8         | Block RAM      | 
|vga_display | font_rom/data_reg | 512x8         | Block RAM      | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance screen_selection_display/font_rom/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | screen_selection_display/sf3/lsfr_sf/sreg_reg[7] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |blk_mem_gen_filesystem |         1|
|2     |blk_mem_gen_vga        |         1|
|3     |fifo_generator_0       |         1|
|4     |blk_mem_gen_0          |         2|
|5     |blk_mem_gen_2          |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |blk_mem_gen            |     1|
|2     |blk_mem_gen_0          |     1|
|3     |blk_mem_gen            |     1|
|4     |blk_mem_gen_filesystem |     1|
|5     |blk_mem_gen_vga        |     1|
|6     |fifo_generator         |     1|
|7     |BUFG                   |     5|
|8     |CARRY4                 |   175|
|9     |LUT1                   |   239|
|10    |LUT2                   |   308|
|11    |LUT3                   |   295|
|12    |LUT4                   |   227|
|13    |LUT5                   |   265|
|14    |LUT6                   |   414|
|15    |MMCME2_ADV             |     1|
|16    |MUXF7                  |    11|
|17    |RAMB18E1               |     1|
|18    |SRL16E                 |     2|
|19    |FDRE                   |  1121|
|20    |FDSE                   |   197|
|21    |IBUF                   |     6|
|22    |OBUF                   |    58|
|23    |OBUFT                  |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2042.465 ; gain = 74.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2042.465 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2042.465 ; gain = 74.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem.dcp' for cell 'directory_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_vga/blk_mem_gen_vga.dcp' for cell 'bmg_vga'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fif0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bmg_fifo_ready'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'bmg_fifo_dout'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2042.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fif0/U0'
Finished Parsing XDC File [c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fif0/U0'
Parsing XDC File [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/xdc/top_level.xdc]
Finished Parsing XDC File [C:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_vga/blk_mem_gen_vga.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/vga_integration.gen/sources_1/ip/blk_mem_gen_filesystem/blk_mem_gen_filesystem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/playing_debug.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2042.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6022d0b9
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2042.465 ; gain = 74.805
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2042.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.609 ; gain = 27.395

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14eada8e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2102.609 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter screen_selection_display/display_inst/y[15]_i_1 into driver instance screen_selection_display/display_inst/x[15]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bff31db3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 2374.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce5cd335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 2374.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a2f10bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 2374.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a2f10bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2374.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12a2f10bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.692 . Memory (MB): peak = 2374.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a2f10bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 2374.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               1  |                                             10  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2374.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f916a821

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.868 . Memory (MB): peak = 2374.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 18
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: f126bab6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2510.891 ; gain = 0.000
Ending Power Optimization Task | Checksum: f126bab6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.891 ; gain = 136.121

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 107ef799a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2510.891 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 107ef799a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.891 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.891 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 107ef799a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2510.891 ; gain = 435.676
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9b601eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2510.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a95edbd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e86ab7f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e86ab7f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e86ab7f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f17fb4a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11e622fde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11e622fde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2510.891 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17b44c7aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 20f02654d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20f02654d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1deb4115f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e6a3ec5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1804b1f61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15a93e21b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 178fbd2a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 102bc3669

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b7433222

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b7433222

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a9ac0b29

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.266 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c5203311

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 883ed522

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: a9ac0b29

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.266. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11b41932d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.891 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11b41932d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b41932d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11b41932d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 11b41932d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2510.891 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 149aa5a50

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000
Ending Placer Task | Checksum: 786e2496

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.891 ; gain = 0.000
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 22c54fc7 ConstDB: 0 ShapeSum: 55a8d4cf RouteDB: 0
Post Restoration Checksum: NetGraph: f892d94d NumContArr: 3fc2de5c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13855b7a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13855b7a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13855b7a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2510.891 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d5294b3a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.328  | TNS=0.000  | WHS=-0.364 | THS=-56.619|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2584
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2584
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a032298f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a032298f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1f8b5d349

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2976302e4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f5876f48

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1f5876f48

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 178e4d343

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.267  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 178e4d343

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 178e4d343

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 178e4d343

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f3a30da0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.267  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2176edc15

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2176edc15

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.315141 %
  Global Horizontal Routing Utilization  = 0.384413 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 211676633

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 211676633

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21b5b30f3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2510.891 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.267  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 16469de0a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2510.891 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2510.891 ; gain = 0.000
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 2510.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file c:/Users/Louis Martinez/Documents/MIT/Fall 2022/6.205/project/optical_project/fpga1/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_verilog -force $outputDir/cpu_impl_netlist.v -mode timesim -sdf_anno true
# write_bitstream -force $outputDir/out.bit
Command: write_bitstream -force obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, and fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2627.750 ; gain = 116.859
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 23:54:27 2022...
