0.7
2020.2
Jul 28 2021
13:32:51
C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sim_1/new/Lab4_3_partA_tb.v,1634258572,verilog,,,,Lab4_3_partA_tb,,,,,,,,
C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Circuit_A_verilog.v,1634258044,verilog,,C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Comparator_verilog.v,,Circuit_A_verilog,,,,,,,,
C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Comparator_verilog.v,1634258748,verilog,,C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Lab4_3_partA_verilog.v,,Comparator_verilog,,,,,,,,
C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Lab4_3_partA_verilog.v,1634258400,verilog,,C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/MUX_2_1_verilog.v,,Lab4_3_partA_verilog,,,,,,,,
C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/MUX_2_1_verilog.v,1634257361,verilog,,C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sim_1/new/Lab4_3_partA_tb.v,,MUX_2_1_verilog,,,,,,,,
