{"vcs1":{"timestamp_begin":1682185900.479813745, "rt":0.38, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1682185900.919122496, "rt":0.43, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682185901.403904871, "rt":0.22, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682185900.209153878}
{"VCS_COMP_START_TIME": 1682185900.209153878}
{"VCS_COMP_END_TIME": 1682185901.690496218}
{"VCS_USER_OPTIONS": "+lint=all -sverilog test.sv library.sv"}
{"vcs1": {"peak_mem": 336968}}
{"stitch_vcselab": {"peak_mem": 222604}}
