Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Reading design: cpu_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : cpu_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\instruction_memory.v" into library work
Parsing module <instruction_memory>.
Analyzing Verilog file "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\data_memory.v" into library work
Parsing module <data_memory>.
Analyzing Verilog file "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" into library work
Parsing module <cpu>.
Analyzing Verilog file "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu_top.v" into library work
Parsing module <cpu_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_top>.

Elaborating module <data_memory>.
Reading initialization file \"data_memory.txt\".
WARNING:HDLCompiler:1670 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\data_memory.v" Line 29: Signal <data_mem> in initial block is partially initialized.

Elaborating module <instruction_memory>.
Reading initialization file \"instructions.txt\".
WARNING:HDLCompiler:1670 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\instruction_memory.v" Line 28: Signal <instructions> in initial block is partially initialized.

Elaborating module <cpu>.
WARNING:HDLCompiler:413 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 129: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:462 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 135: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 137: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 141: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 142: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 143: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 144: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 145: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 146: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 147: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 148: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 149: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 150: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 151: Signal <gr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 153: Signal <gr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 156: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 157: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 158: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 159: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 160: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 161: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 162: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 163: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 164: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 165: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 166: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 167: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 168: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 169: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 170: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 171: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 172: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 173: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 174: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 175: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 176: Signal <id_ir> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 178: Signal <gr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 181: Signal <gr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
ERROR:HDLCompiler:1128 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 135: Assignment under multiple single edges is not supported for synthesis
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1128"
Module cpu remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "E:\meng\University\finalSectionOfGrade3\CaseStudyforEmbeddedSystemArchitectureDesign\experiments\project\pipeline_cpu\cpu.v" Line 51: Empty module <cpu> remains a black box.
--> 

Total memory usage is 219756 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    0 (   0 filtered)

