
istflow -prj "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer_Reveal.rvl" -design "POP_timer_POP_timers_AX2.rvp" 
-- all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v' (VERI-1482)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1): INFO: compiling module 'TinyFPGA_A2' (VERI-1018)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(123): INFO: elaborating module 'TinyFPGA_A2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v(45): INFO: elaborating module 'clocks_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(82): INFO: elaborating module 'POPtimers_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(26): INFO: elaborating module 'slow_clock_pulse_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(43): INFO: elaborating module 'quad_state_machine_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v(94): INFO: elaborating module 'DebugPLL_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v(25): INFO: elaborating module 'count_n_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_3' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_4' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_5' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_6' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_7' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_8' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_9' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_10' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_11' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(37): INFO: elaborating module 'countupdownpreload_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(37): INFO: elaborating module 'countupdownpreload_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(57): INFO: elaborating module 'single_period_pulse_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(57): INFO: elaborating module 'single_period_pulse_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_3' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_4' (VERI-9000)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="3"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/Program Files/Lattice/diamond/3.12/tcltk/bin/tclsh" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/POP_timer_Reveal_generate.tcl".
all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/POP_timer_Reveal/tinyfpga_a2_la0_bb.v'
all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1,8-1,19) (VERI-1018) compiling module &apos;TinyFPGA_A2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1,1-123,10) (VERI-9000) elaborating module &apos;TinyFPGA_A2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v(13,1-45,11) (VERI-9000) elaborating module &apos;clocks_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(1,1-82,10) (VERI-9000) elaborating module &apos;POPtimers_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(4,1-26,11) (VERI-9000) elaborating module &apos;slow_clock_pulse_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(30,2-43,10) (VERI-9000) elaborating module &apos;quad_state_machine_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v(8,1-94,10) (VERI-9000) elaborating module &apos;DebugPLL_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v(2,1-25,11) (VERI-9000) elaborating module &apos;count_n_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_3&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_4&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_5&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_6&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_7&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_8&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_9&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_10&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_11&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(2,1-37,10) (VERI-9000) elaborating module &apos;countupdownpreload_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(2,1-37,10) (VERI-9000) elaborating module &apos;countupdownpreload_uniq_2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(40,1-57,10) (VERI-9000) elaborating module &apos;single_period_pulse_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="40"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(40,1-57,10) (VERI-9000) elaborating module &apos;single_period_pulse_uniq_2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="40"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module &apos;d_flip_flop_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="60"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module &apos;d_flip_flop_uniq_2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="60"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module &apos;d_flip_flop_uniq_3&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="60"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(60,1-72,10) (VERI-9000) elaborating module &apos;d_flip_flop_uniq_4&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="60"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_rvl.v'
Lpf file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.lpf' is updated.

synthesis -f "POP_timer_POP_timers_AX2_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sat Feb 26 21:05:04 2022


Command Line:  synthesis -f POP_timer_POP_timers_AX2_lattice.synproj -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = TinyFPGA_A2.
Target frequency = 38.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2 (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/POP_timer_Reveal (searchpath added)
Key file = C:/Program Files/Lattice/diamond/3.12/module/reveal/document/reveal_test.dat
File C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File C:/Program Files/Lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/Program Files/Lattice/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_trig_gen.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_gen.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_rvl.v
NGD file = POP_timer_POP_timers_AX2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/program files/lattice/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/program files/lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): TinyFPGA_A2
Last elaborated design is TinyFPGA_A2()
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = TinyFPGA_A2.
######## Converting I/O port pin3_sn to output.
######## Converting I/O port pin5 to output.
######## Converting I/O port pin9_jtgnb to output.



    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v(1553): " arg1="\POPtimers/freepcounter/count_i0" arg2="c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v" arg3="1553"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v(1553): " arg1="\POPtimers/freepcounter/count_i2" arg2="c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v" arg3="1553"  />
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i10 is a one-to-one match with \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i13.
Duplicate register/latch removal. \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i15 is a one-to-one match with \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i10.
Applying 38.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
TinyFPGA_A2_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in TinyFPGA_A2_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr141614161164462a.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr205322053211882ef7.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TinyFPGA_A2_reveal_coretop_instance/jupdate[0]" arg2="TinyFPGA_A2_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="6"  />

Design Results:
   1378 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file POP_timer_POP_timers_AX2.ngd.

################### Begin Area Report (TinyFPGA_A2)######################
Number of register bits => 442 of 1346 (32 % )
CCU2D => 244
EHXPLLJ => 1
FD1P3AX => 18
FD1P3BX => 34
FD1P3DX => 226
FD1P3IX => 10
FD1P3JX => 6
FD1S3AX => 50
FD1S3DX => 79
FD1S3IX => 9
FD1S3JX => 10
GSR => 1
IB => 7
INV => 2
L6MUX21 => 2
LUT4 => 536
OB => 8
OBZ => 3
OSCH => 1
PFUMX => 34
pmi_ram_dpXbnonesadr141614161164462a => 1
pmi_ram_dpXbnonesadr205322053211882ef7 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 7
  Net : clocks/clk_debug, loads : 164
  Net : clocks/PLL/clk_2M5, loads : 49
  Net : POPtimers/piecounter/clean_trigger/trigger, loads : 16
  Net : POPtimers/freepcounter/clean_trigger/trigger, loads : 13
  Net : slowclocks/debounce_pulse, loads : 7
  Net : sampled_modebutton, loads : 2
  Net : TinyFPGA_A2_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 57
Top 10 highest fanout Clock Enables:
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_50, loads : 22
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_103, loads : 21
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/sample_en_d, loads : 17
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/jtck_N_236_enable_143, loads : 16
  Net : POPtimers/piecounter/trigger_enable_16, loads : 16
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_125, loads : 16
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_110, loads : 15
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_77, loads : 10
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_dout_int_19__N_1036, loads : 6
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_82, loads : 6
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : TinyFPGA_A2_reveal_coretop_instance/jtck_N_236, loads : 182
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/jrstn_N_234, loads : 177
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n10479, loads : 144
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10481, loads : 49
  Net : TinyFPGA_A2_reveal_coretop_instance/ip_enable[0], loads : 47
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/addr[0], loads : 41
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10471, loads : 39
  Net : load_defaults, loads : 33
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/addr[1], loads : 31
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/addr_15, loads : 26
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk6 [get_nets sampled_modebutton]      |   38.001 MHz|  275.028 MHz|     2  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk5 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   38.001 MHz|   67.263 MHz|    10  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   38.001 MHz|  176.991 MHz|     9  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk3 [get_nets clk_debug]               |   38.001 MHz|   86.790 MHz|     7  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk2 [get_nets clk_2M5]                 |   38.001 MHz|   57.504 MHz|    12  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk0 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   38.001 MHz|  149.745 MHz|     9  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 73.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.172  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial   "POP_timer_POP_timers_AX2.ngd" -o "POP_timer_POP_timers_AX2_map.ncd" -pr "POP_timer_POP_timers_AX2.prf" -mp "POP_timer_POP_timers_AX2.mrp" -lpf "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/POP_timer_POP_timers_AX2.lpf" -lpf "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: POP_timer_POP_timers_AX2.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 4.

Loading device for application baspr from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="POPtimers/counterreset"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg14161416/pmi_ram_dpXbnonesadr141614161164462a_0_0_0"  />



Design Summary:
   Number of registers:    493 out of  1346 (37%)
      PFU registers:          493 out of  1280 (39%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       540 out of   640 (84%)
      SLICEs as Logic/ROM:    540 out of   640 (84%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:        261 out of   640 (41%)
   Number of LUT4s:        1063 out of  1280 (83%)
      Number used as logic LUTs:        541
      Number used as distributed RAM:     0
      Number used as ripple logic:      522
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 22 (100%)
   Number of block RAMs:  3 out of 7 (43%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       Yes
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 1 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  7
     Net debounce_pulse: 6 loads, 6 rising, 0 falling (Driver: slowclocks/count_934__i7 )
     Net clk_2M5: 38 loads, 30 rising, 8 falling (Driver: clocks/PLL/PLLInst_0 )
     Net sampled_modebutton: 1 loads, 1 rising, 0 falling (Driver: sampled_modebutton_49 )
     Net jtaghub16_jtck: 137 loads, 0 rising, 137 falling (Driver: xo2chub/genblk7.jtagf_u )
     Net clk_debug_keep_keep_2: 109 loads, 109 rising, 0 falling (Driver: clocks/OSCinst0 )
     Net POPtimers/piecounter/trigger: 8 loads, 8 rising, 0 falling (Driver: POPtimers/piecounter/clean_trigger/Q0_I_0_2_lut )
     Net POPtimers/freepcounter/trigger: 8 loads, 8 rising, 0 falling (Driver: POPtimers/freepcounter/clean_trigger/Q0_I_0_2_lut )
   Number of Clock Enables:  60
     Net TinyFPGA_A2_reveal_coretop_instance/jtck_N_236_enable_145: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/jtck_N_236_enable_66: 8 loads, 8 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/op_code_2__N_630: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_40: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_41: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/op_code_2__N_630_adj_1288: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_38: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_39: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/op_code_2__N_630_adj_1289: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_36: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_37: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/op_code_2__N_630: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_32: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_35: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_17: 8 loads, 8 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/jtck_N_236_enable_128: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/jtck_N_236_enable_143: 8 loads, 8 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/num_then_wen: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_86: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_84: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_79: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_81: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/reg0_read_N_940: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_82: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_64: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtck_N_236_enable_49: 11 loads, 11 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_34: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_52: 6 loads, 6 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_56: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_dout_int_19__N_1036: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_60: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_77: 6 loads, 6 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_72: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_73: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_26: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_27: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_29: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_31: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_33: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_83: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_85: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_110: 14 loads, 14 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_82: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_50: 12 loads, 12 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_51: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_67: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_69: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_125: 8 loads, 8 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_73: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_75: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_103: 11 loads, 11 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_144: 1 loads, 1 LSLICEs
     Net POPtimers/piecounter/trigger_enable_16: 8 loads, 8 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net POPtimers/counterreset merged into GSR:  16
   Number of LSRs:  7
     Net load_defaults: 16 loads, 16 LSLICEs
     Net pieovertwo_minus: 1 loads, 1 LSLICEs
     Net freeprecess_minus: 1 loads, 1 LSLICEs
     Net LED_output_N_6: 3 loads, 3 LSLICEs
     Net jtaghub16_jrstn: 133 loads, 133 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10479: 98 loads, 96 LSLICEs
     Net n10510: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 136 loads
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10479: 99 loads
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10481: 50 loads
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[0]: 42 loads
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10471: 39 loads
     Net jtaghub16_ip_enable0: 35 loads
     Net jtaghub16_jshift: 35 loads
     Net TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[1]: 32 loads
     Net TinyFPGA_A2_reveal_coretop_instance/addr_15: 28 loads
     Net TinyFPGA_A2_reveal_coretop_instance/jshift_d1: 27 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 48 MB

Dumping design to file POP_timer_POP_timers_AX2_map.ncd.

ncd2vdb "POP_timer_POP_timers_AX2_map.ncd" ".vdbs/POP_timer_POP_timers_AX2_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.

mpartrce -p "POP_timer_POP_timers_AX2.p2t" -f "POP_timer_POP_timers_AX2.p3t" -tf "POP_timer_POP_timers_AX2.pt" "POP_timer_POP_timers_AX2_map.ncd" "POP_timer_POP_timers_AX2.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "POP_timer_POP_timers_AX2_map.ncd"
Sat Feb 26 21:05:11 2022

PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 POP_timer_POP_timers_AX2_map.ncd POP_timer_POP_timers_AX2.dir/5_1.ncd POP_timer_POP_timers_AX2.prf
Preference file: POP_timer_POP_timers_AX2.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file POP_timer_POP_timers_AX2_map.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   18+4(JTAG)/108     20% used
                  18+4(JTAG)/22      100% bonded

   SLICE            540/640          84% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR                3/7            42% used
   PLL                1/1           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 1617
Number of Connections: 4166

Pin Constraint Summary:
   18 out of 18 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    clk_2M5 (driver: clocks/PLL/PLLInst_0, clk load #: 38)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 137)
    clk_debug_keep_keep_2 (driver: clocks/OSCinst0, clk load #: 109)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 133, ce load #: 0)
    TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10479 (driver: TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_644, clk load #: 0, sr load #: 100, ce load #: 0)
    load_defaults (driver: SLICE_497, clk load #: 0, sr load #: 16, ce load #: 0)
    POPtimers/piecounter/trigger (driver: SLICE_530, clk load #: 8, sr load #: 0, ce load #: 0)
    POPtimers/freepcounter/trigger (driver: SLICE_529, clk load #: 8, sr load #: 0, ce load #: 0)
    TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_110 (driver: TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_614, clk load #: 0, sr load #: 0, ce load #: 14)
    jtaghub16_ip_enable0 (driver: SLICE_231, clk load #: 0, sr load #: 0, ce load #: 13)
    debounce_pulse (driver: slowclocks/SLICE_239, clk load #: 6, sr load #: 0, ce load #: 0)

Signal POPtimers/counterreset is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
....................
Placer score = 235040.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  232215
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 1 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_2M5" from CLKOP on comp "clocks/PLL/PLLInst_0" on PLL site "LPLL", clk load = 38
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 137
  PRIMARY "clk_debug_keep_keep_2" from OSC on comp "clocks/OSCinst0" on site "OSC", clk load = 109
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 133
  SECONDARY "TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10479" from F0 on comp "TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_644" on site "R7C12A", clk load = 0, ce load = 0, sr load = 100
  SECONDARY "load_defaults" from Q0 on comp "SLICE_497" on site "R7C14B", clk load = 0, ce load = 0, sr load = 16
  SECONDARY "POPtimers/piecounter/trigger" from F1 on comp "SLICE_530" on site "R7C12C", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "POPtimers/freepcounter/trigger" from F0 on comp "SLICE_529" on site "R7C14D", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_236_enable_110" from F0 on comp "TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_614" on site "R7C12B", clk load = 0, ce load = 14, sr load = 0
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_231" on site "R2C11A", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "debounce_pulse" from Q0 on comp "slowclocks/SLICE_239" on site "R8C14A", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   18 + 4(JTAG) out of 108 (20.4%) PIO sites used.
   18 + 4(JTAG) out of 22 (100.0%) bonded PIO sites used.
   Number of PIO comps: 18; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 5 / 9 ( 55%) | 3.3V       | -         |
| 1        | 2 / 2 (100%) | 3.3V       | -         |
| 2        | 9 / 9 (100%) | 3.3V       | -         |
| 3        | 2 / 2 (100%) | 3.3V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file POP_timer_POP_timers_AX2.dir/5_1.ncd.

0 connections routed; 4166 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=sampled_modebutton loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 21:05:23 02/26/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 21:05:23 02/26/22

Start NBR section for initial routing at 21:05:23 02/26/22
Level 4, iteration 1
131(0.15%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 16.214ns/0.000ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 21:05:24 02/26/22
Level 4, iteration 1
50(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 16.471ns/0.000ns; real time: 14 secs 
Level 4, iteration 2
17(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 16.471ns/0.000ns; real time: 14 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 16.471ns/0.000ns; real time: 14 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 16.471ns/0.000ns; real time: 14 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 21:05:25 02/26/22

Start NBR section for re-routing at 21:05:26 02/26/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 16.471ns/0.000ns; real time: 15 secs 

Start NBR section for post-routing at 21:05:26 02/26/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 16.471ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=sampled_modebutton loads=1 clock_loads=1"  />

Total CPU time 16 secs 
Total REAL time: 17 secs 
Completely routed.
End of route.  4166 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file POP_timer_POP_timers_AX2.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 16.471
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.200
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 17 secs 
Total REAL time to completion: 18 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "POP_timer_POP_timers_AX2.pt" -o "POP_timer_POP_timers_AX2.twr" "POP_timer_POP_timers_AX2.ncd" "POP_timer_POP_timers_AX2.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sat Feb 26 21:05:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9205 paths, 3 nets, and 3977 connections (95.46% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sat Feb 26 21:05:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9096 paths, 3 nets, and 3977 connections (95.46% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 54 MB


tmcheck -par "POP_timer_POP_timers_AX2.par" 

bitgen -f "POP_timer_POP_timers_AX2.t2b" -w "POP_timer_POP_timers_AX2.ncd"  -jedec "POP_timer_POP_timers_AX2.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file POP_timer_POP_timers_AX2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from POP_timer_POP_timers_AX2.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "POP_timer_POP_timers_AX2.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 257 MB
