// Seed: 111384141
module module_0 (
    output uwire id_0,
    output wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    output supply1 id_5,
    input tri id_6,
    output tri id_7,
    input tri id_8,
    output supply0 id_9,
    input wor id_10,
    input uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input tri id_18,
    output wire id_19,
    output tri1 id_20,
    input uwire id_21,
    output tri0 id_22,
    input tri1 id_23,
    output tri0 id_24,
    output tri0 id_25,
    input supply1 id_26,
    input tri0 id_27,
    input tri0 id_28
);
  assign {id_27, 1, id_6, 1, id_17, id_6 || id_11} = id_14 == 1;
  assign id_1 = id_12;
  initial id_9 = 1 !=? 1;
  wire id_30;
  wire id_31, id_32;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wand id_9
);
  assign id_7 = 1;
  assign id_7 = id_3;
  module_0(
      id_7,
      id_7,
      id_5,
      id_5,
      id_5,
      id_9,
      id_2,
      id_1,
      id_2,
      id_1,
      id_8,
      id_3,
      id_3,
      id_1,
      id_2,
      id_7,
      id_9,
      id_3,
      id_4,
      id_7,
      id_7,
      id_2,
      id_1,
      id_0,
      id_9,
      id_9,
      id_0,
      id_8,
      id_3
  );
endmodule
