@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Found counter in view:work.FIFO_CDC_test(rtl) instance fifo_write_test_0.counter[31:0] 
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":422:11:422:36|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un22_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":422:41:422:66|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un24_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":509:23:509:48|Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un8_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":509:53:509:83|Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un10_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":530:44:530:75|Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":530:12:530:38|Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd":50:8:50:9|Found counter in view:work.Gray_Code_Counter_0(architecture_gray_code_counter) instance bin_cntr[10:0] 
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd":50:8:50:9|Found counter in view:work.Gray_Code_Counter_1(architecture_gray_code_counter) instance bin_cntr[10:0] 
@N: MO225 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":106:8:106:9|There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":71:2:71:3|Found counter in view:work.fifo_read_test(architecture_fifo_read_test) instance counter[31:0] 
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":89:19:89:39|Found 32 by 32 bit equality operator ('==') un3_fifo_ready_sig2 (in view: work.fifo_read_test(architecture_fifo_read_test))
@N: FP130 |Promoting Net LOCK_arst on CLKINT  I_74 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 8.00ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 10.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
