WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500042 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000042 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6265353 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6265353 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8585829 heartbeat IPC: 2.789 cumulative IPC: 2.155 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 11909558 heartbeat IPC: 3.009 cumulative IPC: 2.658 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 15155520 heartbeat IPC: 3.081 cumulative IPC: 2.812 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 18396018 heartbeat IPC: 3.086 cumulative IPC: 2.885 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 22227486 heartbeat IPC: 2.61 cumulative IPC: 2.819 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 25469009 heartbeat IPC: 3.085 cumulative IPC: 2.864 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 28705517 heartbeat IPC: 3.09 cumulative IPC: 2.897 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 32661703 heartbeat IPC: 2.528 cumulative IPC: 2.841 (Simulation time: 00 hr 03 min 34 sec)
*** Reached end of trace: (0, "../traces/secret_traces/crypto/crypto7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 36642432 heartbeat IPC: 2.512 cumulative IPC: 2.798 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 40376565 heartbeat IPC: 2.678 cumulative IPC: 2.785 (Simulation time: 00 hr 04 min 25 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 37408704 cumulative IPC: 2.673 (Simulation time: 00 hr 04 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 37408704 cumulative IPC: 2.673 (Simulation time: 00 hr 04 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/crypto/crypto7.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.673 instructions: 100000001 cycles: 37408704
CPU 0 Branch Prediction Accuracy: 89.11% MPKI: 7.111 Average ROB Occupancy at Mispredict: 146.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00396
BRANCH_INDIRECT: 0.343
BRANCH_CONDITIONAL: 6.73
BRANCH_DIRECT_CALL: 0.00501
BRANCH_INDIRECT_CALL: 0.00269
BRANCH_RETURN: 0.0284

LLC TOTAL        ACCESS:     180625 HIT:     107770 MISS:      72855
LLC LOAD         ACCESS:      75974 HIT:      37458 MISS:      38516
LLC RFO          ACCESS:      51013 HIT:      17317 MISS:      33696
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      52946 HIT:      52935 MISS:         11
LLC TRANSLATION  ACCESS:        692 HIT:         60 MISS:        632
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 363.3 cycles
cpu0_DTLB TOTAL        ACCESS:   12200986 HIT:   12184976 MISS:      16010
cpu0_DTLB LOAD         ACCESS:   12200986 HIT:   12184976 MISS:      16010
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.16 cycles
cpu0_ITLB TOTAL        ACCESS:      67745 HIT:      63577 MISS:       4168
cpu0_ITLB LOAD         ACCESS:      67745 HIT:      63577 MISS:       4168
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 25.12 cycles
cpu0_L1D TOTAL        ACCESS:   13862040 HIT:   12869267 MISS:     992773
cpu0_L1D LOAD         ACCESS:    9458867 HIT:    8570504 MISS:     888363
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4401809 HIT:    4298113 MISS:     103696
cpu0_L1D TRANSLATION  ACCESS:       1364 HIT:        650 MISS:        714
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.41 cycles
cpu0_L1I TOTAL        ACCESS:      76299 HIT:      59661 MISS:      16638
cpu0_L1I LOAD         ACCESS:      76299 HIT:      59661 MISS:      16638
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 60.93 cycles
cpu0_L2C TOTAL        ACCESS:     190151 HIT:      62424 MISS:     127727
cpu0_L2C LOAD         ACCESS:      82616 HIT:       6642 MISS:      75974
cpu0_L2C RFO          ACCESS:      51965 HIT:        952 MISS:      51013
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      54856 HIT:      54808 MISS:         48
cpu0_L2C TRANSLATION  ACCESS:        714 HIT:         22 MISS:        692
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 227.8 cycles
cpu0_STLB TOTAL        ACCESS:       7165 HIT:       5863 MISS:       1302
cpu0_STLB LOAD         ACCESS:       7165 HIT:       5863 MISS:       1302
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 281.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28111
  ROW_BUFFER_MISS:      44426
 AVG DBUS CONGESTED CYCLE: 3.984
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4523
  FULL:      30437
