#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023fbe6c25e0 .scope module, "four_bit_counter" "four_bit_counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "count";
o0000023fbe6f6fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023fbe6c2b30_0 .net "clk", 0 0, o0000023fbe6f6fb8;  0 drivers
v0000023fbe6c2d50_0 .var "count", 3 0;
o0000023fbe6f7018 .functor BUFZ 1, C4<z>; HiZ drive
v0000023fbe22ee10_0 .net "reset", 0 0, o0000023fbe6f7018;  0 drivers
E_0000023fbe6f57a0 .event posedge, v0000023fbe6c2b30_0;
E_0000023fbe22dc30 .event posedge, v0000023fbe22ee10_0, v0000023fbe6c2b30_0;
    .scope S_0000023fbe6c25e0;
T_0 ;
    %wait E_0000023fbe22dc30;
    %load/vec4 v0000023fbe22ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023fbe6c2d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023fbe6c2d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023fbe6c2d50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023fbe6c25e0;
T_1 ;
    %wait E_0000023fbe6f57a0;
    %load/vec4 v0000023fbe6c2d50_0;
    %pad/u 16;
    %cmpi/u 16, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023fbe6c2d50_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "design.v";
