{"Source Block": ["oh/elink/dv/elink_e16_model.v@2751:2761@HdlIdDef", "   wire [MDW-1:0] mesh_data_cvre;\n   wire [AW-1:0]  mesh_src_addr_cvre;\n   wire [AW-1:0]  mesh_dst_addr_cvre;\n   wire [1:0]     compare_addr;\n   \n   wire           request_cvre;\n   \n   /********************************************/\n   /*Splitting Vector Into Components          */\n   /********************************************/\n   assign mesh_write_cvre           = fifo_data_out_cvre[0];\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2749:2759", "   wire [3:0]     mesh_ctrlmode_cvre;\n   wire [7:0]     mesh_reserved_cvre;\n   wire [MDW-1:0] mesh_data_cvre;\n   wire [AW-1:0]  mesh_src_addr_cvre;\n   wire [AW-1:0]  mesh_dst_addr_cvre;\n   wire [1:0]     compare_addr;\n   \n   wire           request_cvre;\n   \n   /********************************************/\n   /*Splitting Vector Into Components          */\n"]], "Diff Content": {"Delete": [[2756, "   wire           request_cvre;\n"]], "Add": [[2756, "   assign wr_write_rlc = fifo_access_rlc & ~fifo_full_rlc;\n"], [2756, "   always @ (posedge rxi_lclk)\n"], [2756, "     if (wr_write_rlc)\n"], [2756, "       fifo_mem[wr_addr_rlc[FAD-1:0]] <= rxi_assembled_tran_rlc[14*LW-1:0];\n"]]}}