/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_oci_proc_d_unused.H $     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_oci_proc_d_H_UNUSED__
#define __p10_oci_proc_d_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace oci_proc
{
#endif


//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13 = 0xc0000258ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_LEN = 32;
static const uint32_t P10_20_TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_11 = 0; // p10:20,
static const uint32_t P10_20_TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_11_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR13]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR4]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR4 = 0xc0000220ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR4_OCB_OCI_GPEXIVDR4_GPR4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR4_OCB_OCI_GPEXIVDR4_GPR4_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR4]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIIAR]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIIAR = 0xc0000128ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIIAR_OCB_OCI_GPEXIIAR_IAR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIIAR_OCB_OCI_GPEXIIAR_IAR_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIIAR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIEDR]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIEDR = 0xc0010118ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIEDR_OCB_OCI_GPEXIRAMEDR_EDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIEDR_OCB_OCI_GPEXIRAMEDR_EDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIEDR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL = 0xc0010138ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_R_NW = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_BUSY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_IMPRECISE_ERROR_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_RSP_INFO = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_RSP_INFO_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_IFETCH_PENDING = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL_DATAOP_PENDING = 31;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBL]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBU]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBU = 0xc0010130ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBU_OCB_OCI_GPEXISIB_PIB_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBU_OCB_OCI_GPEXISIB_PIB_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISIBU]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1 = 0xc0030030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1_BAR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1_BAR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1_SIZE = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1_SIZE_LEN = 15;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR1]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXICTR]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXICTR = 0xc0030190ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXICTR_OCB_OCI_GPEXICTR_CTR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXICTR_OCB_OCI_GPEXICTR_CTR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXICTR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF = 0xc00300f8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF_SRR0_LEN = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF_LR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF_LR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGINF]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR0]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR0 = 0xc0030200ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR0_OCB_OCI_GPEXIVDR0_GPR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR0_OCB_OCI_GPEXIVDR0_GPR0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR0]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR10]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR10 = 0xc0030250ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR10]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6 = 0xc0062030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6_OCB_OCI_OPIT0Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6_OCB_OCI_OPIT0Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q6]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2 = 0xc00620d0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2_OCB_OCI_OPIT3Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2_OCB_OCI_OPIT3Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q4]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q4 = 0xc0062120ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q4_OCB_OCI_OPIT4Q4RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q4_OCB_OCI_OPIT4Q4RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q4]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_RO = 0xc0063140ull;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_WO_CLEAR = 0xc0063148ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA_7 = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT5PRA]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q0]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q0 = 0xc00621c0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q0_OCB_OCI_OPIT7Q0RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q0_OCB_OCI_OPIT7Q0RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q0]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR = 0xc0062a50ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C10RR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C13]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13 = 0xc0062268ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C13_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C13]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR = 0xc0062ab0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C22RR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C24]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C24 = 0xc00622c0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C24_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C24_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C24_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C24_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C24]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C15]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C15 = 0xc0062378ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C15_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C15_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C15_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C15_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C15]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR = 0xc0062b88ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C17RR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C22]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22 = 0xc00623b0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C22]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR = 0xc0062bc8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C25RR]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C4]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C4 = 0xc0062320ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C4_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C4_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C4_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C4_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C4]
// oci_proc/reg00017.H

//>> [TP_TPCHIP_OCC_SRAM_CTL_SRMR]
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR = 0xc0050008ull;

static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_ENABLE_REMAP = 0;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_ARB_EN_SEND_ALL_WRITES = 1;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_DISABLE_LFSR = 2;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_LFSR_FAIRNESS_MASK = 3;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_LFSR_FAIRNESS_MASK_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_ERROR_INJECT_ENABLE = 8;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_CTL_TRACE_EN = 9;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_RAM_CTL_TRACE_SEL = 10;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_PARE = 11;
static const uint32_t TP_TPCHIP_OCC_SRAM_CTL_SRMR_PARE_LEN = 5;
//<< [TP_TPCHIP_OCC_SRAM_CTL_SRMR]
// oci_proc/reg00017.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "oci_proc/reg00017_unused.H"
#endif
#endif
