-- generated by newgenasym Fri Apr 10 11:39:07 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adl5356xcpz is
    port (    
	COMM1:     IN     STD_LOGIC;    
	COMM2:     IN     STD_LOGIC;    
	COMM3:     IN     STD_LOGIC;    
	COMM4:     IN     STD_LOGIC;    
	COMM5:     IN     STD_LOGIC;    
	COMM6:     IN     STD_LOGIC;    
	DVCT:      IN     STD_LOGIC;    
	DVGM:      INOUT  STD_LOGIC;    
	DVIN:      IN     STD_LOGIC;    
	DVLE:      INOUT  STD_LOGIC;    
	DVLG:      INOUT  STD_LOGIC;    
	DVON:      OUT    STD_LOGIC;    
	DVOP:      OUT    STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	L0I1:      IN     STD_LOGIC;    
	LOI2:      IN     STD_LOGIC;    
	LOSW:      INOUT  STD_LOGIC;    
	MNCT:      INOUT  STD_LOGIC;    
	MNGM:      INOUT  STD_LOGIC;    
	MNIN:      INOUT  STD_LOGIC;    
	MNLE:      INOUT  STD_LOGIC;    
	MNLG:      INOUT  STD_LOGIC;    
	MNON:      OUT    STD_LOGIC;    
	MNOP:      OUT    STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	PWDN:      INOUT  STD_LOGIC;    
	VGS0:      IN     STD_LOGIC;    
	VGS1:      IN     STD_LOGIC;    
	VGS2:      IN     STD_LOGIC;    
	VPOS1:     IN     STD_LOGIC;    
	VPOS2:     IN     STD_LOGIC;    
	VPOS3:     IN     STD_LOGIC;    
	VPOS4:     IN     STD_LOGIC;    
	VPOS5:     IN     STD_LOGIC;    
	VPOS6:     IN     STD_LOGIC;    
	VPOS7:     IN     STD_LOGIC);
end adl5356xcpz;
