<profile>

<section name = "Vitis HLS Report for 'ControlGain'" level="0">
<item name = "Date">Wed May 25 11:11:20 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">ControlGain</item>
<item name = "Solution">ControlGain (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.000 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 64, 72, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CPU_s_axi_U">CPU_s_axi, 0, 0, 64, 72, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CPU_AWVALID">in, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_AWREADY">out, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_AWADDR">in, 5, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_WVALID">in, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_WREADY">out, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_WDATA">in, 32, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_WSTRB">in, 4, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_ARVALID">in, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_ARREADY">out, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_ARADDR">in, 5, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_RVALID">out, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_RREADY">in, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_RDATA">out, 32, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_RRESP">out, 2, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_BVALID">out, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_BREADY">in, 1, s_axi, CPU, pointer</column>
<column name="s_axi_CPU_BRESP">out, 2, s_axi, CPU, pointer</column>
<column name="gain_ref_out">out, 8, ap_none, gain_ref_out, pointer</column>
<column name="gain_in">in, 8, ap_none, gain_in, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ControlGain, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ControlGain, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ControlGain, return value</column>
</table>
</item>
</section>
</profile>
