Master's thesis - SystemVerilog Interfaces In Synthesizable Designs
===================================================
- SystemVerilog Design Challenges
  - Tool Support for Interfaces Experiments
