[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Sat Nov  8 23:27:21 2025
[*]
[dumpfile] "(null)"
[savefile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/macro/GTKW/datapath_wr_dw512.gtkw"
[timestart] 1084900
[size] 3203 1710
[pos] -1 -1
*-16.082405 1454300 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] datapath_wr_test.
[sst_width] 278
[signals_width] 395
[sst_expanded] 1
[sst_vpaned_height] 437
@22
datapath_wr_test.DATA_WIDTH[31:0]
datapath_wr_test.PIPELINE[31:0]
datapath_wr_test.cfg_axi_wr_xfer_beats[7:0]
@28
datapath_wr_test.clk
datapath_wr_test.rst_n
@200
-scheduler
@28
datapath_wr_test.u_axi_write_engine.sched_wr_valid[0]
datapath_wr_test.u_axi_write_engine.sched_wr_ready[0]
@22
datapath_wr_test.u_axi_write_engine.sched_wr_addr[63:0]
datapath_wr_test.u_axi_write_engine.sched_wr_beats[31:0]
@28
datapath_wr_test.u_axi_write_engine.sched_wr_done_strobe[0]
@23
datapath_wr_test.u_axi_write_engine.sched_wr_beats_done[31:0]
@200
-axi-aw
@28
datapath_wr_test.m_axi_awvalid
datapath_wr_test.m_axi_awready
@22
datapath_wr_test.m_axi_awaddr[63:0]
datapath_wr_test.m_axi_awlen[7:0]
datapath_wr_test.m_axi_awid[7:0]
@200
-axi-w
@28
datapath_wr_test.m_axi_wvalid
datapath_wr_test.m_axi_wready
@22
datapath_wr_test.m_axi_wdata[511:0]
@28
datapath_wr_test.axi_wr_sram_id[0]
datapath_wr_test.m_axi_wlast
@200
-write-engine
@22
datapath_wr_test.u_axi_write_engine.r_aw_addr[63:0]
datapath_wr_test.u_axi_write_engine.sched_wr_addr[63:0]
[pattern_trace] 1
[pattern_trace] 0
