<stg><name>loop_imperfect</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="83" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3000 x i32]* %buffer_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([3000 x i32]* %M) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i11 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln100 = icmp ult i11 %i_0, -48

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln100, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln101 = add i11 4, %i_0

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln101 = zext i11 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %M_addr = getelementptr [3000 x i32]* %M, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="M_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="12">
<![CDATA[
:2  %a = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln101_1 = zext i11 %add_ln101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_addr_1 = getelementptr [3000 x i32]* %M, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="M_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="12">
<![CDATA[
:6  %b = load i32* %M_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="12">
<![CDATA[
:2  %a = load i32* %M_addr, align 4

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="12">
<![CDATA[
:6  %b = load i32* %M_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
:7  %sext_ln102 = sext i32 %a to i64

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buffer_addr = getelementptr [3000 x i32]* %buffer_r, i64 0, i64 %sext_ln102

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="12">
<![CDATA[
:9  %b0 = load i32* %buffer_addr, align 4

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
:10  %sext_ln102_1 = sext i32 %b to i64

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %buffer_addr_1 = getelementptr [3000 x i32]* %buffer_r, i64 0, i64 %sext_ln102_1

]]></Node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
:12  %b1 = load i32* %buffer_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="12">
<![CDATA[
:9  %b0 = load i32* %buffer_addr, align 4

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
:12  %b1 = load i32* %buffer_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %b0_1 = xor i32 %b1, %b0

]]></Node>
<StgValue><ssdm name="b0_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="121" st_id="17" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="122" st_id="18" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="123" st_id="19" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="124" st_id="20" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="125" st_id="21" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="126" st_id="22" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="128" st_id="24" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="129" st_id="25" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="130" st_id="26" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="131" st_id="27" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="132" st_id="28" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="133" st_id="29" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="134" st_id="30" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="135" st_id="31" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="136" st_id="32" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="137" st_id="33" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="138" st_id="34" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="139" st_id="35" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="140" st_id="36" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="141" st_id="37" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="142" st_id="38" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="143" st_id="39" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="144" st_id="40" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="145" st_id="41" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="146" st_id="42" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %srem_ln105 = srem i32 %b0_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln105"/></StgValue>
</operation>

<operation id="147" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32">
<![CDATA[
:15  %trunc_ln105 = trunc i32 %srem_ln105 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="148" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %shl_ln105 = shl i32 2, %srem_ln105

]]></Node>
<StgValue><ssdm name="shl_ln105"/></StgValue>
</operation>

<operation id="149" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %sub_ln105 = sub i6 16, %trunc_ln105

]]></Node>
<StgValue><ssdm name="sub_ln105"/></StgValue>
</operation>

<operation id="150" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %shl_ln105, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="151" st_id="44" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18  %lshr_ln105 = lshr i6 2, %sub_ln105

]]></Node>
<StgValue><ssdm name="lshr_ln105"/></StgValue>
</operation>

<operation id="152" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32">
<![CDATA[
:19  %trunc_ln105_1 = trunc i32 %shl_ln105 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln105_1"/></StgValue>
</operation>

<operation id="153" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:20  %or_ln105 = or i6 %trunc_ln105_1, %lshr_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="154" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
:22  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp, i6 %or_ln105)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="155" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %b0_2 = xor i32 %or_ln, %b0_1

]]></Node>
<StgValue><ssdm name="b0_2"/></StgValue>
</operation>

<operation id="156" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %b1_1 = xor i32 %b0, %or_ln

]]></Node>
<StgValue><ssdm name="b1_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="157" st_id="45" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>

<operation id="158" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  store i32 %b0_2, i32* %buffer_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="159" st_id="46" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="160" st_id="47" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="161" st_id="48" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="162" st_id="49" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="163" st_id="50" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="164" st_id="51" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="165" st_id="52" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="166" st_id="53" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="167" st_id="54" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="168" st_id="55" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="169" st_id="56" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="170" st_id="57" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="171" st_id="58" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="172" st_id="59" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="173" st_id="60" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="174" st_id="61" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="175" st_id="62" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="176" st_id="63" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="177" st_id="64" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="178" st_id="65" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="179" st_id="66" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="180" st_id="67" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="181" st_id="68" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="182" st_id="69" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="183" st_id="70" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="184" st_id="71" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="185" st_id="72" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="186" st_id="73" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="187" st_id="74" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="188" st_id="75" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="189" st_id="76" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="190" st_id="77" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="191" st_id="78" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="192" st_id="79" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="193" st_id="80" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %srem_ln108 = srem i32 %b1_1, 17

]]></Node>
<StgValue><ssdm name="srem_ln108"/></StgValue>
</operation>

<operation id="194" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="32">
<![CDATA[
:26  %trunc_ln108 = trunc i32 %srem_ln108 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="195" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %shl_ln108 = shl i32 3, %srem_ln108

]]></Node>
<StgValue><ssdm name="shl_ln108"/></StgValue>
</operation>

<operation id="196" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:36  %or_ln111 = or i11 %i_0, 1

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="197" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
:37  %zext_ln111 = zext i11 %or_ln111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="198" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %M_addr_2 = getelementptr [3000 x i32]* %M, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="M_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="12">
<![CDATA[
:39  %M_load = load i32* %M_addr_2, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="200" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:43  %i = add i11 2, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="201" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:28  %sub_ln108 = sub i6 16, %trunc_ln108

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="202" st_id="82" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:29  %lshr_ln108 = lshr i6 3, %sub_ln108

]]></Node>
<StgValue><ssdm name="lshr_ln108"/></StgValue>
</operation>

<operation id="203" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32">
<![CDATA[
:30  %trunc_ln108_1 = trunc i32 %shl_ln108 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="204" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31  %or_ln108 = or i6 %trunc_ln108_1, %lshr_ln108

]]></Node>
<StgValue><ssdm name="or_ln108"/></StgValue>
</operation>

<operation id="205" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %shl_ln108, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="206" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
:33  %or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_1, i6 %or_ln108)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="207" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %b1_2 = add nsw i32 %or_ln1, %b1_1

]]></Node>
<StgValue><ssdm name="b1_2"/></StgValue>
</operation>

<operation id="208" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="12">
<![CDATA[
:39  %M_load = load i32* %M_addr_2, align 4

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="209" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %sext_ln111 = sext i32 %M_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="210" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %buffer_addr_2 = getelementptr [3000 x i32]* %buffer_r, i64 0, i64 %sext_ln111

]]></Node>
<StgValue><ssdm name="buffer_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
:42  store i32 %b1_2, i32* %buffer_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="212" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:44  br label %1

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
