

================================================================
== Vivado HLS Report for 'karastuba_mul_MUL_st_2'
================================================================
* Date:           Fri Jun  5 20:27:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      495|      549| 1.485 us | 1.647 us |  495|  549|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_2_fu_476  |karastuba_mul_templa_2  |      393|      447| 1.179 us | 1.341 us |  393|  447|   none  |
        |grp_mul_I_O_fu_485                 |mul_I_O                 |      356|      410| 1.068 us | 1.230 us |  356|  410|   none  |
        |grp_mul_I_O_fu_496                 |mul_I_O                 |      356|      410| 1.068 us | 1.230 us |  356|  410|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 2  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 3  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 4  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 5  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 6  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 7  |       17|       17|         3|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     212|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|      9|     5637|    5718|    0|
|Memory           |        6|      -|     1024|      64|    0|
|Multiplexer      |        -|      -|        -|     718|    -|
|Register         |        -|      -|      492|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        6|      9|     7153|    6712|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      1|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_karastuba_mul_templa_2_fu_476  |karastuba_mul_templa_2  |        0|      3|  2253|  2352|    0|
    |grp_mul_I_O_fu_485                 |mul_I_O                 |        0|      3|  1692|  1683|    0|
    |grp_mul_I_O_fu_496                 |mul_I_O                 |        0|      3|  1692|  1683|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                              |                        |        0|      9|  5637|  5718|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |res_digits_data_V_as_U    |karastuba_mul_MULmb6  |        2|    0|   0|    0|    16|   64|     1|         1024|
    |res_digits_data_V_as_1_U  |karastuba_mul_MULmb6  |        2|    0|   0|    0|    16|   64|     1|         1024|
    |p_cross_mul_digits_da_U   |karastuba_mul_MULmb6  |        2|    0|   0|    0|    16|   64|     1|         1024|
    |lhs0_digits_data_V_U      |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |lhs1_digits_data_V_U      |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |rhs0_digits_data_V_U      |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |rhs1_digits_data_V_U      |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |lhs0_tmp_digits_data_U    |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |lhs1_tmp_digits_data_U    |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |rhs0_tmp_digits_data_U    |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |rhs1_tmp_digits_data_U    |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    +--------------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                     |                      |        6| 1024|  64|    0|   112|  704|    11|         7168|
    +--------------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_661_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_5_fu_548_p2                     |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_577_p2                     |     +    |      0|  0|  12|           4|           1|
    |i_7_fu_594_p2                     |     +    |      0|  0|  12|           4|           1|
    |i_8_fu_627_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_9_fu_644_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_fu_531_p2                       |     +    |      0|  0|  12|           4|           1|
    |icmp_ln262_fu_525_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln267_fu_542_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln272_fu_571_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln277_fu_588_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln294_fu_621_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln300_fu_638_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln306_fu_655_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln270_fu_554_p2               |    xor   |      0|  0|   5|           4|           5|
    |xor_ln280_fu_600_p2               |    xor   |      0|  0|   5|           4|           5|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 212|          93|          78|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  85|         17|    1|         17|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_i_phi_fu_412_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i3_0_i_phi_fu_435_p4  |   9|          2|    4|          8|
    |i1_0_i_reg_408                   |   9|          2|    4|          8|
    |i2_0_i_reg_420                   |   9|          2|    4|          8|
    |i3_0_i_reg_431                   |   9|          2|    4|          8|
    |i4_0_i_reg_443                   |   9|          2|    5|         10|
    |i5_0_i_reg_454                   |   9|          2|    5|         10|
    |i6_0_i_reg_465                   |   9|          2|    5|         10|
    |i_0_i_reg_397                    |   9|          2|    4|          8|
    |inter_lhs_digits_dat_address0    |  15|          3|    4|         12|
    |inter_rhs_digits_dat_address0    |  15|          3|    4|         12|
    |lhs0_digits_data_V_address0      |  15|          3|    3|          9|
    |lhs0_digits_data_V_ce0           |  15|          3|    1|          3|
    |lhs0_tmp_digits_data_address0    |  15|          3|    3|          9|
    |lhs0_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |lhs1_digits_data_V_address0      |  15|          3|    3|          9|
    |lhs1_digits_data_V_ce0           |  15|          3|    1|          3|
    |lhs1_tmp_digits_data_address0    |  15|          3|    3|          9|
    |lhs1_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |lhs_digits_data_V_address0       |  15|          3|    4|         12|
    |p_cross_mul_digits_da_address0   |  15|          3|    4|         12|
    |p_cross_mul_digits_da_ce0        |  15|          3|    1|          3|
    |p_cross_mul_digits_da_we0        |   9|          2|    1|          2|
    |res_digits_data_V_as_1_address0  |  15|          3|    4|         12|
    |res_digits_data_V_as_1_ce0       |  15|          3|    1|          3|
    |res_digits_data_V_as_1_we0       |   9|          2|    1|          2|
    |res_digits_data_V_as_address0    |  15|          3|    4|         12|
    |res_digits_data_V_as_ce0         |  15|          3|    1|          3|
    |res_digits_data_V_as_we0         |   9|          2|    1|          2|
    |rhs0_digits_data_V_address0      |  15|          3|    3|          9|
    |rhs0_digits_data_V_ce0           |  15|          3|    1|          3|
    |rhs0_tmp_digits_data_address0    |  15|          3|    3|          9|
    |rhs0_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |rhs1_digits_data_V_address0      |  15|          3|    3|          9|
    |rhs1_digits_data_V_ce0           |  15|          3|    1|          3|
    |rhs1_tmp_digits_data_address0    |  15|          3|    3|          9|
    |rhs1_tmp_digits_data_ce0         |  15|          3|    1|          3|
    |rhs_digits_data_V_address0       |  15|          3|    4|         12|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 718|        149|  121|        320|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  16|   0|   16|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                         |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_2_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_mul_I_O_fu_485_ap_start_reg                 |   1|   0|    1|          0|
    |grp_mul_I_O_fu_496_ap_start_reg                 |   1|   0|    1|          0|
    |i1_0_i_reg_408                                  |   4|   0|    4|          0|
    |i2_0_i_reg_420                                  |   4|   0|    4|          0|
    |i3_0_i_reg_431                                  |   4|   0|    4|          0|
    |i4_0_i_reg_443                                  |   5|   0|    5|          0|
    |i5_0_i_reg_454                                  |   5|   0|    5|          0|
    |i6_0_i_reg_465                                  |   5|   0|    5|          0|
    |i_0_i_reg_397                                   |   4|   0|    4|          0|
    |i_5_reg_740                                     |   4|   0|    4|          0|
    |i_7_reg_780                                     |   4|   0|    4|          0|
    |icmp_ln262_reg_715                              |   1|   0|    1|          0|
    |icmp_ln262_reg_715_pp0_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln267_reg_736                              |   1|   0|    1|          0|
    |icmp_ln267_reg_736_pp1_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln272_reg_755                              |   1|   0|    1|          0|
    |icmp_ln272_reg_755_pp2_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln277_reg_776                              |   1|   0|    1|          0|
    |icmp_ln277_reg_776_pp3_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln294_reg_810                              |   1|   0|    1|          0|
    |icmp_ln294_reg_810_pp4_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln300_reg_834                              |   1|   0|    1|          0|
    |icmp_ln300_reg_834_pp5_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln306_reg_858                              |   1|   0|    1|          0|
    |icmp_ln306_reg_858_pp6_iter1_reg                |   1|   0|    1|          0|
    |p_cross_mul_digits_da_2_reg_877                 |  64|   0|   64|          0|
    |p_cross_mul_tmp_bits_reg_805                    |   4|   0|   32|         28|
    |p_read1_cast_i_reg_705                          |   2|   0|   32|         30|
    |p_read_cast_i_reg_710                           |   2|   0|   32|         30|
    |reg_507                                         |  64|   0|   64|          0|
    |reg_512                                         |  64|   0|   64|          0|
    |res_digits_data_V_as_3_reg_829                  |  64|   0|   64|          0|
    |res_digits_data_V_as_5_reg_853                  |  64|   0|   64|          0|
    |z0_tmp_bits_i_reg_795                           |   4|   0|    4|          0|
    |z2_tmp_bits_i_reg_800                           |   4|   0|    4|          0|
    |zext_ln265_reg_724                              |   4|   0|   64|         60|
    |zext_ln265_reg_724_pp0_iter1_reg                |   4|   0|   64|         60|
    |zext_ln270_1_reg_745                            |   4|   0|   64|         60|
    |zext_ln270_1_reg_745_pp1_iter1_reg              |   4|   0|   64|         60|
    |zext_ln275_reg_764                              |   4|   0|   64|         60|
    |zext_ln275_reg_764_pp2_iter1_reg                |   4|   0|   64|         60|
    |zext_ln280_1_reg_785                            |   4|   0|   64|         60|
    |zext_ln280_1_reg_785_pp3_iter1_reg              |   4|   0|   64|         60|
    |zext_ln297_reg_819                              |   5|   0|   64|         59|
    |zext_ln297_reg_819_pp4_iter1_reg                |   5|   0|   64|         59|
    |zext_ln303_reg_843                              |   5|   0|   64|         59|
    |zext_ln303_reg_843_pp5_iter1_reg                |   5|   0|   64|         59|
    |zext_ln309_reg_867                              |   5|   0|   64|         59|
    |zext_ln309_reg_867_pp6_iter1_reg                |   5|   0|   64|         59|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 492|   0| 1414|        922|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_return_0                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_return_1                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_return_2                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_return_3                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|ap_return_4                    | out |   32| ap_ctrl_hs | karastuba_mul_MUL_st.2 | return value |
|lhs_tmp_bits_read              |  in |    2|   ap_none  |    lhs_tmp_bits_read   |    scalar    |
|lhs_digits_data_V_address0     | out |    4|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_ce0          | out |    1|  ap_memory |    lhs_digits_data_V   |     array    |
|lhs_digits_data_V_q0           |  in |   64|  ap_memory |    lhs_digits_data_V   |     array    |
|rhs_tmp_bits_read              |  in |    2|   ap_none  |    rhs_tmp_bits_read   |    scalar    |
|rhs_digits_data_V_address0     | out |    4|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_ce0          | out |    1|  ap_memory |    rhs_digits_data_V   |     array    |
|rhs_digits_data_V_q0           |  in |   64|  ap_memory |    rhs_digits_data_V   |     array    |
|z0_digits_data_V_address0      | out |    4|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_ce0           | out |    1|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_we0           | out |    1|  ap_memory |    z0_digits_data_V    |     array    |
|z0_digits_data_V_d0            | out |   64|  ap_memory |    z0_digits_data_V    |     array    |
|z2_digits_data_V_address0      | out |    4|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_ce0           | out |    1|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_we0           | out |    1|  ap_memory |    z2_digits_data_V    |     array    |
|z2_digits_data_V_d0            | out |   64|  ap_memory |    z2_digits_data_V    |     array    |
|cross_mul_digits_dat_address0  | out |    4|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_ce0       | out |    1|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_we0       | out |    1|  ap_memory |  cross_mul_digits_dat  |     array    |
|cross_mul_digits_dat_d0        | out |   64|  ap_memory |  cross_mul_digits_dat  |     array    |
|inter_lhs_digits_dat_address0  | out |    4|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_ce0       | out |    1|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_we0       | out |    1|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_lhs_digits_dat_d0        | out |   64|  ap_memory |  inter_lhs_digits_dat  |     array    |
|inter_rhs_digits_dat_address0  | out |    4|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_ce0       | out |    1|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_we0       | out |    1|  ap_memory |  inter_rhs_digits_dat  |     array    |
|inter_rhs_digits_dat_d0        | out |   64|  ap_memory |  inter_rhs_digits_dat  |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

