{"Mary Lou Jepsen": [0, ["CAD for displays!", ["Mary Lou Jepsen"], "https://doi.org/10.1109/ICCAD.2008.4681532", "iccad", 2008]], "Dmitri Mitya Chklovskii": [0, ["What can brain researchers learn from computer engineers and vice versa?", ["Dmitri Mitya Chklovskii"], "https://doi.org/10.1109/ICCAD.2008.4681533", "iccad", 2008]], "Subhasish Mitra": [0, ["Reliable system design: models, metrics and design techniques", ["Subhasish Mitra", "Ravishankar K. Iyer", "Kishor S. Trivedi", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2008.4681534", "iccad", 2008], ["A low-overhead fault tolerance scheme for TSV-based 3D network on chip links", ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "https://doi.org/10.1109/ICCAD.2008.4681638", "iccad", 2008]], "Ravishankar K. Iyer": [0, ["Reliable system design: models, metrics and design techniques", ["Subhasish Mitra", "Ravishankar K. Iyer", "Kishor S. Trivedi", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2008.4681534", "iccad", 2008]], "Kishor S. Trivedi": [0, ["Reliable system design: models, metrics and design techniques", ["Subhasish Mitra", "Ravishankar K. Iyer", "Kishor S. Trivedi", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2008.4681534", "iccad", 2008]], "James W. Tschanz": [0, ["Reliable system design: models, metrics and design techniques", ["Subhasish Mitra", "Ravishankar K. Iyer", "Kishor S. Trivedi", "James W. Tschanz"], "https://doi.org/10.1109/ICCAD.2008.4681534", "iccad", 2008]], "Joel R. Phillips": [0, ["Architecting parallel programs", ["Joel R. Phillips", "Kurt Keutzer", "Michael Wrinn"], "https://doi.org/10.1109/ICCAD.2008.4681535", "iccad", 2008], ["Sparse implicit projection (SIP) for reduction of general many-terminal networks", ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2008.4681658", "iccad", 2008]], "Kurt Keutzer": [0, ["Architecting parallel programs", ["Joel R. Phillips", "Kurt Keutzer", "Michael Wrinn"], "https://doi.org/10.1109/ICCAD.2008.4681535", "iccad", 2008]], "Michael Wrinn": [0, ["Architecting parallel programs", ["Joel R. Phillips", "Kurt Keutzer", "Michael Wrinn"], "https://doi.org/10.1109/ICCAD.2008.4681535", "iccad", 2008]], "Chao Wang": [0.3783327341079712, ["Embedded software verification: challenges and solutions", ["Chao Wang", "Malay K. Ganai", "Shuvendu K. Lahiri", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681536", "iccad", 2008]], "Malay K. Ganai": [0, ["Embedded software verification: challenges and solutions", ["Chao Wang", "Malay K. Ganai", "Shuvendu K. Lahiri", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681536", "iccad", 2008]], "Shuvendu K. Lahiri": [0, ["Embedded software verification: challenges and solutions", ["Chao Wang", "Malay K. Ganai", "Shuvendu K. Lahiri", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681536", "iccad", 2008]], "Daniel Kroening": [0, ["Embedded software verification: challenges and solutions", ["Chao Wang", "Malay K. Ganai", "Shuvendu K. Lahiri", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681536", "iccad", 2008], ["Race analysis for SystemC using model checking", ["Nicolas Blanc", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681598", "iccad", 2008]], "David Z. Pan": [0, ["Nanolithography and CAD challenges for 32nm/22nm and beyond", ["David Z. Pan", "Stephen Renwick", "Vivek Singh", "Judy Huckabay"], "https://doi.org/10.1109/ICCAD.2008.4681537", "iccad", 2008], ["Pyramids: an efficient computational geometry-based approach for timing-driven placement", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", "iccad", 2008], ["A voltage-frequency island aware energy optimization framework for networks-on-chip", ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681584", "iccad", 2008], ["Overlay aware interconnect and timing variation modeling for double patterning technology", ["Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681619", "iccad", 2008], ["Double patterning technology friendly detailed routing", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", "iccad", 2008]], "Stephen Renwick": [0, ["Nanolithography and CAD challenges for 32nm/22nm and beyond", ["David Z. Pan", "Stephen Renwick", "Vivek Singh", "Judy Huckabay"], "https://doi.org/10.1109/ICCAD.2008.4681537", "iccad", 2008]], "Vivek Singh": [0, ["Nanolithography and CAD challenges for 32nm/22nm and beyond", ["David Z. Pan", "Stephen Renwick", "Vivek Singh", "Judy Huckabay"], "https://doi.org/10.1109/ICCAD.2008.4681537", "iccad", 2008]], "Judy Huckabay": [0, ["Nanolithography and CAD challenges for 32nm/22nm and beyond", ["David Z. Pan", "Stephen Renwick", "Vivek Singh", "Judy Huckabay"], "https://doi.org/10.1109/ICCAD.2008.4681537", "iccad", 2008]], "Dan Bailey": [0, ["Challenges at 45nm and beyond", ["Dan Bailey", "Eric Soenen", "Puneet Gupta", "Paul G. Villarrubia", "Sang H. Dhong"], "https://doi.org/10.1109/ICCAD.2008.4681538", "iccad", 2008]], "Eric Soenen": [0, ["Challenges at 45nm and beyond", ["Dan Bailey", "Eric Soenen", "Puneet Gupta", "Paul G. Villarrubia", "Sang H. Dhong"], "https://doi.org/10.1109/ICCAD.2008.4681538", "iccad", 2008]], "Puneet Gupta": [0, ["Challenges at 45nm and beyond", ["Dan Bailey", "Eric Soenen", "Puneet Gupta", "Paul G. Villarrubia", "Sang H. Dhong"], "https://doi.org/10.1109/ICCAD.2008.4681538", "iccad", 2008]], "Paul G. Villarrubia": [0, ["Challenges at 45nm and beyond", ["Dan Bailey", "Eric Soenen", "Puneet Gupta", "Paul G. Villarrubia", "Sang H. Dhong"], "https://doi.org/10.1109/ICCAD.2008.4681538", "iccad", 2008]], "Sang H. Dhong": [0, ["Challenges at 45nm and beyond", ["Dan Bailey", "Eric Soenen", "Puneet Gupta", "Paul G. Villarrubia", "Sang H. Dhong"], "https://doi.org/10.1109/ICCAD.2008.4681538", "iccad", 2008]], "Henry Chang": [0.00015148810052778572, ["Mixed-signal simulation challenges and solutions", ["Henry Chang", "William Walker", "John G. Maneatis", "John F. Croix"], "https://doi.org/10.1109/ICCAD.2008.4681539", "iccad", 2008]], "William Walker": [0, ["Mixed-signal simulation challenges and solutions", ["Henry Chang", "William Walker", "John G. Maneatis", "John F. Croix"], "https://doi.org/10.1109/ICCAD.2008.4681539", "iccad", 2008]], "John G. Maneatis": [0, ["Mixed-signal simulation challenges and solutions", ["Henry Chang", "William Walker", "John G. Maneatis", "John F. Croix"], "https://doi.org/10.1109/ICCAD.2008.4681539", "iccad", 2008]], "John F. Croix": [0, ["Mixed-signal simulation challenges and solutions", ["Henry Chang", "William Walker", "John G. Maneatis", "John F. Croix"], "https://doi.org/10.1109/ICCAD.2008.4681539", "iccad", 2008]], "Rob Aitken": [0, ["More Moore: foolish, feasible, or fundamentally different?", ["Rob Aitken", "Jerry Bautista", "Wojciech Maly", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.2008.4681540", "iccad", 2008]], "Jerry Bautista": [0, ["More Moore: foolish, feasible, or fundamentally different?", ["Rob Aitken", "Jerry Bautista", "Wojciech Maly", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.2008.4681540", "iccad", 2008]], "Wojciech Maly": [0, ["More Moore: foolish, feasible, or fundamentally different?", ["Rob Aitken", "Jerry Bautista", "Wojciech Maly", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.2008.4681540", "iccad", 2008]], "Jan M. Rabaey": [0, ["More Moore: foolish, feasible, or fundamentally different?", ["Rob Aitken", "Jerry Bautista", "Wojciech Maly", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.2008.4681540", "iccad", 2008]], "Qiang Ma": [0, ["Network flow-based power optimization under timing constraints in MSV-driven floorplanning", ["Qiang Ma", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2008.4681544", "iccad", 2008]], "Evangeline F. Y. Young": [0, ["Network flow-based power optimization under timing constraints in MSV-driven floorplanning", ["Qiang Ma", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2008.4681544", "iccad", 2008], ["Obstacle-avoiding rectilinear Steiner tree construction", ["Liang Li", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2008.4681625", "iccad", 2008]], "Jia Wang": [0.05329904705286026, ["Linear constraint graph for floorplan optimization with soft blocks", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2008.4681545", "iccad", 2008]], "Hai Zhou": [0, ["Linear constraint graph for floorplan optimization with soft blocks", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2008.4681545", "iccad", 2008]], "Ou He": [0, ["A novel fixed-outline floorplanner with zero deadspace for hierarchical design", ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681546", "iccad", 2008]], "Sheqin Dong": [3.6851851064056973e-06, ["A novel fixed-outline floorplanner with zero deadspace for hierarchical design", ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681546", "iccad", 2008]], "Jinian Bian": [0, ["A novel fixed-outline floorplanner with zero deadspace for hierarchical design", ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681546", "iccad", 2008]], "Satoshi Goto": [0, ["A novel fixed-outline floorplanner with zero deadspace for hierarchical design", ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681546", "iccad", 2008]], "Chung-Kuan Cheng": [0, ["A novel fixed-outline floorplanner with zero deadspace for hierarchical design", ["Ou He", "Sheqin Dong", "Jinian Bian", "Satoshi Goto", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681546", "iccad", 2008], ["Advancing supercomputer performance through interconnection topology synthesis", ["Yi Zhu", "Michael Bedford Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681630", "iccad", 2008], ["Efficient and accurate eye diagram prediction for high speed signaling", ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.2008.4681646", "iccad", 2008]], "Michal Karczmarek": [0, ["Synthesis from multi-cycle atomic actions as a solution to the timing closure problem", ["Michal Karczmarek", "Arvind"], "https://doi.org/10.1109/ICCAD.2008.4681547", "iccad", 2008]], "Arvind": [0, ["Synthesis from multi-cycle atomic actions as a solution to the timing closure problem", ["Michal Karczmarek", "Arvind"], "https://doi.org/10.1109/ICCAD.2008.4681547", "iccad", 2008]], "Hsuan-Po Lin": [0, ["To SAT or not to SAT: Ashenhurst decomposition in a large scale", ["Hsuan-Po Lin", "Jie-Hong Roland Jiang", "Ruei-Rung Lee"], "https://doi.org/10.1109/ICCAD.2008.4681548", "iccad", 2008]], "Jie-Hong Roland Jiang": [0, ["To SAT or not to SAT: Ashenhurst decomposition in a large scale", ["Hsuan-Po Lin", "Jie-Hong Roland Jiang", "Ruei-Rung Lee"], "https://doi.org/10.1109/ICCAD.2008.4681548", "iccad", 2008]], "Ruei-Rung Lee": [2.0561171965027825e-07, ["To SAT or not to SAT: Ashenhurst decomposition in a large scale", ["Hsuan-Po Lin", "Jie-Hong Roland Jiang", "Ruei-Rung Lee"], "https://doi.org/10.1109/ICCAD.2008.4681548", "iccad", 2008]], "Alan Mishchenko": [0, ["Boolean factoring and decomposition of logic networks", ["Alan Mishchenko", "Robert K. Brayton", "Satrajit Chatterjee"], "https://doi.org/10.1109/ICCAD.2008.4681549", "iccad", 2008], ["Scalable and scalably-verifiable sequential synthesis", ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "https://doi.org/10.1109/ICCAD.2008.4681580", "iccad", 2008]], "Robert K. Brayton": [0, ["Boolean factoring and decomposition of logic networks", ["Alan Mishchenko", "Robert K. Brayton", "Satrajit Chatterjee"], "https://doi.org/10.1109/ICCAD.2008.4681549", "iccad", 2008], ["Scalable and scalably-verifiable sequential synthesis", ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "https://doi.org/10.1109/ICCAD.2008.4681580", "iccad", 2008], ["Placement based multiplier rewiring for cell-based designs", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2008.4681611", "iccad", 2008]], "Satrajit Chatterjee": [0, ["Boolean factoring and decomposition of logic networks", ["Alan Mishchenko", "Robert K. Brayton", "Satrajit Chatterjee"], "https://doi.org/10.1109/ICCAD.2008.4681549", "iccad", 2008]], "Tsutomu Sasao": [0, ["On the numbers of variables to represent sparse logic functions", ["Tsutomu Sasao"], "https://doi.org/10.1109/ICCAD.2008.4681550", "iccad", 2008]], "Kohei Miyase": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Kenji Noda": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Hideaki Ito": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Kazumi Hatayama": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Takashi Aikyo": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Yuta Yamato": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Hiroshi Furukawa": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Xiaoqing Wen": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "Seiji Kajihara": [0, ["Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification", ["Kohei Miyase", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Yuta Yamato", "Hiroshi Furukawa", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1109/ICCAD.2008.4681551", "iccad", 2008]], "David R. Bild": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008]], "Sanchit Misra": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008]], "Thidapat Chantem": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008]], "Prabhat Kumar": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008]], "Robert P. Dick": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008], ["ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits", ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "https://doi.org/10.1109/ICCAD.2008.4681639", "iccad", 2008]], "Xiaobo Sharon Hu": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008]], "Li Shang": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008], ["ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits", ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "https://doi.org/10.1109/ICCAD.2008.4681639", "iccad", 2008]], "Alok N. Choudhary": [0, ["Temperature-aware test scheduling for multiprocessor systems-on-chip", ["David R. Bild", "Sanchit Misra", "Thidapat Chantem", "Prabhat Kumar", "Robert P. Dick", "Xiaobo Sharon Hu", "Li Shang", "Alok N. Choudhary"], "https://doi.org/10.1109/ICCAD.2008.4681552", "iccad", 2008]], "Jia Li": [0, ["On capture power-aware test data compression for scan-based testing", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", "iccad", 2008]], "Xiao Liu": [0, ["On capture power-aware test data compression for scan-based testing", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", "iccad", 2008]], "Yubin Zhang": [0, ["On capture power-aware test data compression for scan-based testing", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", "iccad", 2008]], "Yu Hu": [0, ["On capture power-aware test data compression for scan-based testing", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", "iccad", 2008], ["Robust FPGA resynthesis based on fault-tolerant Boolean matching", ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2008.4681654", "iccad", 2008]], "Xiaowei Li": [0, ["On capture power-aware test data compression for scan-based testing", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", "iccad", 2008]], "Qiang Xu": [0, ["On capture power-aware test data compression for scan-based testing", ["Jia Li", "Xiao Liu", "Yubin Zhang", "Yu Hu", "Xiaowei Li", "Qiang Xu"], "https://doi.org/10.1109/ICCAD.2008.4681553", "iccad", 2008]], "Xiaoji Ye": [9.944417789231608e-10, ["MAPS: multi-algorithm parallel circuit simulation", ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2008.4681554", "iccad", 2008]], "Wei Dong": [0.00018742437532637268, ["MAPS: multi-algorithm parallel circuit simulation", ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2008.4681554", "iccad", 2008], ["SRAM dynamic stability: theory, variability and analysis", ["Wei Dong", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1109/ICCAD.2008.4681601", "iccad", 2008]], "Peng Li": [0, ["MAPS: multi-algorithm parallel circuit simulation", ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2008.4681554", "iccad", 2008], ["Yield-aware hierarchical optimization of large analog integrated circuits", ["Guo Yu", "Peng Li"], "https://doi.org/10.1109/ICCAD.2008.4681555", "iccad", 2008], ["SRAM dynamic stability: theory, variability and analysis", ["Wei Dong", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1109/ICCAD.2008.4681601", "iccad", 2008], ["Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2008.4681645", "iccad", 2008]], "Sani R. Nassif": [0, ["MAPS: multi-algorithm parallel circuit simulation", ["Xiaoji Ye", "Wei Dong", "Peng Li", "Sani R. Nassif"], "https://doi.org/10.1109/ICCAD.2008.4681554", "iccad", 2008]], "Guo Yu": [0.0030625301878899336, ["Yield-aware hierarchical optimization of large analog integrated circuits", ["Guo Yu", "Peng Li"], "https://doi.org/10.1109/ICCAD.2008.4681555", "iccad", 2008]], "Chenjie Gu": [0, ["Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems", ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681556", "iccad", 2008]], "Jaijeet S. Roychowdhury": [0, ["Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems", ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681556", "iccad", 2008], ["Comprehensive procedure for fast and accurate coupled oscillator network simulation", ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681670", "iccad", 2008]], "Huan Ren": [0, ["Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure", ["Huan Ren", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2008.4681557", "iccad", 2008]], "Shantanu Dutt": [0, ["Algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure", ["Huan Ren", "Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.2008.4681557", "iccad", 2008]], "Yifang Liu": [0, ["Delay-optimal simultaneous technology mapping and placement with applications to timing optimization", ["Yifang Liu", "Rupesh S. Shelar", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2008.4681558", "iccad", 2008]], "Rupesh S. Shelar": [0, ["Delay-optimal simultaneous technology mapping and placement with applications to timing optimization", ["Yifang Liu", "Rupesh S. Shelar", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2008.4681558", "iccad", 2008]], "Jiang Hu": [0, ["Delay-optimal simultaneous technology mapping and placement with applications to timing optimization", ["Yifang Liu", "Rupesh S. Shelar", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2008.4681558", "iccad", 2008]], "Tai-Hsuan Wu": [7.0624899869552605e-15, ["PaRS: fast and near-optimal grid-based cell sizing for library-based design", ["Tai-Hsuan Wu", "Azadeh Davoodi"], "https://doi.org/10.1109/ICCAD.2008.4681559", "iccad", 2008], ["Adjustment-based modeling for statistical static timing analysis with high dimension of variability", ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "https://doi.org/10.1109/ICCAD.2008.4681571", "iccad", 2008]], "Azadeh Davoodi": [0, ["PaRS: fast and near-optimal grid-based cell sizing for library-based design", ["Tai-Hsuan Wu", "Azadeh Davoodi"], "https://doi.org/10.1109/ICCAD.2008.4681559", "iccad", 2008], ["Adjustment-based modeling for statistical static timing analysis with high dimension of variability", ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "https://doi.org/10.1109/ICCAD.2008.4681571", "iccad", 2008]], "Shiyan Hu": [0, ["A polynomial time approximation scheme for timing constrained minimum cost layer assignment", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2008.4681560", "iccad", 2008]], "Zhuo Li": [0, ["A polynomial time approximation scheme for timing constrained minimum cost layer assignment", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2008.4681560", "iccad", 2008], ["Pyramids: an efficient computational geometry-based approach for timing-driven placement", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", "iccad", 2008]], "Charles J. Alpert": [0, ["A polynomial time approximation scheme for timing constrained minimum cost layer assignment", ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2008.4681560", "iccad", 2008], ["Pyramids: an efficient computational geometry-based approach for timing-driven placement", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", "iccad", 2008]], "Jae-sun Seo": [0.9287468492984772, ["On the decreasing significance of large standard cells in technology mapping", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", "iccad", 2008]], "Igor L. Markov": [0, ["On the decreasing significance of large standard cells in technology mapping", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", "iccad", 2008]], "Dennis Sylvester": [0, ["On the decreasing significance of large standard cells in technology mapping", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", "iccad", 2008], ["STEEL: a technique for stress-enhanced standard cell library design", ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681652", "iccad", 2008], ["A statistical approach for full-chip gate-oxide reliability analysis", ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2008.4681653", "iccad", 2008]], "David T. Blaauw": [0, ["On the decreasing significance of large standard cells in technology mapping", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", "iccad", 2008], ["STEEL: a technique for stress-enhanced standard cell library design", ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681652", "iccad", 2008], ["A statistical approach for full-chip gate-oxide reliability analysis", ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2008.4681653", "iccad", 2008]], "Neal Tew": [0, ["Verification of arithmetic datapaths using polynomial function models and congruence solving", ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681562", "iccad", 2008]], "Priyank Kalla": [0, ["Verification of arithmetic datapaths using polynomial function models and congruence solving", ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681562", "iccad", 2008]], "Namrata Shekhar": [0, ["Verification of arithmetic datapaths using polynomial function models and congruence solving", ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681562", "iccad", 2008]], "Sivaram Gopalakrishnan": [0, ["Verification of arithmetic datapaths using polynomial function models and congruence solving", ["Neal Tew", "Priyank Kalla", "Namrata Shekhar", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681562", "iccad", 2008]], "Gianpiero Cabodi": [0, ["Automated abstraction by incremental refinement in interpolant-based model checking", ["Gianpiero Cabodi", "Paolo Camurati", "Marco Murciano"], "https://doi.org/10.1109/ICCAD.2008.4681563", "iccad", 2008]], "Paolo Camurati": [0, ["Automated abstraction by incremental refinement in interpolant-based model checking", ["Gianpiero Cabodi", "Paolo Camurati", "Marco Murciano"], "https://doi.org/10.1109/ICCAD.2008.4681563", "iccad", 2008]], "Marco Murciano": [0, ["Automated abstraction by incremental refinement in interpolant-based model checking", ["Gianpiero Cabodi", "Paolo Camurati", "Marco Murciano"], "https://doi.org/10.1109/ICCAD.2008.4681563", "iccad", 2008]], "Brian Keng": [0, ["A succinct memory model for automated design debugging", ["Brian Keng", "Hratch Mangassarian", "Andreas G. Veneris"], "https://doi.org/10.1109/ICCAD.2008.4681564", "iccad", 2008]], "Hratch Mangassarian": [0, ["A succinct memory model for automated design debugging", ["Brian Keng", "Hratch Mangassarian", "Andreas G. Veneris"], "https://doi.org/10.1109/ICCAD.2008.4681564", "iccad", 2008]], "Andreas G. Veneris": [0, ["A succinct memory model for automated design debugging", ["Brian Keng", "Hratch Mangassarian", "Andreas G. Veneris"], "https://doi.org/10.1109/ICCAD.2008.4681564", "iccad", 2008]], "John D. Backes": [0, ["The analysis of cyclic circuits with Boolean satisfiability", ["John D. Backes", "Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681565", "iccad", 2008]], "Brian Fett": [0, ["The analysis of cyclic circuits with Boolean satisfiability", ["John D. Backes", "Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681565", "iccad", 2008], ["Module locking in biochemical synthesis", ["Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681661", "iccad", 2008]], "Marc D. Riedel": [0, ["The analysis of cyclic circuits with Boolean satisfiability", ["John D. Backes", "Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681565", "iccad", 2008], ["Module locking in biochemical synthesis", ["Brian Fett", "Marc D. Riedel"], "https://doi.org/10.1109/ICCAD.2008.4681661", "iccad", 2008]], "Youngjin Cho": [0.9949708133935928, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Younghyun Kim": [0.998327910900116, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Sangyoung Park": [0.9998955726623535, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Naehyuck Chang": [0.999998927116394, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Mohammad Ghasemazar": [0, ["Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing", ["Mohammad Ghasemazar", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2008.4681567", "iccad", 2008]], "Massoud Pedram": [0, ["Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing", ["Mohammad Ghasemazar", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2008.4681567", "iccad", 2008]], "Hao Xu": [0, ["Accurate energy breakeven time estimation for run-time power gating", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2008.4681568", "iccad", 2008]], "Wen-Ben Jone": [0, ["Accurate energy breakeven time estimation for run-time power gating", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2008.4681568", "iccad", 2008]], "Ranga Vemuri": [0, ["Accurate energy breakeven time estimation for run-time power gating", ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2008.4681568", "iccad", 2008]], "Yongho Lee": [0.3120123893022537, ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", "iccad", 2008]], "Deog-Kyoon Jeong": [0.9999829232692719, ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", "iccad", 2008]], "Taewhan Kim": [1, ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", "iccad", 2008], ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", "iccad", 2008]], "Khaled R. Heloue": [0, ["Efficient block-based parameterized timing analysis covering all potentially critical paths", ["Khaled R. Heloue", "Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2008.4681570", "iccad", 2008]], "Sari Onaissi": [0, ["Efficient block-based parameterized timing analysis covering all potentially critical paths", ["Khaled R. Heloue", "Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2008.4681570", "iccad", 2008]], "Farid N. Najm": [0, ["Efficient block-based parameterized timing analysis covering all potentially critical paths", ["Khaled R. Heloue", "Sari Onaissi", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2008.4681570", "iccad", 2008]], "Lin Xie": [0, ["Adjustment-based modeling for statistical static timing analysis with high dimension of variability", ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "https://doi.org/10.1109/ICCAD.2008.4681571", "iccad", 2008]], "Jun Zhang": [0, ["Adjustment-based modeling for statistical static timing analysis with high dimension of variability", ["Lin Xie", "Azadeh Davoodi", "Jun Zhang", "Tai-Hsuan Wu"], "https://doi.org/10.1109/ICCAD.2008.4681571", "iccad", 2008]], "Farinaz Koushanfar": [0, ["Post-silicon timing characterization by compressed sensing", ["Farinaz Koushanfar", "Petros Boufounos", "Davood Shamsi"], "https://doi.org/10.1109/ICCAD.2008.4681572", "iccad", 2008], ["Lightweight secure PUFs", ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2008.4681648", "iccad", 2008]], "Petros Boufounos": [0, ["Post-silicon timing characterization by compressed sensing", ["Farinaz Koushanfar", "Petros Boufounos", "Davood Shamsi"], "https://doi.org/10.1109/ICCAD.2008.4681572", "iccad", 2008]], "Davood Shamsi": [0, ["Post-silicon timing characterization by compressed sensing", ["Farinaz Koushanfar", "Petros Boufounos", "Davood Shamsi"], "https://doi.org/10.1109/ICCAD.2008.4681572", "iccad", 2008]], "Amith Singhee": [0, ["Practical, fast Monte Carlo statistical static timing analysis: why and how", ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2008.4681573", "iccad", 2008]], "Sonia Singhal": [0, ["Practical, fast Monte Carlo statistical static timing analysis: why and how", ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2008.4681573", "iccad", 2008]], "Rob A. Rutenbar": [0, ["Practical, fast Monte Carlo statistical static timing analysis: why and how", ["Amith Singhee", "Sonia Singhal", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.2008.4681573", "iccad", 2008]], "Javid Jaffari": [0, ["On efficient Monte Carlo-based statistical static timing analysis of digital circuits", ["Javid Jaffari", "Mohab Anis"], "https://doi.org/10.1109/ICCAD.2008.4681574", "iccad", 2008]], "Mohab Anis": [0, ["On efficient Monte Carlo-based statistical static timing analysis of digital circuits", ["Javid Jaffari", "Mohab Anis"], "https://doi.org/10.1109/ICCAD.2008.4681574", "iccad", 2008]], "Tao Luo": [0, ["Pyramids: an efficient computational geometry-based approach for timing-driven placement", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", "iccad", 2008]], "David A. Papa": [0, ["Pyramids: an efficient computational geometry-based approach for timing-driven placement", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", "iccad", 2008]], "Chin Ngai Sze": [0, ["Pyramids: an efficient computational geometry-based approach for timing-driven placement", ["Tao Luo", "David A. Papa", "Zhuo Li", "Chin Ngai Sze", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681575", "iccad", 2008]], "Kalliopi Tsota": [0, ["Guiding global placement with wire density", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681576", "iccad", 2008]], "Cheng-Kok Koh": [0.0002752652144408785, ["Guiding global placement with wire density", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681576", "iccad", 2008]], "Venkataramanan Balakrishnan": [0, ["Guiding global placement with wire density", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2008.4681576", "iccad", 2008]], "Hsin-Chen Chen": [0, ["Constraint graph-based macro placement for modern mixed-size circuit designs", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", "iccad", 2008]], "Yi-Lin Chuang": [0, ["Constraint graph-based macro placement for modern mixed-size circuit designs", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", "iccad", 2008]], "Yao-Wen Chang": [4.253035257306692e-08, ["Constraint graph-based macro placement for modern mixed-size circuit designs", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", "iccad", 2008], ["Multi-layer global routing considering via and wire capacities", ["Chin-Hsiung Hsu", "Huang-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681597", "iccad", 2008], ["Routing for chip-package-board co-design considering differential pairs", ["Jia-Wei Fang", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681623", "iccad", 2008], ["Area-I/O flip-chip routing for chip-package co-design", ["Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681624", "iccad", 2008]], "Yung-Chung Chang": [0.8654912859201431, ["Constraint graph-based macro placement for modern mixed-size circuit designs", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", "iccad", 2008]], "Hyein Lee": [0.9502944648265839, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", "iccad", 2008]], "Seungwhun Paik": [0.9998691529035568, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", "iccad", 2008]], "Youngsoo Shin": [0.9997629821300507, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", "iccad", 2008]], "Yu-Min Kuo": [0, ["A novel sequential circuit optimization with clock gating logic", ["Yu-Min Kuo", "Shih-Hung Weng", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2008.4681579", "iccad", 2008]], "Shih-Hung Weng": [0, ["A novel sequential circuit optimization with clock gating logic", ["Yu-Min Kuo", "Shih-Hung Weng", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2008.4681579", "iccad", 2008]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["A novel sequential circuit optimization with clock gating logic", ["Yu-Min Kuo", "Shih-Hung Weng", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2008.4681579", "iccad", 2008]], "Michael L. Case": [0, ["Scalable and scalably-verifiable sequential synthesis", ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "https://doi.org/10.1109/ICCAD.2008.4681580", "iccad", 2008]], "Stephen Jang": [2.4325365721722392e-08, ["Scalable and scalably-verifiable sequential synthesis", ["Alan Mishchenko", "Michael L. Case", "Robert K. Brayton", "Stephen Jang"], "https://doi.org/10.1109/ICCAD.2008.4681580", "iccad", 2008]], "Sushu Zhang": [0, ["System-level thermal aware design of applications with uncertain execution time", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2008.4681581", "iccad", 2008]], "Karam S. Chatha": [0, ["System-level thermal aware design of applications with uncertain execution time", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2008.4681581", "iccad", 2008]], "Ayse Kivilcim Coskun": [0, ["Proactive temperature balancing for low cost thermal management in MPSoCs", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1109/ICCAD.2008.4681582", "iccad", 2008]], "Tajana Simunic Rosing": [0, ["Proactive temperature balancing for low cost thermal management in MPSoCs", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1109/ICCAD.2008.4681582", "iccad", 2008]], "Kenny C. Gross": [0, ["Proactive temperature balancing for low cost thermal management in MPSoCs", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1109/ICCAD.2008.4681582", "iccad", 2008]], "Omer Khan": [0, ["A framework for predictive dynamic temperature management of microprocessor systems", ["Omer Khan", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2008.4681583", "iccad", 2008]], "Sandip Kundu": [0, ["A framework for predictive dynamic temperature management of microprocessor systems", ["Omer Khan", "Sandip Kundu"], "https://doi.org/10.1109/ICCAD.2008.4681583", "iccad", 2008]], "Wooyoung Jang": [0.998606950044632, ["A voltage-frequency island aware energy optimization framework for networks-on-chip", ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681584", "iccad", 2008]], "Duo Ding": [0, ["A voltage-frequency island aware energy optimization framework for networks-on-chip", ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681584", "iccad", 2008]], "Hamed F. Dadgour": [0, ["Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design", ["Hamed F. Dadgour", "Vivek De", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2008.4681585", "iccad", 2008]], "Vivek De": [0, ["Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design", ["Hamed F. Dadgour", "Vivek De", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2008.4681585", "iccad", 2008]], "Kaustav Banerjee": [0, ["Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design", ["Hamed F. Dadgour", "Vivek De", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2008.4681585", "iccad", 2008]], "Yiming Li": [0, ["Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits", ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "https://doi.org/10.1109/ICCAD.2008.4681586", "iccad", 2008]], "Chih-Hong Hwang": [0.013828512746840715, ["Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits", ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "https://doi.org/10.1109/ICCAD.2008.4681586", "iccad", 2008]], "Ta-Ching Yeh": [0, ["Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits", ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "https://doi.org/10.1109/ICCAD.2008.4681586", "iccad", 2008]], "Tien-Yeh Li": [0, ["Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits", ["Yiming Li", "Chih-Hong Hwang", "Ta-Ching Yeh", "Tien-Yeh Li"], "https://doi.org/10.1109/ICCAD.2008.4681586", "iccad", 2008]], "Kuen-Yu Tsai": [0, ["A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects", ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "https://doi.org/10.1109/ICCAD.2008.4681587", "iccad", 2008]], "Meng-Fu You": [0, ["A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects", ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "https://doi.org/10.1109/ICCAD.2008.4681587", "iccad", 2008]], "Yi-Chang Lu": [0, ["A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects", ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "https://doi.org/10.1109/ICCAD.2008.4681587", "iccad", 2008]], "Philip C. W. Ng": [0, ["A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects", ["Kuen-Yu Tsai", "Meng-Fu You", "Yi-Chang Lu", "Philip C. W. Ng"], "https://doi.org/10.1109/ICCAD.2008.4681587", "iccad", 2008]], "Victoria Wang": [1.6477345687223297e-15, ["Linear analysis of random process variability", ["Victoria Wang", "Dejan Markovic"], "https://doi.org/10.1109/ICCAD.2008.4681588", "iccad", 2008]], "Dejan Markovic": [0, ["Linear analysis of random process variability", ["Victoria Wang", "Dejan Markovic"], "https://doi.org/10.1109/ICCAD.2008.4681588", "iccad", 2008], ["Integrated circuit design with NEM relays", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", "iccad", 2008]], "Tao Xu": [0, ["Design and optimization of a digital microfluidic biochip for protein crystallization", ["Tao Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"], "https://doi.org/10.1109/ICCAD.2008.4681589", "iccad", 2008]], "Krishnendu Chakrabarty": [0, ["Design and optimization of a digital microfluidic biochip for protein crystallization", ["Tao Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"], "https://doi.org/10.1109/ICCAD.2008.4681589", "iccad", 2008]], "Vamsee K. Pamula": [0, ["Design and optimization of a digital microfluidic biochip for protein crystallization", ["Tao Xu", "Krishnendu Chakrabarty", "Vamsee K. Pamula"], "https://doi.org/10.1109/ICCAD.2008.4681589", "iccad", 2008]], "Hushrav Mogal": [0, ["Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction", ["Hushrav Mogal", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2008.4681590", "iccad", 2008]], "Kia Bazargan": [0, ["Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction", ["Hushrav Mogal", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2008.4681590", "iccad", 2008]], "Martin Strasser": [0, ["Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", ["Martin Strasser", "Michael Eick", "Helmut Grab", "Ulf Schlichtmann", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.2008.4681591", "iccad", 2008]], "Michael Eick": [0, ["Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", ["Martin Strasser", "Michael Eick", "Helmut Grab", "Ulf Schlichtmann", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.2008.4681591", "iccad", 2008]], "Helmut Grab": [0, ["Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", ["Martin Strasser", "Michael Eick", "Helmut Grab", "Ulf Schlichtmann", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.2008.4681591", "iccad", 2008]], "Ulf Schlichtmann": [0, ["Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", ["Martin Strasser", "Michael Eick", "Helmut Grab", "Ulf Schlichtmann", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.2008.4681591", "iccad", 2008]], "Frank M. Johannes": [0, ["Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions", ["Martin Strasser", "Michael Eick", "Helmut Grab", "Ulf Schlichtmann", "Frank M. Johannes"], "https://doi.org/10.1109/ICCAD.2008.4681591", "iccad", 2008]], "Ranko Sredojevic": [0, ["Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example", ["Ranko Sredojevic", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2008.4681592", "iccad", 2008]], "Vladimir Stojanovic": [0, ["Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example", ["Ranko Sredojevic", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2008.4681592", "iccad", 2008], ["Integrated circuit design with NEM relays", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", "iccad", 2008]], "Lara Dolecek": [0, ["Breaking the simulation barrier: SRAM evaluation through norm minimization", ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2008.4681593", "iccad", 2008]], "Masood Qazi": [0, ["Breaking the simulation barrier: SRAM evaluation through norm minimization", ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2008.4681593", "iccad", 2008]], "Devavrat Shah": [0, ["Breaking the simulation barrier: SRAM evaluation through norm minimization", ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2008.4681593", "iccad", 2008]], "Anantha Chandrakasan": [0, ["Breaking the simulation barrier: SRAM evaluation through norm minimization", ["Lara Dolecek", "Masood Qazi", "Devavrat Shah", "Anantha Chandrakasan"], "https://doi.org/10.1109/ICCAD.2008.4681593", "iccad", 2008]], "Aida Todri": [0, ["Power supply noise aware workload assignment for multi-core systems", ["Aida Todri", "Malgorzata Marek-Sadowska", "Joseph N. Kozhaya"], "https://doi.org/10.1109/ICCAD.2008.4681594", "iccad", 2008]], "Malgorzata Marek-Sadowska": [0, ["Power supply noise aware workload assignment for multi-core systems", ["Aida Todri", "Malgorzata Marek-Sadowska", "Joseph N. Kozhaya"], "https://doi.org/10.1109/ICCAD.2008.4681594", "iccad", 2008]], "Joseph N. Kozhaya": [0, ["Power supply noise aware workload assignment for multi-core systems", ["Aida Todri", "Malgorzata Marek-Sadowska", "Joseph N. Kozhaya"], "https://doi.org/10.1109/ICCAD.2008.4681594", "iccad", 2008]], "Yen-Jung Chang": [0.038998883217573166, ["NTHU-Route 2.0: a fast and stable global router", ["Yen-Jung Chang", "Yu-Ting Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2008.4681595", "iccad", 2008]], "Yu-Ting Lee": [9.32509919948643e-06, ["NTHU-Route 2.0: a fast and stable global router", ["Yen-Jung Chang", "Yu-Ting Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2008.4681595", "iccad", 2008]], "Ting-Chi Wang": [7.577638996281166e-07, ["NTHU-Route 2.0: a fast and stable global router", ["Yen-Jung Chang", "Yu-Ting Lee", "Ting-Chi Wang"], "https://doi.org/10.1109/ICCAD.2008.4681595", "iccad", 2008]], "Yanheng Zhang": [0, ["FastRoute3.0: a fast and high quality global router based on virtual capacity", ["Yanheng Zhang", "Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2008.4681596", "iccad", 2008]], "Yue Xu": [0, ["FastRoute3.0: a fast and high quality global router based on virtual capacity", ["Yanheng Zhang", "Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2008.4681596", "iccad", 2008]], "Chris Chu": [5.475139508437366e-10, ["FastRoute3.0: a fast and high quality global router based on virtual capacity", ["Yanheng Zhang", "Yue Xu", "Chris Chu"], "https://doi.org/10.1109/ICCAD.2008.4681596", "iccad", 2008]], "Chin-Hsiung Hsu": [0, ["Multi-layer global routing considering via and wire capacities", ["Chin-Hsiung Hsu", "Huang-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681597", "iccad", 2008]], "Huang-Yu Chen": [0, ["Multi-layer global routing considering via and wire capacities", ["Chin-Hsiung Hsu", "Huang-Yu Chen", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681597", "iccad", 2008]], "Nicolas Blanc": [0, ["Race analysis for SystemC using model checking", ["Nicolas Blanc", "Daniel Kroening"], "https://doi.org/10.1109/ICCAD.2008.4681598", "iccad", 2008]], "Jason Cong": [0, ["MC-Sim: an efficient simulation tool for MPSoC designs", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", "iccad", 2008], ["Fault tolerant placement and defect reconfiguration for nano-FPGAs", ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "https://doi.org/10.1109/ICCAD.2008.4681655", "iccad", 2008]], "Karthik Gururaj": [0, ["MC-Sim: an efficient simulation tool for MPSoC designs", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", "iccad", 2008]], "Guoling Han": [2.3536603066531825e-07, ["MC-Sim: an efficient simulation tool for MPSoC designs", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", "iccad", 2008]], "Adam Kaplan": [0, ["MC-Sim: an efficient simulation tool for MPSoC designs", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", "iccad", 2008]], "Mishali Naik": [0, ["MC-Sim: an efficient simulation tool for MPSoC designs", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", "iccad", 2008]], "Glenn Reinman": [0, ["MC-Sim: an efficient simulation tool for MPSoC designs", ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Adam Kaplan", "Mishali Naik", "Glenn Reinman"], "https://doi.org/10.1109/ICCAD.2008.4681599", "iccad", 2008]], "Fu-Ching Yang": [1.70262455867487e-05, ["Verifying external interrupts of embedded microprocessor in SoC with on-chip bus", ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"], "https://doi.org/10.1109/ICCAD.2008.4681600", "iccad", 2008]], "Jing-Kun Zhong": [0, ["Verifying external interrupts of embedded microprocessor in SoC with on-chip bus", ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"], "https://doi.org/10.1109/ICCAD.2008.4681600", "iccad", 2008]], "Ing-Jer Huang": [0, ["Verifying external interrupts of embedded microprocessor in SoC with on-chip bus", ["Fu-Ching Yang", "Jing-Kun Zhong", "Ing-Jer Huang"], "https://doi.org/10.1109/ICCAD.2008.4681600", "iccad", 2008]], "Garng M. Huang": [0, ["SRAM dynamic stability: theory, variability and analysis", ["Wei Dong", "Peng Li", "Garng M. Huang"], "https://doi.org/10.1109/ICCAD.2008.4681601", "iccad", 2008]], "Jaeha Kim": [0.9453411847352982, ["Impulse sensitivity function analysis of periodic circuits", ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "https://doi.org/10.1109/ICCAD.2008.4681602", "iccad", 2008]], "Brian S. Leibowitz": [0, ["Impulse sensitivity function analysis of periodic circuits", ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "https://doi.org/10.1109/ICCAD.2008.4681602", "iccad", 2008]], "Metha Jeeradit": [0, ["Impulse sensitivity function analysis of periodic circuits", ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "https://doi.org/10.1109/ICCAD.2008.4681602", "iccad", 2008]], "Trent McConaghy": [0, ["Automated extraction of expert knowledge in analog topology selection and sizing", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1109/ICCAD.2008.4681603", "iccad", 2008], ["Importance sampled circuit learning ensembles for robust analog IC design", ["Peng Gao", "Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2008.4681604", "iccad", 2008]], "Pieter Palmers": [0, ["Automated extraction of expert knowledge in analog topology selection and sizing", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1109/ICCAD.2008.4681603", "iccad", 2008]], "Georges G. E. Gielen": [0, ["Automated extraction of expert knowledge in analog topology selection and sizing", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1109/ICCAD.2008.4681603", "iccad", 2008], ["Importance sampled circuit learning ensembles for robust analog IC design", ["Peng Gao", "Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2008.4681604", "iccad", 2008]], "Michiel Steyaert": [0, ["Automated extraction of expert knowledge in analog topology selection and sizing", ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "https://doi.org/10.1109/ICCAD.2008.4681603", "iccad", 2008]], "Peng Gao": [0, ["Importance sampled circuit learning ensembles for robust analog IC design", ["Peng Gao", "Trent McConaghy", "Georges G. E. Gielen"], "https://doi.org/10.1109/ICCAD.2008.4681604", "iccad", 2008]], "Azad Naeemi": [0, ["Physical models for electron transport in graphene nanoribbons and their junctions", ["Azad Naeemi", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2008.4681605", "iccad", 2008]], "James D. Meindl": [0, ["Physical models for electron transport in graphene nanoribbons and their junctions", ["Azad Naeemi", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2008.4681605", "iccad", 2008]], "Kenneth L. Shepard": [0, ["Characterization and modeling of graphene field-effect devices", ["Kenneth L. Shepard", "Inanc Meric", "Philip Kim"], "https://doi.org/10.1109/ICCAD.2008.4681606", "iccad", 2008]], "Inanc Meric": [0, ["Characterization and modeling of graphene field-effect devices", ["Kenneth L. Shepard", "Inanc Meric", "Philip Kim"], "https://doi.org/10.1109/ICCAD.2008.4681606", "iccad", 2008]], "Philip Kim": [0.052485739812254906, ["Characterization and modeling of graphene field-effect devices", ["Kenneth L. Shepard", "Inanc Meric", "Philip Kim"], "https://doi.org/10.1109/ICCAD.2008.4681606", "iccad", 2008]], "Kartik Mohanram": [0, ["Graphene nanoribbon FETs: technology exploration and CAD", ["Kartik Mohanram", "Jing Guo"], "https://doi.org/10.1109/ICCAD.2008.4681607", "iccad", 2008]], "Jing Guo": [0, ["Graphene nanoribbon FETs: technology exploration and CAD", ["Kartik Mohanram", "Jing Guo"], "https://doi.org/10.1109/ICCAD.2008.4681607", "iccad", 2008]], "Yesin Ryu": [0.7993545383214951, ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", "iccad", 2008]], "Takashi Enami": [0, ["Decoupling capacitance allocation for timing with statistical noise model and timing analysis", ["Takashi Enami", "Masanori Hashimoto", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2008.4681609", "iccad", 2008]], "Masanori Hashimoto": [0, ["Decoupling capacitance allocation for timing with statistical noise model and timing analysis", ["Takashi Enami", "Masanori Hashimoto", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2008.4681609", "iccad", 2008]], "Takashi Sato": [0, ["Decoupling capacitance allocation for timing with statistical noise model and timing analysis", ["Takashi Enami", "Masanori Hashimoto", "Takashi Sato"], "https://doi.org/10.1109/ICCAD.2008.4681609", "iccad", 2008]], "Po-Yuan Chen": [0, ["Transition-aware decoupling-capacitor allocation in power noise reduction", ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2008.4681610", "iccad", 2008]], "Che-Yu Liu": [0, ["Transition-aware decoupling-capacitor allocation in power noise reduction", ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2008.4681610", "iccad", 2008]], "TingTing Hwang": [2.0288438897647643e-11, ["Transition-aware decoupling-capacitor allocation in power noise reduction", ["Po-Yuan Chen", "Che-Yu Liu", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2008.4681610", "iccad", 2008]], "Fan Mo": [0, ["Placement based multiplier rewiring for cell-based designs", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2008.4681611", "iccad", 2008]], "Timothy Kam": [0, ["Correct-by-construction microarchitectural pipelining", ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "https://doi.org/10.1109/ICCAD.2008.4681612", "iccad", 2008]], "Michael Kishinevsky": [0, ["Correct-by-construction microarchitectural pipelining", ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "https://doi.org/10.1109/ICCAD.2008.4681612", "iccad", 2008]], "Jordi Cortadella": [0, ["Correct-by-construction microarchitectural pipelining", ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "https://doi.org/10.1109/ICCAD.2008.4681612", "iccad", 2008], ["Performance optimization of elastic systems using buffer resizing and buffer insertion", ["Dmitry Bufistov", "Jorge Julvez", "Jordi Cortadella"], "https://doi.org/10.1109/ICCAD.2008.4681613", "iccad", 2008]], "Marc Galceran Oms": [0, ["Correct-by-construction microarchitectural pipelining", ["Timothy Kam", "Michael Kishinevsky", "Jordi Cortadella", "Marc Galceran Oms"], "https://doi.org/10.1109/ICCAD.2008.4681612", "iccad", 2008]], "Dmitry Bufistov": [0, ["Performance optimization of elastic systems using buffer resizing and buffer insertion", ["Dmitry Bufistov", "Jorge Julvez", "Jordi Cortadella"], "https://doi.org/10.1109/ICCAD.2008.4681613", "iccad", 2008]], "Jorge Julvez": [0, ["Performance optimization of elastic systems using buffer resizing and buffer insertion", ["Dmitry Bufistov", "Jorge Julvez", "Jordi Cortadella"], "https://doi.org/10.1109/ICCAD.2008.4681613", "iccad", 2008]], "Gennette Gill": [0, ["Performance estimation and slack matching for pipelined asynchronous architectures with choice", ["Gennette Gill", "Vishal Gupta", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2008.4681614", "iccad", 2008]], "Vishal Gupta": [0, ["Performance estimation and slack matching for pipelined asynchronous architectures with choice", ["Gennette Gill", "Vishal Gupta", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2008.4681614", "iccad", 2008]], "Montek Singh": [0, ["Performance estimation and slack matching for pipelined asynchronous architectures with choice", ["Gennette Gill", "Vishal Gupta", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2008.4681614", "iccad", 2008]], "Myong Hyon Cho": [0.023150498047471046, ["Diastolic arrays: throughput-driven reconfigurable computing", ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.2008.4681615", "iccad", 2008]], "Chih-Chi Cheng": [0, ["Diastolic arrays: throughput-driven reconfigurable computing", ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.2008.4681615", "iccad", 2008]], "Michel A. Kinsy": [0, ["Diastolic arrays: throughput-driven reconfigurable computing", ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.2008.4681615", "iccad", 2008]], "G. Edward Suh": [4.7297046487648764e-11, ["Diastolic arrays: throughput-driven reconfigurable computing", ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.2008.4681615", "iccad", 2008]], "Srinivas Devadas": [0, ["Diastolic arrays: throughput-driven reconfigurable computing", ["Myong Hyon Cho", "Chih-Chi Cheng", "Michel A. Kinsy", "G. Edward Suh", "Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.2008.4681615", "iccad", 2008]], "Andrew B. Kahng": [0, ["Layout decomposition for double patterning lithography", ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "https://doi.org/10.1109/ICCAD.2008.4681616", "iccad", 2008]], "Chul-Hong Park": [0.883645549416542, ["Layout decomposition for double patterning lithography", ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "https://doi.org/10.1109/ICCAD.2008.4681616", "iccad", 2008]], "Xu Xu": [0, ["Layout decomposition for double patterning lithography", ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "https://doi.org/10.1109/ICCAD.2008.4681616", "iccad", 2008]], "Hailong Yao": [0, ["Layout decomposition for double patterning lithography", ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "https://doi.org/10.1109/ICCAD.2008.4681616", "iccad", 2008]], "Shayak Banerjee": [0, ["Electrically driven optical proximity correction based on linear programming", ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2008.4681617", "iccad", 2008]], "Praveen Elakkumanan": [0, ["Electrically driven optical proximity correction based on linear programming", ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2008.4681617", "iccad", 2008]], "Lars Liebmann": [0, ["Electrically driven optical proximity correction based on linear programming", ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2008.4681617", "iccad", 2008]], "Michael Orshansky": [0, ["Electrically driven optical proximity correction based on linear programming", ["Shayak Banerjee", "Praveen Elakkumanan", "Lars Liebmann", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2008.4681617", "iccad", 2008]], "Jinyu Zhang": [0, ["A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "https://doi.org/10.1109/ICCAD.2008.4681618", "iccad", 2008]], "Wei Xiong": [0, ["A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "https://doi.org/10.1109/ICCAD.2008.4681618", "iccad", 2008]], "Yan Wang": [0.0022822055616416037, ["A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "https://doi.org/10.1109/ICCAD.2008.4681618", "iccad", 2008]], "Zhiping Yu": [2.4381158550412785e-11, ["A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "https://doi.org/10.1109/ICCAD.2008.4681618", "iccad", 2008]], "Min-Chun Tsai": [0, ["A highly efficient optimization algorithm for pixel manipulation in inverse lithography technique", ["Jinyu Zhang", "Wei Xiong", "Yan Wang", "Zhiping Yu", "Min-Chun Tsai"], "https://doi.org/10.1109/ICCAD.2008.4681618", "iccad", 2008]], "Jae-Seok Yang": [0.9992186725139618, ["Overlay aware interconnect and timing variation modeling for double patterning technology", ["Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681619", "iccad", 2008]], "Alexey Lvov": [0, ["Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates", ["Alexey Lvov", "Ulrich Finkler"], "https://doi.org/10.1109/ICCAD.2008.4681620", "iccad", 2008]], "Ulrich Finkler": [0, ["Exact basic geometric operations on arbitrary angle polygons using only fixed size integer coordinates", ["Alexey Lvov", "Ulrich Finkler"], "https://doi.org/10.1109/ICCAD.2008.4681620", "iccad", 2008]], "Tan Yan": [0, ["BSG-Route: a length-matching router for general topology", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2008.4681621", "iccad", 2008]], "Martin D. F. Wong": [0, ["BSG-Route: a length-matching router for general topology", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2008.4681621", "iccad", 2008]], "Minsik Cho": [0.5, ["Double patterning technology friendly detailed routing", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", "iccad", 2008]], "Yongchan Ban": [0, ["Double patterning technology friendly detailed routing", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", "iccad", 2008]], "Jia-Wei Fang": [0, ["Routing for chip-package-board co-design considering differential pairs", ["Jia-Wei Fang", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681623", "iccad", 2008], ["Area-I/O flip-chip routing for chip-package co-design", ["Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681624", "iccad", 2008]], "Kuan-Hsien Ho": [0, ["Routing for chip-package-board co-design considering differential pairs", ["Jia-Wei Fang", "Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2008.4681623", "iccad", 2008]], "Liang Li": [0, ["Obstacle-avoiding rectilinear Steiner tree construction", ["Liang Li", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2008.4681625", "iccad", 2008]], "Kevin Brownell": [0, ["Evaluation of voltage interpolation to address process variations", ["Kevin Brownell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2008.4681626", "iccad", 2008]], "Gu-Yeon Wei": [0, ["Evaluation of voltage interpolation to address process variations", ["Kevin Brownell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2008.4681626", "iccad", 2008]], "David M. Brooks": [0, ["Evaluation of voltage interpolation to address process variations", ["Kevin Brownell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2008.4681626", "iccad", 2008]], "Ravishankar Rao": [0, ["Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2008.4681627", "iccad", 2008]], "Sarma B. K. Vrudhula": [0, ["Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2008.4681627", "iccad", 2008]], "Mohammad Abdullah Al Faruque": [0, ["ROAdNoC: runtime observability for an adaptive network on chip architecture", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681628", "iccad", 2008]], "Thomas Ebi": [0, ["ROAdNoC: runtime observability for an adaptive network on chip architecture", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681628", "iccad", 2008]], "Jorg Henkel": [0, ["ROAdNoC: runtime observability for an adaptive network on chip architecture", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681628", "iccad", 2008], ["FBT: filled buffer technique to reduce code size for VLIW processors", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681629", "iccad", 2008]], "Talal Bonny": [0, ["FBT: filled buffer technique to reduce code size for VLIW processors", ["Talal Bonny", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2008.4681629", "iccad", 2008]], "Yi Zhu": [0, ["Advancing supercomputer performance through interconnection topology synthesis", ["Yi Zhu", "Michael Bedford Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681630", "iccad", 2008], ["Efficient and accurate eye diagram prediction for high speed signaling", ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.2008.4681646", "iccad", 2008]], "Michael Bedford Taylor": [0, ["Advancing supercomputer performance through interconnection topology synthesis", ["Yi Zhu", "Michael Bedford Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681630", "iccad", 2008]], "Scott B. Baden": [0, ["Advancing supercomputer performance through interconnection topology synthesis", ["Yi Zhu", "Michael Bedford Taylor", "Scott B. Baden", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.2008.4681630", "iccad", 2008]], "B. V. N. Silpa": [0, ["Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors", ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "https://doi.org/10.1109/ICCAD.2008.4681631", "iccad", 2008]], "Anjul Patney": [0, ["Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors", ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "https://doi.org/10.1109/ICCAD.2008.4681631", "iccad", 2008]], "Tushar Krishna": [0, ["Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors", ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "https://doi.org/10.1109/ICCAD.2008.4681631", "iccad", 2008]], "Preeti Ranjan Panda": [0, ["Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors", ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "https://doi.org/10.1109/ICCAD.2008.4681631", "iccad", 2008]], "G. S. Visweswaran": [0, ["Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors", ["B. V. N. Silpa", "Anjul Patney", "Tushar Krishna", "Preeti Ranjan Panda", "G. S. Visweswaran"], "https://doi.org/10.1109/ICCAD.2008.4681631", "iccad", 2008]], "Taylan Yemliha": [0, ["SPM management using Markov chain based data access prediction", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "https://doi.org/10.1109/ICCAD.2008.4681632", "iccad", 2008], ["Integrated code and data placement in two-dimensional mesh based chip multiprocessors", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karakoy", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2008.4681635", "iccad", 2008]], "Shekhar Srikantaiah": [0, ["SPM management using Markov chain based data access prediction", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "https://doi.org/10.1109/ICCAD.2008.4681632", "iccad", 2008], ["Integrated code and data placement in two-dimensional mesh based chip multiprocessors", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karakoy", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2008.4681635", "iccad", 2008]], "Mahmut T. Kandemir": [0, ["SPM management using Markov chain based data access prediction", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "https://doi.org/10.1109/ICCAD.2008.4681632", "iccad", 2008], ["Integrated code and data placement in two-dimensional mesh based chip multiprocessors", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karakoy", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2008.4681635", "iccad", 2008]], "Ozcan Ozturk": [0, ["SPM management using Markov chain based data access prediction", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Ozcan Ozturk"], "https://doi.org/10.1109/ICCAD.2008.4681632", "iccad", 2008]], "Love Singhal": [0, ["Process variation aware system-level task allocation using stochastic ordering of delay distributions", ["Love Singhal", "Elaheh Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2008.4681633", "iccad", 2008]], "Elaheh Bozorgzadeh": [0, ["Process variation aware system-level task allocation using stochastic ordering of delay distributions", ["Love Singhal", "Elaheh Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2008.4681633", "iccad", 2008]], "Sanjit A. Seshia": [0, ["Game-theoretic timing analysis", ["Sanjit A. Seshia", "Alexander Rakhlin"], "https://doi.org/10.1109/ICCAD.2008.4681634", "iccad", 2008]], "Alexander Rakhlin": [0, ["Game-theoretic timing analysis", ["Sanjit A. Seshia", "Alexander Rakhlin"], "https://doi.org/10.1109/ICCAD.2008.4681634", "iccad", 2008]], "Mustafa Karakoy": [0, ["Integrated code and data placement in two-dimensional mesh based chip multiprocessors", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karakoy", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2008.4681635", "iccad", 2008]], "Mary Jane Irwin": [0, ["Integrated code and data placement in two-dimensional mesh based chip multiprocessors", ["Taylan Yemliha", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mustafa Karakoy", "Mary Jane Irwin"], "https://doi.org/10.1109/ICCAD.2008.4681635", "iccad", 2008]], "Somnath Paul": [0, ["Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681636", "iccad", 2008]], "Saibal Mukhopadhyay": [0, ["Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681636", "iccad", 2008]], "Swarup Bhunia": [0, ["Hybrid CMOS-STTRAM non-volatile FPGA: design challenges and optimization approaches", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681636", "iccad", 2008], ["Hardware protection and authentication through netlist level obfuscation", ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681649", "iccad", 2008]], "Tamer Ragheb": [0, ["On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications", ["Tamer Ragheb", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681637", "iccad", 2008]], "Yehia Massoud": [0, ["On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications", ["Tamer Ragheb", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681637", "iccad", 2008], ["Robust reconfigurable filter design using analytic variability quantification techniques", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681662", "iccad", 2008]], "Igor Loi": [0, ["A low-overhead fault tolerance scheme for TSV-based 3D network on chip links", ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "https://doi.org/10.1109/ICCAD.2008.4681638", "iccad", 2008]], "Thomas H. Lee": [6.507591861215634e-11, ["A low-overhead fault tolerance scheme for TSV-based 3D network on chip links", ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "https://doi.org/10.1109/ICCAD.2008.4681638", "iccad", 2008]], "Shinobu Fujita": [0, ["A low-overhead fault tolerance scheme for TSV-based 3D network on chip links", ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "https://doi.org/10.1109/ICCAD.2008.4681638", "iccad", 2008]], "Luca Benini": [0, ["A low-overhead fault tolerance scheme for TSV-based 3D network on chip links", ["Igor Loi", "Subhasish Mitra", "Thomas H. Lee", "Shinobu Fujita", "Luca Benini"], "https://doi.org/10.1109/ICCAD.2008.4681638", "iccad", 2008]], "Nicholas Allec": [0, ["ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits", ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "https://doi.org/10.1109/ICCAD.2008.4681639", "iccad", 2008]], "Zyad Hassan": [0, ["ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits", ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "https://doi.org/10.1109/ICCAD.2008.4681639", "iccad", 2008]], "Ronggui Yang": [5.454908750834875e-05, ["ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits", ["Nicholas Allec", "Zyad Hassan", "Li Shang", "Robert P. Dick", "Ronggui Yang"], "https://doi.org/10.1109/ICCAD.2008.4681639", "iccad", 2008]], "Duo Li": [0, ["Parameterized transient thermal behavioral modeling for chip multiprocessors", ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "https://doi.org/10.1109/ICCAD.2008.4681640", "iccad", 2008]], "Sheldon X.-D. Tan": [0, ["Parameterized transient thermal behavioral modeling for chip multiprocessors", ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "https://doi.org/10.1109/ICCAD.2008.4681640", "iccad", 2008], ["Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method", ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "https://doi.org/10.1109/ICCAD.2008.4681659", "iccad", 2008]], "Eduardo H. Pacheco": [0, ["Parameterized transient thermal behavioral modeling for chip multiprocessors", ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "https://doi.org/10.1109/ICCAD.2008.4681640", "iccad", 2008]], "Murli Tirumala": [0, ["Parameterized transient thermal behavioral modeling for chip multiprocessors", ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "https://doi.org/10.1109/ICCAD.2008.4681640", "iccad", 2008]], "Ramkumar Jayaseelan": [0, ["Temperature aware task sequencing and voltage scaling", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1109/ICCAD.2008.4681641", "iccad", 2008]], "Tulika Mitra": [0, ["Temperature aware task sequencing and voltage scaling", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1109/ICCAD.2008.4681641", "iccad", 2008]], "Vladimir Zolotov": [0, ["Statistical path selection for at-speed test", ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2008.4681642", "iccad", 2008]], "Jinjun Xiong": [0, ["Statistical path selection for at-speed test", ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2008.4681642", "iccad", 2008]], "Hanif Fatemi": [0, ["Statistical path selection for at-speed test", ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2008.4681642", "iccad", 2008]], "Chandu Visweswariah": [0, ["Statistical path selection for at-speed test", ["Vladimir Zolotov", "Jinjun Xiong", "Hanif Fatemi", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2008.4681642", "iccad", 2008]], "Reza M. Rad": [0, ["Power supply signal calibration techniques for improving detection resolution to hardware Trojans", ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "https://doi.org/10.1109/ICCAD.2008.4681643", "iccad", 2008]], "Xiaoxiao Wang": [3.2398188221743263e-18, ["Power supply signal calibration techniques for improving detection resolution to hardware Trojans", ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "https://doi.org/10.1109/ICCAD.2008.4681643", "iccad", 2008], ["Path-RO: a novel on-chip critical path delay measurement under process variations", ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "https://doi.org/10.1109/ICCAD.2008.4681644", "iccad", 2008]], "Mohammad Tehranipoor": [0, ["Power supply signal calibration techniques for improving detection resolution to hardware Trojans", ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "https://doi.org/10.1109/ICCAD.2008.4681643", "iccad", 2008], ["Path-RO: a novel on-chip critical path delay measurement under process variations", ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "https://doi.org/10.1109/ICCAD.2008.4681644", "iccad", 2008]], "Jim Plusquellic": [0, ["Power supply signal calibration techniques for improving detection resolution to hardware Trojans", ["Reza M. Rad", "Xiaoxiao Wang", "Mohammad Tehranipoor", "Jim Plusquellic"], "https://doi.org/10.1109/ICCAD.2008.4681643", "iccad", 2008]], "Ramyanshu Datta": [0, ["Path-RO: a novel on-chip critical path delay measurement under process variations", ["Xiaoxiao Wang", "Mohammad Tehranipoor", "Ramyanshu Datta"], "https://doi.org/10.1109/ICCAD.2008.4681644", "iccad", 2008]], "Zhuo Feng": [0, ["Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2008.4681645", "iccad", 2008]], "Rui Shi": [0, ["Efficient and accurate eye diagram prediction for high speed signaling", ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.2008.4681646", "iccad", 2008]], "Wenjian Yu": [1.1414829828026996e-06, ["Efficient and accurate eye diagram prediction for high speed signaling", ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.2008.4681646", "iccad", 2008]], "Ernest S. Kuh": [0, ["Efficient and accurate eye diagram prediction for high speed signaling", ["Rui Shi", "Wenjian Yu", "Yi Zhu", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.2008.4681646", "iccad", 2008]], "Tarek A. El-Moselhy": [0, ["A capacitance solver for incremental variation-aware extraction", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681647", "iccad", 2008]], "Ibrahim M. Elfadel": [0, ["A capacitance solver for incremental variation-aware extraction", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681647", "iccad", 2008]], "Luca Daniel": [0, ["A capacitance solver for incremental variation-aware extraction", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681647", "iccad", 2008], ["Guaranteed stable projection-based model reduction for indefinite and unstable linear systems", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681657", "iccad", 2008]], "Mehrdad Majzoobi": [0, ["Lightweight secure PUFs", ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2008.4681648", "iccad", 2008]], "Miodrag Potkonjak": [0, ["Lightweight secure PUFs", ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2008.4681648", "iccad", 2008]], "Rajat Subhra Chakraborty": [0, ["Hardware protection and authentication through netlist level obfuscation", ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2008.4681649", "iccad", 2008]], "Jude Angelo Ambrose": [0, ["MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm", ["Jude Angelo Ambrose", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2008.4681650", "iccad", 2008]], "Sri Parameswaran": [0, ["MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm", ["Jude Angelo Ambrose", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2008.4681650", "iccad", 2008]], "Aleksandar Ignjatovic": [0, ["MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm", ["Jude Angelo Ambrose", "Sri Parameswaran", "Aleksandar Ignjatovic"], "https://doi.org/10.1109/ICCAD.2008.4681650", "iccad", 2008]], "Natasa Miskov-Zivanov": [0, ["Process variability-aware transient fault modeling and analysis", ["Natasa Miskov-Zivanov", "Kai-Chiang Wu", "Diana Marculescu"], "https://doi.org/10.1109/ICCAD.2008.4681651", "iccad", 2008]], "Kai-Chiang Wu": [6.08376786448428e-11, ["Process variability-aware transient fault modeling and analysis", ["Natasa Miskov-Zivanov", "Kai-Chiang Wu", "Diana Marculescu"], "https://doi.org/10.1109/ICCAD.2008.4681651", "iccad", 2008]], "Diana Marculescu": [0, ["Process variability-aware transient fault modeling and analysis", ["Natasa Miskov-Zivanov", "Kai-Chiang Wu", "Diana Marculescu"], "https://doi.org/10.1109/ICCAD.2008.4681651", "iccad", 2008]], "Brian Cline": [0, ["STEEL: a technique for stress-enhanced standard cell library design", ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681652", "iccad", 2008]], "Vivek Joshi": [0, ["STEEL: a technique for stress-enhanced standard cell library design", ["Brian Cline", "Vivek Joshi", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681652", "iccad", 2008]], "Kaviraj Chopra": [0, ["A statistical approach for full-chip gate-oxide reliability analysis", ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2008.4681653", "iccad", 2008]], "Cheng Zhuo": [0, ["A statistical approach for full-chip gate-oxide reliability analysis", ["Kaviraj Chopra", "Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2008.4681653", "iccad", 2008]], "Zhe Feng": [0, ["Robust FPGA resynthesis based on fault-tolerant Boolean matching", ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2008.4681654", "iccad", 2008]], "Lei He": [0, ["Robust FPGA resynthesis based on fault-tolerant Boolean matching", ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2008.4681654", "iccad", 2008]], "Rupak Majumdar": [0, ["Robust FPGA resynthesis based on fault-tolerant Boolean matching", ["Yu Hu", "Zhe Feng", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1109/ICCAD.2008.4681654", "iccad", 2008]], "Amit Agarwal": [0, ["Fault tolerant placement and defect reconfiguration for nano-FPGAs", ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "https://doi.org/10.1109/ICCAD.2008.4681655", "iccad", 2008]], "Brian Tagiku": [0, ["Fault tolerant placement and defect reconfiguration for nano-FPGAs", ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "https://doi.org/10.1109/ICCAD.2008.4681655", "iccad", 2008]], "Prasanth Mangalagiri": [0, ["Thermal-aware reliability analysis for platform FPGAs", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", "iccad", 2008]], "Sungmin Bae": [0.6420739591121674, ["Thermal-aware reliability analysis for platform FPGAs", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", "iccad", 2008]], "Krishnan Ramakrishnan": [0, ["Thermal-aware reliability analysis for platform FPGAs", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", "iccad", 2008]], "Yuan Xie": [0, ["Thermal-aware reliability analysis for platform FPGAs", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", "iccad", 2008]], "Vijaykrishnan Narayanan": [0, ["Thermal-aware reliability analysis for platform FPGAs", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", "iccad", 2008]], "Bradley N. Bond": [0, ["Guaranteed stable projection-based model reduction for indefinite and unstable linear systems", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2008.4681657", "iccad", 2008]], "Zuochang Ye": [1.9778218529609148e-07, ["Sparse implicit projection (SIP) for reduction of general many-terminal networks", ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2008.4681658", "iccad", 2008]], "Dmitry Vasilyev": [0, ["Sparse implicit projection (SIP) for reduction of general many-terminal networks", ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2008.4681658", "iccad", 2008]], "Zhenhai Zhu": [0, ["Sparse implicit projection (SIP) for reduction of general many-terminal networks", ["Zuochang Ye", "Dmitry Vasilyev", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1109/ICCAD.2008.4681658", "iccad", 2008]], "Boyuan Yan": [0, ["Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method", ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "https://doi.org/10.1109/ICCAD.2008.4681659", "iccad", 2008]], "Gengsheng Chen": [0, ["Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method", ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "https://doi.org/10.1109/ICCAD.2008.4681659", "iccad", 2008]], "Lifeng Wu": [6.675566233127483e-08, ["Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method", ["Boyuan Yan", "Sheldon X.-D. Tan", "Gengsheng Chen", "Lifeng Wu"], "https://doi.org/10.1109/ICCAD.2008.4681659", "iccad", 2008]], "Fred Chen": [0, ["Integrated circuit design with NEM relays", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", "iccad", 2008]], "Hei Kam": [0, ["Integrated circuit design with NEM relays", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", "iccad", 2008]], "Tsu-Jae King Liu": [0, ["Integrated circuit design with NEM relays", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", "iccad", 2008]], "Elad Alon": [0, ["Integrated circuit design with NEM relays", ["Fred Chen", "Hei Kam", "Dejan Markovic", "Tsu-Jae King Liu", "Vladimir Stojanovic", "Elad Alon"], "https://doi.org/10.1109/ICCAD.2008.4681660", "iccad", 2008]], "Arthur Nieuwoudt": [0, ["Robust reconfigurable filter design using analytic variability quantification techniques", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681662", "iccad", 2008]], "Jamil Kawa": [0, ["Robust reconfigurable filter design using analytic variability quantification techniques", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2008.4681662", "iccad", 2008]], "Anne Gattiker": [0, ["Using test data to improve IC quality and yield", ["Anne Gattiker"], "https://doi.org/10.1109/ICCAD.2008.4681663", "iccad", 2008]], "Chandramouli V. Kashyap": [0, ["Silicon feedback to improve frequency of high-performance microprocessors: an overview", ["Chandramouli V. Kashyap", "Pouria Bastani", "Kip Killpack", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2008.4681664", "iccad", 2008]], "Pouria Bastani": [0, ["Silicon feedback to improve frequency of high-performance microprocessors: an overview", ["Chandramouli V. Kashyap", "Pouria Bastani", "Kip Killpack", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2008.4681664", "iccad", 2008]], "Kip Killpack": [0, ["Silicon feedback to improve frequency of high-performance microprocessors: an overview", ["Chandramouli V. Kashyap", "Pouria Bastani", "Kip Killpack", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2008.4681664", "iccad", 2008]], "Chirayu S. Amin": [0, ["Silicon feedback to improve frequency of high-performance microprocessors: an overview", ["Chandramouli V. Kashyap", "Pouria Bastani", "Kip Killpack", "Chirayu S. Amin"], "https://doi.org/10.1109/ICCAD.2008.4681664", "iccad", 2008]], "Ruiming Li": [0, ["Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method", ["Ruiming Li", "An-Jui Shey", "Michel Laudes"], "https://doi.org/10.1109/ICCAD.2008.4681665", "iccad", 2008]], "An-Jui Shey": [0, ["Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method", ["Ruiming Li", "An-Jui Shey", "Michel Laudes"], "https://doi.org/10.1109/ICCAD.2008.4681665", "iccad", 2008]], "Michel Laudes": [0, ["Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method", ["Ruiming Li", "An-Jui Shey", "Michel Laudes"], "https://doi.org/10.1109/ICCAD.2008.4681665", "iccad", 2008]], "Debjit Sinha": [0, ["Constrained aggressor set selection for maximum coupling noise", ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "https://doi.org/10.1109/ICCAD.2008.4681666", "iccad", 2008]], "Gregory Schaeffer": [0, ["Constrained aggressor set selection for maximum coupling noise", ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "https://doi.org/10.1109/ICCAD.2008.4681666", "iccad", 2008]], "Soroush Abbaspour": [0, ["Constrained aggressor set selection for maximum coupling noise", ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "https://doi.org/10.1109/ICCAD.2008.4681666", "iccad", 2008]], "Alex Rubin": [0, ["Constrained aggressor set selection for maximum coupling noise", ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "https://doi.org/10.1109/ICCAD.2008.4681666", "iccad", 2008]], "Frank Borkam": [0, ["Constrained aggressor set selection for maximum coupling noise", ["Debjit Sinha", "Gregory Schaeffer", "Soroush Abbaspour", "Alex Rubin", "Frank Borkam"], "https://doi.org/10.1109/ICCAD.2008.4681666", "iccad", 2008]], "Weiqing Guo": [0, ["Context-sensitive static transistor-level IR analysis", ["Weiqing Guo", "Yu Zhong", "Tom Burd"], "https://doi.org/10.1109/ICCAD.2008.4681667", "iccad", 2008]], "Yu Zhong": [0, ["Context-sensitive static transistor-level IR analysis", ["Weiqing Guo", "Yu Zhong", "Tom Burd"], "https://doi.org/10.1109/ICCAD.2008.4681667", "iccad", 2008]], "Tom Burd": [0, ["Context-sensitive static transistor-level IR analysis", ["Weiqing Guo", "Yu Zhong", "Tom Burd"], "https://doi.org/10.1109/ICCAD.2008.4681667", "iccad", 2008]], "Xiaolue Lai": [0, ["Frequency-aware PPV: a robust phase macromodel for accurate oscillator noise analysis", ["Xiaolue Lai"], "https://doi.org/10.1109/ICCAD.2008.4681668", "iccad", 2008], ["Comprehensive procedure for fast and accurate coupled oscillator network simulation", ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681670", "iccad", 2008]], "Mark M. Gourary": [0, ["Smoothed form of nonlinear phase macromodel for oscillators", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", "iccad", 2008]], "Sergey G. Rusakov": [0, ["Smoothed form of nonlinear phase macromodel for oscillators", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", "iccad", 2008]], "Sergey L. Ulyanov": [0, ["Smoothed form of nonlinear phase macromodel for oscillators", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", "iccad", 2008]], "Michael M. Zharov": [0, ["Smoothed form of nonlinear phase macromodel for oscillators", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", "iccad", 2008]], "Brian J. Mulvaney": [0, ["Smoothed form of nonlinear phase macromodel for oscillators", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", "iccad", 2008]], "Kiran K. Gullapalli": [0, ["Smoothed form of nonlinear phase macromodel for oscillators", ["Mark M. Gourary", "Sergey G. Rusakov", "Sergey L. Ulyanov", "Michael M. Zharov", "Brian J. Mulvaney", "Kiran K. Gullapalli"], "https://doi.org/10.1109/ICCAD.2008.4681669", "iccad", 2008]], "Prateek Bhansali": [0, ["Comprehensive procedure for fast and accurate coupled oscillator network simulation", ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681670", "iccad", 2008]], "Shweta Srivastava": [0, ["Comprehensive procedure for fast and accurate coupled oscillator network simulation", ["Prateek Bhansali", "Shweta Srivastava", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2008.4681670", "iccad", 2008]]}