/*
 * ov9712-stm32 driver
 *
 * Copyright (C) 2015 Christophe De Wagter
 * Copyright (C) 2009-2011 Jean-Francois Moine http://moinejf.free.fr
 * Copyright (C) 2008 Antonio Ospite <ospite@studenti.unina.it>
 * Copyright (C) 2008 Jim Paris <jim@jtan.com>
 *
 * Based on ov534-ov9xxx gspca driver by Jean-Francois Moine
 * Based on a prototype written by Mark Ferrell <majortrips@gmail.com>
 * USB protocol reverse engineered by Jim Paris <jim@jtan.com>
 * https://jim.sh/svn/jim/devl/playstation/ps3/eye/test/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 */


#ifndef OV9712_REG_H_
#define OV9712_REG_H_

#include "sccb.h"

#define OV9712_ADDR             0x60


#define PID         0x0A /* Product ID Number MSB */
#define VER         0x0B /* Product ID Number LSB */

static const struct regval_list ov361x_start_2048[] = {
  {0x12, 0x80},
  {0x13, 0xcf},
  {0x14, 0x40},
  {0x15, 0x00},
  {0x01, 0x80},
  {0x02, 0x80},
  {0x04, 0x70},
  {0x0d, 0x40},
  {0x0f, 0x47},
  {0x11, 0x81},
  {0x32, 0x36},
  {0x33, 0x0c},
  {0x34, 0x00},
  {0x35, 0x90},
  {0x12, 0x00},
  {0x17, 0x10},
  {0x18, 0x90},
  {0x19, 0x00},
  {0x1a, 0xc0},
};
static const struct regval_list ov361x_bridge_start_2048[] = {
  {0xf1, 0x60},
  {0x88, 0x00},
  {0x89, 0x08},
  {0x8a, 0x00},
  {0x8b, 0x06},
  {0x8c, 0x01},
  {0x8d, 0x10},
  {0x1c, 0x00},
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},
  {0x1d, 0x2e},
  {0x1d, 0x1e},
};

static const struct regval_list ov361x_start_1600[] = {
  {0x12, 0x80},
  {0x13, 0xcf},
  {0x14, 0x40},
  {0x15, 0x00},
  {0x01, 0x80},
  {0x02, 0x80},
  {0x04, 0x70},
  {0x0d, 0x40},
  {0x0f, 0x47},
  {0x11, 0x81},
  {0x32, 0x36},
  {0x33, 0x0C},
  {0x34, 0x00},
  {0x35, 0x90},
  {0x12, 0x00},
  {0x17, 0x10},
  {0x18, 0x90},
  {0x19, 0x00},
  {0x1a, 0xc0},
};
static const struct regval_list ov361x_bridge_start_1600[] = {
  {0xf1, 0x60},  /* Hsize[7:0] */
  {0x88, 0x00},  /* Hsize[15:8] Write Only, can't read */
  {0x89, 0x08},  /* Vsize[7:0] */
  {0x8a, 0x00},  /* Vsize[15:8] Write Only, can't read */
  {0x8b, 0x06},  /* for Iso */
  {0x8c, 0x01},  /* RAW input */
  {0x8d, 0x10},
  {0x1c, 0x00},  /* RAW output, Iso transfer */
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},  /* turn off JPEG, Iso mode */
  {0x1d, 0x2e},  /* for Iso */
  {0x1d, 0x1e},
};

static const struct regval_list ov361x_start_1024[] = {
  {0x12, 0x80},
  {0x13, 0xcf},
  {0x14, 0x40},
  {0x15, 0x00},
  {0x01, 0x80},
  {0x02, 0x80},
  {0x04, 0x70},
  {0x0d, 0x40},
  {0x0f, 0x47},
  {0x11, 0x81},
  {0x32, 0x36},
  {0x33, 0x0C},
  {0x34, 0x00},
  {0x35, 0x90},
  {0x12, 0x40},
  {0x17, 0x1f},
  {0x18, 0x5f},
  {0x19, 0x00},
  {0x1a, 0x68},
};
static const struct regval_list ov361x_bridge_start_1024[] = {
  {0xf1, 0x60},  /* Hsize[7:0] */
  {0x88, 0x00},  /* Hsize[15:8] Write Only, can't read */
  {0x89, 0x04},  /* Vsize[7:0] */
  {0x8a, 0x00},  /* Vsize[15:8] Write Only, can't read */
  {0x8b, 0x03},  /* for Iso */
  {0x8c, 0x01},  /* RAW input  */
  {0x8d, 0x10},
  {0x1c, 0x00},  /* RAW output, Iso transfer */
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},  /* turn off JPEG, Iso mode */
  {0x1d, 0x2e},  /* for Iso */
  {0x1d, 0x1e},
};

static const struct regval_list ov361x_start_640[] = {
  {0x12, 0x80},
  {0x13, 0xcf},
  {0x14, 0x40},
  {0x15, 0x00},
  {0x01, 0x80},
  {0x02, 0x80},
  {0x04, 0x70},
  {0x0d, 0x40},
  {0x0f, 0x47},
  {0x11, 0x81},
  {0x32, 0x36},
  {0x33, 0x0C},
  {0x34, 0x00},
  {0x35, 0x90},
  {0x12, 0x40},
  {0x17, 0x1f},
  {0x18, 0x5f},
  {0x19, 0x00},
  {0x1a, 0x68},
};

static const struct regval_list ov361x_bridge_start_640[] = {
  {0xf1, 0x60},  /* Hsize[7:0]*/
  {0x88, 0x00},  /* Hsize[15:8] Write Only, can't read */
  {0x89, 0x04},  /* Vsize[7:0] */
  {0x8a, 0x00},  /* Vsize[15:8] Write Only, can't read */
  {0x8b, 0x03},  /* for Iso */
  {0x8c, 0x01},  /* RAW input */
  {0x8d, 0x10},
  {0x1c, 0x00},  /* RAW output, Iso transfer */
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},  /* turn off JPEG, Iso mode */
  {0x1d, 0x2e},  /* for Iso */
  {0x1d, 0x1e},
};

static const struct regval_list ov361x_start_320[] = {
  {0x12, 0x80},
  {0x13, 0xcf},
  {0x14, 0x40},
  {0x15, 0x00},
  {0x01, 0x80},
  {0x02, 0x80},
  {0x04, 0x70},
  {0x0d, 0x40},
  {0x0f, 0x47},
  {0x11, 0x81},
  {0x32, 0x36},
  {0x33, 0x0C},
  {0x34, 0x00},
  {0x35, 0x90},
  {0x12, 0x40},
  {0x17, 0x1f},
  {0x18, 0x5f},
  {0x19, 0x00},
  {0x1a, 0x68},
};

static const struct regval_list ov361x_bridge_start_320[] = {
  {0xf1, 0x60},  /* Hsize[7:0] */
  {0x88, 0x00},  /* Hsize[15:8] Write Only, can't read */
  {0x89, 0x04},  /* Vsize[7:0] */
  {0x8a, 0x00},  /* Vsize[15:8] Write Only, can't read */
  {0x8b, 0x03},  /* for Iso */
  {0x8c, 0x01},  /* RAW input */
  {0x8d, 0x10},
  {0x1c, 0x00},  /* RAW output, Iso transfer; */
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},  /* turn off JPEG, Iso mode */
  {0x1d, 0x2e},  /* for Iso */
  {0x1d, 0x1e},
};

static const struct regval_list ov361x_start_160[] = {
  {0x12, 0x80},
  {0x13, 0xcf},
  {0x14, 0x40},
  {0x15, 0x00},
  {0x01, 0x80},
  {0x02, 0x80},
  {0x04, 0x70},
  {0x0d, 0x40},
  {0x0f, 0x47},
  {0x11, 0x81},
  {0x32, 0x36},
  {0x33, 0x0C},
  {0x34, 0x00},
  {0x35, 0x90},
  {0x12, 0x40},
  {0x17, 0x1f},
  {0x18, 0x5f},
  {0x19, 0x00},
  {0x1a, 0x68},
};

static const struct regval_list ov361x_bridge_start_160[] = {
  {0xf1, 0x60},  /* Hsize[7:0] */
  {0x88, 0x00},  /* Hsize[15:8] Write Only, can't read */
  {0x89, 0x04},  /* Vsize[7:0] */
  {0x8a, 0x00},  /* Vsize[15:8] Write Only, can't read */
  {0x8b, 0x03},  /* for Iso */
  {0x8c, 0x01},  /* RAW input */
  {0x8d, 0x10},
  {0x1c, 0x00},  /* RAW output, Iso transfer */
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},  /* turn off JPEG, Iso mode */
  {0x1d, 0x2e},  /* for Iso */
  {0x1d, 0x1e},
};

static const struct regval_list bridge_init[] = {
  {0x88, 0xf8},
  {0x89, 0xff},
  {0x76, 0x03},
  {0x92, 0x03},
  {0x95, 0x10},
  {0xe2, 0x00},
  {0xe7, 0x3e},
  {0x8d, 0x1c},
  {0x8e, 0x00},
  {0x8f, 0x00},
  {0x1f, 0x00},
  {0xc3, 0xf9},
  {0x89, 0xff},
  {0x88, 0xf8},
  {0x76, 0x03},
  {0x92, 0x01},
  {0x93, 0x18},
  {0x1c, 0x0a},
  {0x1d, 0x48},
  {0xc0, 0x50},
  {0xc1, 0x3c},
  {0x34, 0x05},
  {0xc2, 0x0c},
  {0xc3, 0xf9},
  {0x34, 0x05},
  {0xe7, 0x2e},
  {0x31, 0xf9},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0x25, 0x42},
  {0x94, 0x11},
};

static const struct regval_list ov965x_init[] = {
  {0x12, 0x80},   /* com7 - SSCB reset */
  {0x00, 0x00},   /* gain */
  {0x01, 0x80},   /* blue */
  {0x02, 0x80},   /* red */
  {0x03, 0x1b},   /* vref */
  {0x04, 0x03},   /* com1 - exposure low bits */
  {0x0b, 0x57},   /* ver */
  {0x0e, 0x61},   /* com5 */
  {0x0f, 0x42},   /* com6 */
  {0x11, 0x00},   /* clkrc */
  {0x12, 0x02},   /* com7 - 15fps VGA YUYV */
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
  {0x14, 0x28},   /* com9 */
  {0x16, 0x24},   /* reg16 */
  {0x17, 0x1d},   /* hstart*/
  {0x18, 0xbd},   /* hstop */
  {0x19, 0x01},   /* vstrt */
  {0x1a, 0x81},   /* vstop*/
  {0x1e, 0x04},   /* mvfp */
  {0x24, 0x3c},   /* aew */
  {0x25, 0x36},   /* aeb */
  {0x26, 0x71},   /* vpt */
  {0x27, 0x08},   /* bbias */
  {0x28, 0x08},   /* gbbias */
  {0x29, 0x15},   /* gr com */
  {0x2a, 0x00},   /* exhch */
  {0x2b, 0x00},   /* exhcl */
  {0x2c, 0x08},   /* rbias */
  {0x32, 0xff},   /* href */
  {0x33, 0x00},   /* chlf */
  {0x34, 0x3f},   /* aref1 */
  {0x35, 0x00},   /* aref2 */
  {0x36, 0xf8},   /* aref3 */
  {0x38, 0x72},   /* adc2 */
  {0x39, 0x57},   /* aref4 */
  {0x3a, 0x80},   /* tslb - yuyv */
  {0x3b, 0xc4},   /* com11 - night mode 1/4 frame rate */
  {0x3d, 0x99},   /* com13 */
  {0x3f, 0xc1},   /* edge */
  {0x40, 0xc0},   /* com15 */
  {0x41, 0x40},   /* com16 */
  {0x42, 0xc0},   /* com17 */
  {0x43, 0x0a},   /* rsvd */
  {0x44, 0xf0},
  {0x45, 0x46},
  {0x46, 0x62},
  {0x47, 0x2a},
  {0x48, 0x3c},
  {0x4a, 0xfc},
  {0x4b, 0xfc},
  {0x4c, 0x7f},
  {0x4d, 0x7f},
  {0x4e, 0x7f},
  {0x4f, 0x98},   /* matrix */
  {0x50, 0x98},
  {0x51, 0x00},
  {0x52, 0x28},
  {0x53, 0x70},
  {0x54, 0x98},
  {0x58, 0x1a},   /* matrix coef sign */
  {0x59, 0x85},   /* AWB control */
  {0x5a, 0xa9},
  {0x5b, 0x64},
  {0x5c, 0x84},
  {0x5d, 0x53},
  {0x5e, 0x0e},
  {0x5f, 0xf0},   /* AWB blue limit */
  {0x60, 0xf0},   /* AWB red limit */
  {0x61, 0xf0},   /* AWB green limit */
  {0x62, 0x00},   /* lcc1 */
  {0x63, 0x00},   /* lcc2 */
  {0x64, 0x02},   /* lcc3 */
  {0x65, 0x16},   /* lcc4 */
  {0x66, 0x01},   /* lcc5 */
  {0x69, 0x02},   /* hv */
  {0x6b, 0x5a},   /* dbvl */
  {0x6c, 0x04},
  {0x6d, 0x55},
  {0x6e, 0x00},
  {0x6f, 0x9d},
  {0x70, 0x21},   /* dnsth */
  {0x71, 0x78},
  {0x72, 0x00},   /* poidx */
  {0x73, 0x01},   /* pckdv */
  {0x74, 0x3a},   /* xindx */
  {0x75, 0x35},   /* yindx */
  {0x76, 0x01},
  {0x77, 0x02},
  {0x7a, 0x12},   /* gamma curve */
  {0x7b, 0x08},
  {0x7c, 0x16},
  {0x7d, 0x30},
  {0x7e, 0x5e},
  {0x7f, 0x72},
  {0x80, 0x82},
  {0x81, 0x8e},
  {0x82, 0x9a},
  {0x83, 0xa4},
  {0x84, 0xac},
  {0x85, 0xb8},
  {0x86, 0xc3},
  {0x87, 0xd6},
  {0x88, 0xe6},
  {0x89, 0xf2},
  {0x8a, 0x03},
  {0x8c, 0x89},   /* com19 */
  {0x14, 0x28},   /* com9 */
  {0x90, 0x7d},
  {0x91, 0x7b},
  {0x9d, 0x03},   /* lcc6 */
  {0x9e, 0x04},   /* lcc7 */
  {0x9f, 0x7a},
  {0xa0, 0x79},
  {0xa1, 0x40},   /* aechm */
  {0xa4, 0x50},   /* com21 */
  {0xa5, 0x68},   /* com26 */
  {0xa6, 0x4a},   /* AWB green */
  {0xa8, 0xc1},   /* refa8 */
  {0xa9, 0xef},   /* refa9 */
  {0xaa, 0x92},
  {0xab, 0x04},
  {0xac, 0x80},   /* black level control */
  {0xad, 0x80},
  {0xae, 0x80},
  {0xaf, 0x80},
  {0xb2, 0xf2},
  {0xb3, 0x20},
  {0xb4, 0x20},   /* ctrlb4 */
  {0xb5, 0x00},
  {0xb6, 0xaf},
  {0xbb, 0xae},
  {0xbc, 0x7f},   /* ADC channel offsets */
  {0xdb, 0x7f},
  {0xbe, 0x7f},
  {0xbf, 0x7f},
  {0xc0, 0xe2},
  {0xc1, 0xc0},
  {0xc2, 0x01},
  {0xc3, 0x4e},
  {0xc6, 0x85},
  {0xc7, 0x80},   /* com24 */
  {0xc9, 0xe0},
  {0xca, 0xe8},
  {0xcb, 0xf0},
  {0xcc, 0xd8},
  {0xcd, 0xf1},
  {0x4f, 0x98},   /* matrix */
  {0x50, 0x98},
  {0x51, 0x00},
  {0x52, 0x28},
  {0x53, 0x70},
  {0x54, 0x98},
  {0x58, 0x1a},
  {0xff, 0x41},   /* read 41, write ff 00 */
  {0x41, 0x40},   /* com16 */

  {0xc5, 0x03},   /* 60 Hz banding filter */
  {0x6a, 0x02},   /* 50 Hz banding filter */

  {0x12, 0x62},   /* com7 - 30fps VGA YUV */
  {0x36, 0xfa},   /* aref3 */
  {0x69, 0x0a},   /* hv */
  {0x8c, 0x89},   /* com22 */
  {0x14, 0x28},   /* com9 */
  {0x3e, 0x0c},
  {0x41, 0x40},   /* com16 */
  {0x72, 0x00},
  {0x73, 0x00},
  {0x74, 0x3a},
  {0x75, 0x35},
  {0x76, 0x01},
  {0xc7, 0x80},
  {0x03, 0x12},   /* vref */
  {0x17, 0x16},   /* hstart */
  {0x18, 0x02},   /* hstop */
  {0x19, 0x01},   /* vstrt */
  {0x1a, 0x3d},   /* vstop */
  {0x32, 0xff},   /* href */
  {0xc0, 0xaa},
};

static const struct regval_list bridge_init_2[] = {
  {0x94, 0xaa},
  {0xf1, 0x60},
  {0xe5, 0x04},
  {0xc0, 0x50},
  {0xc1, 0x3c},
  {0x8c, 0x00},
  {0x8d, 0x1c},
  {0x34, 0x05},

  {0xc2, 0x0c},
  {0xc3, 0xf9},
  {0xda, 0x01},
  {0x50, 0x00},
  {0x51, 0xa0},
  {0x52, 0x3c},
  {0x53, 0x00},
  {0x54, 0x00},
  {0x55, 0x00},
  {0x57, 0x00},
  {0x5c, 0x00},
  {0x5a, 0xa0},
  {0x5b, 0x78},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0x94, 0x11},
};

static const struct regval_list ov965x_init_2[] = {
  {0x3b, 0xc4},
  {0x1e, 0x04},   /* mvfp */
  {0x13, 0xe0},   /* com8 */
  {0x00, 0x00},   /* gain */
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
  {0x11, 0x03},   /* clkrc */
  {0x6b, 0x5a},   /* dblv */
  {0x6a, 0x05},
  {0xc5, 0x07},
  {0xa2, 0x4b},
  {0xa3, 0x3e},
  {0x2d, 0x00},
  {0xff, 0x42},   /* read 42, write ff 00 */
  {0x42, 0xc0},   /* com17 */
  {0x2d, 0x00},
  {0xff, 0x42},   /* read 42, write ff 00 */
  {0x42, 0xc1},   /* com17 */
  /* sharpness */
  {0x3f, 0x01},
  {0xff, 0x42},   /* read 42, write ff 00 */
  {0x42, 0xc1},   /* com17 */
  /* saturation */
  {0x4f, 0x98},   /* matrix */
  {0x50, 0x98},
  {0x51, 0x00},
  {0x52, 0x28},
  {0x53, 0x70},
  {0x54, 0x98},
  {0x58, 0x1a},
  {0xff, 0x41},   /* read 41, write ff 00 */
  {0x41, 0x40},   /* com16 */
  /* contrast */
  {0x56, 0x40},
  /* brightness */
  {0x55, 0x8f},
  /* expo */
  {0x10, 0x25},   /* aech - exposure high bits */
  {0xff, 0x13},   /* read 13, write ff 00 */
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
};

static const struct regval_list ov971x_init[] = {
  {0x12, 0x80},
  {0x09, 0x10},
  {0x1e, 0x07},
  {0x5f, 0x18},
  {0x69, 0x04},
  {0x65, 0x2a},
  {0x68, 0x0a},
  {0x39, 0x28},
  {0x4d, 0x90},
  {0xc1, 0x80},
  {0x0c, 0x30},
  {0x6d, 0x02},
  {0x96, 0xf1},
  {0xbc, 0x68},
  {0x12, 0x00},
  {0x3b, 0x00},
  {0x97, 0x80},
  {0x17, 0x25},
  {0x18, 0xa2},
  {0x19, 0x01},
  {0x1a, 0xca},
  {0x03, 0x0a},
  {0x32, 0x07},
  {0x98, 0x40},   /*{0x98, 0x00},*/
  {0x99, 0xA0},   /*{0x99, 0x00},*/
  {0x9a, 0x01},   /*{0x9a, 0x00},*/
  {0x57, 0x00},
  {0x58, 0x78},   /*{0x58, 0xc8},*/
  {0x59, 0x50},   /*{0x59, 0xa0},*/
  {0x4c, 0x13},
  {0x4b, 0x36},
  {0x3d, 0x3c},
  {0x3e, 0x03},
  {0xbd, 0x50},   /*{0xbd, 0xa0},*/
  {0xbe, 0x78},   /*{0xbe, 0xc8},*/
  {0x4e, 0x55},
  {0x4f, 0x55},
  {0x50, 0x55},
  {0x51, 0x55},
  {0x24, 0x55},
  {0x25, 0x40},
  {0x26, 0xa1},
  {0x5c, 0x59},
  {0x5d, 0x00},
  {0x11, 0x00},
  {0x2a, 0x98},
  {0x2b, 0x06},
  {0x2d, 0x00},
  {0x2e, 0x00},
  {0x13, 0xa5},
  {0x14, 0x40},
  {0x4a, 0x00},
  {0x49, 0xce},
  {0x22, 0x03},
  {0x09, 0x00}
};

static const struct regval_list ov965x_start_1_vga[] = {     /* same for qvga */
  {0x12, 0x62},   /* com7 - 30fps VGA YUV */
  {0x36, 0xfa},   /* aref3 */
  {0x69, 0x0a},   /* hv */
  {0x8c, 0x89},   /* com22 */
  {0x14, 0x28},   /* com9 */
  {0x3e, 0x0c},   /* com14 */
  {0x41, 0x40},   /* com16 */
  {0x72, 0x00},
  {0x73, 0x00},
  {0x74, 0x3a},
  {0x75, 0x35},
  {0x76, 0x01},
  {0xc7, 0x80},   /* com24 */
  {0x03, 0x12},   /* vref */
  {0x17, 0x16},   /* hstart */
  {0x18, 0x02},   /* hstop */
  {0x19, 0x01},   /* vstrt */
  {0x1a, 0x3d},   /* vstop */
  {0x32, 0xff},   /* href */
  {0xc0, 0xaa},
};

static const struct regval_list ov965x_start_1_svga[] = {
  {0x12, 0x02},   /* com7 - YUYV - VGA 15 full resolution */
  {0x36, 0xf8},   /* aref3 */
  {0x69, 0x02},   /* hv */
  {0x8c, 0x0d},   /* com22 */
  {0x3e, 0x0c},   /* com14 */
  {0x41, 0x40},   /* com16 */
  {0x72, 0x00},
  {0x73, 0x01},
  {0x74, 0x3a},
  {0x75, 0x35},
  {0x76, 0x01},
  {0xc7, 0x80},   /* com24 */
  {0x03, 0x1b},   /* vref */
  {0x17, 0x1d},   /* hstart */
  {0x18, 0xbd},   /* hstop */
  {0x19, 0x01},   /* vstrt */
  {0x1a, 0x81},   /* vstop */
  {0x32, 0xff},   /* href */
  {0xc0, 0xe2},
};

static const struct regval_list ov965x_start_1_xga[] = {
  {0x12, 0x02},   /* com7 */
  {0x36, 0xf8},   /* aref3 */
  {0x69, 0x02},   /* hv */
  {0x8c, 0x89},   /* com22 */
  {0x14, 0x28},   /* com9 */
  {0x3e, 0x0c},   /* com14 */
  {0x41, 0x40},   /* com16 */
  {0x72, 0x00},
  {0x73, 0x01},
  {0x74, 0x3a},
  {0x75, 0x35},
  {0x76, 0x01},
  {0xc7, 0x80},   /* com24 */
  {0x03, 0x1b},   /* vref */
  {0x17, 0x1d},   /* hstart */
  {0x18, 0xbd},   /* hstop */
  {0x19, 0x01},   /* vstrt */
  {0x1a, 0x81},   /* vstop */
  {0x32, 0xff},   /* href */
  {0xc0, 0xe2},
};

static const struct regval_list ov965x_start_1_sxga[] = {
  {0x12, 0x02},   /* com7 */
  {0x36, 0xf8},   /* aref3 */
  {0x69, 0x02},   /* hv */
  {0x8c, 0x89},   /* com22 */
  {0x14, 0x28},   /* com9 */
  {0x3e, 0x0c},   /* com14 */
  {0x41, 0x40},   /* com16 */
  {0x72, 0x00},
  {0x73, 0x01},
  {0x74, 0x3a},
  {0x75, 0x35},
  {0x76, 0x01},
  {0xc7, 0x80},   /* com24 */
  {0x03, 0x1b},   /* vref */
  {0x17, 0x1d},   /* hstart */
  {0x18, 0x02},   /* hstop */
  {0x19, 0x01},   /* vstrt */
  {0x1a, 0x81},   /* vstop */
  {0x32, 0xff},   /* href */
  {0xc0, 0xe2},
};

static const struct regval_list bridge_start_qvga[] = {
  {0x94, 0xaa},
  {0xf1, 0x60},
  {0xe5, 0x04},
  {0xc0, 0x50},
  {0xc1, 0x3c},
  {0x8c, 0x00},
  {0x8d, 0x1c},
  {0x34, 0x05},

  {0xc2, 0x4c},
  {0xc3, 0xf9},
  {0xda, 0x00},
  {0x50, 0x00},
  {0x51, 0xa0},
  {0x52, 0x78},
  {0x53, 0x00},
  {0x54, 0x00},
  {0x55, 0x00},
  {0x57, 0x00},
  {0x5c, 0x00},
  {0x5a, 0x50},
  {0x5b, 0x3c},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0x94, 0x11},
};

static const struct regval_list bridge_start_vga[] = {
  {0x94, 0xaa},
  {0xf1, 0x60},
  {0xe5, 0x04},
  {0xc0, 0x50},
  {0xc1, 0x3c},
  {0x8c, 0x00},
  {0x8d, 0x1c},
  {0x34, 0x05},
  {0xc2, 0x0c},
  {0xc3, 0xf9},
  {0xda, 0x01},
  {0x50, 0x00},
  {0x51, 0xa0},
  {0x52, 0x3c},
  {0x53, 0x00},
  {0x54, 0x00},
  {0x55, 0x00},
  {0x57, 0x00},
  {0x5c, 0x00},
  {0x5a, 0xa0},
  {0x5b, 0x78},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0x94, 0x11},
};

static const struct regval_list bridge_start_svga[] = {
  {0x94, 0xaa},
  {0xf1, 0x60},
  {0xe5, 0x04},
  {0xc0, 0xa0},
  {0xc1, 0x80},
  {0x8c, 0x00},
  {0x8d, 0x1c},
  {0x34, 0x05},
  {0xc2, 0x4c},
  {0xc3, 0xf9},
  {0x50, 0x00},
  {0x51, 0x40},
  {0x52, 0x00},
  {0x53, 0x00},
  {0x54, 0x00},
  {0x55, 0x88},
  {0x57, 0x00},
  {0x5c, 0x00},
  {0x5a, 0xc8},
  {0x5b, 0x96},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0xda, 0x00},
  {0x94, 0x11},
};

static const struct regval_list bridge_start_xga[] = {
  {0x94, 0xaa},
  {0xf1, 0x60},
  {0xe5, 0x04},
  {0xc0, 0xa0},
  {0xc1, 0x80},
  {0x8c, 0x00},
  {0x8d, 0x1c},
  {0x34, 0x05},
  {0xc2, 0x4c},
  {0xc3, 0xf9},
  {0x50, 0x00},
  {0x51, 0x40},
  {0x52, 0x00},
  {0x53, 0x00},
  {0x54, 0x00},
  {0x55, 0x88},
  {0x57, 0x00},
  {0x5c, 0x01},
  {0x5a, 0x00},
  {0x5b, 0xc0},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0xda, 0x01},
  {0x94, 0x11},
};

static const struct regval_list bridge_start_sxga[] = {
  {0x94, 0xaa},
  {0xf1, 0x60},
  {0xe5, 0x04},
  {0xc0, 0xa0},
  {0xc1, 0x80},
  {0x8c, 0x00},
  {0x8d, 0x1c},
  {0x34, 0x05},
  {0xc2, 0x0c},
  {0xc3, 0xf9},
  {0xda, 0x00},
  {0x35, 0x02},
  {0xd9, 0x10},
  {0x94, 0x11},
};

static const struct regval_list ov965x_start_2_qvga[] = {
  {0x3b, 0xe4},   /* com11 - night mode 1/4 frame rate */
  {0x1e, 0x04},   /* mvfp */
  {0x13, 0xe0},   /* com8 */
  {0x00, 0x00},
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
  {0x11, 0x01},   /* clkrc */
  {0x6b, 0x5a},   /* dblv */
  {0x6a, 0x02},   /* 50 Hz banding filter */
  {0xc5, 0x03},   /* 60 Hz banding filter */
  {0xa2, 0x96},   /* bd50 */
  {0xa3, 0x7d},   /* bd60 */

  {0xff, 0x13},   /* read 13, write ff 00 */
  {0x13, 0xe7},
  {0x3a, 0x80},   /* tslb - yuyv */
};

static const struct regval_list ov965x_start_2_vga[] = {
  {0x3b, 0xc4},   /* com11 - night mode 1/4 frame rate */
  {0x1e, 0x04},   /* mvfp */
  {0x13, 0xe0},   /* com8 */
  {0x00, 0x00},
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
  {0x11, 0x03},   /* clkrc */
  {0x6b, 0x5a},   /* dblv */
  {0x6a, 0x05},   /* 50 Hz banding filter */
  {0xc5, 0x07},   /* 60 Hz banding filter */
  {0xa2, 0x4b},   /* bd50 */
  {0xa3, 0x3e},   /* bd60 */

  {0x2d, 0x00},   /* advfl */
};

static const struct regval_list ov965x_start_2_svga[] = {    /* same for xga */
  {0x3b, 0xc4},   /* com11 - night mode 1/4 frame rate */
  {0x1e, 0x04},   /* mvfp */
  {0x13, 0xe0},   /* com8 */
  {0x00, 0x00},
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
  {0x11, 0x01},   /* clkrc */
  {0x6b, 0x5a},   /* dblv */
  {0x6a, 0x0c},   /* 50 Hz banding filter */
  {0xc5, 0x0f},   /* 60 Hz banding filter */
  {0xa2, 0x4e},   /* bd50 */
  {0xa3, 0x41},   /* bd60 */
};

static const struct regval_list ov965x_start_2_sxga[] = {
  {0x13, 0xe0},   /* com8 */
  {0x00, 0x00},
  {0x13, 0xe7},   /* com8 - everything (AGC, AWB and AEC) */
  {0x3b, 0xc4},   /* com11 - night mode 1/4 frame rate */
  {0x1e, 0x04},   /* mvfp */
  {0x11, 0x01},   /* clkrc */
  {0x6b, 0x5a},   /* dblv */
  {0x6a, 0x0c},   /* 50 Hz banding filter */
  {0xc5, 0x0f},   /* 60 Hz banding filter */
  {0xa2, 0x4e},   /* bd50 */
  {0xa3, 0x41},   /* bd60 */
};

static const struct regval_list ov562x_init[] = {
  {0x88, 0x20},
  {0x89, 0x0a},
  {0x8a, 0x90},
  {0x8b, 0x06},
  {0x8c, 0x01},
  {0x8d, 0x10},
  {0x1c, 0x00},
  {0x1d, 0x48},
  {0x1d, 0x00},
  {0x1d, 0xff},
  {0x1c, 0x0a},
  {0x1d, 0x2e},
  {0x1d, 0x1e},
};

static const struct regval_list ov562x_init_2[] = {
  {0x12, 0x80},
  {0x11, 0x41},
  {0x13, 0x00},
  {0x10, 0x1e},
  {0x3b, 0x07},
  {0x5b, 0x40},
  {0x39, 0x07},
  {0x53, 0x02},
  {0x54, 0x60},
  {0x04, 0x20},
  {0x27, 0x04},
  {0x3d, 0x40},
  {0x36, 0x00},
  {0xc5, 0x04},
  {0x4e, 0x00},
  {0x4f, 0x93},
  {0x50, 0x7b},
  {0xca, 0x0c},
  {0xcb, 0x0f},
  {0x39, 0x07},
  {0x4a, 0x10},
  {0x3e, 0x0a},
  {0x3d, 0x00},
  {0x0c, 0x38},
  {0x38, 0x90},
  {0x46, 0x30},
  {0x4f, 0x93},
  {0x50, 0x7b},
  {0xab, 0x00},
  {0xca, 0x0c},
  {0xcb, 0x0f},
  {0x37, 0x02},
  {0x44, 0x48},
  {0x8d, 0x44},
  {0x2a, 0x00},
  {0x2b, 0x00},
  {0x32, 0x00},
  {0x38, 0x90},
  {0x53, 0x02},
  {0x54, 0x60},
  {0x12, 0x00},
  {0x17, 0x12},
  {0x18, 0xb4},
  {0x19, 0x0c},
  {0x1a, 0xf4},
  {0x03, 0x4a},
  {0x89, 0x20},
  {0x83, 0x80},
  {0xb7, 0x9d},
  {0xb6, 0x11},
  {0xb5, 0x55},
  {0xb4, 0x00},
  {0xa9, 0xf0},
  {0xa8, 0x0a},
  {0xb8, 0xf0},
  {0xb9, 0xf0},
  {0xba, 0xf0},
  {0x81, 0x07},
  {0x63, 0x44},
  {0x13, 0xc7},
  {0x14, 0x60},
  {0x33, 0x75},
  {0x2c, 0x00},
  {0x09, 0x00},
  {0x35, 0x30},
  {0x27, 0x04},
  {0x3c, 0x07},
  {0x3a, 0x0a},
  {0x3b, 0x07},
  {0x01, 0x40},
  {0x02, 0x40},
  {0x16, 0x40},
  {0x52, 0xb0},
  {0x51, 0x83},
  {0x21, 0xbb},
  {0x22, 0x10},
  {0x23, 0x03},
  {0x35, 0x38},
  {0x20, 0x90},
  {0x28, 0x30},
  {0x73, 0xe1},
  {0x6c, 0x00},
  {0x6d, 0x80},
  {0x6e, 0x00},
  {0x70, 0x04},
  {0x71, 0x00},
  {0x8d, 0x04},
  {0x64, 0x00},
  {0x65, 0x00},
  {0x66, 0x00},
  {0x67, 0x00},
  {0x68, 0x00},
  {0x69, 0x00},
  {0x6a, 0x00},
  {0x6b, 0x00},
  {0x71, 0x94},
  {0x74, 0x20},
  {0x80, 0x09},
  {0x85, 0xc0},
};


#define CTRL_TIMEOUT 500





#endif /* OV9712_REG_H_ */
