

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 18:56:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       86|  20.000 ns|  0.860 us|    3|   87|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_121_1_fu_147  |cordiccart2pol_Pipeline_VITIS_LOOP_121_1  |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    105|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|      72|    231|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    132|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     102|    468|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_121_1_fu_147  |cordiccart2pol_Pipeline_VITIS_LOOP_121_1  |        0|   2|  72|  231|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+
    |Total                                                |                                          |        0|   2|  72|  231|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_261_p2  |         +|   0|  0|  14|          13|          13|
    |x_1_fu_222_p2        |         -|   0|  0|  15|           1|           8|
    |y_1_fu_228_p2        |         -|   0|  0|  15|           1|           8|
    |and_ln102_fu_208_p2  |       and|   0|  0|   8|           8|           8|
    |and_ln79_fu_178_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln85_fu_190_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln90_fu_202_p2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_193     |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_172_p2  |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln85_fu_184_p2  |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln90_fu_196_p2  |      icmp|   0|  0|  15|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 105|          51|          44|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |p_ph_reg_105          |  14|          3|    6|         18|
    |r                     |  14|          3|    8|         24|
    |theta                 |  31|          6|    8|         48|
    |theta_ap_vld          |  14|          3|    1|          3|
    |x_current_ph_reg_135  |  14|          3|    8|         24|
    |y_current_ph_reg_123  |  14|          3|    8|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 132|         27|   40|        147|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |and_ln79_reg_296                                                  |  1|   0|    1|          0|
    |and_ln85_reg_300                                                  |  1|   0|    1|          0|
    |ap_CS_fsm                                                         |  5|   0|    5|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_121_1_fu_147_ap_start_reg  |  1|   0|    1|          0|
    |p_ph_reg_105                                                      |  6|   0|    7|          1|
    |x_current_ph_reg_135                                              |  8|   0|    8|          0|
    |y_current_ph_reg_123                                              |  8|   0|    8|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             | 30|   0|   31|          1|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|    8|     ap_none|               x|        scalar|
|y             |   in|    8|     ap_none|               y|        scalar|
|r             |  out|    8|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|    8|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

