// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module clefia_ClefiaF1Xor_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        dst_address1,
        dst_ce1,
        dst_we1,
        dst_d1,
        dst_offset,
        src_address0,
        src_ce0,
        src_q0,
        src_address1,
        src_ce1,
        src_q1,
        src_offset,
        rk_address0,
        rk_ce0,
        rk_q0,
        rk_offset
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [4:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [7:0] dst_d0;
output  [4:0] dst_address1;
output   dst_ce1;
output   dst_we1;
output  [7:0] dst_d1;
input  [4:0] dst_offset;
output  [4:0] src_address0;
output   src_ce0;
input  [7:0] src_q0;
output  [4:0] src_address1;
output   src_ce1;
input  [7:0] src_q1;
input  [4:0] src_offset;
output  [8:0] rk_address0;
output   rk_ce0;
input  [7:0] rk_q0;
input  [7:0] rk_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] dst_address0;
reg dst_ce0;
reg dst_we0;
reg[7:0] dst_d0;
reg[4:0] dst_address1;
reg dst_ce1;
reg dst_we1;
reg[7:0] dst_d1;
reg[4:0] src_address0;
reg src_ce0;
reg[4:0] src_address1;
reg src_ce1;
reg[8:0] rk_address0;
reg rk_ce0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_subdone;
reg   [7:0] clefia_s1_address0;
reg    clefia_s1_ce0;
wire   [7:0] clefia_s1_q0;
reg   [7:0] clefia_s0_address0;
reg    clefia_s0_ce0;
wire   [7:0] clefia_s0_q0;
reg   [7:0] reg_297;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [7:0] grp_fu_302_p2;
reg   [7:0] reg_308;
wire    ap_block_pp0_stage3_11001;
reg   [7:0] rk_offset_read_reg_1125;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] src_offset_read_reg_1130;
reg   [4:0] src_offset_read_reg_1130_pp0_iter1_reg;
reg   [4:0] dst_offset_read_reg_1155;
reg   [4:0] dst_offset_read_reg_1155_pp0_iter1_reg;
wire   [8:0] rk_offset_cast_fu_338_p1;
reg   [8:0] rk_offset_cast_reg_1165;
wire   [7:0] xor_ln124_fu_352_p2;
reg   [7:0] xor_ln124_reg_1176;
reg   [7:0] src_load_10_reg_1196;
reg   [7:0] z_reg_1211;
wire   [7:0] x_assign_10_fu_472_p3;
reg   [7:0] x_assign_10_reg_1221;
reg   [7:0] x_assign_10_reg_1221_pp0_iter1_reg;
wire   [6:0] trunc_ln134_31_fu_544_p1;
reg   [6:0] trunc_ln134_31_reg_1227;
reg   [0:0] tmp_72_reg_1232;
wire   [7:0] xor_ln124_33_fu_556_p2;
reg   [7:0] xor_ln124_33_reg_1237;
reg   [7:0] z_7_reg_1242;
wire   [7:0] x_assign_s_fu_600_p3;
reg   [7:0] x_assign_s_reg_1252;
wire   [6:0] trunc_ln134_24_fu_672_p1;
reg   [6:0] trunc_ln134_24_reg_1258;
reg   [0:0] tmp_58_reg_1263;
reg   [7:0] z_8_reg_1268;
wire   [7:0] x_assign_7_fu_722_p3;
reg   [7:0] x_assign_7_reg_1278;
wire   [6:0] trunc_ln134_33_fu_794_p1;
reg   [6:0] trunc_ln134_33_reg_1284;
reg   [0:0] tmp_76_reg_1289;
reg   [7:0] z_9_reg_1294;
wire   [7:0] x_assign_8_fu_840_p3;
reg   [7:0] x_assign_8_reg_1299;
wire   [6:0] trunc_ln134_28_fu_912_p1;
reg   [6:0] trunc_ln134_28_reg_1305;
reg   [0:0] tmp_66_reg_1310;
wire   [7:0] xor_ln124_72_fu_956_p2;
reg   [7:0] xor_ln124_72_reg_1325;
wire   [7:0] xor_ln124_68_fu_994_p2;
reg   [7:0] xor_ln124_68_reg_1331;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [4:0] ap_port_reg_dst_offset;
wire   [63:0] rk_offset_cast1_fu_312_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] src_offset_cast_fu_317_p1;
wire   [63:0] zext_ln124_fu_328_p1;
wire   [63:0] dst_offset_cast_fu_333_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln124_43_fu_347_p1;
wire   [63:0] zext_ln124_44_fu_363_p1;
wire   [63:0] zext_ln124_46_fu_373_p1;
wire   [63:0] zext_ln117_fu_384_p1;
wire   [63:0] zext_ln124_45_fu_394_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln173_fu_399_p1;
wire   [63:0] zext_ln117_3_fu_408_p1;
wire   [63:0] zext_ln117_4_fu_418_p1;
wire   [63:0] zext_ln124_47_fu_428_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln174_fu_433_p1;
wire   [63:0] zext_ln175_fu_561_p1;
wire   [63:0] zext_ln176_fu_684_p1;
wire   [63:0] zext_ln185_2_fu_941_p1;
wire   [63:0] zext_ln124_48_fu_951_p1;
wire   [63:0] zext_ln185_fu_979_p1;
wire   [63:0] zext_ln124_49_fu_1017_p1;
wire   [63:0] zext_ln124_50_fu_1027_p1;
wire   [63:0] zext_ln124_52_fu_1058_p1;
wire   [63:0] zext_ln124_51_fu_1068_p1;
wire   [63:0] zext_ln124_53_fu_1099_p1;
wire   [7:0] xor_ln124_34_fu_1005_p2;
wire   [7:0] xor_ln124_35_fu_1046_p2;
wire   [7:0] xor_ln124_36_fu_1087_p2;
wire   [7:0] xor_ln124_37_fu_1118_p2;
wire   [4:0] add_ln124_fu_322_p2;
wire   [8:0] add_ln124_40_fu_341_p2;
wire   [4:0] add_ln124_41_fu_358_p2;
wire   [4:0] add_ln124_43_fu_368_p2;
wire   [4:0] add_ln117_fu_378_p2;
wire   [8:0] add_ln124_42_fu_389_p2;
wire   [4:0] add_ln117_3_fu_403_p2;
wire   [4:0] add_ln117_4_fu_413_p2;
wire   [8:0] add_ln124_44_fu_423_p2;
wire   [0:0] tmp_67_fu_438_p3;
wire   [7:0] xor_ln132_29_fu_446_p2;
wire   [7:0] select_ln131_29_fu_452_p3;
wire   [6:0] trunc_ln134_29_fu_460_p1;
wire   [0:0] tmp_68_fu_464_p3;
wire   [0:0] tmp_69_fu_480_p3;
wire   [7:0] xor_ln132_30_fu_488_p2;
wire   [7:0] select_ln131_30_fu_494_p3;
wire   [6:0] trunc_ln134_30_fu_502_p1;
wire   [0:0] tmp_70_fu_506_p3;
wire   [7:0] x_assign_11_fu_514_p3;
wire   [0:0] tmp_71_fu_522_p3;
wire   [7:0] xor_ln132_31_fu_530_p2;
wire   [7:0] select_ln131_31_fu_536_p3;
wire   [0:0] tmp_fu_566_p3;
wire   [7:0] xor_ln132_fu_574_p2;
wire   [7:0] select_ln131_fu_580_p3;
wire   [6:0] trunc_ln134_fu_588_p1;
wire   [0:0] tmp_54_fu_592_p3;
wire   [0:0] tmp_55_fu_608_p3;
wire   [7:0] xor_ln132_23_fu_616_p2;
wire   [7:0] select_ln131_23_fu_622_p3;
wire   [6:0] trunc_ln134_23_fu_630_p1;
wire   [0:0] tmp_56_fu_634_p3;
wire   [7:0] x_assign_6_fu_642_p3;
wire   [0:0] tmp_57_fu_650_p3;
wire   [7:0] xor_ln132_24_fu_658_p2;
wire   [7:0] select_ln131_24_fu_664_p3;
wire   [0:0] tmp_59_fu_688_p3;
wire   [7:0] xor_ln132_25_fu_696_p2;
wire   [7:0] select_ln131_25_fu_702_p3;
wire   [6:0] trunc_ln134_25_fu_710_p1;
wire   [0:0] tmp_60_fu_714_p3;
wire   [0:0] tmp_73_fu_730_p3;
wire   [7:0] xor_ln132_32_fu_738_p2;
wire   [7:0] select_ln131_32_fu_744_p3;
wire   [6:0] trunc_ln134_32_fu_752_p1;
wire   [0:0] tmp_74_fu_756_p3;
wire   [7:0] x_assign_12_fu_764_p3;
wire   [0:0] tmp_75_fu_772_p3;
wire   [7:0] xor_ln132_33_fu_780_p2;
wire   [7:0] select_ln131_33_fu_786_p3;
wire   [0:0] tmp_61_fu_806_p3;
wire   [7:0] xor_ln132_26_fu_814_p2;
wire   [7:0] select_ln131_26_fu_820_p3;
wire   [6:0] trunc_ln134_26_fu_828_p1;
wire   [0:0] tmp_62_fu_832_p3;
wire   [0:0] tmp_63_fu_848_p3;
wire   [7:0] xor_ln132_27_fu_856_p2;
wire   [7:0] select_ln131_27_fu_862_p3;
wire   [6:0] trunc_ln134_27_fu_870_p1;
wire   [0:0] tmp_64_fu_874_p3;
wire   [7:0] x_assign_9_fu_882_p3;
wire   [0:0] tmp_65_fu_890_p3;
wire   [7:0] xor_ln132_28_fu_898_p2;
wire   [7:0] select_ln131_28_fu_904_p3;
wire   [4:0] add_ln185_2_fu_936_p2;
wire   [4:0] add_ln124_45_fu_946_p2;
wire   [7:0] or_ln134_7_fu_924_p3;
wire   [7:0] or_ln134_9_fu_930_p3;
wire   [4:0] add_ln185_fu_974_p2;
wire   [7:0] xor_ln124_66_fu_984_p2;
wire   [7:0] or_ln_fu_962_p3;
wire   [7:0] or_ln134_4_fu_968_p3;
wire   [7:0] xor_ln124_69_fu_1000_p2;
wire   [7:0] xor_ln124_67_fu_989_p2;
wire   [4:0] add_ln124_46_fu_1012_p2;
wire   [4:0] add_ln124_47_fu_1022_p2;
wire   [7:0] xor_ln124_70_fu_1032_p2;
wire   [7:0] xor_ln124_73_fu_1042_p2;
wire   [7:0] xor_ln124_71_fu_1037_p2;
wire   [4:0] add_ln124_49_fu_1053_p2;
wire   [4:0] add_ln124_48_fu_1063_p2;
wire   [7:0] xor_ln124_74_fu_1073_p2;
wire   [7:0] xor_ln124_76_fu_1083_p2;
wire   [7:0] xor_ln124_75_fu_1078_p2;
wire   [4:0] add_ln124_50_fu_1094_p2;
wire   [7:0] xor_ln124_77_fu_1104_p2;
wire   [7:0] xor_ln124_79_fu_1114_p2;
wire   [7:0] xor_ln124_78_fu_1109_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
clefia_s1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(clefia_s1_address0),
    .ce0(clefia_s1_ce0),
    .q0(clefia_s1_q0)
);

clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
clefia_s0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(clefia_s0_address0),
    .ce0(clefia_s0_ce0),
    .q0(clefia_s0_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce))) begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            reg_297 <= src_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_297 <= src_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_dst_offset <= dst_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        dst_offset_read_reg_1155 <= ap_port_reg_dst_offset;
        dst_offset_read_reg_1155_pp0_iter1_reg <= dst_offset_read_reg_1155;
        rk_offset_cast_reg_1165[7 : 0] <= rk_offset_cast_fu_338_p1[7 : 0];
        tmp_76_reg_1289 <= select_ln131_33_fu_786_p3[32'd7];
        trunc_ln134_33_reg_1284 <= trunc_ln134_33_fu_794_p1;
        x_assign_7_reg_1278 <= x_assign_7_fu_722_p3;
        xor_ln124_reg_1176 <= xor_ln124_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_308 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rk_offset_read_reg_1125 <= rk_offset;
        src_offset_read_reg_1130 <= src_offset;
        src_offset_read_reg_1130_pp0_iter1_reg <= src_offset_read_reg_1130;
        tmp_58_reg_1263 <= select_ln131_24_fu_664_p3[32'd7];
        trunc_ln134_24_reg_1258 <= trunc_ln134_24_fu_672_p1;
        x_assign_s_reg_1252 <= x_assign_s_fu_600_p3;
        xor_ln124_33_reg_1237 <= xor_ln124_33_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        src_load_10_reg_1196 <= src_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_66_reg_1310 <= select_ln131_28_fu_904_p3[32'd7];
        trunc_ln134_28_reg_1305 <= trunc_ln134_28_fu_912_p1;
        x_assign_8_reg_1299 <= x_assign_8_fu_840_p3;
        xor_ln124_72_reg_1325 <= xor_ln124_72_fu_956_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_72_reg_1232 <= select_ln131_31_fu_536_p3[32'd7];
        trunc_ln134_31_reg_1227 <= trunc_ln134_31_fu_544_p1;
        x_assign_10_reg_1221 <= x_assign_10_fu_472_p3;
        x_assign_10_reg_1221_pp0_iter1_reg <= x_assign_10_reg_1221;
        xor_ln124_68_reg_1331 <= xor_ln124_68_fu_994_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_7_reg_1242 <= clefia_s0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        z_8_reg_1268 <= clefia_s1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        z_9_reg_1294 <= clefia_s0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        z_reg_1211 <= clefia_s1_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        clefia_s0_address0 = zext_ln176_fu_684_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        clefia_s0_address0 = zext_ln174_fu_433_p1;
    end else begin
        clefia_s0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        clefia_s0_ce0 = 1'b1;
    end else begin
        clefia_s0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        clefia_s1_address0 = zext_ln175_fu_561_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        clefia_s1_address0 = zext_ln173_fu_399_p1;
    end else begin
        clefia_s1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        clefia_s1_ce0 = 1'b1;
    end else begin
        clefia_s1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_address0 = zext_ln124_53_fu_1099_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dst_address0 = zext_ln124_49_fu_1017_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dst_address0 = zext_ln117_4_fu_418_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dst_address0 = zext_ln117_fu_384_p1;
    end else begin
        dst_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_address1 = zext_ln124_51_fu_1068_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dst_address1 = zext_ln185_fu_979_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dst_address1 = zext_ln117_3_fu_408_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dst_address1 = dst_offset_cast_fu_333_p1;
    end else begin
        dst_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        dst_ce0 = 1'b1;
    end else begin
        dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        dst_ce1 = 1'b1;
    end else begin
        dst_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_d0 = xor_ln124_37_fu_1118_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dst_d0 = xor_ln124_35_fu_1046_p2;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dst_d0 = src_q0;
    end else begin
        dst_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_d1 = xor_ln124_36_fu_1087_p2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dst_d1 = xor_ln124_34_fu_1005_p2;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        dst_d1 = src_q1;
    end else begin
        dst_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        dst_we0 = 1'b1;
    end else begin
        dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        dst_we1 = 1'b1;
    end else begin
        dst_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            rk_address0 = zext_ln124_47_fu_428_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            rk_address0 = zext_ln124_45_fu_394_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            rk_address0 = zext_ln124_43_fu_347_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rk_address0 = rk_offset_cast1_fu_312_p1;
        end else begin
            rk_address0 = 'bx;
        end
    end else begin
        rk_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        rk_ce0 = 1'b1;
    end else begin
        rk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        src_address0 = zext_ln124_52_fu_1058_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        src_address0 = zext_ln124_48_fu_951_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        src_address0 = zext_ln124_46_fu_373_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_address0 = zext_ln124_fu_328_p1;
    end else begin
        src_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        src_address1 = zext_ln124_50_fu_1027_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        src_address1 = zext_ln185_2_fu_941_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        src_address1 = zext_ln124_44_fu_363_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_address1 = src_offset_cast_fu_317_p1;
    end else begin
        src_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        src_ce0 = 1'b1;
    end else begin
        src_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)))) begin
        src_ce1 = 1'b1;
    end else begin
        src_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_3_fu_403_p2 = (dst_offset_read_reg_1155 + 5'd2);

assign add_ln117_4_fu_413_p2 = (dst_offset_read_reg_1155 + 5'd3);

assign add_ln117_fu_378_p2 = (ap_port_reg_dst_offset + 5'd1);

assign add_ln124_40_fu_341_p2 = (rk_offset_cast_fu_338_p1 + 9'd1);

assign add_ln124_41_fu_358_p2 = (src_offset_read_reg_1130 + 5'd2);

assign add_ln124_42_fu_389_p2 = (rk_offset_cast_reg_1165 + 9'd2);

assign add_ln124_43_fu_368_p2 = (src_offset_read_reg_1130 + 5'd3);

assign add_ln124_44_fu_423_p2 = (rk_offset_cast_reg_1165 + 9'd3);

assign add_ln124_45_fu_946_p2 = (src_offset_read_reg_1130_pp0_iter1_reg + 5'd5);

assign add_ln124_46_fu_1012_p2 = (dst_offset_read_reg_1155_pp0_iter1_reg + 5'd5);

assign add_ln124_47_fu_1022_p2 = (src_offset_read_reg_1130_pp0_iter1_reg + 5'd6);

assign add_ln124_48_fu_1063_p2 = (dst_offset_read_reg_1155_pp0_iter1_reg + 5'd6);

assign add_ln124_49_fu_1053_p2 = (src_offset_read_reg_1130_pp0_iter1_reg + 5'd7);

assign add_ln124_50_fu_1094_p2 = (dst_offset_read_reg_1155_pp0_iter1_reg + 5'd7);

assign add_ln124_fu_322_p2 = (src_offset + 5'd1);

assign add_ln185_2_fu_936_p2 = (src_offset_read_reg_1130_pp0_iter1_reg + 5'd4);

assign add_ln185_fu_974_p2 = (dst_offset_read_reg_1155_pp0_iter1_reg + 5'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dst_offset_cast_fu_333_p1 = ap_port_reg_dst_offset;

assign grp_fu_302_p2 = (rk_q0 ^ reg_297);

assign or_ln134_4_fu_968_p3 = {{trunc_ln134_28_reg_1305}, {tmp_66_reg_1310}};

assign or_ln134_7_fu_924_p3 = {{trunc_ln134_31_reg_1227}, {tmp_72_reg_1232}};

assign or_ln134_9_fu_930_p3 = {{trunc_ln134_33_reg_1284}, {tmp_76_reg_1289}};

assign or_ln_fu_962_p3 = {{trunc_ln134_24_reg_1258}, {tmp_58_reg_1263}};

assign rk_offset_cast1_fu_312_p1 = rk_offset;

assign rk_offset_cast_fu_338_p1 = rk_offset_read_reg_1125;

assign select_ln131_23_fu_622_p3 = ((tmp_55_fu_608_p3[0:0] == 1'b1) ? xor_ln132_23_fu_616_p2 : x_assign_s_fu_600_p3);

assign select_ln131_24_fu_664_p3 = ((tmp_57_fu_650_p3[0:0] == 1'b1) ? xor_ln132_24_fu_658_p2 : x_assign_6_fu_642_p3);

assign select_ln131_25_fu_702_p3 = ((tmp_59_fu_688_p3[0:0] == 1'b1) ? xor_ln132_25_fu_696_p2 : clefia_s1_q0);

assign select_ln131_26_fu_820_p3 = ((tmp_61_fu_806_p3[0:0] == 1'b1) ? xor_ln132_26_fu_814_p2 : clefia_s0_q0);

assign select_ln131_27_fu_862_p3 = ((tmp_63_fu_848_p3[0:0] == 1'b1) ? xor_ln132_27_fu_856_p2 : x_assign_8_fu_840_p3);

assign select_ln131_28_fu_904_p3 = ((tmp_65_fu_890_p3[0:0] == 1'b1) ? xor_ln132_28_fu_898_p2 : x_assign_9_fu_882_p3);

assign select_ln131_29_fu_452_p3 = ((tmp_67_fu_438_p3[0:0] == 1'b1) ? xor_ln132_29_fu_446_p2 : clefia_s1_q0);

assign select_ln131_30_fu_494_p3 = ((tmp_69_fu_480_p3[0:0] == 1'b1) ? xor_ln132_30_fu_488_p2 : x_assign_10_fu_472_p3);

assign select_ln131_31_fu_536_p3 = ((tmp_71_fu_522_p3[0:0] == 1'b1) ? xor_ln132_31_fu_530_p2 : x_assign_11_fu_514_p3);

assign select_ln131_32_fu_744_p3 = ((tmp_73_fu_730_p3[0:0] == 1'b1) ? xor_ln132_32_fu_738_p2 : x_assign_7_fu_722_p3);

assign select_ln131_33_fu_786_p3 = ((tmp_75_fu_772_p3[0:0] == 1'b1) ? xor_ln132_33_fu_780_p2 : x_assign_12_fu_764_p3);

assign select_ln131_fu_580_p3 = ((tmp_fu_566_p3[0:0] == 1'b1) ? xor_ln132_fu_574_p2 : clefia_s0_q0);

assign src_offset_cast_fu_317_p1 = src_offset;

assign tmp_54_fu_592_p3 = select_ln131_fu_580_p3[32'd7];

assign tmp_55_fu_608_p3 = select_ln131_fu_580_p3[32'd6];

assign tmp_56_fu_634_p3 = select_ln131_23_fu_622_p3[32'd7];

assign tmp_57_fu_650_p3 = select_ln131_23_fu_622_p3[32'd6];

assign tmp_59_fu_688_p3 = clefia_s1_q0[32'd7];

assign tmp_60_fu_714_p3 = select_ln131_25_fu_702_p3[32'd7];

assign tmp_61_fu_806_p3 = clefia_s0_q0[32'd7];

assign tmp_62_fu_832_p3 = select_ln131_26_fu_820_p3[32'd7];

assign tmp_63_fu_848_p3 = select_ln131_26_fu_820_p3[32'd6];

assign tmp_64_fu_874_p3 = select_ln131_27_fu_862_p3[32'd7];

assign tmp_65_fu_890_p3 = select_ln131_27_fu_862_p3[32'd6];

assign tmp_67_fu_438_p3 = clefia_s1_q0[32'd7];

assign tmp_68_fu_464_p3 = select_ln131_29_fu_452_p3[32'd7];

assign tmp_69_fu_480_p3 = select_ln131_29_fu_452_p3[32'd6];

assign tmp_70_fu_506_p3 = select_ln131_30_fu_494_p3[32'd7];

assign tmp_71_fu_522_p3 = select_ln131_30_fu_494_p3[32'd6];

assign tmp_73_fu_730_p3 = select_ln131_25_fu_702_p3[32'd6];

assign tmp_74_fu_756_p3 = select_ln131_32_fu_744_p3[32'd7];

assign tmp_75_fu_772_p3 = select_ln131_32_fu_744_p3[32'd6];

assign tmp_fu_566_p3 = clefia_s0_q0[32'd7];

assign trunc_ln134_23_fu_630_p1 = select_ln131_23_fu_622_p3[6:0];

assign trunc_ln134_24_fu_672_p1 = select_ln131_24_fu_664_p3[6:0];

assign trunc_ln134_25_fu_710_p1 = select_ln131_25_fu_702_p3[6:0];

assign trunc_ln134_26_fu_828_p1 = select_ln131_26_fu_820_p3[6:0];

assign trunc_ln134_27_fu_870_p1 = select_ln131_27_fu_862_p3[6:0];

assign trunc_ln134_28_fu_912_p1 = select_ln131_28_fu_904_p3[6:0];

assign trunc_ln134_29_fu_460_p1 = select_ln131_29_fu_452_p3[6:0];

assign trunc_ln134_30_fu_502_p1 = select_ln131_30_fu_494_p3[6:0];

assign trunc_ln134_31_fu_544_p1 = select_ln131_31_fu_536_p3[6:0];

assign trunc_ln134_32_fu_752_p1 = select_ln131_32_fu_744_p3[6:0];

assign trunc_ln134_33_fu_794_p1 = select_ln131_33_fu_786_p3[6:0];

assign trunc_ln134_fu_588_p1 = select_ln131_fu_580_p3[6:0];

assign x_assign_10_fu_472_p3 = {{trunc_ln134_29_fu_460_p1}, {tmp_68_fu_464_p3}};

assign x_assign_11_fu_514_p3 = {{trunc_ln134_30_fu_502_p1}, {tmp_70_fu_506_p3}};

assign x_assign_12_fu_764_p3 = {{trunc_ln134_32_fu_752_p1}, {tmp_74_fu_756_p3}};

assign x_assign_6_fu_642_p3 = {{trunc_ln134_23_fu_630_p1}, {tmp_56_fu_634_p3}};

assign x_assign_7_fu_722_p3 = {{trunc_ln134_25_fu_710_p1}, {tmp_60_fu_714_p3}};

assign x_assign_8_fu_840_p3 = {{trunc_ln134_26_fu_828_p1}, {tmp_62_fu_832_p3}};

assign x_assign_9_fu_882_p3 = {{trunc_ln134_27_fu_870_p1}, {tmp_64_fu_874_p3}};

assign x_assign_s_fu_600_p3 = {{trunc_ln134_fu_588_p1}, {tmp_54_fu_592_p3}};

assign xor_ln124_33_fu_556_p2 = (src_load_10_reg_1196 ^ rk_q0);

assign xor_ln124_34_fu_1005_p2 = (xor_ln124_69_fu_1000_p2 ^ xor_ln124_67_fu_989_p2);

assign xor_ln124_35_fu_1046_p2 = (xor_ln124_73_fu_1042_p2 ^ xor_ln124_71_fu_1037_p2);

assign xor_ln124_36_fu_1087_p2 = (xor_ln124_76_fu_1083_p2 ^ xor_ln124_75_fu_1078_p2);

assign xor_ln124_37_fu_1118_p2 = (xor_ln124_79_fu_1114_p2 ^ xor_ln124_78_fu_1109_p2);

assign xor_ln124_66_fu_984_p2 = (x_assign_7_reg_1278 ^ src_q1);

assign xor_ln124_67_fu_989_p2 = (z_reg_1211 ^ xor_ln124_66_fu_984_p2);

assign xor_ln124_68_fu_994_p2 = (or_ln_fu_962_p3 ^ or_ln134_4_fu_968_p3);

assign xor_ln124_69_fu_1000_p2 = (xor_ln124_68_fu_994_p2 ^ x_assign_8_reg_1299);

assign xor_ln124_70_fu_1032_p2 = (x_assign_7_reg_1278 ^ src_q0);

assign xor_ln124_71_fu_1037_p2 = (z_7_reg_1242 ^ xor_ln124_70_fu_1032_p2);

assign xor_ln124_72_fu_956_p2 = (or_ln134_9_fu_930_p3 ^ or_ln134_7_fu_924_p3);

assign xor_ln124_73_fu_1042_p2 = (xor_ln124_72_reg_1325 ^ x_assign_8_reg_1299);

assign xor_ln124_74_fu_1073_p2 = (x_assign_10_reg_1221_pp0_iter1_reg ^ src_q1);

assign xor_ln124_75_fu_1078_p2 = (z_8_reg_1268 ^ xor_ln124_74_fu_1073_p2);

assign xor_ln124_76_fu_1083_p2 = (xor_ln124_68_reg_1331 ^ x_assign_s_reg_1252);

assign xor_ln124_77_fu_1104_p2 = (x_assign_s_reg_1252 ^ src_q0);

assign xor_ln124_78_fu_1109_p2 = (z_9_reg_1294 ^ xor_ln124_77_fu_1104_p2);

assign xor_ln124_79_fu_1114_p2 = (xor_ln124_72_reg_1325 ^ x_assign_10_reg_1221_pp0_iter1_reg);

assign xor_ln124_fu_352_p2 = (src_q1 ^ rk_q0);

assign xor_ln132_23_fu_616_p2 = (x_assign_s_fu_600_p3 ^ 8'd14);

assign xor_ln132_24_fu_658_p2 = (x_assign_6_fu_642_p3 ^ 8'd14);

assign xor_ln132_25_fu_696_p2 = (clefia_s1_q0 ^ 8'd14);

assign xor_ln132_26_fu_814_p2 = (clefia_s0_q0 ^ 8'd14);

assign xor_ln132_27_fu_856_p2 = (x_assign_8_fu_840_p3 ^ 8'd14);

assign xor_ln132_28_fu_898_p2 = (x_assign_9_fu_882_p3 ^ 8'd14);

assign xor_ln132_29_fu_446_p2 = (clefia_s1_q0 ^ 8'd14);

assign xor_ln132_30_fu_488_p2 = (x_assign_10_fu_472_p3 ^ 8'd14);

assign xor_ln132_31_fu_530_p2 = (x_assign_11_fu_514_p3 ^ 8'd14);

assign xor_ln132_32_fu_738_p2 = (x_assign_7_fu_722_p3 ^ 8'd14);

assign xor_ln132_33_fu_780_p2 = (x_assign_12_fu_764_p3 ^ 8'd14);

assign xor_ln132_fu_574_p2 = (clefia_s0_q0 ^ 8'd14);

assign zext_ln117_3_fu_408_p1 = add_ln117_3_fu_403_p2;

assign zext_ln117_4_fu_418_p1 = add_ln117_4_fu_413_p2;

assign zext_ln117_fu_384_p1 = add_ln117_fu_378_p2;

assign zext_ln124_43_fu_347_p1 = add_ln124_40_fu_341_p2;

assign zext_ln124_44_fu_363_p1 = add_ln124_41_fu_358_p2;

assign zext_ln124_45_fu_394_p1 = add_ln124_42_fu_389_p2;

assign zext_ln124_46_fu_373_p1 = add_ln124_43_fu_368_p2;

assign zext_ln124_47_fu_428_p1 = add_ln124_44_fu_423_p2;

assign zext_ln124_48_fu_951_p1 = add_ln124_45_fu_946_p2;

assign zext_ln124_49_fu_1017_p1 = add_ln124_46_fu_1012_p2;

assign zext_ln124_50_fu_1027_p1 = add_ln124_47_fu_1022_p2;

assign zext_ln124_51_fu_1068_p1 = add_ln124_48_fu_1063_p2;

assign zext_ln124_52_fu_1058_p1 = add_ln124_49_fu_1053_p2;

assign zext_ln124_53_fu_1099_p1 = add_ln124_50_fu_1094_p2;

assign zext_ln124_fu_328_p1 = add_ln124_fu_322_p2;

assign zext_ln173_fu_399_p1 = xor_ln124_reg_1176;

assign zext_ln174_fu_433_p1 = reg_308;

assign zext_ln175_fu_561_p1 = reg_308;

assign zext_ln176_fu_684_p1 = xor_ln124_33_reg_1237;

assign zext_ln185_2_fu_941_p1 = add_ln185_2_fu_936_p2;

assign zext_ln185_fu_979_p1 = add_ln185_fu_974_p2;

always @ (posedge ap_clk) begin
    rk_offset_cast_reg_1165[8] <= 1'b0;
end

endmodule //clefia_ClefiaF1Xor_1
