Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Dec 26 12:22:19 2020
| Host         : DESKTOP-PT8V2KT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topDesign_timing_summary_routed.rpt -rpx topDesign_timing_summary_routed.rpx
| Design       : topDesign
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.11 2014-09-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.278        0.000                      0                 1114        0.209        0.000                      0                 1114        4.500        0.000                       0                   434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.278        0.000                      0                 1114        0.209        0.000                      0                 1114        4.500        0.000                       0                   434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spc/dp/rf/registers_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 2.140ns (28.561%)  route 5.353ns (71.439%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.892 r  spc/dp/alu/sub/y_carry__0/O[0]
                         net (fo=2, routed)           0.818    10.710    sc/q[4]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.299    11.009 r  sc/registers[14][4]_i_2/O
                         net (fo=1, routed)           0.403    11.412    sc/registers[14][4]_i_2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.124    11.536 r  sc/registers[14][4]_i_1/O
                         net (fo=16, routed)          1.043    12.579    spc/dp/rf/D[4]
    SLICE_X47Y50         FDRE                                         r  spc/dp/rf/registers_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.439    14.780    spc/dp/rf/CLK
    SLICE_X47Y50         FDRE                                         r  spc/dp/rf/registers_reg[5][4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.067    14.857    spc/dp/rf/registers_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -12.579    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/currentInstructionAddress_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.238ns (30.077%)  route 5.203ns (69.923%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.983 f  spc/dp/alu/sub/y_carry__0/O[3]
                         net (fo=2, routed)           0.853    10.836    spc/dp/alu/sub/q[7]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.306    11.142 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_4/O
                         net (fo=5, routed)           0.680    11.823    spc/dp/alu/sub/currentInstructionAddress_reg[3]_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.947 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_1/O
                         net (fo=4, routed)           0.580    12.527    pc/E[0]
    SLICE_X38Y41         FDRE                                         r  pc/currentInstructionAddress_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.444    14.785    pc/CLK
    SLICE_X38Y41         FDRE                                         r  pc/currentInstructionAddress_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X38Y41         FDRE (Setup_fdre_C_CE)      -0.169    14.841    pc/currentInstructionAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spc/dp/rf/registers_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.836ns (25.194%)  route 5.452ns (74.806%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.562 r  spc/dp/alu/sub/y_carry/O[1]
                         net (fo=2, routed)           0.741    10.303    sc/q[1]
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.303    10.606 r  sc/registers[14][1]_i_2/O
                         net (fo=1, routed)           0.661    11.267    sc/registers[14][1]_i_2_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.146    11.413 r  sc/registers[14][1]_i_1/O
                         net (fo=16, routed)          0.961    12.374    spc/dp/rf/D[1]
    SLICE_X44Y46         FDRE                                         r  spc/dp/rf/registers_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.448    14.789    spc/dp/rf/CLK
    SLICE_X44Y46         FDRE                                         r  spc/dp/rf/registers_reg[11][1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.307    14.707    spc/dp/rf/registers_reg[11][1]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/currentInstructionAddress_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.238ns (30.302%)  route 5.148ns (69.698%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.983 f  spc/dp/alu/sub/y_carry__0/O[3]
                         net (fo=2, routed)           0.853    10.836    spc/dp/alu/sub/q[7]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.306    11.142 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_4/O
                         net (fo=5, routed)           0.680    11.823    spc/dp/alu/sub/currentInstructionAddress_reg[3]_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.947 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_1/O
                         net (fo=4, routed)           0.525    12.472    pc/E[0]
    SLICE_X38Y42         FDRE                                         r  pc/currentInstructionAddress_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.444    14.785    pc/CLK
    SLICE_X38Y42         FDRE                                         r  pc/currentInstructionAddress_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.841    pc/currentInstructionAddress_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/currentInstructionAddress_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.238ns (30.302%)  route 5.148ns (69.698%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.983 f  spc/dp/alu/sub/y_carry__0/O[3]
                         net (fo=2, routed)           0.853    10.836    spc/dp/alu/sub/q[7]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.306    11.142 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_4/O
                         net (fo=5, routed)           0.680    11.823    spc/dp/alu/sub/currentInstructionAddress_reg[3]_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.947 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_1/O
                         net (fo=4, routed)           0.525    12.472    pc/E[0]
    SLICE_X38Y42         FDRE                                         r  pc/currentInstructionAddress_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.444    14.785    pc/CLK
    SLICE_X38Y42         FDRE                                         r  pc/currentInstructionAddress_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.841    pc/currentInstructionAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/currentInstructionAddress_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.238ns (30.302%)  route 5.148ns (69.698%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.983 f  spc/dp/alu/sub/y_carry__0/O[3]
                         net (fo=2, routed)           0.853    10.836    spc/dp/alu/sub/q[7]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.306    11.142 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_4/O
                         net (fo=5, routed)           0.680    11.823    spc/dp/alu/sub/currentInstructionAddress_reg[3]_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.947 r  spc/dp/alu/sub/currentInstructionAddress[3]_i_1/O
                         net (fo=4, routed)           0.525    12.472    pc/E[0]
    SLICE_X38Y42         FDRE                                         r  pc/currentInstructionAddress_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.444    14.785    pc/CLK
    SLICE_X38Y42         FDRE                                         r  pc/currentInstructionAddress_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X38Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.841    pc/currentInstructionAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spc/dp/rf/registers_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 2.140ns (29.108%)  route 5.212ns (70.892%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.892 r  spc/dp/alu/sub/y_carry__0/O[0]
                         net (fo=2, routed)           0.818    10.710    sc/q[4]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.299    11.009 r  sc/registers[14][4]_i_2/O
                         net (fo=1, routed)           0.403    11.412    sc/registers[14][4]_i_2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.124    11.536 r  sc/registers[14][4]_i_1/O
                         net (fo=16, routed)          0.902    12.438    spc/dp/rf/D[4]
    SLICE_X45Y50         FDRE                                         r  spc/dp/rf/registers_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.439    14.780    spc/dp/rf/CLK
    SLICE_X45Y50         FDRE                                         r  spc/dp/rf/registers_reg[9][4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.058    14.866    spc/dp/rf/registers_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spc/dp/rf/registers_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 2.140ns (29.190%)  route 5.191ns (70.810%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.892 r  spc/dp/alu/sub/y_carry__0/O[0]
                         net (fo=2, routed)           0.818    10.710    sc/q[4]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.299    11.009 r  sc/registers[14][4]_i_2/O
                         net (fo=1, routed)           0.403    11.412    sc/registers[14][4]_i_2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.124    11.536 r  sc/registers[14][4]_i_1/O
                         net (fo=16, routed)          0.881    12.418    spc/dp/rf/D[4]
    SLICE_X45Y51         FDRE                                         r  spc/dp/rf/registers_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.439    14.780    spc/dp/rf/CLK
    SLICE_X45Y51         FDRE                                         r  spc/dp/rf/registers_reg[6][4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.067    14.857    spc/dp/rf/registers_reg[6][4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spc/dp/rf/registers_reg[10][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.140ns (29.307%)  route 5.162ns (70.693%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.892 r  spc/dp/alu/sub/y_carry__0/O[0]
                         net (fo=2, routed)           0.818    10.710    sc/q[4]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.299    11.009 r  sc/registers[14][4]_i_2/O
                         net (fo=1, routed)           0.403    11.412    sc/registers[14][4]_i_2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.124    11.536 r  sc/registers[14][4]_i_1/O
                         net (fo=16, routed)          0.852    12.388    spc/dp/rf/D[4]
    SLICE_X46Y50         FDRE                                         r  spc/dp/rf/registers_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.439    14.780    spc/dp/rf/CLK
    SLICE_X46Y50         FDRE                                         r  spc/dp/rf/registers_reg[10][4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y50         FDRE (Setup_fdre_C_D)       -0.031    14.893    spc/dp/rf/registers_reg[10][4]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 sc/instructionToBeExecuted_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spc/dp/rf/registers_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 2.140ns (29.861%)  route 5.027ns (70.139%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.565     5.086    sc/CLK
    SLICE_X40Y41         FDRE                                         r  sc/instructionToBeExecuted_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  sc/instructionToBeExecuted_reg[5]/Q
                         net (fo=36, routed)          1.539     7.044    spc/dp/rf/Q[5]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.296     7.340 r  spc/dp/rf/y_carry_i_22/O
                         net (fo=1, routed)           0.670     8.010    spc/dp/rf/y_carry_i_22_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.134 r  spc/dp/rf/y_carry_i_4/O
                         net (fo=4, routed)           0.880     9.014    spc/dp/rf/DI[0]
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.138 r  spc/dp/rf/y_carry_i_8/O
                         net (fo=1, routed)           0.000     9.138    spc/dp/alu/sub/S[0]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.670 r  spc/dp/alu/sub/y_carry/CO[3]
                         net (fo=1, routed)           0.000     9.670    spc/dp/alu/sub/y_carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.892 r  spc/dp/alu/sub/y_carry__0/O[0]
                         net (fo=2, routed)           0.818    10.710    sc/q[4]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.299    11.009 r  sc/registers[14][4]_i_2/O
                         net (fo=1, routed)           0.403    11.412    sc/registers[14][4]_i_2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.124    11.536 r  sc/registers[14][4]_i_1/O
                         net (fo=16, routed)          0.716    12.253    spc/dp/rf/D[4]
    SLICE_X44Y50         FDRE                                         r  spc/dp/rf/registers_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         1.439    14.780    spc/dp/rf/CLK
    SLICE_X44Y50         FDRE                                         r  spc/dp/rf/registers_reg[7][4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)       -0.067    14.857    spc/dp/rf/registers_reg[7][4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  2.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 d1/timer_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.560     1.443    d1/CLK
    SLICE_X38Y37         FDSE                                         r  d1/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  d1/timer_reg[24]/Q
                         net (fo=3, routed)           0.105     1.712    d1/timer_reg[24]
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  d1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    d1/state[0]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  d1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.828     1.955    d1/CLK
    SLICE_X39Y37         FDRE                                         r  d1/state_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.092     1.548    d1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 d1/timer_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.560     1.443    d1/CLK
    SLICE_X38Y37         FDSE                                         r  d1/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  d1/timer_reg[24]/Q
                         net (fo=3, routed)           0.104     1.711    d1/timer_reg[24]
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.756 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    d1/state[1]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.828     1.955    d1/CLK
    SLICE_X39Y37         FDRE                                         r  d1/state_reg[1]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.091     1.547    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.561     1.444    d4/CLK
    SLICE_X38Y38         FDRE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  d4/state_reg[1]/Q
                         net (fo=5, routed)           0.150     1.758    d4/state[1]
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  d4/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    d4/state[1]_i_1__2_n_0
    SLICE_X38Y38         FDRE                                         r  d4/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.830     1.957    d4/CLK
    SLICE_X38Y38         FDRE                                         r  d4/state_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121     1.565    d4/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.968%)  route 0.152ns (42.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.561     1.444    d4/CLK
    SLICE_X38Y38         FDRE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  d4/state_reg[1]/Q
                         net (fo=5, routed)           0.152     1.760    d4/state[1]
    SLICE_X38Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  d4/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.805    d4/state[0]_i_1__2_n_0
    SLICE_X38Y38         FDRE                                         r  d4/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.830     1.957    d4/CLK
    SLICE_X38Y38         FDRE                                         r  d4/state_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120     1.564    d4/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 addressOnDataMemory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addressOnDataMemory_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.015%)  route 0.146ns (43.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  addressOnDataMemory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  addressOnDataMemory_reg[1]/Q
                         net (fo=36, routed)          0.146     1.730    d2/addressOnDataMemory_reg[3][1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  d2/addressOnDataMemory[3]_i_2/O
                         net (fo=1, routed)           0.000     1.775    d2_n_0
    SLICE_X40Y37         FDRE                                         r  addressOnDataMemory_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  addressOnDataMemory_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.091     1.534    addressOnDataMemory_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.559     1.442    ss/CLK
    SLICE_X47Y33         FDRE                                         r  ss/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ss/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.691    ss/count_reg_n_0_[15]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  ss/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    ss/count_reg[12]_i_1_n_4
    SLICE_X47Y33         FDRE                                         r  ss/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.827     1.954    ss/CLK
    SLICE_X47Y33         FDRE                                         r  ss/count_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    ss/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.558     1.441    ss/CLK
    SLICE_X47Y32         FDRE                                         r  ss/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ss/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.690    ss/count_reg_n_0_[11]
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  ss/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    ss/count_reg[8]_i_1_n_4
    SLICE_X47Y32         FDRE                                         r  ss/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.826     1.953    ss/CLK
    SLICE_X47Y32         FDRE                                         r  ss/count_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.105     1.546    ss/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.556     1.439    ss/CLK
    SLICE_X47Y30         FDRE                                         r  ss/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ss/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    ss/count_reg_n_0_[3]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  ss/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    ss/count_reg[0]_i_1_n_4
    SLICE_X47Y30         FDRE                                         r  ss/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.824     1.951    ss/CLK
    SLICE_X47Y30         FDRE                                         r  ss/count_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    ss/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.557     1.440    ss/CLK
    SLICE_X47Y31         FDRE                                         r  ss/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ss/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.689    ss/count_reg_n_0_[7]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  ss/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    ss/count_reg[4]_i_1_n_4
    SLICE_X47Y31         FDRE                                         r  ss/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.825     1.952    ss/CLK
    SLICE_X47Y31         FDRE                                         r  ss/count_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.105     1.545    ss/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d2/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addressOnDataMemory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.425%)  route 0.187ns (49.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.561     1.444    d2/CLK
    SLICE_X43Y38         FDRE                                         r  d2/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d2/state_reg[0]/Q
                         net (fo=7, routed)           0.187     1.772    d2/Q[0]
    SLICE_X40Y37         LUT5 (Prop_lut5_I1_O)        0.049     1.821 r  d2/addressOnDataMemory[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    d2_n_1
    SLICE_X40Y37         FDRE                                         r  addressOnDataMemory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=433, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  addressOnDataMemory_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.107     1.565    addressOnDataMemory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y38   addressOnDataMemory_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   addressOnDataMemory_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   addressOnDataMemory_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   addressOnDataMemory_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   d1/timer_reg[23]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X38Y37   d1/timer_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   d1/timer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y31   d1/timer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y32   d1/timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   dm/memory_reg[12][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   dm/memory_reg[13][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   dm/memory_reg[13][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   dm/memory_reg[13][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   dm/memory_reg[13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   dm/memory_reg[13][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   dm/memory_reg[13][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   dm/memory_reg[13][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   dm/memory_reg[13][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   dm/memory_reg[14][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   addressOnDataMemory_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   addressOnDataMemory_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   addressOnDataMemory_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   d1/timer_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   d1/timer_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   d1/timer_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   d1/timer_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   d1/timer_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   d1/timer_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   d1/timer_reg[9]/C



