vendor_name = ModelSim
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/dp.vhdl
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/ctrl.vhdl
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/cpu.vhdl
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/FFJK.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/waveforms/FFJK.vwf
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/reg4bits.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/mux8x1_4bits.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/FullAdder.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/adder4bits.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/subtractor4bits.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/components/mux2x1_4bits.vhd
source_file = 1, /home/lnsnow/Quartus_Projetos/Processor/db/processador.cbx.xml
source_file = 1, /home/lnsnow/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/lnsnow/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/lnsnow/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/lnsnow/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = dp
instance = comp, \rst~I\, rst, dp, 1
instance = comp, \clk~I\, clk, dp, 1
instance = comp, \imm[0]~I\, imm[0], dp, 1
instance = comp, \imm[1]~I\, imm[1], dp, 1
instance = comp, \imm[2]~I\, imm[2], dp, 1
instance = comp, \imm[3]~I\, imm[3], dp, 1
instance = comp, \output_4[0]~I\, output_4[0], dp, 1
instance = comp, \output_4[1]~I\, output_4[1], dp, 1
instance = comp, \output_4[2]~I\, output_4[2], dp, 1
instance = comp, \output_4[3]~I\, output_4[3], dp, 1
