
module seq_plus_two_withReset (
	input clk,  // clock
	input rst,  // reset
	output out[8]
  ) {
  dff register_1[8](#INIT(0), .clk(clk));
  eight_bit_adder plus_two;
 
  always {

    
	plus_two.y = 8h02;
	plus_two.x = register_1.q;
	plus_two.cin = b0;
	register_1.d = plus_two.s;
	out = plus_two.s;

    
    if (rst == 1){
      register_1.d = 0; // we must put this below the assignment as output of plus_two above. Instructions below has more priority. 
   }

    
  }
}
