# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:11 on Mar 12,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:07:11 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom lfsr.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:13 on Mar 12,2021
# vcom -reportprogress 300 lfsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR16
# -- Compiling architecture RTL of LFSR16
# End time: 10:07:13 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom fa.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:15 on Mar 12,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:07:15 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom rca_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:17 on Mar 12,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling architecture behavioral of rca_generic
# -- Loading entity rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_GEN_BEHAVIORAL
# -- Loading entity rca_generic
# -- Loading architecture behavioral of rca_generic
# End time: 10:07:17 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom tb_rca_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:21 on Mar 12,2021
# vcom -reportprogress 300 tb_rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TBRCA
# -- Compiling architecture TEST of TBRCA
# -- Compiling configuration RCATEST
# -- Loading entity TBRCA
# -- Loading architecture TEST of TBRCA
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity LFSR16
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_rca_gen_behavioral
# End time: 10:07:21 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.rca_test
# vsim -t 10ps work.rca_test 
# Start time: 10:07:29 on Mar 12,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit rca_test.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 10:07:30 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -t 10ps work.rcatest
# vsim -t 10ps work.rcatest 
# Start time: 10:07:40 on Mar 12,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.rcatest#1
# Loading work.tbrca(test)#1
# Loading work.cfg_rca_gen_structural#1
# Loading work.rca_generic(structural)#1
# Loading work.cfg_fa_behavioral#1
# Loading work.fa(behavioral)#1
# Loading work.cfg_rca_gen_structural#2
# Loading work.rca_generic(structural)#2
# Loading work.cfg_fa_behavioral#2
# Loading work.fa(behavioral)#2
# Loading work.cfg_rca_gen_behavioral#1
# Loading work.rca_generic(behavioral)#1
# Loading work.lfsr16(rtl)#1
add wave *
run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tbrca/UADDER3
vcom fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:09:36 on Mar 12,2021
# vcom -reportprogress 300 fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity fd_generic
# -- Compiling architecture structural of fd_generic
# ** Error: fd_generic.vhd(23): near "fds": (vcom-1576) expecting BEGIN.
# End time: 10:09:36 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
# End time: 10:10:26 on Mar 12,2021, Elapsed time: 0:02:46
# Errors: 2, Warnings: 7
