# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 987 \
    name x_32_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_32_load \
    op interface \
    ports { x_32_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 988 \
    name x_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_load \
    op interface \
    ports { x_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 989 \
    name x_33_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_33_load \
    op interface \
    ports { x_33_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 990 \
    name x_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_load \
    op interface \
    ports { x_1_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 991 \
    name x_34_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_34_load \
    op interface \
    ports { x_34_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name x_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_load \
    op interface \
    ports { x_2_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name x_35_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_35_load \
    op interface \
    ports { x_35_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name x_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_load \
    op interface \
    ports { x_3_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name x_36_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_36_load \
    op interface \
    ports { x_36_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name x_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4_load \
    op interface \
    ports { x_4_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name x_37_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_37_load \
    op interface \
    ports { x_37_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name x_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_5_load \
    op interface \
    ports { x_5_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name x_38_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_38_load \
    op interface \
    ports { x_38_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name x_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_load \
    op interface \
    ports { x_6_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name x_39_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_39_load \
    op interface \
    ports { x_39_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name x_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7_load \
    op interface \
    ports { x_7_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name x_40_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_40_load \
    op interface \
    ports { x_40_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name x_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_8_load \
    op interface \
    ports { x_8_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name x_41_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_41_load \
    op interface \
    ports { x_41_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name x_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_load \
    op interface \
    ports { x_9_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name x_42_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_42_load \
    op interface \
    ports { x_42_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name x_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_10_load \
    op interface \
    ports { x_10_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name x_43_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_43_load \
    op interface \
    ports { x_43_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name x_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11_load \
    op interface \
    ports { x_11_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name x_44_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_44_load \
    op interface \
    ports { x_44_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name x_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_load \
    op interface \
    ports { x_12_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name x_45_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_45_load \
    op interface \
    ports { x_45_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name x_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_13_load \
    op interface \
    ports { x_13_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name x_46_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_46_load \
    op interface \
    ports { x_46_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name x_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_14_load \
    op interface \
    ports { x_14_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name x_47_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_47_load \
    op interface \
    ports { x_47_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name x_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_15_load \
    op interface \
    ports { x_15_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name x_48_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_48_load \
    op interface \
    ports { x_48_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name x_16_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_16_load \
    op interface \
    ports { x_16_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name x_49_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_49_load \
    op interface \
    ports { x_49_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1022 \
    name x_17_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_17_load \
    op interface \
    ports { x_17_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1023 \
    name x_50_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_50_load \
    op interface \
    ports { x_50_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1024 \
    name x_18_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_18_load \
    op interface \
    ports { x_18_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1025 \
    name x_51_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_51_load \
    op interface \
    ports { x_51_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1026 \
    name x_19_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_19_load \
    op interface \
    ports { x_19_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1027 \
    name x_52_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_52_load \
    op interface \
    ports { x_52_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1028 \
    name x_20_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_20_load \
    op interface \
    ports { x_20_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1029 \
    name x_53_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_53_load \
    op interface \
    ports { x_53_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1030 \
    name x_21_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_21_load \
    op interface \
    ports { x_21_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1031 \
    name x_54_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_54_load \
    op interface \
    ports { x_54_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1032 \
    name x_22_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_22_load \
    op interface \
    ports { x_22_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1033 \
    name x_55_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_55_load \
    op interface \
    ports { x_55_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1034 \
    name x_23_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23_load \
    op interface \
    ports { x_23_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name x_56_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_56_load \
    op interface \
    ports { x_56_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name x_24_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_24_load \
    op interface \
    ports { x_24_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name x_57_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_57_load \
    op interface \
    ports { x_57_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name x_25_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_25_load \
    op interface \
    ports { x_25_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name x_58_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_58_load \
    op interface \
    ports { x_58_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name x_26_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_26_load \
    op interface \
    ports { x_26_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name x_59_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_59_load \
    op interface \
    ports { x_59_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1042 \
    name x_27_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_27_load \
    op interface \
    ports { x_27_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1043 \
    name x_60_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_60_load \
    op interface \
    ports { x_60_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1044 \
    name x_28_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_28_load \
    op interface \
    ports { x_28_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1045 \
    name x_61_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_61_load \
    op interface \
    ports { x_61_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1046 \
    name x_29_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_29_load \
    op interface \
    ports { x_29_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1047 \
    name x_62_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_62_load \
    op interface \
    ports { x_62_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1048 \
    name x_30_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_30_load \
    op interface \
    ports { x_30_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1049 \
    name x_63_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_63_load \
    op interface \
    ports { x_63_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1050 \
    name x_31_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_31_load \
    op interface \
    ports { x_31_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1051 \
    name max_row_127_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_127_out \
    op interface \
    ports { max_row_127_out_i { I 32 vector } max_row_127_out_o { O 32 vector } max_row_127_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1052 \
    name max_row_126_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_126_out \
    op interface \
    ports { max_row_126_out_i { I 32 vector } max_row_126_out_o { O 32 vector } max_row_126_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1053 \
    name max_row_125_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_125_out \
    op interface \
    ports { max_row_125_out_i { I 32 vector } max_row_125_out_o { O 32 vector } max_row_125_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1054 \
    name max_row_124_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_124_out \
    op interface \
    ports { max_row_124_out_i { I 32 vector } max_row_124_out_o { O 32 vector } max_row_124_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1055 \
    name max_row_123_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_123_out \
    op interface \
    ports { max_row_123_out_i { I 32 vector } max_row_123_out_o { O 32 vector } max_row_123_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1056 \
    name max_row_122_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_122_out \
    op interface \
    ports { max_row_122_out_i { I 32 vector } max_row_122_out_o { O 32 vector } max_row_122_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1057 \
    name max_row_121_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_121_out \
    op interface \
    ports { max_row_121_out_i { I 32 vector } max_row_121_out_o { O 32 vector } max_row_121_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1058 \
    name max_row_120_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_120_out \
    op interface \
    ports { max_row_120_out_i { I 32 vector } max_row_120_out_o { O 32 vector } max_row_120_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1059 \
    name max_row_119_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_119_out \
    op interface \
    ports { max_row_119_out_i { I 32 vector } max_row_119_out_o { O 32 vector } max_row_119_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1060 \
    name max_row_118_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_118_out \
    op interface \
    ports { max_row_118_out_i { I 32 vector } max_row_118_out_o { O 32 vector } max_row_118_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1061 \
    name max_row_117_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_117_out \
    op interface \
    ports { max_row_117_out_i { I 32 vector } max_row_117_out_o { O 32 vector } max_row_117_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1062 \
    name max_row_116_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_116_out \
    op interface \
    ports { max_row_116_out_i { I 32 vector } max_row_116_out_o { O 32 vector } max_row_116_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1063 \
    name max_row_115_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_115_out \
    op interface \
    ports { max_row_115_out_i { I 32 vector } max_row_115_out_o { O 32 vector } max_row_115_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1064 \
    name max_row_114_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_114_out \
    op interface \
    ports { max_row_114_out_i { I 32 vector } max_row_114_out_o { O 32 vector } max_row_114_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1065 \
    name max_row_113_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_113_out \
    op interface \
    ports { max_row_113_out_i { I 32 vector } max_row_113_out_o { O 32 vector } max_row_113_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1066 \
    name max_row_112_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_112_out \
    op interface \
    ports { max_row_112_out_i { I 32 vector } max_row_112_out_o { O 32 vector } max_row_112_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1067 \
    name max_row_111_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_111_out \
    op interface \
    ports { max_row_111_out_i { I 32 vector } max_row_111_out_o { O 32 vector } max_row_111_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1068 \
    name max_row_110_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_110_out \
    op interface \
    ports { max_row_110_out_i { I 32 vector } max_row_110_out_o { O 32 vector } max_row_110_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1069 \
    name max_row_109_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_109_out \
    op interface \
    ports { max_row_109_out_i { I 32 vector } max_row_109_out_o { O 32 vector } max_row_109_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1070 \
    name max_row_108_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_108_out \
    op interface \
    ports { max_row_108_out_i { I 32 vector } max_row_108_out_o { O 32 vector } max_row_108_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1071 \
    name max_row_107_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_107_out \
    op interface \
    ports { max_row_107_out_i { I 32 vector } max_row_107_out_o { O 32 vector } max_row_107_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1072 \
    name max_row_106_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_106_out \
    op interface \
    ports { max_row_106_out_i { I 32 vector } max_row_106_out_o { O 32 vector } max_row_106_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1073 \
    name max_row_105_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_105_out \
    op interface \
    ports { max_row_105_out_i { I 32 vector } max_row_105_out_o { O 32 vector } max_row_105_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1074 \
    name max_row_104_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_104_out \
    op interface \
    ports { max_row_104_out_i { I 32 vector } max_row_104_out_o { O 32 vector } max_row_104_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1075 \
    name max_row_103_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_103_out \
    op interface \
    ports { max_row_103_out_i { I 32 vector } max_row_103_out_o { O 32 vector } max_row_103_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1076 \
    name max_row_102_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_102_out \
    op interface \
    ports { max_row_102_out_i { I 32 vector } max_row_102_out_o { O 32 vector } max_row_102_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1077 \
    name max_row_101_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_101_out \
    op interface \
    ports { max_row_101_out_i { I 32 vector } max_row_101_out_o { O 32 vector } max_row_101_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1078 \
    name max_row_100_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_100_out \
    op interface \
    ports { max_row_100_out_i { I 32 vector } max_row_100_out_o { O 32 vector } max_row_100_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1079 \
    name max_row_99_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_99_out \
    op interface \
    ports { max_row_99_out_i { I 32 vector } max_row_99_out_o { O 32 vector } max_row_99_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1080 \
    name max_row_98_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_98_out \
    op interface \
    ports { max_row_98_out_i { I 32 vector } max_row_98_out_o { O 32 vector } max_row_98_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1081 \
    name max_row_97_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_97_out \
    op interface \
    ports { max_row_97_out_i { I 32 vector } max_row_97_out_o { O 32 vector } max_row_97_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1082 \
    name max_row_96_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_96_out \
    op interface \
    ports { max_row_96_out_i { I 32 vector } max_row_96_out_o { O 32 vector } max_row_96_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1083 \
    name max_row_95_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_95_out \
    op interface \
    ports { max_row_95_out_i { I 32 vector } max_row_95_out_o { O 32 vector } max_row_95_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1084 \
    name max_row_94_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_94_out \
    op interface \
    ports { max_row_94_out_i { I 32 vector } max_row_94_out_o { O 32 vector } max_row_94_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1085 \
    name max_row_93_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_93_out \
    op interface \
    ports { max_row_93_out_i { I 32 vector } max_row_93_out_o { O 32 vector } max_row_93_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1086 \
    name max_row_92_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_92_out \
    op interface \
    ports { max_row_92_out_i { I 32 vector } max_row_92_out_o { O 32 vector } max_row_92_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1087 \
    name max_row_91_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_91_out \
    op interface \
    ports { max_row_91_out_i { I 32 vector } max_row_91_out_o { O 32 vector } max_row_91_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1088 \
    name max_row_90_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_90_out \
    op interface \
    ports { max_row_90_out_i { I 32 vector } max_row_90_out_o { O 32 vector } max_row_90_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1089 \
    name max_row_89_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_89_out \
    op interface \
    ports { max_row_89_out_i { I 32 vector } max_row_89_out_o { O 32 vector } max_row_89_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1090 \
    name max_row_88_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_88_out \
    op interface \
    ports { max_row_88_out_i { I 32 vector } max_row_88_out_o { O 32 vector } max_row_88_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1091 \
    name max_row_87_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_87_out \
    op interface \
    ports { max_row_87_out_i { I 32 vector } max_row_87_out_o { O 32 vector } max_row_87_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1092 \
    name max_row_86_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_86_out \
    op interface \
    ports { max_row_86_out_i { I 32 vector } max_row_86_out_o { O 32 vector } max_row_86_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1093 \
    name max_row_85_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_85_out \
    op interface \
    ports { max_row_85_out_i { I 32 vector } max_row_85_out_o { O 32 vector } max_row_85_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1094 \
    name max_row_84_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_84_out \
    op interface \
    ports { max_row_84_out_i { I 32 vector } max_row_84_out_o { O 32 vector } max_row_84_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1095 \
    name max_row_83_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_83_out \
    op interface \
    ports { max_row_83_out_i { I 32 vector } max_row_83_out_o { O 32 vector } max_row_83_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1096 \
    name max_row_82_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_82_out \
    op interface \
    ports { max_row_82_out_i { I 32 vector } max_row_82_out_o { O 32 vector } max_row_82_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1097 \
    name max_row_81_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_81_out \
    op interface \
    ports { max_row_81_out_i { I 32 vector } max_row_81_out_o { O 32 vector } max_row_81_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1098 \
    name max_row_80_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_80_out \
    op interface \
    ports { max_row_80_out_i { I 32 vector } max_row_80_out_o { O 32 vector } max_row_80_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1099 \
    name max_row_79_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_79_out \
    op interface \
    ports { max_row_79_out_i { I 32 vector } max_row_79_out_o { O 32 vector } max_row_79_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1100 \
    name max_row_78_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_78_out \
    op interface \
    ports { max_row_78_out_i { I 32 vector } max_row_78_out_o { O 32 vector } max_row_78_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1101 \
    name max_row_77_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_77_out \
    op interface \
    ports { max_row_77_out_i { I 32 vector } max_row_77_out_o { O 32 vector } max_row_77_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1102 \
    name max_row_76_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_76_out \
    op interface \
    ports { max_row_76_out_i { I 32 vector } max_row_76_out_o { O 32 vector } max_row_76_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1103 \
    name max_row_75_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_75_out \
    op interface \
    ports { max_row_75_out_i { I 32 vector } max_row_75_out_o { O 32 vector } max_row_75_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1104 \
    name max_row_74_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_74_out \
    op interface \
    ports { max_row_74_out_i { I 32 vector } max_row_74_out_o { O 32 vector } max_row_74_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1105 \
    name max_row_73_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_73_out \
    op interface \
    ports { max_row_73_out_i { I 32 vector } max_row_73_out_o { O 32 vector } max_row_73_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1106 \
    name max_row_72_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_72_out \
    op interface \
    ports { max_row_72_out_i { I 32 vector } max_row_72_out_o { O 32 vector } max_row_72_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1107 \
    name max_row_71_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_71_out \
    op interface \
    ports { max_row_71_out_i { I 32 vector } max_row_71_out_o { O 32 vector } max_row_71_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1108 \
    name max_row_70_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_70_out \
    op interface \
    ports { max_row_70_out_i { I 32 vector } max_row_70_out_o { O 32 vector } max_row_70_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1109 \
    name max_row_69_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_69_out \
    op interface \
    ports { max_row_69_out_i { I 32 vector } max_row_69_out_o { O 32 vector } max_row_69_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1110 \
    name max_row_68_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_68_out \
    op interface \
    ports { max_row_68_out_i { I 32 vector } max_row_68_out_o { O 32 vector } max_row_68_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1111 \
    name max_row_67_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_67_out \
    op interface \
    ports { max_row_67_out_i { I 32 vector } max_row_67_out_o { O 32 vector } max_row_67_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1112 \
    name max_row_66_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_66_out \
    op interface \
    ports { max_row_66_out_i { I 32 vector } max_row_66_out_o { O 32 vector } max_row_66_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1113 \
    name max_row_65_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_65_out \
    op interface \
    ports { max_row_65_out_i { I 32 vector } max_row_65_out_o { O 32 vector } max_row_65_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1114 \
    name max_row_64_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_max_row_64_out \
    op interface \
    ports { max_row_64_out_i { I 32 vector } max_row_64_out_o { O 32 vector } max_row_64_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


