 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : CONV
Version: Q-2019.12
Date   : Fri Mar  1 14:57:05 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: state_step_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_step_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  state_step_reg[1]/CK (DFFRX4)            0.00       0.50 r
  state_step_reg[1]/QN (DFFRX4)            0.33       0.83 r
  U2130/Y (OAI222XL)                       0.31       1.13 f
  state_step_reg[1]/D (DFFRX4)             0.00       1.13 f
  data arrival time                                   1.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  state_step_reg[1]/CK (DFFRX4)            0.00       0.60 r
  library hold time                       -0.01       0.59
  data required time                                  0.59
  -----------------------------------------------------------
  data required time                                  0.59
  data arrival time                                  -1.13
  -----------------------------------------------------------
  slack (MET)                                         0.54


1
