Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Dec 18 22:07:29 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.554     -159.324                     89                  845        0.040        0.000                      0                  845        1.056        0.000                       0                   266  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_12MHz                            {0.000 41.666}       83.333          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0  {0.000 2.000}        4.000           250.001         
  clkfbout_clock_wizard_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_12MHz                                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0       -3.554     -159.324                     89                  845        0.040        0.000                      0                  845        1.056        0.000                       0                   262  
  clkfbout_clock_wizard_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_clock_wizard_clk_wiz_0_0                                     
(none)                             clkfbout_clock_wizard_clk_wiz_0_0                                     
(none)                                                                clk_out1_clock_wizard_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz
  To Clock:  clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :           89  Failing Endpoints,  Worst Slack       -3.554ns,  Total Violation     -159.324ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.554ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 5.126ns (70.094%)  route 2.187ns (29.906%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.233    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.567 r  u_ppc/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.567    u_ppc/count_reg[28]_i_1_n_6
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[29]/C
                         clock pessimism              0.573     3.169    
                         clock uncertainty           -0.218     2.951    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.062     3.013    u_ppc/count_reg[29]
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                 -3.554    

Slack (VIOLATED) :        -3.533ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 5.105ns (70.008%)  route 2.187ns (29.992%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.233    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.546 r  u_ppc/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.546    u_ppc/count_reg[28]_i_1_n_4
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[31]/C
                         clock pessimism              0.573     3.169    
                         clock uncertainty           -0.218     2.951    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.062     3.013    u_ppc/count_reg[31]
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                 -3.533    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 5.031ns (69.700%)  route 2.187ns (30.300%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.233    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.472 r  u_ppc/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.472    u_ppc/count_reg[28]_i_1_n_5
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[30]/C
                         clock pessimism              0.573     3.169    
                         clock uncertainty           -0.218     2.951    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.062     3.013    u_ppc/count_reg[30]
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 -3.459    

Slack (VIOLATED) :        -3.443ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 5.015ns (69.633%)  route 2.187ns (30.367%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.224 r  u_ppc/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.233    u_ppc/count_reg[24]_i_1_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.456 r  u_ppc/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.456    u_ppc/count_reg[28]_i_1_n_7
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y25         FDRE                                         r  u_ppc/count_reg[28]/C
                         clock pessimism              0.573     3.169    
                         clock uncertainty           -0.218     2.951    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.062     3.013    u_ppc/count_reg[28]
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                 -3.443    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 5.012ns (69.708%)  route 2.178ns (30.292%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.444 r  u_ppc/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.444    u_ppc/count_reg[24]_i_1_n_6
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[25]/C
                         clock pessimism              0.587     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.062     3.027    u_ppc/count_reg[25]
  -------------------------------------------------------------------
                         required time                          3.027    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.396ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 4.991ns (69.619%)  route 2.178ns (30.381%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.423 r  u_ppc/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.423    u_ppc/count_reg[24]_i_1_n_4
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[27]/C
                         clock pessimism              0.587     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.062     3.027    u_ppc/count_reg[27]
  -------------------------------------------------------------------
                         required time                          3.027    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 -3.396    

Slack (VIOLATED) :        -3.322ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 4.917ns (69.302%)  route 2.178ns (30.698%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.349 r  u_ppc/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.349    u_ppc/count_reg[24]_i_1_n_5
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[26]/C
                         clock pessimism              0.587     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.062     3.027    u_ppc/count_reg[26]
  -------------------------------------------------------------------
                         required time                          3.027    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 -3.322    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 4.901ns (69.233%)  route 2.178ns (30.767%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 2.597 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.110 r  u_ppc/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.110    u_ppc/count_reg[20]_i_1_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.333 r  u_ppc/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.333    u_ppc/count_reg[24]_i_1_n_7
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.430     2.597    u_ppc/clk_out1
    SLICE_X24Y24         FDRE                                         r  u_ppc/count_reg[24]/C
                         clock pessimism              0.587     3.183    
                         clock uncertainty           -0.218     2.965    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)        0.062     3.027    u_ppc/count_reg[24]
  -------------------------------------------------------------------
                         required time                          3.027    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.301ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 4.898ns (69.219%)  route 2.178ns (30.781%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 2.599 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.330 r  u_ppc/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.330    u_ppc/count_reg[20]_i_1_n_6
    SLICE_X24Y23         FDRE                                         r  u_ppc/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.432     2.599    u_ppc/clk_out1
    SLICE_X24Y23         FDRE                                         r  u_ppc/count_reg[21]/C
                         clock pessimism              0.587     3.185    
                         clock uncertainty           -0.218     2.967    
    SLICE_X24Y23         FDRE (Setup_fdre_C_D)        0.062     3.029    u_ppc/count_reg[21]
  -------------------------------------------------------------------
                         required time                          3.029    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                 -3.301    

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ppc/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 4.877ns (69.128%)  route 2.178ns (30.872%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 2.599 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.595    -0.746    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.708 r  u_RAM_2Port/r_Mem_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.068     2.775    u_ppc/o_Rd_Data[1]
    SLICE_X25Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  u_ppc/addr0_carry_i_8/O
                         net (fo=1, routed)           0.000     2.899    u_ppc/addr0_carry_i_8_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.431 r  u_ppc/addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.431    u_ppc/addr0_carry_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.545 r  u_ppc/addr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.545    u_ppc/addr0_carry__0_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  u_ppc/addr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.659    u_ppc/addr0_carry__1_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 f  u_ppc/addr0_carry__2/CO[3]
                         net (fo=34, routed)          1.110     4.884    u_ppc/addr0_carry__2_n_0
    SLICE_X24Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.008 r  u_ppc/count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.008    u_ppc/count[0]_i_7_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.540 r  u_ppc/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.540    u_ppc/count_reg[0]_i_2_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  u_ppc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.654    u_ppc/count_reg[4]_i_1_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.768 r  u_ppc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.768    u_ppc/count_reg[8]_i_1_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.882 r  u_ppc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.882    u_ppc/count_reg[12]_i_1_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  u_ppc/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.996    u_ppc/count_reg[16]_i_1_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.309 r  u_ppc/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.309    u_ppc/count_reg[20]_i_1_n_4
    SLICE_X24Y23         FDRE                                         r  u_ppc/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.432     2.599    u_ppc/clk_out1
    SLICE_X24Y23         FDRE                                         r  u_ppc/count_reg[23]/C
                         clock pessimism              0.587     3.185    
                         clock uncertainty           -0.218     2.967    
    SLICE_X24Y23         FDRE (Setup_fdre_C_D)        0.062     3.029    u_ppc/count_reg[23]
  -------------------------------------------------------------------
                         required time                          3.029    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                 -3.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.421%)  route 0.109ns (43.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.559    -0.531    clk
    SLICE_X24Y16         FDRE                                         r  i_Wr_Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  i_Wr_Data_reg[13]/Q
                         net (fo=1, routed)           0.109    -0.281    u_RAM_2Port/r_Mem_reg_7_1[13]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867    -0.726    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.321    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ppc/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.554    -0.536    u_ppc/clk_out1
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_ppc/addr_reg[7]/Q
                         net (fo=9, routed)           0.172    -0.223    u_RAM_2Port/r_Mem_reg_7_0[7]
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.864    -0.729    u_RAM_2Port/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
                         clock pessimism              0.249    -0.479    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.296    u_RAM_2Port/r_Mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.879%)  route 0.147ns (51.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.530    clk
    SLICE_X24Y15         FDRE                                         r  i_Wr_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_Wr_Data_reg[10]/Q
                         net (fo=1, routed)           0.147    -0.241    u_RAM_2Port/r_Mem_reg_7_1[10]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867    -0.726    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.321    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.530    clk
    SLICE_X24Y15         FDRE                                         r  i_Wr_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_Wr_Data_reg[9]/Q
                         net (fo=1, routed)           0.148    -0.240    u_RAM_2Port/r_Mem_reg_7_1[9]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867    -0.726    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.321    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.570%)  route 0.162ns (53.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.559    -0.531    clk
    SLICE_X24Y16         FDRE                                         r  i_Wr_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  i_Wr_Data_reg[12]/Q
                         net (fo=1, routed)           0.162    -0.228    u_RAM_2Port/r_Mem_reg_7_1[12]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867    -0.726    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.321    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.543%)  route 0.162ns (53.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.530    clk
    SLICE_X33Y16         FDRE                                         r  i_Wr_Data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_Wr_Data_reg[39]/Q
                         net (fo=1, routed)           0.162    -0.227    u_RAM_2Port/r_Mem_reg_7_1[39]
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868    -0.725    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_4/CLKARDCLK
                         clock pessimism              0.249    -0.475    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.320    u_RAM_2Port/r_Mem_reg_4
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_4/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.975%)  route 0.166ns (54.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.530    clk
    SLICE_X33Y16         FDRE                                         r  i_Wr_Data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_Wr_Data_reg[42]/Q
                         net (fo=1, routed)           0.166    -0.223    u_RAM_2Port/r_Mem_reg_7_1[42]
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868    -0.725    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_4/CLKARDCLK
                         clock pessimism              0.249    -0.475    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.320    u_RAM_2Port/r_Mem_reg_4
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.889%)  route 0.166ns (54.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.559    -0.531    clk
    SLICE_X24Y16         FDRE                                         r  i_Wr_Data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  i_Wr_Data_reg[11]/Q
                         net (fo=1, routed)           0.166    -0.223    u_RAM_2Port/r_Mem_reg_7_1[11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867    -0.726    u_RAM_2Port/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.321    u_RAM_2Port/r_Mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_inst_shift_reg/r_shift_reg_data_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wr_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.530    u_inst_shift_reg/clk_out1
    SLICE_X29Y15         FDRE                                         r  u_inst_shift_reg/r_shift_reg_data_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_inst_shift_reg/r_shift_reg_data_reg[74]/Q
                         net (fo=1, routed)           0.052    -0.337    u_inst_shift_reg/r_shift_reg_data_reg_n_0_[74]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.045    -0.292 r  u_inst_shift_reg/wr_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    u_inst_shift_reg_n_74
    SLICE_X28Y15         FDRE                                         r  wr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.828    -0.765    clk
    SLICE_X28Y15         FDRE                                         r  wr_addr_reg[10]/C
                         clock pessimism              0.248    -0.517    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.121    -0.396    wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_Wr_Data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.203%)  route 0.149ns (53.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.530    clk
    SLICE_X33Y16         FDRE                                         r  i_Wr_Data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  i_Wr_Data_reg[37]/Q
                         net (fo=1, routed)           0.149    -0.253    u_RAM_2Port/r_Mem_reg_7_1[37]
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.868    -0.725    u_RAM_2Port/clk_out1
    RAMB36_X2Y3          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_4/CLKARDCLK
                         clock pessimism              0.249    -0.475    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.102    -0.373    u_RAM_2Port/r_Mem_reg_4
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y4      u_RAM_2Port/r_Mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y3      u_RAM_2Port/r_Mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y4      u_RAM_2Port/r_Mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y5      u_RAM_2Port/r_Mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y3      u_RAM_2Port/r_Mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X1Y2      u_RAM_2Port/r_Mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB36_X2Y2      u_RAM_2Port/r_Mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y10     u_RAM_2Port/r_Mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y4      u_RAM_2Port/r_Mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y3      u_RAM_2Port/r_Mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y17     i_Wr_DV_reg_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y17     i_Wr_DV_reg_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y14     i_Wr_DV_reg_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y14     i_Wr_DV_reg_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y19     i_Wr_DV_reg_rep__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y19     i_Wr_DV_reg_rep__3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y17     i_Wr_DV_reg_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y17     i_Wr_DV_reg_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y19     i_Wr_DV_reg_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y14     i_Wr_DV_reg_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y14     i_Wr_DV_reg_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y19     i_Wr_DV_reg_rep__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y19     i_Wr_DV_reg_rep__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.581ns  (logic 5.967ns (69.536%)  route 2.614ns (30.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOPBDOP[0]
                         net (fo=1, routed)           2.614     4.335    ja_OBUF[6]
    H4                   OBUF (Prop_obuf_I_O)         3.513     7.848 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.848    ja[6]
    H4                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 5.973ns (69.766%)  route 2.588ns (30.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[3]
                         net (fo=1, routed)           2.588     4.309    ja_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.519     7.828 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.828    ja[1]
    H1                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 5.986ns (69.923%)  route 2.575ns (30.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[5]
                         net (fo=1, routed)           2.575     4.296    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.532     7.828 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.828    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 5.977ns (69.900%)  route 2.574ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[4]
                         net (fo=1, routed)           2.574     4.294    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.523     7.817 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.817    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 5.965ns (70.207%)  route 2.531ns (29.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[6]
                         net (fo=1, routed)           2.531     4.252    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         3.511     7.763 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.763    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 5.972ns (71.252%)  route 2.410ns (28.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[2]
                         net (fo=1, routed)           2.410     4.130    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.518     7.648 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.648    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 5.968ns (71.681%)  route 2.358ns (28.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.608    -0.733    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.721 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[7]
                         net (fo=1, routed)           2.358     4.079    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.514     7.593 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.593    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 5.986ns (72.454%)  route 2.276ns (27.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.593    -0.748    u_RAM_2Port/clk_out1
    RAMB18_X2Y10         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.706 r  u_RAM_2Port/r_Mem_reg_7/DOBDO[0]
                         net (fo=1, routed)           2.276     3.982    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.532     7.514 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.514    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 3.983ns (54.346%)  route 3.346ns (45.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.548    -0.793    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.337 r  u_ppc/addr_reg[0]/Q
                         net (fo=11, routed)          3.346     3.009    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527     6.536 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.536    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 3.984ns (56.595%)  route 3.055ns (43.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.548    -0.793    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.337 r  u_ppc/addr_reg[3]/Q
                         net (fo=10, routed)          3.055     2.718    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     6.246 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.246    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ppc/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.378ns (69.256%)  route 0.612ns (30.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.554    -0.536    u_ppc/clk_out1
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  u_ppc/addr_reg[2]/Q
                         net (fo=10, routed)          0.612     0.240    led_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.214     1.454 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.454    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.377ns (64.985%)  route 0.742ns (35.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.554    -0.536    u_ppc/clk_out1
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  u_ppc/addr_reg[1]/Q
                         net (fo=10, routed)          0.742     0.371    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     1.584 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.584    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.370ns (58.160%)  route 0.985ns (41.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.552    -0.538    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_ppc/addr_reg[3]/Q
                         net (fo=10, routed)          0.985     0.589    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.817 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.817    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ppc/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.369ns (55.424%)  route 1.101ns (44.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.552    -0.538    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_ppc/addr_reg[0]/Q
                         net (fo=11, routed)          1.101     0.704    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.932 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.932    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.818ns (74.451%)  route 0.624ns (25.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.595    -0.494    u_RAM_2Port/clk_out1
    RAMB18_X2Y10         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.091 r  u_RAM_2Port/r_Mem_reg_7/DOBDO[0]
                         net (fo=1, routed)           0.624     0.715    ja_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.233     1.948 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.948    ja[7]
    F3                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.801ns (72.763%)  route 0.674ns (27.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.605    -0.484    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     0.101 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[7]
                         net (fo=1, routed)           0.674     0.775    ja_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         1.216     1.990 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.990    ja[5]
    H2                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.804ns (72.146%)  route 0.697ns (27.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.605    -0.484    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.101 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[2]
                         net (fo=1, routed)           0.697     0.797    ja_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.219     2.017 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.017    ja[0]
    H3                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.797ns (71.133%)  route 0.729ns (28.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.605    -0.484    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.101 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[6]
                         net (fo=1, routed)           0.729     0.830    ja_OBUF[4]
    J2                   OBUF (Prop_obuf_I_O)         1.212     2.042 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.042    ja[4]
    J2                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.809ns (69.958%)  route 0.777ns (30.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.605    -0.484    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.101 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[4]
                         net (fo=1, routed)           0.777     0.877    ja_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         1.224     2.101 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.101    ja[2]
    G1                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.818ns (70.143%)  route 0.774ns (29.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.605    -0.484    u_RAM_2Port/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_RAM_2Port/r_Mem_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     0.101 r  u_RAM_2Port/r_Mem_reg_6/DOBDO[5]
                         net (fo=1, routed)           0.774     0.875    ja_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         1.233     2.108 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.108    ja[3]
    F4                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_12MHz (IN)
                         net (fo=0)                   0.000    41.667    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/FSM_sequential_MODE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.700ns (32.714%)  route 3.497ns (67.286%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.089     4.541    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT6 (Prop_lut6_I1_O)        0.124     4.665 r  u_uart_rx/FSM_sequential_MODE[0]_i_3/O
                         net (fo=1, routed)           0.408     5.074    u_uart_rx/FSM_sequential_MODE[0]_i_3_n_0
    SLICE_X27Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.198 r  u_uart_rx/FSM_sequential_MODE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.198    u_uart_rx/FSM_sequential_MODE[0]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.436    -1.397    u_uart_rx/clk_out1
    SLICE_X27Y21         FDRE                                         r  u_uart_rx/FSM_sequential_MODE_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.576ns (31.706%)  route 3.396ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.356     4.972    u_uart_rx/r_data
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.434    -1.399    u_uart_rx/clk_out1
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.576ns (31.706%)  route 3.396ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.356     4.972    u_uart_rx/r_data
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.434    -1.399    u_uart_rx/clk_out1
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.576ns (31.706%)  route 3.396ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.356     4.972    u_uart_rx/r_data
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.434    -1.399    u_uart_rx/clk_out1
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.576ns (31.706%)  route 3.396ns (68.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.356     4.972    u_uart_rx/r_data
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.434    -1.399    u_uart_rx/clk_out1
    SLICE_X28Y22         FDRE                                         r  u_uart_rx/r_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.576ns (31.720%)  route 3.393ns (68.280%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.353     4.970    u_uart_rx/r_data
    SLICE_X28Y21         FDRE                                         r  u_uart_rx/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.436    -1.397    u_uart_rx/clk_out1
    SLICE_X28Y21         FDRE                                         r  u_uart_rx/r_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.576ns (31.720%)  route 3.393ns (68.280%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.353     4.970    u_uart_rx/r_data
    SLICE_X28Y21         FDRE                                         r  u_uart_rx/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.436    -1.397    u_uart_rx/clk_out1
    SLICE_X28Y21         FDRE                                         r  u_uart_rx/r_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.576ns (32.638%)  route 3.254ns (67.362%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.214     4.830    u_uart_rx/r_data
    SLICE_X28Y20         FDRE                                         r  u_uart_rx/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.437    -1.396    u_uart_rx/clk_out1
    SLICE_X28Y20         FDRE                                         r  u_uart_rx/r_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.576ns (32.638%)  route 3.254ns (67.362%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.040     4.492    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.616 r  u_uart_rx/r_data[7]_i_1/O
                         net (fo=8, routed)           0.214     4.830    u_uart_rx/r_data
    SLICE_X28Y20         FDRE                                         r  u_uart_rx/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.437    -1.396    u_uart_rx/clk_out1
    SLICE_X28Y20         FDRE                                         r  u_uart_rx/r_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_pin
                            (input port)
  Destination:            u_uart_rx/r_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.602ns (33.346%)  route 3.203ns (66.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx_pin (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_pin
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_pin_IBUF_inst/O
                         net (fo=10, routed)          3.203     4.655    u_uart_rx/uart_rx_pin_IBUF
    SLICE_X28Y20         LUT3 (Prop_lut3_I2_O)        0.150     4.805 r  u_uart_rx/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.805    u_uart_rx/r_data0_in[2]
    SLICE_X28Y20         FDRE                                         r  u_uart_rx/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         1.437    -1.396    u_uart_rx/clk_out1
    SLICE_X28Y20         FDRE                                         r  u_uart_rx/r_data_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.277ns (21.210%)  route 1.027ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.133     1.304    u_ppc/__0/i__n_0
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.819    -0.774    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.277ns (21.210%)  route 1.027ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.133     1.304    u_ppc/__0/i__n_0
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.819    -0.774    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.277ns (21.210%)  route 1.027ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.133     1.304    u_ppc/__0/i__n_0
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.819    -0.774    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.277ns (21.210%)  route 1.027ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.133     1.304    u_ppc/__0/i__n_0
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.819    -0.774    u_ppc/clk_out1
    SLICE_X25Y23         FDRE                                         r  u_ppc/addr_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.277ns (21.091%)  route 1.035ns (78.909%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.140     1.311    u_ppc/__0/i__n_0
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.821    -0.772    u_ppc/clk_out1
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.277ns (21.091%)  route 1.035ns (78.909%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.140     1.311    u_ppc/__0/i__n_0
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.821    -0.772    u_ppc/clk_out1
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.277ns (21.091%)  route 1.035ns (78.909%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.140     1.311    u_ppc/__0/i__n_0
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.821    -0.772    u_ppc/clk_out1
    SLICE_X25Y22         FDRE                                         r  u_ppc/addr_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.277ns (20.962%)  route 1.043ns (79.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.148     1.320    u_ppc/__0/i__n_0
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.821    -0.772    u_ppc/clk_out1
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.277ns (20.962%)  route 1.043ns (79.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.148     1.320    u_ppc/__0/i__n_0
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.821    -0.772    u_ppc/clk_out1
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            u_ppc/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.277ns (20.962%)  route 1.043ns (79.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.895     1.126    u_ppc/btn_IBUF[0]
    SLICE_X25Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.171 r  u_ppc/__0/i_/O
                         net (fo=12, routed)          0.148     1.320    u_ppc/__0/i__n_0
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12MHz (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=260, routed)         0.821    -0.772    u_ppc/clk_out1
    SLICE_X26Y22         FDRE                                         r  u_ppc/addr_reg[4]/C





