

================================================================
== Vitis HLS Report for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1'
================================================================
* Date:           Tue Dec  6 19:10:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      353|      353|  3.530 us|  3.530 us|  353|  353|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ClefiaF0Xor_125_fu_390  |ClefiaF0Xor_125  |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
        |grp_ClefiaF1Xor_fu_405      |ClefiaF1Xor      |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_1  |      351|      351|        28|         27|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     355|   1261|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    588|    -|
|Register         |        -|    -|      52|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     407|   1894|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+-----+-----+-----+
    |          Instance          |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------+---------+----+-----+-----+-----+
    |grp_ClefiaF0Xor_125_fu_390  |ClefiaF0Xor_125  |        2|   0|  166|  601|    0|
    |grp_ClefiaF1Xor_fu_405      |ClefiaF1Xor      |        2|   0|  189|  660|    0|
    +----------------------------+-----------------+---------+----+-----+-----+-----+
    |Total                       |                 |        4|   0|  355| 1261|    0|
    +----------------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_439_p2               |         +|   0|  0|  13|           4|           2|
    |add_ln196_fu_454_p2               |         +|   0|  0|  14|           7|           4|
    |icmp_ln197_fu_433_p2              |      icmp|   0|  0|   9|           4|           1|
    |grp_ClefiaF1Xor_fu_405_rk_offset  |        or|   0|  0|   7|           7|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          23|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  125|         28|    1|         28|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_r_assign_load    |    9|          2|    4|          8|
    |con128_address0                   |   14|          3|    8|         24|
    |con128_ce0                        |   14|          3|    1|          3|
    |fin_address0                      |   59|         11|    4|         44|
    |fin_address1                      |   59|         11|    4|         44|
    |fin_ce0                           |   20|          4|    1|          4|
    |fin_ce1                           |   20|          4|    1|          4|
    |fout_address0                     |   59|         11|    4|         44|
    |fout_address1                     |   59|         11|    4|         44|
    |fout_ce0                          |   20|          4|    1|          4|
    |fout_ce1                          |   20|          4|    1|          4|
    |fout_d0                           |   14|          3|    8|         24|
    |fout_d1                           |   14|          3|    8|         24|
    |fout_we0                          |   14|          3|    1|          3|
    |fout_we1                          |   14|          3|    1|          3|
    |idx56_fu_74                       |    9|          2|    7|         14|
    |r_assign_fu_78                    |    9|          2|    4|          8|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  588|        120|   67|        339|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  27|   0|   27|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |grp_ClefiaF0Xor_125_fu_390_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaF1Xor_fu_405_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln197_reg_485                       |   1|   0|    1|          0|
    |idx56_fu_74                              |   7|   0|    7|          0|
    |idx56_load_reg_489                       |   7|   0|    7|          0|
    |r_assign_fu_78                           |   4|   0|    4|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  52|   0|   52|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1|  return value|
|fin_address0     |  out|    4|   ap_memory|                                        fin|         array|
|fin_ce0          |  out|    1|   ap_memory|                                        fin|         array|
|fin_we0          |  out|    1|   ap_memory|                                        fin|         array|
|fin_d0           |  out|    8|   ap_memory|                                        fin|         array|
|fin_q0           |   in|    8|   ap_memory|                                        fin|         array|
|fin_address1     |  out|    4|   ap_memory|                                        fin|         array|
|fin_ce1          |  out|    1|   ap_memory|                                        fin|         array|
|fin_we1          |  out|    1|   ap_memory|                                        fin|         array|
|fin_d1           |  out|    8|   ap_memory|                                        fin|         array|
|fin_q1           |   in|    8|   ap_memory|                                        fin|         array|
|fout_address0    |  out|    4|   ap_memory|                                       fout|         array|
|fout_ce0         |  out|    1|   ap_memory|                                       fout|         array|
|fout_we0         |  out|    1|   ap_memory|                                       fout|         array|
|fout_d0          |  out|    8|   ap_memory|                                       fout|         array|
|fout_q0          |   in|    8|   ap_memory|                                       fout|         array|
|fout_address1    |  out|    4|   ap_memory|                                       fout|         array|
|fout_ce1         |  out|    1|   ap_memory|                                       fout|         array|
|fout_we1         |  out|    1|   ap_memory|                                       fout|         array|
|fout_d1          |  out|    8|   ap_memory|                                       fout|         array|
|fout_q1          |   in|    8|   ap_memory|                                       fout|         array|
|con128_address0  |  out|    8|   ap_memory|                                     con128|         array|
|con128_ce0       |  out|    1|   ap_memory|                                     con128|         array|
|con128_q0        |   in|    8|   ap_memory|                                     con128|         array|
+-----------------+-----+-----+------------+-------------------------------------------+--------------+

