{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716327978042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716327978042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 22:46:17 2024 " "Processing started: Tue May 21 22:46:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716327978042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327978042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno " "Command: quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327978043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716327978214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716327978215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin6toBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin6toBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin6toBCD-Behavioral " "Found design unit 1: Bin6toBCD-Behavioral" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin6toBCD " "Found entity 1: Bin6toBCD" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin16ToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin16ToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin16ToBCD-Behavioral " "Found design unit 1: Bin16ToBCD-Behavioral" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin16ToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin16ToBCD " "Found entity 1: Bin16ToBCD" {  } { { "Bin16ToBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin16ToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Forno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forno-main " "Found design unit 1: Forno-main" {  } { { "Forno.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Forno.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forno " "Found entity 1: Forno" {  } { { "Forno.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Forno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayTime-Shell " "Found design unit 1: DisplayTime-Shell" {  } { { "DisplayTime.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/DisplayTime.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987343 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayTime " "Found entity 1: DisplayTime" {  } { { "DisplayTime.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/DisplayTime.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Sequential " "Found design unit 1: TimerN-Sequential" {  } { { "TimerN.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/TimerN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987344 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterTime-Synchronous " "Found design unit 1: RegisterTime-Synchronous" {  } { { "RegisterTime.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/RegisterTime.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987345 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterTime " "Found entity 1: RegisterTime" {  } { { "RegisterTime.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/RegisterTime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterTemperature.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterTemperature.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterTemperature-Synchronous " "Found design unit 1: RegisterTemperature-Synchronous" {  } { { "RegisterTemperature.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/RegisterTemperature.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987345 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterTemperature " "Found entity 1: RegisterTemperature" {  } { { "RegisterTemperature.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/RegisterTemperature.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FornoFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FornoFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FornoFSM-Behavioral " "Found design unit 1: FornoFSM-Behavioral" {  } { { "FornoFSM.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/FornoFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987346 ""} { "Info" "ISGN_ENTITY_NAME" "1 FornoFSM " "Found entity 1: FornoFSM" {  } { { "FornoFSM.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/FornoFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bin6toBCD " "Elaborating entity \"Bin6toBCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716327987391 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_in Bin6toBCD.vhd(21) " "VHDL Signal Declaration warning at Bin6toBCD.vhd(21): used implicit default value for signal \"b_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_in Bin6toBCD.vhd(30) " "VHDL Process Statement warning at Bin6toBCD.vhd(30): signal \"b_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dez Bin6toBCD.vhd(30) " "VHDL Process Statement warning at Bin6toBCD.vhd(30): signal \"b_dez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_in Bin6toBCD.vhd(31) " "VHDL Process Statement warning at Bin6toBCD.vhd(31): signal \"b_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_dez Bin6toBCD.vhd(31) " "VHDL Process Statement warning at Bin6toBCD.vhd(31): signal \"b_dez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_int Bin6toBCD.vhd(36) " "VHDL Process Statement warning at Bin6toBCD.vhd(36): signal \"b_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_rem Bin6toBCD.vhd(37) " "VHDL Process Statement warning at Bin6toBCD.vhd(37): signal \"b_rem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_dez Bin6toBCD.vhd(25) " "VHDL Process Statement warning at Bin6toBCD.vhd(25): inferring latch(es) for signal or variable \"b_dez\", which holds its previous value in one or more paths through the process" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_int Bin6toBCD.vhd(25) " "VHDL Process Statement warning at Bin6toBCD.vhd(25): inferring latch(es) for signal or variable \"b_int\", which holds its previous value in one or more paths through the process" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_rem Bin6toBCD.vhd(25) " "VHDL Process Statement warning at Bin6toBCD.vhd(25): inferring latch(es) for signal or variable \"b_rem\", which holds its previous value in one or more paths through the process" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716327987392 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_rem\[0\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_rem\[0\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_rem\[1\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_rem\[1\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_rem\[2\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_rem\[2\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_rem\[3\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_rem\[3\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_int\[0\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_int\[0\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_int\[1\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_int\[1\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_int\[2\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_int\[2\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_int\[3\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_int\[3\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dez\[0\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_dez\[0\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dez\[1\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_dez\[1\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dez\[2\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_dez\[2\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dez\[3\] Bin6toBCD.vhd(25) " "Inferred latch for \"b_dez\[3\]\" at Bin6toBCD.vhd(25)" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987393 "|Bin6toBCD"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Bin6toBCD.vhd" "Div0" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327987636 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Bin6toBCD.vhd" "Mod0" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327987636 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716327987636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716327987680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987680 ""}  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716327987680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716327987811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716327987811 ""}  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716327987811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716327987852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327987852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd1\[0\] GND " "Pin \"bcd1\[0\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd1\[1\] GND " "Pin \"bcd1\[1\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd1\[2\] GND " "Pin \"bcd1\[2\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd1\[3\] GND " "Pin \"bcd1\[3\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd0\[0\] GND " "Pin \"bcd0\[0\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd0\[1\] GND " "Pin \"bcd0\[1\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd0\[2\] GND " "Pin \"bcd0\[2\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd0\[3\] GND " "Pin \"bcd0\[3\]\" is stuck at GND" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716327988139 "|Bin6toBCD|bcd0[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716327988139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716327988222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716327988222 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIn\[0\] " "No output dependent on input pin \"binIn\[0\]\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|binIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIn\[1\] " "No output dependent on input pin \"binIn\[1\]\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|binIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIn\[2\] " "No output dependent on input pin \"binIn\[2\]\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|binIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIn\[3\] " "No output dependent on input pin \"binIn\[3\]\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|binIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIn\[4\] " "No output dependent on input pin \"binIn\[4\]\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|binIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binIn\[5\] " "No output dependent on input pin \"binIn\[5\]\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|binIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "Bin6toBCD.vhd" "" { Text "/home/tiago/Desktop/LSD/ProjetoFinal/projeto-final-lsd/Bin6toBCD.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716327988255 "|Bin6toBCD|enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716327988255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716327988256 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716327988256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716327988256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716327988263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 22:46:28 2024 " "Processing ended: Tue May 21 22:46:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716327988263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716327988263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716327988263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716327988263 ""}
