Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 22 21:24:51 2025
| Host         : LAPTOP-4SO6AE3Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PLCPUSOC_Top_timing_summary_routed.rpt -pb PLCPUSOC_Top_timing_summary_routed.pb -rpx PLCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : PLCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3272)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3294)
---------------------------
 There are 1065 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1065 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1065 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_PLCPU/EX_MEM/out_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_PLCPU/MEM_WB/out_reg[102]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_PLCPU/MEM_WB/out_reg[103]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3272)
---------------------------------------------------
 There are 3272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.445        0.000                      0                   80        0.095        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.445        0.000                      0                   80        0.095        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.445ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.096ns (31.849%)  route 2.345ns (68.151%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.308     6.990    U_7SEG/i_data_store[30]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.114    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X47Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.331 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.037     8.369    U_7SEG/sel0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.299     8.668 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.668    U_7SEG/o_seg_r[4]_i_1_n_1
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X44Y91         FDPE (Setup_fdpe_C_D)        0.031   105.112    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.112    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 96.445    

Slack (MET) :             96.446ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.096ns (31.874%)  route 2.343ns (68.126%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.308     6.990    U_7SEG/i_data_store[30]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.114    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X47Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.331 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.035     8.366    U_7SEG/sel0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.299     8.665 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.665    U_7SEG/o_seg_r[0]_i_1_n_1
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X44Y91         FDPE (Setup_fdpe_C_D)        0.029   105.110    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.110    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                 96.446    

Slack (MET) :             96.464ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.124ns (32.424%)  route 2.343ns (67.576%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.308     6.990    U_7SEG/i_data_store[30]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.114    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X47Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.331 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.035     8.366    U_7SEG/sel0[2]
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.327     8.693 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.693    U_7SEG/o_seg_r[5]_i_1_n_1
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X44Y91         FDPE (Setup_fdpe_C_D)        0.075   105.156    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.156    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 96.464    

Slack (MET) :             96.525ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.096ns (32.150%)  route 2.313ns (67.850%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.308     6.990    U_7SEG/i_data_store[30]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.114    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X47Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.331 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.005     8.336    U_7SEG/sel0[2]
    SLICE_X42Y92         LUT4 (Prop_lut4_I3_O)        0.299     8.635 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.635    U_7SEG/o_seg_r[2]_i_1_n_1
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X42Y92         FDPE (Setup_fdpe_C_D)        0.079   105.160    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 96.525    

Slack (MET) :             96.531ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.129ns (32.801%)  route 2.313ns (67.199%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDCE                                         r  U_7SEG/i_data_store_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[30]/Q
                         net (fo=1, routed)           1.308     6.990    U_7SEG/i_data_store[30]
    SLICE_X47Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.114    U_7SEG/o_seg_r[6]_i_11_n_1
    SLICE_X47Y92         MUXF7 (Prop_muxf7_I1_O)      0.217     7.331 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.005     8.336    U_7SEG/sel0[2]
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.332     8.668 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.668    U_7SEG/o_seg_r[6]_i_1_n_1
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X42Y92         FDPE (Setup_fdpe_C_D)        0.118   105.199    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                 96.531    

Slack (MET) :             96.610ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.091ns (32.772%)  route 2.238ns (67.228%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.221    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  U_7SEG/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U_7SEG/i_data_store_reg[23]/Q
                         net (fo=1, routed)           1.348     7.026    U_7SEG/i_data_store[23]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.150 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.150    U_7SEG/o_seg_r[6]_i_7_n_1
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     7.364 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.890     8.253    U_7SEG/sel0[3]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.297     8.550 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.550    U_7SEG/o_seg_r[1]_i_1_n_1
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X42Y92         FDPE (Setup_fdpe_C_D)        0.079   105.160    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                 96.610    

Slack (MET) :             96.620ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.120ns (33.353%)  route 2.238ns (66.647%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.221    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  U_7SEG/i_data_store_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U_7SEG/i_data_store_reg[23]/Q
                         net (fo=1, routed)           1.348     7.026    U_7SEG/i_data_store[23]
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.150 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.150    U_7SEG/o_seg_r[6]_i_7_n_1
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     7.364 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           0.890     8.253    U_7SEG/sel0[3]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.326     8.579 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.579    U_7SEG/o_seg_r[3]_i_1_n_1
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.035   105.081    
    SLICE_X42Y92         FDPE (Setup_fdpe_C_D)        0.118   105.199    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 96.620    

Slack (MET) :             97.348ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 1.806ns (71.117%)  route 0.733ns (28.883%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.626     5.229    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  U_CLKDIV/clkdiv_reg[9]/Q
                         net (fo=1, routed)           0.733     6.417    U_CLKDIV/clkdiv_reg_n_1_[9]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.091 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.092    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    U_CLKDIV/clkdiv_reg[20]_i_1_n_1
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.768    U_CLKDIV/clkdiv_reg[24]_i_1_n_7
    SLICE_X53Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488   104.910    U_CLKDIV/CLK
    SLICE_X53Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X53Y103        FDCE (Setup_fdce_C_D)        0.062   105.117    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 97.348    

Slack (MET) :             97.459ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 1.695ns (69.797%)  route 0.733ns (30.203%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.626     5.229    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  U_CLKDIV/clkdiv_reg[9]/Q
                         net (fo=1, routed)           0.733     6.417    U_CLKDIV/clkdiv_reg_n_1_[9]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.091 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.092    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    U_CLKDIV/clkdiv_reg[20]_i_1_n_1
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.657 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.657    U_CLKDIV/clkdiv_reg[24]_i_1_n_8
    SLICE_X53Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.488   104.910    U_CLKDIV/CLK
    SLICE_X53Y103        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X53Y103        FDCE (Setup_fdce_C_D)        0.062   105.117    U_CLKDIV/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 97.459    

Slack (MET) :             97.463ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.692ns (69.759%)  route 0.733ns (30.241%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.626     5.229    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  U_CLKDIV/clkdiv_reg[9]/Q
                         net (fo=1, routed)           0.733     6.417    U_CLKDIV/clkdiv_reg_n_1_[9]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.091 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.092    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.654 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.654    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X53Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.489   104.911    U_CLKDIV/CLK
    SLICE_X53Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X53Y102        FDCE (Setup_fdce_C_D)        0.062   105.118    U_CLKDIV/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                 97.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    U_CLKDIV/clkdiv_reg[12]_i_1_n_8
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    U_CLKDIV/clkdiv_reg[12]_i_1_n_6
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.984 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    U_CLKDIV/clkdiv_reg[12]_i_1_n_7
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.984 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    U_CLKDIV/clkdiv_reg[12]_i_1_n_5
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    U_CLKDIV/clkdiv_reg[16]_i_1_n_8
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    U_CLKDIV/clkdiv_reg[16]_i_1_n_6
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    U_CLKDIV/clkdiv_reg[16]_i_1_n_7
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    U_CLKDIV/clkdiv_reg[20]_i_1_n_8
    SLICE_X53Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_CLKDIV/CLK
    SLICE_X53Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    U_CLKDIV/clkdiv_reg_n_1_[11]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    U_CLKDIV/clkdiv_reg[8]_i_1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    U_CLKDIV/clkdiv_reg[12]_i_1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    U_CLKDIV/clkdiv_reg[16]_i_1_n_1
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    U_CLKDIV/clkdiv_reg[20]_i_1_n_6
    SLICE_X53Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.994    U_CLKDIV/CLK
    SLICE_X53Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.105     1.853    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y89    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y91    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y91    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y92    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y92    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y92    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y89    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y89    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X38Y89    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y89    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y89    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y89    U_7SEG/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y89    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y91    U_7SEG/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y92    U_7SEG/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3280 Endpoints
Min Delay          3280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.870ns  (logic 2.239ns (11.268%)  route 17.631ns (88.732%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.457    19.746    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y93         LUT6 (Prop_lut6_I3_O)        0.124    19.870 r  U_PLCPU/ID_EX/PC[10]_i_1/O
                         net (fo=1, routed)           0.000    19.870    U_PLCPU/U_PC/NPC[10]
    SLICE_X42Y93         FDCE                                         r  U_PLCPU/U_PC/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.782ns  (logic 2.239ns (11.318%)  route 17.543ns (88.681%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.369    19.658    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124    19.782 r  U_PLCPU/ID_EX/PC[3]_i_1/O
                         net (fo=1, routed)           0.000    19.782    U_PLCPU/U_PC/NPC[3]
    SLICE_X40Y90         FDCE                                         r  U_PLCPU/U_PC/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.710ns  (logic 2.239ns (11.360%)  route 17.471ns (88.640%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.297    19.586    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y94         LUT6 (Prop_lut6_I3_O)        0.124    19.710 r  U_PLCPU/ID_EX/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    19.710    U_PLCPU/U_PC/NPC[13]
    SLICE_X42Y94         FDCE                                         r  U_PLCPU/U_PC/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.626ns  (logic 2.239ns (11.408%)  route 17.387ns (88.592%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.213    19.502    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    19.626 r  U_PLCPU/ID_EX/PC[7]_i_1/O
                         net (fo=1, routed)           0.000    19.626    U_PLCPU/U_PC/NPC[7]
    SLICE_X42Y91         FDCE                                         r  U_PLCPU/U_PC/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.532ns  (logic 2.239ns (11.463%)  route 17.293ns (88.537%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.119    19.408    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124    19.532 r  U_PLCPU/ID_EX/PC[19]_i_1/O
                         net (fo=1, routed)           0.000    19.532    U_PLCPU/U_PC/NPC[19]
    SLICE_X42Y95         FDCE                                         r  U_PLCPU/U_PC/PC_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.518ns  (logic 2.239ns (11.472%)  route 17.279ns (88.528%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.105    19.394    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124    19.518 r  U_PLCPU/ID_EX/PC[18]_i_1/O
                         net (fo=1, routed)           0.000    19.518    U_PLCPU/U_PC/NPC[18]
    SLICE_X42Y95         FDCE                                         r  U_PLCPU/U_PC/PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.444ns  (logic 2.239ns (11.515%)  route 17.205ns (88.485%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.031    19.320    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.444 r  U_PLCPU/ID_EX/PC[20]_i_1/O
                         net (fo=1, routed)           0.000    19.444    U_PLCPU/U_PC/NPC[20]
    SLICE_X42Y97         FDCE                                         r  U_PLCPU/U_PC/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.434ns  (logic 2.239ns (11.521%)  route 17.195ns (88.479%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          2.021    19.310    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.124    19.434 r  U_PLCPU/ID_EX/PC[23]_i_1/O
                         net (fo=1, routed)           0.000    19.434    U_PLCPU/U_PC/NPC[23]
    SLICE_X42Y97         FDCE                                         r  U_PLCPU/U_PC/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.326ns  (logic 2.239ns (11.586%)  route 17.087ns (88.414%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.913    19.202    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y94         LUT6 (Prop_lut6_I3_O)        0.124    19.326 r  U_PLCPU/ID_EX/PC[16]_i_1/O
                         net (fo=1, routed)           0.000    19.326    U_PLCPU/U_PC/NPC[16]
    SLICE_X42Y94         FDCE                                         r  U_PLCPU/U_PC/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/U_PC/PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.322ns  (logic 2.239ns (11.588%)  route 17.083ns (88.412%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[35]/C
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_PLCPU/EX_MEM/out_reg[35]/Q
                         net (fo=4, routed)           1.165     1.621    U_PLCPU/ID_EX/EX_MEM_out[1]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.745 f  U_PLCPU/ID_EX/out[68]_i_7/O
                         net (fo=30, routed)          1.147     2.892    U_PLCPU/EX_MEM/out_reg[37]_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     3.016 f  U_PLCPU/EX_MEM/out[68]_i_3/O
                         net (fo=60, routed)          3.901     6.917    U_PLCPU/ID_EX/out_reg[37]_0[0]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  U_PLCPU/ID_EX/out[91]_i_8__0/O
                         net (fo=14, routed)          2.083     9.125    U_PLCPU/ID_EX/B[22]
    SLICE_X36Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.249 r  U_PLCPU/ID_EX/out[96]_i_44/O
                         net (fo=2, routed)           0.759    10.008    U_PLCPU/ID_EX/out[96]_i_44_n_1
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.132 r  U_PLCPU/ID_EX/out[96]_i_20/O
                         net (fo=84, routed)          3.015    13.147    U_PLCPU/ID_EX/out[96]_i_20_n_1
    SLICE_X30Y88         LUT6 (Prop_lut6_I2_O)        0.124    13.271 f  U_PLCPU/ID_EX/out[72]_i_10/O
                         net (fo=1, routed)           0.566    13.837    U_PLCPU/ID_EX/U_alu/data5[3]
    SLICE_X32Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.961 f  U_PLCPU/ID_EX/out[72]_i_5/O
                         net (fo=1, routed)           0.000    13.961    U_PLCPU/ID_EX/out[72]_i_5_n_1
    SLICE_X32Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    14.206 f  U_PLCPU/ID_EX/out_reg[72]_i_2/O
                         net (fo=2, routed)           0.768    14.974    U_PLCPU/ID_EX/out_reg[72]_i_2_n_1
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.298    15.272 r  U_PLCPU/ID_EX/PC[31]_i_19/O
                         net (fo=1, routed)           0.818    16.091    U_PLCPU/ID_EX/PC[31]_i_19_n_1
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124    16.215 r  U_PLCPU/ID_EX/PC[31]_i_6/O
                         net (fo=1, routed)           0.950    17.165    U_PLCPU/ID_EX/PC[31]_i_6_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.289 r  U_PLCPU/ID_EX/PC[31]_i_3/O
                         net (fo=32, routed)          1.909    19.198    U_PLCPU/ID_EX/EX_NPCOp[0]
    SLICE_X42Y94         LUT6 (Prop_lut6_I3_O)        0.124    19.322 r  U_PLCPU/ID_EX/PC[15]_i_1/O
                         net (fo=1, routed)           0.000    19.322    U_PLCPU/U_PC/NPC[15]
    SLICE_X42Y94         FDCE                                         r  U_PLCPU/U_PC/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[5]/C
    SLICE_X36Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[5]/Q
                         net (fo=1, routed)           0.059     0.200    U_PLCPU/MEM_WB/EX_MEM_out[5]
    SLICE_X36Y86         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[24]/C
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.220    U_PLCPU/MEM_WB/EX_MEM_out[24]
    SLICE_X38Y101        FDCE                                         r  U_PLCPU/MEM_WB/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[25]/C
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[25]/Q
                         net (fo=1, routed)           0.056     0.220    U_PLCPU/MEM_WB/EX_MEM_out[25]
    SLICE_X38Y101        FDCE                                         r  U_PLCPU/MEM_WB/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[3]/C
    SLICE_X38Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[3]/Q
                         net (fo=1, routed)           0.056     0.220    U_PLCPU/MEM_WB/EX_MEM_out[3]
    SLICE_X38Y85         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/ID_EX/out_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/EX_MEM/out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE                         0.000     0.000 r  U_PLCPU/ID_EX/out_reg[28]/C
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/ID_EX/out_reg[28]/Q
                         net (fo=1, routed)           0.104     0.245    U_PLCPU/EX_MEM/ID_EX_out[28]
    SLICE_X39Y101        FDCE                                         r  U_PLCPU/EX_MEM/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[0]/C
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/EX_MEM/out_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    U_PLCPU/MEM_WB/EX_MEM_out[0]
    SLICE_X52Y94         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/ID_EX/out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/EX_MEM/out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDCE                         0.000     0.000 r  U_PLCPU/ID_EX/out_reg[7]/C
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/ID_EX/out_reg[7]/Q
                         net (fo=1, routed)           0.120     0.248    U_PLCPU/EX_MEM/ID_EX_out[7]
    SLICE_X37Y89         FDCE                                         r  U_PLCPU/EX_MEM/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[16]/C
    SLICE_X43Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[16]/Q
                         net (fo=1, routed)           0.110     0.251    U_PLCPU/MEM_WB/EX_MEM_out[16]
    SLICE_X43Y95         FDCE                                         r  U_PLCPU/MEM_WB/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_PLCPU/MEM_WB/out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[28]/C
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[28]/Q
                         net (fo=1, routed)           0.110     0.251    U_PLCPU/MEM_WB/EX_MEM_out[28]
    SLICE_X39Y101        FDCE                                         r  U_PLCPU/MEM_WB/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DM/write_data_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_DM/dmem_reg_64_127_21_23/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.896%)  route 0.123ns (49.104%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE                         0.000     0.000 r  U_DM/write_data_reg[22]/C
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U_DM/write_data_reg[22]/Q
                         net (fo=2, routed)           0.123     0.251    U_DM/dmem_reg_64_127_21_23/DIB
    SLICE_X50Y99         RAMD64E                                      r  U_DM/dmem_reg_64_127_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.073ns (51.053%)  route 3.905ns (48.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.518     5.755 r  U_7SEG/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           3.905     9.660    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.216 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.216    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 4.155ns (53.310%)  route 3.639ns (46.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     5.656 r  U_7SEG/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           3.639     9.294    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    13.030 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.030    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.033ns (54.072%)  route 3.426ns (45.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.456     5.693 r  U_7SEG/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           3.426     9.118    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.695 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.695    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 4.200ns (57.263%)  route 3.135ns (42.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.478     5.715 r  U_7SEG/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.135     8.849    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.572 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.572    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 3.990ns (54.558%)  route 3.323ns (45.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.456     5.693 r  U_7SEG/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           3.323     9.016    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.549 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.549    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.189ns (61.599%)  route 2.612ns (38.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.478     5.715 r  U_7SEG/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.612     8.326    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.711    12.038 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.038    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 4.011ns (59.596%)  route 2.719ns (40.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.634     5.237    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.518     5.755 r  U_7SEG/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.719     8.474    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.967 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.967    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.358ns (62.520%)  route 0.814ns (37.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.650 r  U_7SEG/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           0.814     2.465    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.659 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.659    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.439ns (63.208%)  route 0.838ns (36.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.634 r  U_7SEG/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           0.838     2.472    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     3.763 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.763    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.452ns (59.366%)  route 0.994ns (40.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.634 r  U_7SEG/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           0.994     2.628    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.932 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.932    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.375ns (54.856%)  route 1.132ns (45.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  U_7SEG/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           1.132     2.759    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.994 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.994    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.418ns (56.445%)  route 1.095ns (43.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  U_7SEG/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           1.095     2.722    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.999 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.999    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.443ns (52.868%)  route 1.287ns (47.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y91         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.614 r  U_7SEG/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           1.287     2.901    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.315     4.216 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.216    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_7SEG/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.420ns (50.118%)  route 1.413ns (49.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y92         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.650 r  U_7SEG/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           1.413     3.064    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.320 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.320    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           215 Endpoints
Min Delay           215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 1.631ns (14.616%)  route 9.528ns (85.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.662    11.159    U_Multi/rst
    SLICE_X49Y93         FDPE                                         f  U_Multi/disp_data_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_Multi/CLK
    SLICE_X49Y93         FDPE                                         r  U_Multi/disp_data_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[14]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 1.631ns (14.616%)  route 9.528ns (85.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.662    11.159    U_Multi/rst
    SLICE_X49Y93         FDPE                                         f  U_Multi/disp_data_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_Multi/CLK
    SLICE_X49Y93         FDPE                                         r  U_Multi/disp_data_reg[14]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 1.631ns (14.616%)  route 9.528ns (85.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.662    11.159    U_Multi/rst
    SLICE_X49Y93         FDCE                                         f  U_Multi/disp_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_Multi/CLK
    SLICE_X49Y93         FDCE                                         r  U_Multi/disp_data_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 1.631ns (14.616%)  route 9.528ns (85.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.662    11.159    U_Multi/rst
    SLICE_X49Y93         FDPE                                         f  U_Multi/disp_data_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_Multi/CLK
    SLICE_X49Y93         FDPE                                         r  U_Multi/disp_data_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 1.631ns (14.616%)  route 9.528ns (85.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.662    11.159    U_Multi/rst
    SLICE_X49Y93         FDCE                                         f  U_Multi/disp_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_Multi/CLK
    SLICE_X49Y93         FDCE                                         r  U_Multi/disp_data_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 1.631ns (14.616%)  route 9.528ns (85.384%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.662    11.159    U_Multi/rst
    SLICE_X49Y93         FDPE                                         f  U_Multi/disp_data_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_Multi/CLK
    SLICE_X49Y93         FDPE                                         r  U_Multi/disp_data_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.076ns  (logic 1.631ns (14.725%)  route 9.445ns (85.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.579    11.076    U_7SEG/rst
    SLICE_X47Y94         FDCE                                         f  U_7SEG/i_data_store_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  U_7SEG/i_data_store_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_7SEG/i_data_store_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.036ns  (logic 1.631ns (14.779%)  route 9.405ns (85.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.539    11.036    U_7SEG/rst
    SLICE_X47Y93         FDCE                                         f  U_7SEG/i_data_store_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513     4.936    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  U_7SEG/i_data_store_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[18]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.631ns (14.785%)  route 9.400ns (85.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.533    11.031    U_Multi/rst
    SLICE_X47Y97         FDPE                                         f  U_Multi/disp_data_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514     4.937    U_Multi/CLK
    SLICE_X47Y97         FDPE                                         r  U_Multi/disp_data_reg[18]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_Multi/disp_data_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.031ns  (logic 1.631ns (14.785%)  route 9.400ns (85.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.867     4.374    U_PLCPU/U_RF/rstn_IBUF
    SLICE_X32Y110        LUT1 (Prop_lut1_I0_O)        0.124     4.498 f  U_PLCPU/U_RF/rf[31][31]_i_2/O
                         net (fo=1052, routed)        6.533    11.031    U_Multi/rst
    SLICE_X47Y97         FDCE                                         f  U_Multi/disp_data_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514     4.937    U_Multi/CLK
    SLICE_X47Y97         FDCE                                         r  U_Multi/disp_data_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[62]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.741%)  route 0.117ns (45.259%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[62]/C
    SLICE_X44Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[62]/Q
                         net (fo=3, routed)           0.117     0.258    U_Multi/D[25]
    SLICE_X43Y101        FDPE                                         r  U_Multi/disp_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_Multi/CLK
    SLICE_X43Y101        FDPE                                         r  U_Multi/disp_data_reg[25]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[41]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[41]/Q
                         net (fo=3, routed)           0.124     0.288    U_Multi/D[4]
    SLICE_X46Y88         FDCE                                         r  U_Multi/disp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_Multi/CLK
    SLICE_X46Y88         FDCE                                         r  U_Multi/disp_data_reg[4]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[52]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.630%)  route 0.142ns (46.370%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[52]/C
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_PLCPU/EX_MEM/out_reg[52]/Q
                         net (fo=3, routed)           0.142     0.306    U_Multi/D[15]
    SLICE_X49Y93         FDCE                                         r  U_Multi/disp_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_Multi/CLK
    SLICE_X49Y93         FDCE                                         r  U_Multi/disp_data_reg[15]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[44]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.087%)  route 0.165ns (53.913%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[44]/C
    SLICE_X47Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[44]/Q
                         net (fo=3, routed)           0.165     0.306    U_Multi/D[7]
    SLICE_X46Y88         FDPE                                         r  U_Multi/disp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_Multi/CLK
    SLICE_X46Y88         FDPE                                         r  U_Multi/disp_data_reg[7]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[48]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[48]/C
    SLICE_X45Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[48]/Q
                         net (fo=3, routed)           0.177     0.318    U_Multi/D[11]
    SLICE_X43Y92         FDCE                                         r  U_Multi/disp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_Multi/CLK
    SLICE_X43Y92         FDCE                                         r  U_Multi/disp_data_reg[11]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[42]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.576%)  route 0.183ns (56.424%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[42]/C
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[42]/Q
                         net (fo=3, routed)           0.183     0.324    U_Multi/D[5]
    SLICE_X41Y89         FDPE                                         r  U_Multi/disp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_Multi/CLK
    SLICE_X41Y89         FDPE                                         r  U_Multi/disp_data_reg[5]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[68]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.530%)  route 0.183ns (56.470%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[68]/C
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[68]/Q
                         net (fo=3, routed)           0.183     0.324    U_Multi/D[31]
    SLICE_X37Y100        FDPE                                         r  U_Multi/disp_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_Multi/CLK
    SLICE_X37Y100        FDPE                                         r  U_Multi/disp_data_reg[31]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[56]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.338%)  route 0.184ns (56.662%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[56]/C
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_PLCPU/EX_MEM/out_reg[56]/Q
                         net (fo=3, routed)           0.184     0.325    U_Multi/D[19]
    SLICE_X47Y97         FDCE                                         r  U_Multi/disp_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_Multi/CLK
    SLICE_X47Y97         FDCE                                         r  U_Multi/disp_data_reg[19]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.243%)  route 0.198ns (60.757%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[37]/C
    SLICE_X41Y90         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/EX_MEM/out_reg[37]/Q
                         net (fo=3, routed)           0.198     0.326    U_Multi/D[0]
    SLICE_X41Y89         FDCE                                         r  U_Multi/disp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_Multi/CLK
    SLICE_X41Y89         FDCE                                         r  U_Multi/disp_data_reg[0]/C

Slack:                    inf
  Source:                 U_PLCPU/EX_MEM/out_reg[67]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Multi/disp_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.863%)  route 0.201ns (61.137%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE                         0.000     0.000 r  U_PLCPU/EX_MEM/out_reg[67]/C
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_PLCPU/EX_MEM/out_reg[67]/Q
                         net (fo=3, routed)           0.201     0.329    U_Multi/D[30]
    SLICE_X43Y101        FDCE                                         r  U_Multi/disp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_Multi/CLK
    SLICE_X43Y101        FDCE                                         r  U_Multi/disp_data_reg[30]/C





