2024-04-03 06:40:24,403 - INFO - Started ASAP tool for Hardware Patching...

     _    ____    _    ____     ____   _  _____ ____ _   _ 
   / \  / ___|  / \  |  _ \   |  _ \ / \|_   _/ ___| | | |
  / _ \ \___ \ / _ \ | |_) |  | |_) / _ \ | || |   | |_| |
 / ___ \ ___) / ___ \|  __/   |  __/ ___ \| || |___|  _  |
/_/   \_\____/_/   \_\_|      |_| /_/   \_\_| \____|_| |_|
                                                          

2024-04-03 06:40:24,403 - INFO - Verilog signal parsing started for filelist filelist.f
2024-04-03 06:40:24,403 - INFO - Pragma extractor initialized with filelist.f
2024-04-03 06:40:24,403 - INFO - Parser initialized with filelist.f
2024-04-03 06:40:24,924 - INFO - Filewise AST generated
2024-04-03 06:40:24,924 - INFO - Files in filelist filelist.f - 
Sample.v

2024-04-03 06:40:24,924 - INFO - Pragma distribution in file - Sample.v is 
2 --> ((0, 0), ('signal', 0, 0))
3 --> ((0, 0), None)
5 --> (None, ('signal', 0, 0))
7 --> (None, ('signal', 0, 0))
9 --> (None, ('signal', 0, 0))

2024-04-03 06:40:24,924 - INFO - Scanning AST of file - Sample.v for observable/controllable signals
2024-04-03 06:40:24,925 - INFO - AST traversal complete: Observable/Controllable signals found in file - Sample.v
2024-04-03 06:40:25,471 - INFO - Filewise AST generated
2024-04-03 06:40:25,471 - INFO - Starting Patch Logic Insertion.....
2024-04-03 06:40:25,471 - INFO - Inserting patch wiring in file - Sample.v
2024-04-03 06:40:25,471 - INFO - Bits [0:0] of Input port A found as signal controlled
2024-04-03 06:40:25,471 - INFO - Bits [0:0] of Output (wire) port out found as signal controlled
2024-04-03 06:40:25,471 - INFO - Bits [0:0] of Output (reg) port out3 found as signal controlled
2024-04-03 06:40:25,471 - INFO - Bits [0:0] of Wire test_wire found as signal controlled
2024-04-03 06:40:25,487 - INFO - Patch logic insertion complete.
