<stg><name>CNN</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="14" to="15">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="15" to="16">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="16" to="17">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="17" to="18">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="18" to="19">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="19" to="20">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:0  %b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:1  %a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:2  %conv_bias_L1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %conv_bias_L1_V)

]]></Node>
<StgValue><ssdm name="conv_bias_L1_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:3  %b_V_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="b_V_c"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:4  %a_V_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="a_V_c"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:5  %conv_bias_L1_V_c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_L1_V_c"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:17  %mean_removed_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="mean_removed_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:18  %padded_V = alloca [900 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:19  %resampled_V = alloca [7056 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:20  %conv_V = alloca [784 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:21  %batchnorm_V = alloca [784 x i48], align 8

]]></Node>
<StgValue><ssdm name="batchnorm_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:22  %ReLU_V = alloca [784 x i48], align 8

]]></Node>
<StgValue><ssdm name="ReLU_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:23  %maxpool_V = alloca [196 x i25], align 4

]]></Node>
<StgValue><ssdm name="maxpool_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:24  %padded_L2_V = alloca [256 x i25], align 4

]]></Node>
<StgValue><ssdm name="padded_L2_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:25  %resampled_L2_V = alloca [1764 x i25], align 4

]]></Node>
<StgValue><ssdm name="resampled_L2_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="48" op_5_bw="18" op_6_bw="18" op_7_bw="48" op_8_bw="18" op_9_bw="18">
<![CDATA[
arrayctor.loop4.preheader:32  call fastcc void @zero_mean_1chan50([784 x i18]* %in_image_V, [784 x i18]* %mean_removed_V, [784 x i18]* %means_V, i48 %conv_bias_L1_V_read, i18 %a_V_read, i18 %b_V_read, i48* %conv_bias_L1_V_c, i18* %a_V_c, i18* %b_V_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="48" op_5_bw="18" op_6_bw="18" op_7_bw="48" op_8_bw="18" op_9_bw="18">
<![CDATA[
arrayctor.loop4.preheader:32  call fastcc void @zero_mean_1chan50([784 x i18]* %in_image_V, [784 x i18]* %mean_removed_V, [784 x i18]* %means_V, i48 %conv_bias_L1_V_read, i18 %a_V_read, i18 %b_V_read, i48* %conv_bias_L1_V_c, i18* %a_V_c, i18* %b_V_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop4.preheader:33  call fastcc void @efficient_pad_n_1cha([784 x i18]* %mean_removed_V, [900 x i18]* %padded_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop4.preheader:33  call fastcc void @efficient_pad_n_1cha([784 x i18]* %mean_removed_V, [900 x i18]* %padded_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop4.preheader:34  call fastcc void @resample([900 x i18]* %padded_V, [7056 x i18]* %resampled_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop4.preheader:34  call fastcc void @resample([900 x i18]* %padded_V, [7056 x i18]* %resampled_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="48" op_4_bw="25">
<![CDATA[
arrayctor.loop4.preheader:35  call fastcc void @conv2d_3x3_1chan_rev([7056 x i18]* %resampled_V, [9 x i18]* %conv_kernel_L1_V, i48* %conv_bias_L1_V_c, [784 x i25]* %conv_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="43" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="48" op_4_bw="25">
<![CDATA[
arrayctor.loop4.preheader:35  call fastcc void @conv2d_3x3_1chan_rev([7056 x i18]* %resampled_V, [9 x i18]* %conv_kernel_L1_V, i48* %conv_bias_L1_V_c, [784 x i25]* %conv_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="18" op_3_bw="18" op_4_bw="48">
<![CDATA[
arrayctor.loop4.preheader:36  call fastcc void @batch_norm([784 x i25]* %conv_V, i18* %a_V_c, i18* %b_V_c, [784 x i48]* %batchnorm_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="45" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="18" op_3_bw="18" op_4_bw="48">
<![CDATA[
arrayctor.loop4.preheader:36  call fastcc void @batch_norm([784 x i25]* %conv_V, i18* %a_V_c, i18* %b_V_c, [784 x i48]* %batchnorm_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="46" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
arrayctor.loop4.preheader:37  call fastcc void @relu([784 x i48]* %batchnorm_V, [784 x i48]* %ReLU_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="47" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
arrayctor.loop4.preheader:37  call fastcc void @relu([784 x i48]* %batchnorm_V, [784 x i48]* %ReLU_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="48" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:38  call fastcc void @max_pool_1chan([784 x i48]* %ReLU_V, [196 x i25]* %maxpool_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="49" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:38  call fastcc void @max_pool_1chan([784 x i48]* %ReLU_V, [196 x i25]* %maxpool_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="50" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:39  call fastcc void @pad_for_conv2([196 x i25]* %maxpool_V, [256 x i25]* %padded_L2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="51" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:39  call fastcc void @pad_for_conv2([196 x i25]* %maxpool_V, [256 x i25]* %padded_L2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="52" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:40  call fastcc void @resample_for_conv2([256 x i25]* %padded_L2_V, [1764 x i25]* %resampled_L2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="53" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:40  call fastcc void @resample_for_conv2([256 x i25]* %padded_L2_V, [1764 x i25]* %resampled_L2_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="54" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="18" op_3_bw="48" op_4_bw="48">
<![CDATA[
arrayctor.loop4.preheader:41  call fastcc void @conv2d_3x3_4chan_rev([1764 x i25]* %resampled_L2_V, [36 x i18]* %conv_kernel_L2_V, [4 x i48]* %conv_bias_L2_V, [784 x i48]* %result_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="55" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayctor.loop4.preheader:6  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([784 x i18]* %in_image_V), !map !216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([784 x i18]* %means_V), !map !222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([9 x i18]* %conv_kernel_L1_V), !map !226

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i48 %conv_bias_L1_V), !map !232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i18 %a_V), !map !238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i18 %b_V), !map !242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([36 x i18]* %conv_kernel_L2_V), !map !246

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap([4 x i48]* %conv_bias_L2_V), !map !252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap([784 x i48]* %result_V), !map !257

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:16  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @CNN_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
arrayctor.loop4.preheader:26  %empty = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @conv_bias_L1_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i48* %conv_bias_L1_V_c, i48* %conv_bias_L1_V_c)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:27  %empty_130 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="68" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:28  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @a_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %a_V_c, i18* %a_V_c)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="69" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:29  %empty_132 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %a_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="70" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:30  %empty_133 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @b_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %b_V_c, i18* %b_V_c)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="71" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:31  %empty_134 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %b_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="72" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="18" op_3_bw="48" op_4_bw="48">
<![CDATA[
arrayctor.loop4.preheader:41  call fastcc void @conv2d_3x3_4chan_rev([1764 x i25]* %resampled_L2_V, [36 x i18]* %conv_kernel_L2_V, [4 x i48]* %conv_bias_L2_V, [784 x i48]* %result_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
arrayctor.loop4.preheader:42  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
