{"hierarchy":{"top_level":5,"1":{"insts":{"MN0":2,"MP0":3}},"5":{"insts":{"C0":6,"I0":4,"VB":7,"VA":7,"V":8}},"4":{"insts":{"MP1":3,"MN1":2,"MP0":3,"MN0":2,"I0":1}}},"modelMap":{"modn":[2],"modp":[3],"invParam":[1],"vsource":[7,8],"xort":[4],"capacitor":[6]},"cellviews":[["lab2024","invParam","schematic"],["PRIMLIB","nmos4","spectre"],["PRIMLIB","pmos4","spectre"],["lab2024","xort","schematic"],["lab2024","tb_xort","schematic"],["analogLib","cap","spectre"],["analogLib","vpulse","spectre"],["analogLib","vdc","spectre"]]}
