# MIPS-Processors

## Dhruv Aggarwal

Single and Multicycle MIPS processors created in Verilog as part of ECE 154A at UCSB

Supported Instructions: add, sub, and, or, slt, lw, sw, beq, addi, j, ori, bne
