v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 160 -1680 1350 -960 {flags=graph
y1=-0.04320988
y2=3.3175585
ypos1=-0.5
ypos2=3.5
divy=5
subdivy=1
unity=1
x1=2.4910572e-08
x2=9.9066284e-08
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="gaten
gatep
vb1
vb2
osci
vhigh
vlow"
color="4 5 6 7 8 9 10"
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/VCO0818.raw
autoload=1
hilight_wave=3
digital=0
legend=1
rainbow=0
sim_type=tran}
B 2 1390 -1670 2430 -970 {flags=graph
y1=-0.069444856
y2=3.4305555
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=2.4910572e-08
x2=9.9066284e-08
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="osci
vhigh
vlow
out_comp_high
out_comp_low
q
qb"
color="4 5 6 7 8 9 10"
dataset=-1
unitx=1
logx=0
logy=0
autoload=1
sim_type=tran
hilight_wave=5
rawfile=$netlist_dir/VCO0818.raw}
N 1550 -500 1550 -470 {lab=vss}
N 1550 -390 1550 -360 {lab=vdd}
N 1550 -280 1550 -250 {lab=vss}
N 1550 -170 1550 -140 {lab=vdd}
N 1750 -350 1790 -350 {lab=out_comp_high}
N 1750 -290 1790 -290 {lab=out_comp_low}
N 1830 -420 1830 -380 {lab=vdd}
N 1830 -260 1830 -220 {lab=vss}
N 1870 -350 1910 -350 {lab=q}
N 1870 -290 1910 -290 {lab=qb}
N 1180 -830 1180 -800 {lab=vdd}
N 1180 -650 1180 -630 {lab=GND}
N 1180 -740 1180 -710 {lab=vss}
N 1490 -400 1490 -320 {lab=osci}
N 1490 -400 1510 -400 {lab=osci}
N 1490 -320 1490 -240 {lab=osci}
N 1490 -240 1510 -240 {lab=osci}
N 1750 -430 1750 -350 {lab=out_comp_high}
N 1650 -430 1750 -430 {lab=out_comp_high}
N 1750 -290 1750 -210 {lab=out_comp_low}
N 1650 -210 1750 -210 {lab=out_comp_low}
N 1570 -730 1570 -700 {lab=vdd}
N 1570 -640 1570 -610 {lab=irefn}
N 1650 -730 1650 -700 {lab=irefp}
N 1650 -640 1650 -610 {lab=vss}
N 1610 -410 1610 -380 {lab=irefn}
N 1610 -190 1610 -160 {lab=irefp}
N 850 -740 900 -740 {lab=q}
N 1060 -740 1110 -740 {lab=qnot}
N 950 -680 950 -650 {lab=vss}
N 950 -830 950 -800 {lab=vdd}
N 1350 -90 1350 -70 {lab=vss}
N 2050 -500 2070 -500 {lab=#net1}
N 2000 -480 2000 -420 {lab=vss}
N 2000 -420 2120 -420 {lab=vss}
N 2120 -440 2120 -420 {lab=vss}
N 2000 -580 2000 -520 {lab=vdd}
N 2000 -580 2120 -580 {lab=vdd}
N 2120 -580 2120 -560 {lab=vdd}
N 2230 -500 2260 -500 {lab=fout}
N 1920 -500 1950 -500 {lab=q}
N 2050 -140 2070 -140 {lab=#net2}
N 2000 -120 2000 -60 {lab=vss}
N 2000 -60 2120 -60 {lab=vss}
N 2120 -80 2120 -60 {lab=vss}
N 2000 -220 2000 -160 {lab=vdd}
N 2000 -220 2120 -220 {lab=vdd}
N 2120 -220 2120 -200 {lab=vdd}
N 2230 -140 2260 -140 {lab=foutb}
N 1920 -140 1950 -140 {lab=qb}
N 1280 -320 1490 -320 {lab=osci}
N 240 -230 240 -210 {lab=GND}
N 240 -320 240 -290 {lab=#net3}
N 1300 -790 1300 -760 {lab=iref200}
N 1300 -700 1300 -680 {lab=vss}
N 1350 -290 1350 -180 {lab=vlow}
N 1350 -460 1350 -350 {lab=vhigh}
N 1350 -180 1350 -150 {lab=vlow}
N 1350 -470 1350 -460 {lab=vhigh}
N 1350 -180 1510 -180 {lab=vlow}
N 1350 -460 1510 -460 {lab=vhigh}
N 1080 -570 1350 -570 {lab=vdd}
N 1350 -570 1350 -530 {lab=vdd}
N 1280 -70 1350 -70 {lab=vss}
N 1070 -70 1280 -70 {lab=vss}
N 350 -320 380 -320 {lab=#net3}
N 350 -280 380 -280 {lab=iref200}
N 420 -450 420 -420 {lab=vdd}
N 460 -450 460 -420 {lab=vss}
N 410 -220 410 -190 {lab=s0}
N 440 -220 440 -190 {lab=s1}
N 470 -220 470 -190 {lab=s2}
N 980 -570 1080 -570 {lab=vdd}
N 450 -810 450 -780 {lab=s0}
N 450 -720 450 -690 {lab=vss}
N 510 -810 510 -780 {lab=s1}
N 510 -720 510 -690 {lab=vss}
N 570 -810 570 -780 {lab=s2}
N 570 -720 570 -690 {lab=vss}
N 500 -360 530 -360 {lab=qnot}
N 500 -280 530 -280 {lab=qb}
N 240 -320 350 -320 {lab=#net3}
N 650 -810 650 -780 {lab=c0}
N 650 -720 650 -690 {lab=vss}
N 710 -810 710 -780 {lab=c1}
N 710 -720 710 -690 {lab=vss}
N 770 -810 770 -780 {lab=c2}
N 770 -720 770 -690 {lab=vss}
N 840 -570 980 -570 {lab=vdd}
N 860 -70 1070 -70 {lab=vss}
N 1140 -320 1280 -320 {lab=osci}
N 1080 -200 1100 -200 {lab=vss}
N 1220 -200 1240 -200 {lab=vdd}
N 1180 -520 1180 -500 {lab=vdd}
N 1180 -380 1180 -360 {lab=vss}
N 1080 -440 1100 -440 {lab=c2}
N 1280 -440 1300 -440 {lab=c2b}
N 1100 -160 1120 -160 {lab=c2}
N 1200 -160 1220 -160 {lab=c2b}
N 1160 -320 1160 -310 {lab=osci}
N 1160 -250 1160 -240 {lab=vss}
N 870 -200 890 -200 {lab=vss}
N 1010 -200 1030 -200 {lab=vdd}
N 890 -160 910 -160 {lab=c1}
N 990 -160 1010 -160 {lab=c1b}
N 950 -250 950 -240 {lab=vss}
N 650 -200 670 -200 {lab=vss}
N 790 -200 810 -200 {lab=vdd}
N 670 -160 690 -160 {lab=c0}
N 770 -160 790 -160 {lab=c0b}
N 730 -250 730 -240 {lab=vss}
N 660 -320 1140 -320 {lab=osci}
N 730 -320 730 -310 {lab=osci}
N 950 -320 950 -310 {lab=osci}
N 910 -520 910 -500 {lab=vdd}
N 910 -380 910 -360 {lab=vss}
N 810 -440 830 -440 {lab=c1}
N 1010 -440 1030 -440 {lab=c1b}
N 500 -320 660 -320 {lab=osci}
N 640 -520 640 -500 {lab=vdd}
N 640 -380 640 -360 {lab=vss}
N 540 -440 560 -440 {lab=c0}
N 740 -440 760 -440 {lab=c0b}
N 420 -570 840 -570 {lab=vdd}
N 420 -570 420 -450 {lab=vdd}
N 1160 -240 1160 -220 {lab=vss}
N 1160 -100 1160 -70 {lab=vss}
N 950 -240 950 -220 {lab=vss}
N 950 -100 950 -70 {lab=vss}
N 730 -70 860 -70 {lab=vss}
N 730 -100 730 -70 {lab=vss}
N 730 -240 730 -220 {lab=vss}
N 1160 -220 1160 -100 {lab=vss}
N 950 -220 950 -100 {lab=vss}
N 730 -220 730 -100 {lab=vss}
C {devices/code_shown.sym} 2350 -560 0 0 {name=Simulation only_toplevel=false value="

.param VDD = 3.3
.param Vtune = 2.7
.param s0 = 3.3 s1 = 0 s2 = 0 c0 = 0 c1 = 0 c2 = 3.3
.param VIN=1
*V6 net3 0 \{Vtune\}
.meas tran period1 TRIG v(fout) VAL=1.65 RISE=15 TARG v(fout) VAL=1.65 RISE=16
.meas tran freq param='1/period1' 

.control
save all

let vstart = 0.0
let vstop = 3.3
let vstep = 0.1

foreach VINVAL 2.1 2.2
    alterparam Vtune = $VINVAL
    reset
    tran 10p 2u
end

write VCO0818.raw
.endc
"}
C {devices/code_shown.sym} 2340 -750 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {launcher.sym} 1900 -920 0 0 {name=h5
descr="load waves" 
tclcommand="xschem raw_read $netlist_dir/RVCO_0812.raw tran"
}
C {lab_wire.sym} 1550 -370 2 0 {name=p4 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1550 -150 2 0 {name=p5 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1550 -270 0 1 {name=p6 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1550 -490 0 1 {name=p7 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1460 -180 0 0 {name=p8 sig_type=std_logic lab=vlow}
C {lab_wire.sym} 1460 -460 0 0 {name=p9 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1830 -410 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1830 -230 2 1 {name=p13 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1900 -350 0 1 {name=p14 sig_type=std_logic lab=q}
C {lab_wire.sym} 1900 -290 0 1 {name=p15 sig_type=std_logic lab=qb}
C {vsource.sym} 1180 -770 0 0 {name=V1 value=\{VDD\} savecurrent=false}
C {vsource.sym} 1180 -680 0 0 {name=V2 value=0 savecurrent=false}
C {gnd.sym} 1180 -630 0 0 {name=l4 lab=GND}
C {lab_wire.sym} 1180 -820 0 0 {name=p18 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1180 -730 0 0 {name=p19 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1450 -320 0 0 {name=p10 sig_type=std_logic lab=osci}
C {isource.sym} 1570 -670 0 0 {name=I1 value=200u}
C {isource.sym} 1650 -670 0 0 {name=I2 value=200u}
C {lab_wire.sym} 1570 -720 0 0 {name=p11 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1570 -620 2 1 {name=p20 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1610 -390 2 0 {name=p23 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 1650 -720 0 0 {name=p24 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 1650 -620 2 1 {name=p25 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1610 -170 2 0 {name=p26 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 950 -820 0 0 {name=p1 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 950 -660 2 1 {name=p2 sig_type=std_logic lab=vss}
C {lab_wire.sym} 860 -740 0 0 {name=p3 sig_type=std_logic lab=q}
C {lab_wire.sym} 1100 -740 0 0 {name=p16 sig_type=std_logic lab=qnot}
C {res.sym} 1350 -120 0 0 {name=R1
value=8k
footprint=1206
device=resistor
m=1}
C {res.sym} 1350 -320 0 0 {name=R2
value=16k
footprint=1206
device=resistor
m=1}
C {res.sym} 1350 -500 0 0 {name=R4
value=8k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 2060 -580 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2060 -220 0 0 {name=p22 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 2060 -420 2 1 {name=p38 sig_type=std_logic lab=vss}
C {lab_wire.sym} 2060 -60 2 1 {name=p39 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1930 -500 0 0 {name=p40 sig_type=std_logic lab=q}
C {lab_wire.sym} 1930 -140 0 0 {name=p41 sig_type=std_logic lab=qb}
C {lab_wire.sym} 2250 -500 0 1 {name=p42 sig_type=std_logic lab=fout}
C {lab_wire.sym} 2250 -140 0 1 {name=p43 sig_type=std_logic lab=foutb}
C {libs/qw_core_analog/SRlatch.sym} 1830 -320 0 0 {name=x9}
C {libs/qw_core_analog/PMOScomparator.sym} 1570 -210 2 1 {name=x2}
C {libs/qw_core_analog/NMOScomparator.sym} 1570 -430 2 1 {name=x10}
C {libs/qw_core_analog/INV.sym} 960 -610 0 0 {name=x3}
C {libs/qw_core_analog/schmitt_trigger.sym} 1990 -500 0 0 {name=x1}
C {libs/qw_core_analog/schmitt_trigger.sym} 1990 -140 0 0 {name=x4}
C {libs/qw_core_analog/INV.sym} 2130 -370 0 0 {name=x5}
C {libs/qw_core_analog/INV.sym} 2130 -10 0 0 {name=x7}
C {vsource.sym} 240 -260 0 0 {name=V6 value=\{Vtune\} savecurrent=false}
C {gnd.sym} 240 -210 0 0 {name=l8 lab=GND}
C {isource.sym} 1300 -730 0 0 {name=I0 value=200u}
C {lab_wire.sym} 1300 -780 0 1 {name=p64 sig_type=std_logic lab=iref200}
C {lab_wire.sym} 1710 -430 0 0 {name=p56 sig_type=std_logic lab=out_comp_high}
C {lab_wire.sym} 1720 -210 0 0 {name=p57 sig_type=std_logic lab=out_comp_low}
C {noconn.sym} 2260 -500 0 1 {name=l2}
C {lab_wire.sym} 360 -280 0 0 {name=p27 sig_type=std_logic lab=iref200}
C {lab_wire.sym} 420 -440 0 0 {name=p28 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 460 -440 0 0 {name=p29 sig_type=std_logic lab=vss}
C {lab_wire.sym} 410 -190 0 0 {name=p30 sig_type=std_logic lab=s0}
C {lab_wire.sym} 440 -190 0 0 {name=p31 sig_type=std_logic lab=s1}
C {lab_wire.sym} 470 -190 0 0 {name=p32 sig_type=std_logic lab=s2}
C {vsource.sym} 450 -750 0 0 {name=V3 value=\{s0\} savecurrent=false}
C {lab_wire.sym} 450 -800 0 0 {name=p34 sig_type=std_logic lab=s0}
C {lab_wire.sym} 450 -700 2 1 {name=p35 sig_type=std_logic lab=vss}
C {vsource.sym} 510 -750 0 0 {name=V4 value=\{s1\} savecurrent=false}
C {lab_wire.sym} 510 -800 0 0 {name=p36 sig_type=std_logic lab=s1}
C {lab_wire.sym} 510 -700 2 1 {name=p37 sig_type=std_logic lab=vss}
C {vsource.sym} 570 -750 0 0 {name=V5 value=\{s2\} savecurrent=false}
C {lab_wire.sym} 570 -800 0 0 {name=p44 sig_type=std_logic lab=s2}
C {lab_wire.sym} 570 -700 2 1 {name=p45 sig_type=std_logic lab=vss}
C {lab_wire.sym} 870 -70 0 0 {name=p33 sig_type=std_logic lab=vss}
C {lab_wire.sym} 520 -280 0 1 {name=p46 sig_type=std_logic lab=qb}
C {lab_wire.sym} 520 -360 0 1 {name=p47 sig_type=std_logic lab=qnot}
C {vsource.sym} 650 -750 0 0 {name=V7 value=\{c0\} savecurrent=false}
C {lab_wire.sym} 650 -800 0 0 {name=p17 sig_type=std_logic lab=c0}
C {lab_wire.sym} 650 -700 2 1 {name=p48 sig_type=std_logic lab=vss}
C {vsource.sym} 710 -750 0 0 {name=V8 value=\{c1\} savecurrent=false}
C {lab_wire.sym} 710 -800 0 0 {name=p49 sig_type=std_logic lab=c1}
C {lab_wire.sym} 710 -700 2 1 {name=p50 sig_type=std_logic lab=vss}
C {vsource.sym} 770 -750 0 0 {name=V9 value=\{c2\} savecurrent=false}
C {lab_wire.sym} 770 -800 0 0 {name=p51 sig_type=std_logic lab=c2}
C {lab_wire.sym} 770 -700 2 1 {name=p52 sig_type=std_logic lab=vss}
C {capa-2.sym} 1160 -280 0 0 {name=C3 gnd=0 value=1p m=1}
C {lab_wire.sym} 1230 -200 0 1 {name=p53 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1090 -200 0 0 {name=p54 sig_type=std_logic lab=vss}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 1180 -440 0 0 {name=x11}
C {lab_wire.sym} 1180 -370 2 1 {name=p55 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1180 -510 0 0 {name=p58 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1090 -440 0 0 {name=p59 sig_type=std_logic lab=c2}
C {lab_wire.sym} 1290 -440 0 1 {name=p60 sig_type=std_logic lab=c2b}
C {lab_wire.sym} 1110 -160 0 0 {name=p61 sig_type=std_logic lab=c2}
C {lab_wire.sym} 1210 -160 0 1 {name=p62 sig_type=std_logic lab=c2b}
C {lab_wire.sym} 1300 -690 2 1 {name=p63 sig_type=std_logic lab=vss}
C {libs/qw_core_analog/PCP0817/PCP0817.sym} 440 -320 0 0 {name=x6}
C {capa-2.sym} 950 -280 0 0 {name=C1 gnd=0 value=200f m=1}
C {lab_wire.sym} 1020 -200 0 1 {name=p65 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 880 -200 0 0 {name=p66 sig_type=std_logic lab=vss}
C {lab_wire.sym} 900 -160 0 0 {name=p67 sig_type=std_logic lab=c1}
C {lab_wire.sym} 1000 -160 0 1 {name=p68 sig_type=std_logic lab=c1b}
C {capa-2.sym} 730 -280 0 0 {name=C2 gnd=0 value=40f m=1}
C {lab_wire.sym} 800 -200 0 1 {name=p69 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 660 -200 0 0 {name=p70 sig_type=std_logic lab=vss}
C {lab_wire.sym} 680 -160 0 0 {name=p71 sig_type=std_logic lab=c0}
C {lab_wire.sym} 780 -160 0 1 {name=p72 sig_type=std_logic lab=c0b}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 910 -440 0 0 {name=x14}
C {lab_wire.sym} 910 -370 2 1 {name=p73 sig_type=std_logic lab=vss}
C {lab_wire.sym} 910 -510 0 0 {name=p74 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 820 -440 0 0 {name=p75 sig_type=std_logic lab=c1}
C {lab_wire.sym} 1020 -440 0 1 {name=p76 sig_type=std_logic lab=c1b}
C {libs/xp_core_analog/inv1u05u/inv1u05u.sym} 640 -440 0 0 {name=x15}
C {lab_wire.sym} 640 -370 2 1 {name=p77 sig_type=std_logic lab=vss}
C {lab_wire.sym} 640 -510 0 0 {name=p78 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 550 -440 0 0 {name=p79 sig_type=std_logic lab=c0}
C {lab_wire.sym} 750 -440 0 1 {name=p80 sig_type=std_logic lab=c0b}
