You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]f

## Current Optimization Stage

Focus: Memory pattern for fused operations.

Key Principle:
- Fusion benefit = eliminated INTERMEDIATE stores
- Multiple input loads are OK; intermediate stores are NOT

Rules:
- ✅ Multiple tl.load() for different inputs (x, weight, bias) - OK
- ❌ tl.store() for intermediate results - NEVER (this is what fusion eliminates)
- ✅ Single tl.store() for final output - required

Verification:
- Count tl.store() calls: should equal number of OUTPUT tensors (usually 1)
- Intermediate values: must stay in registers between ops
- If you see store-then-load pattern for same data → BUG, refactor

Multi-input Fusion Pattern:
```
x = tl.load(input_ptr + offs, mask=mask)
w = tl.load(weight_ptr + ..., mask=...)  # OK: different input
b = tl.load(bias_ptr + ..., mask=...)    # OK: different input
y = op1(x, w)  # in registers
z = op2(y, b)  # in registers
tl.store(out_ptr + offs, z, mask=mask)   # single output store
```

num_stages: start with 2, only increase if memory stalls high AND registers OK



[CURRENT CODE]
```python
# <optimized Triton code>

import torch
import torch.nn as nn
import triton
import triton.language as tl


# ---------------------------------------------------------
# Optimized Triton matmul + bias (+ optional ReLU) kernel
# ---------------------------------------------------------

@triton.autotune(
    configs=[
        # Main high-throughput config, still conservative for registers
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 64, 'BLOCK_K': 32},
            num_warps=4,
            num_stages=3,
        ),
        # Asymmetric tiles to reduce register pressure when one dim is small
        triton.Config(
            {'BLOCK_M': 32, 'BLOCK_N': 64, 'BLOCK_K': 32},
            num_warps=4,
            num_stages=2,
        ),
        triton.Config(
            {'BLOCK_M': 64, 'BLOCK_N': 32, 'BLOCK_K': 32},
            num_warps=4,
            num_stages=2,
        ),
        # Smallest fallback for extreme register pressure / tiny matrices
        triton.Config(
            {'BLOCK_M': 32, 'BLOCK_N': 32, 'BLOCK_K': 32},
            num_warps=2,
            num_stages=2,
        ),
    ],
    key=['M', 'N', 'K'],
)
@triton.jit
def matmul_bias_kernel(
    a_ptr, b_ptr, bias_ptr, c_ptr,
    M, N, K,
    stride_am, stride_ak,
    stride_bk, stride_bn,
    stride_cm, stride_cn,
    HAS_BIAS: tl.constexpr,
    ADD_RELU: tl.constexpr,
    BLOCK_M: tl.constexpr,  # {32, 64}
    BLOCK_N: tl.constexpr,  # {32, 64}
    BLOCK_K: tl.constexpr,  # 32
):
    """
    Computes C = A @ B (+ bias) (+ ReLU), where:
      A: [M, K]
      B: [K, N]
      C: [M, N]
      bias: [N] (optional, broadcast over rows)

    Supports A/B/C/bias dtypes: fp16, bf16, fp32 (accumulation always fp32).
    """
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    # Tile indices
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    offs_k = tl.arange(0, BLOCK_K)

    # Masks for M/N (shared by all fused ops)
    mask_m = offs_m < M
    mask_n = offs_n < N
    c_mask = mask_m[:, None] & mask_n[None, :]

    # Pointers for first K-tile
    a_ptrs = a_ptr + offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak
    b_ptrs = b_ptr + offs_k[:, None] * stride_bk + offs_n[None, :] * stride_bn

    # Accumulator in FP32 for numerical stability (and Tensor Core friendly)
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Main K loop
    for k in range(0, K, BLOCK_K):
        k_mask = (k + offs_k) < K

        # Per-tile masks derived from M/N/K masks
        a_mask = mask_m[:, None] & k_mask[None, :]
        b_mask = k_mask[:, None] & mask_n[None, :]

        # Load tiles
        a = tl.load(a_ptrs, mask=a_mask, other=0.0)
        b = tl.load(b_ptrs, mask=b_mask, other=0.0)

        # FMA (Tensor Cores used automatically for fp16/bf16)
        acc += tl.dot(a, b)

        # Advance pointers along K
        a_ptrs += BLOCK_K * stride_ak
        b_ptrs += BLOCK_K * stride_bk

    # Fused bias add on the output tile
    if HAS_BIAS:
        bias = tl.load(bias_ptr + offs_n, mask=mask_n, other=0.0)
        acc += bias[None, :]

    # Optional fused ReLU
    if ADD_RELU:
        acc = tl.maximum(acc, 0.0)

    # Store result; cast to output dtype implicitly by tl.store
    c_ptrs = c_ptr + offs_m[:, None] * stride_cm + offs_n[None, :] * stride_cn
    tl.store(c_ptrs, acc, mask=c_mask)


# ---------------------------
# Python wrappers
# ---------------------------

def _launch_matmul_bias(a, weight, bias=None, add_relu: bool = False):
    """
    Generic matmul wrapper:
      out = a @ weight.T + bias  (optional ReLU fused)

    Shapes:
      a:        [M, K]
      weight:   [N, K]
      bias:     [N] or None
      returns:  [M, N]

    Supports dtypes: float32, float16, bfloat16 (A/B/C/bias must share dtype).
    """
    assert a.is_cuda and weight.is_cuda, "Inputs must be on CUDA for Triton path."
    assert a.dtype == weight.dtype, "a and weight must have the same dtype."
    assert a.dtype in (torch.float16, torch.bfloat16, torch.float32), \
        "Supported dtypes: float16, bfloat16, float32."

    # Ensure row-major 2D
    a = a.contiguous()
    weight = weight.contiguous()
    if bias is not None:
        bias = bias.contiguous()

    M, K = a.shape
    N = weight.shape[0]
    assert weight.shape[1] == K, "Incompatible shapes for matmul."

    # We want B: [K, N]
    b = weight.t().contiguous()

    # Allocate output
    c = torch.empty((M, N), device=a.device, dtype=a.dtype)

    # 2D grid over (M, N)
    def grid(meta):
        return (
            triton.cdiv(M, meta['BLOCK_M']),
            triton.cdiv(N, meta['BLOCK_N']),
        )

    has_bias = bias is not None
    # Dummy pointer when bias unused (never dereferenced if HAS_BIAS=False)
    bias_ptr = bias if has_bias else c

    matmul_bias_kernel[grid](
        a, b, bias_ptr, c,
        M, N, K,
        a.stride(0), a.stride(1),
        b.stride(0), b.stride(1),
        c.stride(0), c.stride(1),
        HAS_BIAS=has_bias,
        ADD_RELU=add_relu,
    )
    return c


def triton_linear(x, weight, bias=None):
    """
    Fused linear: x @ weight.T + bias

      x:       [batch, in_features]
      weight:  [out_features, in_features]
      bias:    [out_features] or None

    Uses Triton matmul on CUDA, supports fp16/bf16/fp32.
    """
    if (not x.is_cuda) or (not weight.is_cuda):
        return nn.functional.linear(x, weight, bias)

    x = x.contiguous()
    weight = weight.contiguous()
    if bias is not None:
        bias = bias.contiguous()
    out = _launch_matmul_bias(x, weight, bias, add_relu=False)
    return out


def conv1x1_triton(x, weight, bias=None, add_relu: bool = False):
    """
    1x1 convolution via Triton matmul:
      x:       [B, C_in, H, W]
      weight:  [C_out, C_in, 1, 1] or [C_out, C_in]
      bias:    [C_out] or None
      add_relu: if True, fuse ReLU into the matmul+bias kernel.

    Assumes stride=1, padding=0, dilation=1, groups=1.
    Supports fp16/bf16/fp32 (all tensors same dtype).
    """
    if (not x.is_cuda) or (not weight.is_cuda):
        out = nn.functional.conv2d(
            x, weight, bias,
            stride=1, padding=0, dilation=1, groups=1,
        )
        if add_relu:
            out = nn.functional.relu(out)
        return out

    B, C_in, H, W = x.shape

    # Accept Conv2d-style 4D weights or flattened 2D weights
    if weight.ndim == 4:
        C_out, C_in_w, kh, kw = weight.shape
        assert kh == 1 and kw == 1, "Only 1x1 convolution weights are supported."
        weight_2d = weight.view(C_out, C_in_w).contiguous()
    elif weight.ndim == 2:
        C_out, C_in_w = weight.shape
        weight_2d = weight.contiguous()
    else:
        raise AssertionError(f"Unsupported weight shape for 1x1 conv: {weight.shape}")

    assert C_in == C_in_w, "Channel mismatch for 1x1 conv."

    if bias is not None:
        bias = bias.contiguous()

    # Convert to NHWC then flatten spatial+batch dims for better memory coalescing:
    #   x:       [B, C_in, H, W]
    #   x_nhwc:  [B, H, W, C_in]
    #   x_mat:   [M, C_in], M = B*H*W
    x_nhwc = x.permute(0, 2, 3, 1).contiguous()
    x_mat = x_nhwc.view(-1, C_in)

    # Matmul: [M, C_in] @ [C_out, C_in]^T + bias -> [M, C_out]
    out_mat = _launch_matmul_bias(x_mat, weight_2d, bias, add_relu=add_relu)

    # Reshape back to NCHW
    out_nhwc = out_mat.view(B, H, W, C_out)
    out = out_nhwc.permute(0, 3, 1, 2).contiguous()
    return out


# ---------------------------
# Full model using Triton ops
# ---------------------------

class InceptionModuleNew(nn.Module):
    def __init__(self, in_channels, out_1x1, reduce_3x3, out_3x3,
                 reduce_5x5, out_5x5, pool_proj):
        super(InceptionModuleNew, self).__init__()

        # 1x1 convolution branch
        self.branch1x1 = nn.Conv2d(in_channels, out_1x1, kernel_size=1)

        # 3x3 convolution branch
        self.branch3x3 = nn.Sequential(
            nn.Conv2d(in_channels, reduce_3x3, kernel_size=1),
            nn.Conv2d(reduce_3x3, out_3x3, kernel_size=3, padding=1),
        )

        # 5x5 convolution branch
        self.branch5x5 = nn.Sequential(
            nn.Conv2d(in_channels, reduce_5x5, kernel_size=1),
            nn.Conv2d(reduce_5x5, out_5x5, kernel_size=5, padding=2),
        )

        # Max pooling branch
        self.branch_pool = nn.Sequential(
            nn.MaxPool2d(kernel_size=3, stride=1, padding=1),
            nn.Conv2d(in_channels, pool_proj, kernel_size=1),
        )

    def forward(self, x):
        if not x.is_cuda:
            branch1x1 = self.branch1x1(x)
            branch3x3 = self.branch3x3(x)
            branch5x5 = self.branch5x5(x)
            branch_pool = self.branch_pool(x)
            outputs = [branch1x1, branch3x3, branch5x5, branch_pool]
            return torch.cat(outputs, dim=1)

        # CUDA path: use Triton for all 1x1 convolutions (no fused activation here)

        # 1x1 branch
        branch1x1 = conv1x1_triton(x, self.branch1x1.weight, self.branch1x1.bias)

        # 3x3 branch: 1x1 reduction via Triton, 3x3 via PyTorch
        reduce3 = conv1x1_triton(
            x,
            self.branch3x3[0].weight,
            self.branch3x3[0].bias,
        )
        branch3x3 = self.branch3x3[1](reduce3)

        # 5x5 branch: 1x1 reduction via Triton, 5x5 via PyTorch
        reduce5 = conv1x1_triton(
            x,
            self.branch5x5[0].weight,
            self.branch5x5[0].bias,
        )
        branch5x5 = self.branch5x5[1](reduce5)

        # Pool branch: pooling via PyTorch, projection 1x1 via Triton
        pooled = self.branch_pool[0](x)
        branch_pool = conv1x1_triton(
            pooled,
            self.branch_pool[1].weight,
            self.branch_pool[1].bias,
        )

        outputs = [branch1x1, branch3x3, branch5x5, branch_pool]
        return torch.cat(outputs, dim=1)


class ModelNew(nn.Module):
    def __init__(self, num_classes=1000):
        """
        Same topology as the original Model, but:
        - 1x1 convolutions use Triton matmul kernels when on CUDA
        - Final linear layer uses Triton matmul when on CUDA
        - conv2 1x1 + ReLU is fused into a single Triton kernel on CUDA
        """
        super(ModelNew, self).__init__()

        self.conv1 = nn.Conv2d(3, 64, kernel_size=7, stride=2, padding=3)
        self.maxpool1 = nn.MaxPool2d(3, stride=2, padding=1)
        self.conv2 = nn.Conv2d(64, 64, kernel_size=1)
        self.conv3 = nn.Conv2d(64, 192, kernel_size=3, padding=1)
        self.maxpool2 = nn.MaxPool2d(3, stride=2, padding=1)

        self.inception3a = InceptionModuleNew(192, 64, 96, 128, 16, 32, 32)
        self.inception3b = InceptionModuleNew(256, 128, 128, 192, 32, 96, 64)
        self.maxpool3 = nn.MaxPool2d(3, stride=2, padding=1)

        self.inception4a = InceptionModuleNew(480, 192, 96, 208, 16, 48, 64)
        self.inception4b = InceptionModuleNew(512, 160, 112, 224, 24, 64, 64)
        self.inception4c = InceptionModuleNew(512, 128, 128, 256, 24, 64, 64)
        self.inception4d = InceptionModuleNew(512, 112, 144, 288, 32, 64, 64)
        self.inception4e = InceptionModuleNew(528, 256, 160, 320, 32, 128, 128)
        self.maxpool4 = nn.MaxPool2d(3, stride=2, padding=1)

        self.inception5a = InceptionModuleNew(832, 256, 160, 320, 32, 128, 128)
        self.inception5b = InceptionModuleNew(832, 384, 192, 384, 48, 128, 128)

        self.avgpool = nn.AdaptiveAvgPool2d((1, 1))
        self.dropout = nn.Dropout(0.0)
        self.fc = nn.Linear(1024, num_classes)

    def forward(self, x):
        """
        :param x: Input tensor, shape (batch_size, 3, height, width)
        :return: Output tensor, shape (batch_size, num_classes)
        """
        # conv1 + ReLU + maxpool1 (conv1 is 7x7, kept as PyTorch)
        x = self.maxpool1(nn.functional.relu(self.conv1(x)))

        # conv2 (1x1) + ReLU:
        #  - CUDA path: 1x1 + bias + ReLU fused in Triton matmul kernel
        #  - CPU path: standard Conv2d + ReLU
        if x.is_cuda:
            x = conv1x1_triton(x, self.conv2.weight, self.conv2.bias, add_relu=True)
        else:
            x = nn.functional.relu(self.conv2(x))

        # conv3 (3x3) + ReLU + maxpool2 (3x3)
        x = self.maxpool2(nn.functional.relu(self.conv3(x)))

        # Inception modules (their internal 1x1 convs use Triton on CUDA)
        x = self.inception3a(x)
        x = self.inception3b(x)
        x = self.maxpool3(x)

        x = self.inception4a(x)
        x = self.inception4b(x)
        x = self.inception4c(x)
        x = self.inception4d(x)
        x = self.inception4e(x)
        x = self.maxpool4(x)

        x = self.inception5a(x)
        x = self.inception5b(x)

        # Global average pooling, flatten, dropout
        x = self.avgpool(x)
        x = torch.flatten(x, 1)
        x = self.dropout(x)

        # Final fully connected layer: Triton matmul on CUDA
        if x.is_cuda and self.fc.weight.is_cuda:
            x = triton_linear(x, self.fc.weight, self.fc.bias)
        else:
            x = self.fc(x)

        return x
```

[NCU PROFILING METRICS]
No NCU metrics available (skipped for network-level model)

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
