
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 2 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980409 heartbeat IPC: 3.35524 cumulative IPC: 3.35524 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362358 heartbeat IPC: 2.95687 cumulative IPC: 3.14349 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126941 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 24695175 heartbeat IPC: 0.54547 cumulative IPC: 0.301782 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 58861803 heartbeat IPC: 0.292683 cumulative IPC: 0.295655 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 91965232 heartbeat IPC: 0.302084 cumulative IPC: 0.298193 (Simulation time: 0 hr 1 min 50 sec) 
Finished CPU 0 instructions: 25000000 cycles: 83838309 cumulative IPC: 0.298193 (Simulation time: 0 hr 1 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.298193 instructions: 25000000 cycles: 83838309
cpu0_DTLB TOTAL     ACCESS:    6310869  HIT:    5873287  MISS:     437582
cpu0_DTLB LOAD      ACCESS:    5886151  HIT:    5605921  MISS:     280230
cpu0_DTLB RFO       ACCESS:     424718  HIT:     267366  MISS:     157352
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3142 cycles
cpu0_ITLB TOTAL     ACCESS:    2383532  HIT:    2383532  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383532  HIT:    2383532  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10707  HIT:      10707  MISS:          0
cpu0_L1I LOAD      ACCESS:      10707  HIT:      10707  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437582  HIT:     432152  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280230  HIT:     275544  MISS:       4686
cpu0_STLB RFO       ACCESS:     157352  HIT:     156608  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.721 cycles
cpu0_L1D TOTAL     ACCESS:    6310148  HIT:    5067962  MISS:    1242186
cpu0_L1D LOAD      ACCESS:    5674798  HIT:    4549008  MISS:    1125790
cpu0_L1D RFO       ACCESS:     629946  HIT:     515500  MISS:     114446
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3454  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 117.641 cycles
cpu0_L2C TOTAL     ACCESS:    1786906  HIT:     690633  MISS:    1096273
cpu0_L2C LOAD      ACCESS:    1125784  HIT:     250928  MISS:     874856
cpu0_L2C RFO       ACCESS:     114441  HIT:      78180  MISS:      36261
cpu0_L2C PREFETCH  ACCESS:     196654  HIT:      13565  MISS:     183089
cpu0_L2C WRITEBACK ACCESS:     348077  HIT:     346505  MISS:       1572
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1455  MISS:        495
cpu0_L2C PREFETCH  REQUESTED:     210889  ISSUED:     210709  USEFUL:      73031  USELESS:     113904
cpu0_L2C AVERAGE MISS LATENCY: 151.54 cycles
LLC TOTAL     ACCESS:    1331542  HIT:     646121  MISS:     685421
LLC LOAD      ACCESS:     870976  HIT:     370420  MISS:     500556
LLC RFO       ACCESS:      36261  HIT:      10451  MISS:      25810
LLC PREFETCH  ACCESS:     187573  HIT:      30734  MISS:     156839
LLC WRITEBACK ACCESS:     236237  HIT:     234261  MISS:       1976
LLC TRANSLATION ACCESS:        495  HIT:        255  MISS:        240
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 210.59 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      95690  ROW_BUFFER_MISS:     587376
 DBUS AVG_CONGESTED_CYCLE:    3.93074
 WQ ROW_BUFFER_HIT:      39147  ROW_BUFFER_MISS:     167819  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2464
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

