{
  "design": {
    "design_info": {
      "boundary_crc": "0xDBCF52ACF8710001",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../KBS-DOOM.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "neorv32_vivado_ip_0": "",
      "axis_data_fifo_0": "",
      "smartconnect_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_1": "",
      "proc_sys_reset_0": "",
      "xlconstant_0": "",
      "util_ds_buf_0": "",
      "ilconstant_0": "",
      "mig_7series_0": "",
      "clk_wiz_0": "",
      "util_vector_logic_0": "",
      "vga_display_0": "",
      "axi_bram_ctrl_2": "",
      "blk_mem_gen_2": "",
      "PS2Receiver_0": "",
      "ps2_sync_0": ""
    },
    "interface_ports": {
      "ddr2_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr2_sdram_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr2_sdram_dqs_p",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr2_sdram_dqs_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr2_sdram_addr",
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr2_sdram_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr2_sdram_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr2_sdram_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr2_sdram_we_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr2_sdram_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr2_sdram_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr2_sdram_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr2_sdram_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr2_sdram_dm",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr2_sdram_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CPU_RESETN": {
        "direction": "I"
      },
      "uart0_rxd_i_0": {
        "direction": "I"
      },
      "uart0_txd_o_0": {
        "direction": "O"
      },
      "spi_clk_o_0": {
        "direction": "O"
      },
      "spi_dat_o_0": {
        "direction": "O"
      },
      "spi_dat_i_0": {
        "direction": "I"
      },
      "spi_csn_o_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "gpio_o_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "VGA_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_G": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_B": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "VGA_HS": {
        "direction": "O"
      },
      "VGA_VS": {
        "direction": "O"
      },
      "PS2_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_PS2_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PS2_DATA": {
        "direction": "I"
      }
    },
    "components": {
      "neorv32_vivado_ip_0": {
        "vlnv": "NEORV32:user:neorv32_vivado_ip:1.0",
        "ip_revision": "1",
        "xci_name": "system_neorv32_vivado_ip_0_0",
        "xci_path": "ip\\system_neorv32_vivado_ip_0_0\\system_neorv32_vivado_ip_0_0.xci",
        "inst_hier_path": "neorv32_vivado_ip_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "BOOT_MODE_SELECT": {
            "value": "0"
          },
          "CACHE_BURSTS_EN": {
            "value": "true"
          },
          "DCACHE_EN": {
            "value": "true"
          },
          "DMEM_EN": {
            "value": "false"
          },
          "ICACHE_EN": {
            "value": "true"
          },
          "IMEM_EN": {
            "value": "true"
          },
          "IMEM_OUTREG_EN": {
            "value": "true"
          },
          "IMEM_SIZE": {
            "value": "32768"
          },
          "IO_CFS_EN": {
            "value": "false"
          },
          "IO_GPIO_EN": {
            "value": "true"
          },
          "IO_GPIO_IN_NUM": {
            "value": "16"
          },
          "IO_GPIO_OUT_NUM": {
            "value": "16"
          },
          "IO_SDI_EN": {
            "value": "false"
          },
          "IO_SLINK_EN": {
            "value": "true"
          },
          "IO_SPI_EN": {
            "value": "true"
          },
          "IO_UART0_EN": {
            "value": "true"
          },
          "IO_UART0_RX_FIFO": {
            "value": "64"
          },
          "IO_UART0_TX_FIFO": {
            "value": "64"
          },
          "RISCV_ISA_M": {
            "value": "true"
          },
          "XBUS_EN": {
            "value": "true"
          },
          "XBUS_REGSTAGE_EN": {
            "value": "true"
          }
        },
        "interface_ports": {
          "m_axi": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "system_axis_data_fifo_0_0",
        "xci_path": "ip\\system_axis_data_fifo_0_0\\system_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "27",
        "xci_name": "system_smartconnect_0_1",
        "xci_path": "ip\\system_smartconnect_0_1\\system_smartconnect_0_1.xci",
        "inst_hier_path": "smartconnect_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "system_axi_bram_ctrl_0_0",
        "xci_path": "ip\\system_axi_bram_ctrl_0_0\\system_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "system_blk_mem_gen_0_0",
        "xci_path": "ip\\system_blk_mem_gen_0_0\\system_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "system_axi_bram_ctrl_1_0",
        "xci_path": "ip\\system_axi_bram_ctrl_1_0\\system_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "RD_CMD_OPTIMIZATION": {
            "value": "0"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "system_blk_mem_gen_1_0",
        "xci_path": "ip\\system_blk_mem_gen_1_0\\system_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "system_proc_sys_reset_0_0",
        "xci_path": "ip\\system_proc_sys_reset_0_0\\system_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "system_xlconstant_0_0",
        "xci_path": "ip\\system_xlconstant_0_0\\system_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "has_run_ip_tcl": "true"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "8",
        "xci_name": "system_util_ds_buf_0_0",
        "xci_path": "ip\\system_util_ds_buf_0_0\\system_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "ilconstant_0": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "2",
        "xci_name": "system_mig_7series_0_0",
        "xci_path": "ip\\system_mig_7series_0_0\\system_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr2_sdram"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        },
        "interface_ports": {
          "DDR2": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "MEMORY_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "114.829"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "175.402"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT2_PORT": {
            "value": "VGA_CLK"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "40"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "5",
        "xci_name": "system_util_vector_logic_0_0",
        "xci_path": "ip\\system_util_vector_logic_0_0\\system_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "vga_display_0": {
        "vlnv": "xilinx.com:module_ref:vga_display:1.0",
        "ip_revision": "1",
        "xci_name": "system_vga_display_0_0",
        "xci_path": "ip\\system_vga_display_0_0\\system_vga_display_0_0.xci",
        "inst_hier_path": "vga_display_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_display",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pixel_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "addrb": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clkb": {
            "direction": "O"
          },
          "doutb": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "enb": {
            "direction": "O"
          },
          "addrPalette": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clkPalette": {
            "direction": "O"
          },
          "doutPalette": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "enPalette": {
            "direction": "O"
          },
          "VGA_R": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "VGA_G": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "VGA_B": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "VGA_HS": {
            "direction": "O"
          },
          "VGA_VS": {
            "direction": "O"
          }
        }
      },
      "axi_bram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "system_axi_bram_ctrl_2_0",
        "xci_path": "ip\\system_axi_bram_ctrl_2_0\\system_axi_bram_ctrl_2_0.xci",
        "inst_hier_path": "axi_bram_ctrl_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "system_blk_mem_gen_2_0",
        "xci_path": "ip\\system_blk_mem_gen_2_0\\system_blk_mem_gen_2_0.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Memory_Type": {
            "value": "Single_Port_RAM"
          }
        }
      },
      "PS2Receiver_0": {
        "vlnv": "xilinx.com:module_ref:PS2Receiver:1.0",
        "ip_revision": "1",
        "xci_name": "system_PS2Receiver_0_0",
        "xci_path": "ip\\system_PS2Receiver_0_0\\system_PS2Receiver_0_0.xci",
        "inst_hier_path": "PS2Receiver_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PS2Receiver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "kclk": {
            "direction": "I"
          },
          "kdata": {
            "direction": "I"
          },
          "keycode": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ps2_sync_0": {
        "vlnv": "xilinx.com:module_ref:ps2_sync:1.0",
        "ip_revision": "1",
        "xci_name": "system_ps2_sync_0_0",
        "xci_path": "ip\\system_ps2_sync_0_0\\system_ps2_sync_0_0.xci",
        "inst_hier_path": "ps2_sync_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ps2_sync",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_CLK100MHZ",
                "value_src": "default_prop"
              }
            }
          },
          "ps2_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_PS2_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "ps2_data": {
            "direction": "I"
          },
          "clk_fall": {
            "direction": "O"
          },
          "data_sync": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_2/BRAM_PORTA",
          "blk_mem_gen_2/BRAM_PORTA"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "neorv32_vivado_ip_0/s1_axis"
        ]
      },
      "mig_7series_0_DDR2": {
        "interface_ports": [
          "ddr2_sdram",
          "mig_7series_0/DDR2"
        ]
      },
      "neorv32_vivado_ip_0_m_axi": {
        "interface_ports": [
          "neorv32_vivado_ip_0/m_axi",
          "smartconnect_0/S00_AXI"
        ]
      },
      "neorv32_vivado_ip_0_s0_axis": {
        "interface_ports": [
          "neorv32_vivado_ip_0/s0_axis",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_bram_ctrl_2/S_AXI"
        ]
      }
    },
    "nets": {
      "BTNC_1": {
        "ports": [
          "CPU_RESETN",
          "proc_sys_reset_0/ext_reset_in",
          "clk_wiz_0/resetn"
        ]
      },
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "util_ds_buf_0/BUFG_I",
          "ps2_sync_0/clk",
          "PS2Receiver_0/clk"
        ]
      },
      "PS2Receiver_0_keycode": {
        "ports": [
          "PS2Receiver_0/keycode",
          "neorv32_vivado_ip_0/gpio_i"
        ]
      },
      "PS2_CLK_1": {
        "ports": [
          "PS2_CLK",
          "ps2_sync_0/ps2_clk"
        ]
      },
      "PS2_DATA_1": {
        "ports": [
          "PS2_DATA",
          "ps2_sync_0/ps2_data"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "vga_display_0/doutb"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "vga_display_0/doutPalette"
        ]
      },
      "clk_wiz_0_VGA_CLK": {
        "ports": [
          "clk_wiz_0/VGA_CLK",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_1/clkb",
          "vga_display_0/pixel_clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "ilconstant_0_dout": {
        "ports": [
          "ilconstant_0/dout",
          "neorv32_vivado_ip_0/uart0_ctsn_i"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "smartconnect_0/aclk1"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "neorv32_vivado_ip_0_gpio_o": {
        "ports": [
          "neorv32_vivado_ip_0/gpio_o",
          "gpio_o_0"
        ]
      },
      "neorv32_vivado_ip_0_spi_clk_o": {
        "ports": [
          "neorv32_vivado_ip_0/spi_clk_o",
          "spi_clk_o_0"
        ]
      },
      "neorv32_vivado_ip_0_spi_csn_o": {
        "ports": [
          "neorv32_vivado_ip_0/spi_csn_o",
          "spi_csn_o_0"
        ]
      },
      "neorv32_vivado_ip_0_spi_dat_o": {
        "ports": [
          "neorv32_vivado_ip_0/spi_dat_o",
          "spi_dat_o_0"
        ]
      },
      "neorv32_vivado_ip_0_uart0_txd_o": {
        "ports": [
          "neorv32_vivado_ip_0/uart0_txd_o",
          "uart0_txd_o_0"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "smartconnect_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axis_data_fifo_0/s_axis_aresetn",
          "mig_7series_0/sys_rst",
          "neorv32_vivado_ip_0/resetn",
          "axi_bram_ctrl_2/s_axi_aresetn"
        ]
      },
      "ps2_sync_0_clk_fall": {
        "ports": [
          "ps2_sync_0/clk_fall",
          "PS2Receiver_0/kclk"
        ]
      },
      "ps2_sync_0_data_sync": {
        "ports": [
          "ps2_sync_0/data_sync",
          "PS2Receiver_0/kdata"
        ]
      },
      "spi_dat_i_0_1": {
        "ports": [
          "spi_dat_i_0",
          "neorv32_vivado_ip_0/spi_dat_i"
        ]
      },
      "uart0_rxd_i_0_1": {
        "ports": [
          "uart0_rxd_i_0",
          "neorv32_vivado_ip_0/uart0_rxd_i"
        ]
      },
      "util_ds_buf_0_BUFG_O": {
        "ports": [
          "util_ds_buf_0/BUFG_O",
          "axis_data_fifo_0/s_axis_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "clk_wiz_0/clk_in1",
          "mig_7series_0/sys_clk_i",
          "neorv32_vivado_ip_0/clk",
          "axi_bram_ctrl_2/s_axi_aclk"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "mig_7series_0/aresetn"
        ]
      },
      "vga_display_0_VGA_B": {
        "ports": [
          "vga_display_0/VGA_B",
          "VGA_B"
        ]
      },
      "vga_display_0_VGA_G": {
        "ports": [
          "vga_display_0/VGA_G",
          "VGA_G"
        ]
      },
      "vga_display_0_VGA_HS": {
        "ports": [
          "vga_display_0/VGA_HS",
          "VGA_HS"
        ]
      },
      "vga_display_0_VGA_R": {
        "ports": [
          "vga_display_0/VGA_R",
          "VGA_R"
        ]
      },
      "vga_display_0_VGA_VS": {
        "ports": [
          "vga_display_0/VGA_VS",
          "VGA_VS"
        ]
      },
      "vga_display_0_addrPalette": {
        "ports": [
          "vga_display_0/addrPalette",
          "blk_mem_gen_1/addrb"
        ]
      },
      "vga_display_0_addrb": {
        "ports": [
          "vga_display_0/addrb",
          "blk_mem_gen_0/addrb"
        ]
      },
      "vga_display_0_enPalette": {
        "ports": [
          "vga_display_0/enPalette",
          "blk_mem_gen_1/enb"
        ]
      },
      "vga_display_0_enb": {
        "ports": [
          "vga_display_0/enb",
          "blk_mem_gen_0/enb"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "proc_sys_reset_0/dcm_locked"
        ]
      }
    },
    "addressing": {
      "/neorv32_vivado_ip_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "128K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x80000000",
                "range": "256K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x90000000",
                "range": "4M"
              }
            }
          }
        }
      }
    }
  }
}