{
  "design": {
    "design_info": {
      "boundary_crc": "0x2BCA2B496148E6CB",
      "design_src": "SYSGEN",
      "device": "xc7z020clg400-1",
      "name": "axis_morph_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axis_morph_1": "",
      "processing_system_1": "",
      "processing_system_1_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "rst_processing_system_1_50M": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "m_axis": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axis_morph_1": {
        "vlnv": "User_Company:SysGen:axis_morph:1.0",
        "xci_name": "axis_morph_bd_axis_morph_1_0"
      },
      "processing_system_1": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "axis_morph_bd_processing_system_1_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            }
          }
        }
      },
      "processing_system_1_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "axis_morph_bd_processing_system_1_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "axis_morph_bd_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_processing_system_1_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "processing_system_1_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "processing_system_1_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "processing_system_1_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_processing_system_1_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "axis_morph_bd_rst_processing_system_1_50M_0"
      }
    },
    "interface_nets": {
      "processing_system_1_axi_periph_M00_AXI": {
        "interface_ports": [
          "processing_system_1_axi_periph/M00_AXI",
          "axis_morph_1/axis_morph_config_s_axi"
        ]
      },
      "s_axis_1": {
        "interface_ports": [
          "s_axis",
          "axis_morph_1/s_axis"
        ]
      },
      "axis_morph_1_m_axis": {
        "interface_ports": [
          "m_axis",
          "axis_morph_1/m_axis"
        ]
      },
      "processing_system_1_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system_1/DDR"
        ]
      },
      "processing_system_1_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system_1/FIXED_IO"
        ]
      },
      "processing_system_1_M_AXI_GP0": {
        "interface_ports": [
          "processing_system_1/M_AXI_GP0",
          "processing_system_1_axi_periph/S00_AXI"
        ]
      }
    },
    "nets": {
      "processing_system_1_FCLK_CLK0": {
        "ports": [
          "processing_system_1/FCLK_CLK0",
          "processing_system_1/M_AXI_GP0_ACLK",
          "processing_system_1_axi_periph/S00_ACLK",
          "rst_processing_system_1_50M/slowest_sync_clk",
          "axis_morph_1/clk",
          "processing_system_1_axi_periph/M00_ACLK",
          "processing_system_1_axi_periph/ACLK"
        ]
      },
      "processing_system_1_FCLK_RESET0_N": {
        "ports": [
          "processing_system_1/FCLK_RESET0_N",
          "rst_processing_system_1_50M/ext_reset_in"
        ]
      },
      "rst_processing_system_1_50M_peripheral_aresetn": {
        "ports": [
          "rst_processing_system_1_50M/peripheral_aresetn",
          "processing_system_1_axi_periph/S00_ARESETN",
          "axis_morph_1/axis_morph_aresetn",
          "processing_system_1_axi_periph/M00_ARESETN",
          "processing_system_1_axi_periph/ARESETN"
        ]
      }
    },
    "addressing": {
      "/processing_system_1": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axis_morph_1_reg0": {
                "address_block": "/axis_morph_1/axis_morph_config_s_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}