
NetworkedProgrammer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007f1c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407f1c  00407f1c  00017f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00006b68  20000000  00407f24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000544  20006b68  0040ea8c  00026b68  2**2
                  ALLOC
  4 .stack        00003004  200070ac  0040efd0  00026b68  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00026b68  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00026b92  2**0
                  CONTENTS, READONLY
  7 .debug_info   000149af  00000000  00000000  00026beb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002c6c  00000000  00000000  0003b59a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000650a  00000000  00000000  0003e206  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b48  00000000  00000000  00044710  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a98  00000000  00000000  00045258  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000069c6  00000000  00000000  00045cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d8e0  00000000  00000000  0004c6b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052670  00000000  00000000  00059f96  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003c68  00000000  00000000  000ac608  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 a0 00 20 b9 25 40 00 81 26 40 00 81 26 40 00     ... .%@..&@..&@.
  400010:	81 26 40 00 81 26 40 00 81 26 40 00 00 00 00 00     .&@..&@..&@.....
	...
  40002c:	81 26 40 00 81 26 40 00 00 00 00 00 81 26 40 00     .&@..&@......&@.
  40003c:	81 26 40 00 81 26 40 00 81 26 40 00 81 26 40 00     .&@..&@..&@..&@.
  40004c:	81 26 40 00 81 26 40 00 81 26 40 00 81 26 40 00     .&@..&@..&@..&@.
  40005c:	00 00 00 00 81 26 40 00 81 26 40 00 00 00 00 00     .....&@..&@.....
  40006c:	ad 02 40 00 c5 02 40 00 00 00 00 00 a9 13 40 00     ..@...@.......@.
  40007c:	49 0e 40 00 00 00 00 00 00 00 00 00 81 26 40 00     I.@..........&@.
  40008c:	81 26 40 00 81 26 40 00 81 26 40 00 81 26 40 00     .&@..&@..&@..&@.
  40009c:	ed 10 40 00 81 26 40 00 81 26 40 00 00 00 00 00     ..@..&@..&@.....
	...
  4000b4:	81 26 40 00 81 26 40 00 81 26 40 00 81 26 40 00     .&@..&@..&@..&@.
  4000c4:	81 26 40 00 81 26 40 00                             .&@..&@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20006b68 	.word	0x20006b68
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407f24 	.word	0x00407f24

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407f24 	.word	0x00407f24
  40012c:	20006b6c 	.word	0x20006b6c
  400130:	00407f24 	.word	0x00407f24
  400134:	00000000 	.word	0x00000000

00400138 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400138:	b580      	push	{r7, lr}
  40013a:	b084      	sub	sp, #16
  40013c:	af00      	add	r7, sp, #0
  40013e:	6078      	str	r0, [r7, #4]
  400140:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400142:	6878      	ldr	r0, [r7, #4]
  400144:	4b2c      	ldr	r3, [pc, #176]	; (4001f8 <pio_handler_process+0xc0>)
  400146:	4798      	blx	r3
  400148:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40014a:	6878      	ldr	r0, [r7, #4]
  40014c:	4b2b      	ldr	r3, [pc, #172]	; (4001fc <pio_handler_process+0xc4>)
  40014e:	4798      	blx	r3
  400150:	4602      	mov	r2, r0
  400152:	68fb      	ldr	r3, [r7, #12]
  400154:	4013      	ands	r3, r2
  400156:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400158:	68fb      	ldr	r3, [r7, #12]
  40015a:	2b00      	cmp	r3, #0
  40015c:	d03c      	beq.n	4001d8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40015e:	2300      	movs	r3, #0
  400160:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400162:	e034      	b.n	4001ce <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400164:	4a26      	ldr	r2, [pc, #152]	; (400200 <pio_handler_process+0xc8>)
  400166:	68bb      	ldr	r3, [r7, #8]
  400168:	011b      	lsls	r3, r3, #4
  40016a:	4413      	add	r3, r2
  40016c:	681a      	ldr	r2, [r3, #0]
  40016e:	683b      	ldr	r3, [r7, #0]
  400170:	429a      	cmp	r2, r3
  400172:	d126      	bne.n	4001c2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400174:	4a22      	ldr	r2, [pc, #136]	; (400200 <pio_handler_process+0xc8>)
  400176:	68bb      	ldr	r3, [r7, #8]
  400178:	011b      	lsls	r3, r3, #4
  40017a:	4413      	add	r3, r2
  40017c:	3304      	adds	r3, #4
  40017e:	681a      	ldr	r2, [r3, #0]
  400180:	68fb      	ldr	r3, [r7, #12]
  400182:	4013      	ands	r3, r2
  400184:	2b00      	cmp	r3, #0
  400186:	d01c      	beq.n	4001c2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400188:	4a1d      	ldr	r2, [pc, #116]	; (400200 <pio_handler_process+0xc8>)
  40018a:	68bb      	ldr	r3, [r7, #8]
  40018c:	011b      	lsls	r3, r3, #4
  40018e:	4413      	add	r3, r2
  400190:	330c      	adds	r3, #12
  400192:	681b      	ldr	r3, [r3, #0]
  400194:	491a      	ldr	r1, [pc, #104]	; (400200 <pio_handler_process+0xc8>)
  400196:	68ba      	ldr	r2, [r7, #8]
  400198:	0112      	lsls	r2, r2, #4
  40019a:	440a      	add	r2, r1
  40019c:	6810      	ldr	r0, [r2, #0]
  40019e:	4918      	ldr	r1, [pc, #96]	; (400200 <pio_handler_process+0xc8>)
  4001a0:	68ba      	ldr	r2, [r7, #8]
  4001a2:	0112      	lsls	r2, r2, #4
  4001a4:	440a      	add	r2, r1
  4001a6:	3204      	adds	r2, #4
  4001a8:	6812      	ldr	r2, [r2, #0]
  4001aa:	4611      	mov	r1, r2
  4001ac:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4001ae:	4a14      	ldr	r2, [pc, #80]	; (400200 <pio_handler_process+0xc8>)
  4001b0:	68bb      	ldr	r3, [r7, #8]
  4001b2:	011b      	lsls	r3, r3, #4
  4001b4:	4413      	add	r3, r2
  4001b6:	3304      	adds	r3, #4
  4001b8:	681b      	ldr	r3, [r3, #0]
  4001ba:	43db      	mvns	r3, r3
  4001bc:	68fa      	ldr	r2, [r7, #12]
  4001be:	4013      	ands	r3, r2
  4001c0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4001c2:	68bb      	ldr	r3, [r7, #8]
  4001c4:	3301      	adds	r3, #1
  4001c6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4001c8:	68bb      	ldr	r3, [r7, #8]
  4001ca:	2b06      	cmp	r3, #6
  4001cc:	d803      	bhi.n	4001d6 <pio_handler_process+0x9e>
		while (status != 0) {
  4001ce:	68fb      	ldr	r3, [r7, #12]
  4001d0:	2b00      	cmp	r3, #0
  4001d2:	d1c7      	bne.n	400164 <pio_handler_process+0x2c>
  4001d4:	e000      	b.n	4001d8 <pio_handler_process+0xa0>
				break;
  4001d6:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4001d8:	4b0a      	ldr	r3, [pc, #40]	; (400204 <pio_handler_process+0xcc>)
  4001da:	681b      	ldr	r3, [r3, #0]
  4001dc:	2b00      	cmp	r3, #0
  4001de:	d007      	beq.n	4001f0 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  4001e0:	4b09      	ldr	r3, [pc, #36]	; (400208 <pio_handler_process+0xd0>)
  4001e2:	681b      	ldr	r3, [r3, #0]
  4001e4:	2b00      	cmp	r3, #0
  4001e6:	d003      	beq.n	4001f0 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  4001e8:	4b07      	ldr	r3, [pc, #28]	; (400208 <pio_handler_process+0xd0>)
  4001ea:	681b      	ldr	r3, [r3, #0]
  4001ec:	6878      	ldr	r0, [r7, #4]
  4001ee:	4798      	blx	r3
		}
	}
#endif
}
  4001f0:	bf00      	nop
  4001f2:	3710      	adds	r7, #16
  4001f4:	46bd      	mov	sp, r7
  4001f6:	bd80      	pop	{r7, pc}
  4001f8:	00401e1f 	.word	0x00401e1f
  4001fc:	00401e35 	.word	0x00401e35
  400200:	20006b84 	.word	0x20006b84
  400204:	20007080 	.word	0x20007080
  400208:	20006bf8 	.word	0x20006bf8

0040020c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40020c:	b580      	push	{r7, lr}
  40020e:	b086      	sub	sp, #24
  400210:	af00      	add	r7, sp, #0
  400212:	60f8      	str	r0, [r7, #12]
  400214:	60b9      	str	r1, [r7, #8]
  400216:	607a      	str	r2, [r7, #4]
  400218:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40021a:	4b21      	ldr	r3, [pc, #132]	; (4002a0 <pio_handler_set+0x94>)
  40021c:	681b      	ldr	r3, [r3, #0]
  40021e:	2b06      	cmp	r3, #6
  400220:	d901      	bls.n	400226 <pio_handler_set+0x1a>
		return 1;
  400222:	2301      	movs	r3, #1
  400224:	e038      	b.n	400298 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400226:	2300      	movs	r3, #0
  400228:	75fb      	strb	r3, [r7, #23]
  40022a:	e011      	b.n	400250 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40022c:	7dfb      	ldrb	r3, [r7, #23]
  40022e:	011b      	lsls	r3, r3, #4
  400230:	4a1c      	ldr	r2, [pc, #112]	; (4002a4 <pio_handler_set+0x98>)
  400232:	4413      	add	r3, r2
  400234:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400236:	693b      	ldr	r3, [r7, #16]
  400238:	681a      	ldr	r2, [r3, #0]
  40023a:	68bb      	ldr	r3, [r7, #8]
  40023c:	429a      	cmp	r2, r3
  40023e:	d104      	bne.n	40024a <pio_handler_set+0x3e>
  400240:	693b      	ldr	r3, [r7, #16]
  400242:	685a      	ldr	r2, [r3, #4]
  400244:	687b      	ldr	r3, [r7, #4]
  400246:	429a      	cmp	r2, r3
  400248:	d008      	beq.n	40025c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40024a:	7dfb      	ldrb	r3, [r7, #23]
  40024c:	3301      	adds	r3, #1
  40024e:	75fb      	strb	r3, [r7, #23]
  400250:	7dfa      	ldrb	r2, [r7, #23]
  400252:	4b13      	ldr	r3, [pc, #76]	; (4002a0 <pio_handler_set+0x94>)
  400254:	681b      	ldr	r3, [r3, #0]
  400256:	429a      	cmp	r2, r3
  400258:	d9e8      	bls.n	40022c <pio_handler_set+0x20>
  40025a:	e000      	b.n	40025e <pio_handler_set+0x52>
			break;
  40025c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40025e:	693b      	ldr	r3, [r7, #16]
  400260:	68ba      	ldr	r2, [r7, #8]
  400262:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400264:	693b      	ldr	r3, [r7, #16]
  400266:	687a      	ldr	r2, [r7, #4]
  400268:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40026a:	693b      	ldr	r3, [r7, #16]
  40026c:	683a      	ldr	r2, [r7, #0]
  40026e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400270:	693b      	ldr	r3, [r7, #16]
  400272:	6a3a      	ldr	r2, [r7, #32]
  400274:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400276:	7dfa      	ldrb	r2, [r7, #23]
  400278:	4b09      	ldr	r3, [pc, #36]	; (4002a0 <pio_handler_set+0x94>)
  40027a:	681b      	ldr	r3, [r3, #0]
  40027c:	3301      	adds	r3, #1
  40027e:	429a      	cmp	r2, r3
  400280:	d104      	bne.n	40028c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400282:	4b07      	ldr	r3, [pc, #28]	; (4002a0 <pio_handler_set+0x94>)
  400284:	681b      	ldr	r3, [r3, #0]
  400286:	3301      	adds	r3, #1
  400288:	4a05      	ldr	r2, [pc, #20]	; (4002a0 <pio_handler_set+0x94>)
  40028a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40028c:	683a      	ldr	r2, [r7, #0]
  40028e:	6879      	ldr	r1, [r7, #4]
  400290:	68f8      	ldr	r0, [r7, #12]
  400292:	4b05      	ldr	r3, [pc, #20]	; (4002a8 <pio_handler_set+0x9c>)
  400294:	4798      	blx	r3

	return 0;
  400296:	2300      	movs	r3, #0
}
  400298:	4618      	mov	r0, r3
  40029a:	3718      	adds	r7, #24
  40029c:	46bd      	mov	sp, r7
  40029e:	bd80      	pop	{r7, pc}
  4002a0:	20006bf4 	.word	0x20006bf4
  4002a4:	20006b84 	.word	0x20006b84
  4002a8:	00401d81 	.word	0x00401d81

004002ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4002ac:	b580      	push	{r7, lr}
  4002ae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4002b0:	210b      	movs	r1, #11
  4002b2:	4802      	ldr	r0, [pc, #8]	; (4002bc <PIOA_Handler+0x10>)
  4002b4:	4b02      	ldr	r3, [pc, #8]	; (4002c0 <PIOA_Handler+0x14>)
  4002b6:	4798      	blx	r3
}
  4002b8:	bf00      	nop
  4002ba:	bd80      	pop	{r7, pc}
  4002bc:	400e0e00 	.word	0x400e0e00
  4002c0:	00400139 	.word	0x00400139

004002c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4002c4:	b580      	push	{r7, lr}
  4002c6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4002c8:	210c      	movs	r1, #12
  4002ca:	4802      	ldr	r0, [pc, #8]	; (4002d4 <PIOB_Handler+0x10>)
  4002cc:	4b02      	ldr	r3, [pc, #8]	; (4002d8 <PIOB_Handler+0x14>)
  4002ce:	4798      	blx	r3
}
  4002d0:	bf00      	nop
  4002d2:	bd80      	pop	{r7, pc}
  4002d4:	400e1000 	.word	0x400e1000
  4002d8:	00400139 	.word	0x00400139

004002dc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4002dc:	b480      	push	{r7}
  4002de:	b089      	sub	sp, #36	; 0x24
  4002e0:	af00      	add	r7, sp, #0
  4002e2:	60f8      	str	r0, [r7, #12]
  4002e4:	60b9      	str	r1, [r7, #8]
  4002e6:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4002e8:	68bb      	ldr	r3, [r7, #8]
  4002ea:	011a      	lsls	r2, r3, #4
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	429a      	cmp	r2, r3
  4002f0:	d802      	bhi.n	4002f8 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4002f2:	2310      	movs	r3, #16
  4002f4:	61fb      	str	r3, [r7, #28]
  4002f6:	e001      	b.n	4002fc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4002f8:	2308      	movs	r3, #8
  4002fa:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4002fc:	687b      	ldr	r3, [r7, #4]
  4002fe:	00da      	lsls	r2, r3, #3
  400300:	69fb      	ldr	r3, [r7, #28]
  400302:	68b9      	ldr	r1, [r7, #8]
  400304:	fb01 f303 	mul.w	r3, r1, r3
  400308:	085b      	lsrs	r3, r3, #1
  40030a:	441a      	add	r2, r3
  40030c:	69fb      	ldr	r3, [r7, #28]
  40030e:	68b9      	ldr	r1, [r7, #8]
  400310:	fb01 f303 	mul.w	r3, r1, r3
  400314:	fbb2 f3f3 	udiv	r3, r2, r3
  400318:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40031a:	69bb      	ldr	r3, [r7, #24]
  40031c:	08db      	lsrs	r3, r3, #3
  40031e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400320:	69bb      	ldr	r3, [r7, #24]
  400322:	f003 0307 	and.w	r3, r3, #7
  400326:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400328:	697b      	ldr	r3, [r7, #20]
  40032a:	2b00      	cmp	r3, #0
  40032c:	d003      	beq.n	400336 <usart_set_async_baudrate+0x5a>
  40032e:	697b      	ldr	r3, [r7, #20]
  400330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400334:	d301      	bcc.n	40033a <usart_set_async_baudrate+0x5e>
		return 1;
  400336:	2301      	movs	r3, #1
  400338:	e00f      	b.n	40035a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40033a:	69fb      	ldr	r3, [r7, #28]
  40033c:	2b08      	cmp	r3, #8
  40033e:	d105      	bne.n	40034c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400340:	68fb      	ldr	r3, [r7, #12]
  400342:	685b      	ldr	r3, [r3, #4]
  400344:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400348:	68fb      	ldr	r3, [r7, #12]
  40034a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40034c:	693b      	ldr	r3, [r7, #16]
  40034e:	041a      	lsls	r2, r3, #16
  400350:	697b      	ldr	r3, [r7, #20]
  400352:	431a      	orrs	r2, r3
  400354:	68fb      	ldr	r3, [r7, #12]
  400356:	621a      	str	r2, [r3, #32]

	return 0;
  400358:	2300      	movs	r3, #0
}
  40035a:	4618      	mov	r0, r3
  40035c:	3724      	adds	r7, #36	; 0x24
  40035e:	46bd      	mov	sp, r7
  400360:	bc80      	pop	{r7}
  400362:	4770      	bx	lr

00400364 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400364:	b580      	push	{r7, lr}
  400366:	b082      	sub	sp, #8
  400368:	af00      	add	r7, sp, #0
  40036a:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  40036c:	6878      	ldr	r0, [r7, #4]
  40036e:	4b0f      	ldr	r3, [pc, #60]	; (4003ac <usart_reset+0x48>)
  400370:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400372:	687b      	ldr	r3, [r7, #4]
  400374:	2200      	movs	r2, #0
  400376:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400378:	687b      	ldr	r3, [r7, #4]
  40037a:	2200      	movs	r2, #0
  40037c:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40037e:	687b      	ldr	r3, [r7, #4]
  400380:	2200      	movs	r2, #0
  400382:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400384:	6878      	ldr	r0, [r7, #4]
  400386:	4b0a      	ldr	r3, [pc, #40]	; (4003b0 <usart_reset+0x4c>)
  400388:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40038a:	6878      	ldr	r0, [r7, #4]
  40038c:	4b09      	ldr	r3, [pc, #36]	; (4003b4 <usart_reset+0x50>)
  40038e:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400390:	6878      	ldr	r0, [r7, #4]
  400392:	4b09      	ldr	r3, [pc, #36]	; (4003b8 <usart_reset+0x54>)
  400394:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400396:	6878      	ldr	r0, [r7, #4]
  400398:	4b08      	ldr	r3, [pc, #32]	; (4003bc <usart_reset+0x58>)
  40039a:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  40039c:	6878      	ldr	r0, [r7, #4]
  40039e:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <usart_reset+0x5c>)
  4003a0:	4798      	blx	r3
#endif
}
  4003a2:	bf00      	nop
  4003a4:	3708      	adds	r7, #8
  4003a6:	46bd      	mov	sp, r7
  4003a8:	bd80      	pop	{r7, pc}
  4003aa:	bf00      	nop
  4003ac:	00400615 	.word	0x00400615
  4003b0:	004004a1 	.word	0x004004a1
  4003b4:	004004d1 	.word	0x004004d1
  4003b8:	00400533 	.word	0x00400533
  4003bc:	00400567 	.word	0x00400567
  4003c0:	0040054d 	.word	0x0040054d

004003c4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4003c4:	b580      	push	{r7, lr}
  4003c6:	b084      	sub	sp, #16
  4003c8:	af00      	add	r7, sp, #0
  4003ca:	60f8      	str	r0, [r7, #12]
  4003cc:	60b9      	str	r1, [r7, #8]
  4003ce:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4003d0:	68f8      	ldr	r0, [r7, #12]
  4003d2:	4b1a      	ldr	r3, [pc, #104]	; (40043c <usart_init_rs232+0x78>)
  4003d4:	4798      	blx	r3

	ul_reg_val = 0;
  4003d6:	4b1a      	ldr	r3, [pc, #104]	; (400440 <usart_init_rs232+0x7c>)
  4003d8:	2200      	movs	r2, #0
  4003da:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4003dc:	68bb      	ldr	r3, [r7, #8]
  4003de:	2b00      	cmp	r3, #0
  4003e0:	d009      	beq.n	4003f6 <usart_init_rs232+0x32>
  4003e2:	68bb      	ldr	r3, [r7, #8]
  4003e4:	681b      	ldr	r3, [r3, #0]
  4003e6:	687a      	ldr	r2, [r7, #4]
  4003e8:	4619      	mov	r1, r3
  4003ea:	68f8      	ldr	r0, [r7, #12]
  4003ec:	4b15      	ldr	r3, [pc, #84]	; (400444 <usart_init_rs232+0x80>)
  4003ee:	4798      	blx	r3
  4003f0:	4603      	mov	r3, r0
  4003f2:	2b00      	cmp	r3, #0
  4003f4:	d001      	beq.n	4003fa <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4003f6:	2301      	movs	r3, #1
  4003f8:	e01b      	b.n	400432 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4003fa:	68bb      	ldr	r3, [r7, #8]
  4003fc:	685a      	ldr	r2, [r3, #4]
  4003fe:	68bb      	ldr	r3, [r7, #8]
  400400:	689b      	ldr	r3, [r3, #8]
  400402:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400404:	68bb      	ldr	r3, [r7, #8]
  400406:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400408:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40040a:	68bb      	ldr	r3, [r7, #8]
  40040c:	68db      	ldr	r3, [r3, #12]
  40040e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400410:	4b0b      	ldr	r3, [pc, #44]	; (400440 <usart_init_rs232+0x7c>)
  400412:	681b      	ldr	r3, [r3, #0]
  400414:	4313      	orrs	r3, r2
  400416:	4a0a      	ldr	r2, [pc, #40]	; (400440 <usart_init_rs232+0x7c>)
  400418:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40041a:	4b09      	ldr	r3, [pc, #36]	; (400440 <usart_init_rs232+0x7c>)
  40041c:	681b      	ldr	r3, [r3, #0]
  40041e:	4a08      	ldr	r2, [pc, #32]	; (400440 <usart_init_rs232+0x7c>)
  400420:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400422:	68fb      	ldr	r3, [r7, #12]
  400424:	685a      	ldr	r2, [r3, #4]
  400426:	4b06      	ldr	r3, [pc, #24]	; (400440 <usart_init_rs232+0x7c>)
  400428:	681b      	ldr	r3, [r3, #0]
  40042a:	431a      	orrs	r2, r3
  40042c:	68fb      	ldr	r3, [r7, #12]
  40042e:	605a      	str	r2, [r3, #4]

	return 0;
  400430:	2300      	movs	r3, #0
}
  400432:	4618      	mov	r0, r3
  400434:	3710      	adds	r7, #16
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	00400365 	.word	0x00400365
  400440:	20006bfc 	.word	0x20006bfc
  400444:	004002dd 	.word	0x004002dd

00400448 <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400448:	b580      	push	{r7, lr}
  40044a:	b084      	sub	sp, #16
  40044c:	af00      	add	r7, sp, #0
  40044e:	60f8      	str	r0, [r7, #12]
  400450:	60b9      	str	r1, [r7, #8]
  400452:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  400454:	687a      	ldr	r2, [r7, #4]
  400456:	68b9      	ldr	r1, [r7, #8]
  400458:	68f8      	ldr	r0, [r7, #12]
  40045a:	4b0a      	ldr	r3, [pc, #40]	; (400484 <usart_init_hw_handshaking+0x3c>)
  40045c:	4798      	blx	r3
  40045e:	4603      	mov	r3, r0
  400460:	2b00      	cmp	r3, #0
  400462:	d001      	beq.n	400468 <usart_init_hw_handshaking+0x20>
		return 1;
  400464:	2301      	movs	r3, #1
  400466:	e008      	b.n	40047a <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  400468:	68fb      	ldr	r3, [r7, #12]
  40046a:	685b      	ldr	r3, [r3, #4]
  40046c:	f023 030f 	bic.w	r3, r3, #15
  400470:	f043 0202 	orr.w	r2, r3, #2
  400474:	68fb      	ldr	r3, [r7, #12]
  400476:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  400478:	2300      	movs	r3, #0
}
  40047a:	4618      	mov	r0, r3
  40047c:	3710      	adds	r7, #16
  40047e:	46bd      	mov	sp, r7
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	004003c5 	.word	0x004003c5

00400488 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400488:	b480      	push	{r7}
  40048a:	b083      	sub	sp, #12
  40048c:	af00      	add	r7, sp, #0
  40048e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400490:	687b      	ldr	r3, [r7, #4]
  400492:	2240      	movs	r2, #64	; 0x40
  400494:	601a      	str	r2, [r3, #0]
}
  400496:	bf00      	nop
  400498:	370c      	adds	r7, #12
  40049a:	46bd      	mov	sp, r7
  40049c:	bc80      	pop	{r7}
  40049e:	4770      	bx	lr

004004a0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4004a0:	b480      	push	{r7}
  4004a2:	b083      	sub	sp, #12
  4004a4:	af00      	add	r7, sp, #0
  4004a6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4004a8:	687b      	ldr	r3, [r7, #4]
  4004aa:	2288      	movs	r2, #136	; 0x88
  4004ac:	601a      	str	r2, [r3, #0]
}
  4004ae:	bf00      	nop
  4004b0:	370c      	adds	r7, #12
  4004b2:	46bd      	mov	sp, r7
  4004b4:	bc80      	pop	{r7}
  4004b6:	4770      	bx	lr

004004b8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4004b8:	b480      	push	{r7}
  4004ba:	b083      	sub	sp, #12
  4004bc:	af00      	add	r7, sp, #0
  4004be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4004c0:	687b      	ldr	r3, [r7, #4]
  4004c2:	2210      	movs	r2, #16
  4004c4:	601a      	str	r2, [r3, #0]
}
  4004c6:	bf00      	nop
  4004c8:	370c      	adds	r7, #12
  4004ca:	46bd      	mov	sp, r7
  4004cc:	bc80      	pop	{r7}
  4004ce:	4770      	bx	lr

004004d0 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4004d0:	b480      	push	{r7}
  4004d2:	b083      	sub	sp, #12
  4004d4:	af00      	add	r7, sp, #0
  4004d6:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4004d8:	687b      	ldr	r3, [r7, #4]
  4004da:	2224      	movs	r2, #36	; 0x24
  4004dc:	601a      	str	r2, [r3, #0]
}
  4004de:	bf00      	nop
  4004e0:	370c      	adds	r7, #12
  4004e2:	46bd      	mov	sp, r7
  4004e4:	bc80      	pop	{r7}
  4004e6:	4770      	bx	lr

004004e8 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4004e8:	b480      	push	{r7}
  4004ea:	b083      	sub	sp, #12
  4004ec:	af00      	add	r7, sp, #0
  4004ee:	6078      	str	r0, [r7, #4]
  4004f0:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  4004f2:	687b      	ldr	r3, [r7, #4]
  4004f4:	683a      	ldr	r2, [r7, #0]
  4004f6:	609a      	str	r2, [r3, #8]
}
  4004f8:	bf00      	nop
  4004fa:	370c      	adds	r7, #12
  4004fc:	46bd      	mov	sp, r7
  4004fe:	bc80      	pop	{r7}
  400500:	4770      	bx	lr

00400502 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400502:	b480      	push	{r7}
  400504:	b083      	sub	sp, #12
  400506:	af00      	add	r7, sp, #0
  400508:	6078      	str	r0, [r7, #4]
  40050a:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  40050c:	687b      	ldr	r3, [r7, #4]
  40050e:	683a      	ldr	r2, [r7, #0]
  400510:	60da      	str	r2, [r3, #12]
}
  400512:	bf00      	nop
  400514:	370c      	adds	r7, #12
  400516:	46bd      	mov	sp, r7
  400518:	bc80      	pop	{r7}
  40051a:	4770      	bx	lr

0040051c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  40051c:	b480      	push	{r7}
  40051e:	b083      	sub	sp, #12
  400520:	af00      	add	r7, sp, #0
  400522:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	695b      	ldr	r3, [r3, #20]
}
  400528:	4618      	mov	r0, r3
  40052a:	370c      	adds	r7, #12
  40052c:	46bd      	mov	sp, r7
  40052e:	bc80      	pop	{r7}
  400530:	4770      	bx	lr

00400532 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400532:	b480      	push	{r7}
  400534:	b083      	sub	sp, #12
  400536:	af00      	add	r7, sp, #0
  400538:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40053a:	687b      	ldr	r3, [r7, #4]
  40053c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400540:	601a      	str	r2, [r3, #0]
}
  400542:	bf00      	nop
  400544:	370c      	adds	r7, #12
  400546:	46bd      	mov	sp, r7
  400548:	bc80      	pop	{r7}
  40054a:	4770      	bx	lr

0040054c <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  40054c:	b480      	push	{r7}
  40054e:	b083      	sub	sp, #12
  400550:	af00      	add	r7, sp, #0
  400552:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40055a:	601a      	str	r2, [r3, #0]
}
  40055c:	bf00      	nop
  40055e:	370c      	adds	r7, #12
  400560:	46bd      	mov	sp, r7
  400562:	bc80      	pop	{r7}
  400564:	4770      	bx	lr

00400566 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400566:	b480      	push	{r7}
  400568:	b083      	sub	sp, #12
  40056a:	af00      	add	r7, sp, #0
  40056c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40056e:	687b      	ldr	r3, [r7, #4]
  400570:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400574:	601a      	str	r2, [r3, #0]
}
  400576:	bf00      	nop
  400578:	370c      	adds	r7, #12
  40057a:	46bd      	mov	sp, r7
  40057c:	bc80      	pop	{r7}
  40057e:	4770      	bx	lr

00400580 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  400580:	b480      	push	{r7}
  400582:	b083      	sub	sp, #12
  400584:	af00      	add	r7, sp, #0
  400586:	6078      	str	r0, [r7, #4]
  400588:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40058a:	bf00      	nop
  40058c:	687b      	ldr	r3, [r7, #4]
  40058e:	695b      	ldr	r3, [r3, #20]
  400590:	f003 0302 	and.w	r3, r3, #2
  400594:	2b00      	cmp	r3, #0
  400596:	d0f9      	beq.n	40058c <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400598:	683b      	ldr	r3, [r7, #0]
  40059a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40059e:	687b      	ldr	r3, [r7, #4]
  4005a0:	61da      	str	r2, [r3, #28]

	return 0;
  4005a2:	2300      	movs	r3, #0
}
  4005a4:	4618      	mov	r0, r3
  4005a6:	370c      	adds	r7, #12
  4005a8:	46bd      	mov	sp, r7
  4005aa:	bc80      	pop	{r7}
  4005ac:	4770      	bx	lr
	...

004005b0 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  4005b0:	b580      	push	{r7, lr}
  4005b2:	b082      	sub	sp, #8
  4005b4:	af00      	add	r7, sp, #0
  4005b6:	6078      	str	r0, [r7, #4]
  4005b8:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  4005ba:	e007      	b.n	4005cc <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  4005bc:	683b      	ldr	r3, [r7, #0]
  4005be:	1c5a      	adds	r2, r3, #1
  4005c0:	603a      	str	r2, [r7, #0]
  4005c2:	781b      	ldrb	r3, [r3, #0]
  4005c4:	4619      	mov	r1, r3
  4005c6:	6878      	ldr	r0, [r7, #4]
  4005c8:	4b04      	ldr	r3, [pc, #16]	; (4005dc <usart_write_line+0x2c>)
  4005ca:	4798      	blx	r3
	while (*string != '\0') {
  4005cc:	683b      	ldr	r3, [r7, #0]
  4005ce:	781b      	ldrb	r3, [r3, #0]
  4005d0:	2b00      	cmp	r3, #0
  4005d2:	d1f3      	bne.n	4005bc <usart_write_line+0xc>
	}
}
  4005d4:	bf00      	nop
  4005d6:	3708      	adds	r7, #8
  4005d8:	46bd      	mov	sp, r7
  4005da:	bd80      	pop	{r7, pc}
  4005dc:	00400581 	.word	0x00400581

004005e0 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4005e0:	b480      	push	{r7}
  4005e2:	b083      	sub	sp, #12
  4005e4:	af00      	add	r7, sp, #0
  4005e6:	6078      	str	r0, [r7, #4]
  4005e8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	695b      	ldr	r3, [r3, #20]
  4005ee:	f003 0301 	and.w	r3, r3, #1
  4005f2:	2b00      	cmp	r3, #0
  4005f4:	d101      	bne.n	4005fa <usart_read+0x1a>
		return 1;
  4005f6:	2301      	movs	r3, #1
  4005f8:	e006      	b.n	400608 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4005fa:	687b      	ldr	r3, [r7, #4]
  4005fc:	699b      	ldr	r3, [r3, #24]
  4005fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400602:	683b      	ldr	r3, [r7, #0]
  400604:	601a      	str	r2, [r3, #0]

	return 0;
  400606:	2300      	movs	r3, #0
}
  400608:	4618      	mov	r0, r3
  40060a:	370c      	adds	r7, #12
  40060c:	46bd      	mov	sp, r7
  40060e:	bc80      	pop	{r7}
  400610:	4770      	bx	lr
	...

00400614 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400614:	b480      	push	{r7}
  400616:	b083      	sub	sp, #12
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	4a04      	ldr	r2, [pc, #16]	; (400630 <usart_disable_writeprotect+0x1c>)
  400620:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400624:	bf00      	nop
  400626:	370c      	adds	r7, #12
  400628:	46bd      	mov	sp, r7
  40062a:	bc80      	pop	{r7}
  40062c:	4770      	bx	lr
  40062e:	bf00      	nop
  400630:	55534100 	.word	0x55534100

00400634 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  400634:	b480      	push	{r7}
  400636:	b083      	sub	sp, #12
  400638:	af00      	add	r7, sp, #0
  40063a:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400642:	605a      	str	r2, [r3, #4]

}
  400644:	bf00      	nop
  400646:	370c      	adds	r7, #12
  400648:	46bd      	mov	sp, r7
  40064a:	bc80      	pop	{r7}
  40064c:	4770      	bx	lr
	...

00400650 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400650:	b480      	push	{r7}
  400652:	b083      	sub	sp, #12
  400654:	af00      	add	r7, sp, #0
  400656:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400658:	687b      	ldr	r3, [r7, #4]
  40065a:	2b07      	cmp	r3, #7
  40065c:	d825      	bhi.n	4006aa <osc_get_rate+0x5a>
  40065e:	a201      	add	r2, pc, #4	; (adr r2, 400664 <osc_get_rate+0x14>)
  400660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400664:	00400685 	.word	0x00400685
  400668:	0040068b 	.word	0x0040068b
  40066c:	00400691 	.word	0x00400691
  400670:	00400697 	.word	0x00400697
  400674:	0040069b 	.word	0x0040069b
  400678:	0040069f 	.word	0x0040069f
  40067c:	004006a3 	.word	0x004006a3
  400680:	004006a7 	.word	0x004006a7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400684:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400688:	e010      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40068a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40068e:	e00d      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400690:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400694:	e00a      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400696:	4b08      	ldr	r3, [pc, #32]	; (4006b8 <osc_get_rate+0x68>)
  400698:	e008      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40069a:	4b08      	ldr	r3, [pc, #32]	; (4006bc <osc_get_rate+0x6c>)
  40069c:	e006      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40069e:	4b08      	ldr	r3, [pc, #32]	; (4006c0 <osc_get_rate+0x70>)
  4006a0:	e004      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4006a2:	4b07      	ldr	r3, [pc, #28]	; (4006c0 <osc_get_rate+0x70>)
  4006a4:	e002      	b.n	4006ac <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4006a6:	4b06      	ldr	r3, [pc, #24]	; (4006c0 <osc_get_rate+0x70>)
  4006a8:	e000      	b.n	4006ac <osc_get_rate+0x5c>
	}

	return 0;
  4006aa:	2300      	movs	r3, #0
}
  4006ac:	4618      	mov	r0, r3
  4006ae:	370c      	adds	r7, #12
  4006b0:	46bd      	mov	sp, r7
  4006b2:	bc80      	pop	{r7}
  4006b4:	4770      	bx	lr
  4006b6:	bf00      	nop
  4006b8:	003d0900 	.word	0x003d0900
  4006bc:	007a1200 	.word	0x007a1200
  4006c0:	00b71b00 	.word	0x00b71b00

004006c4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4006c4:	b580      	push	{r7, lr}
  4006c6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4006c8:	2006      	movs	r0, #6
  4006ca:	4b04      	ldr	r3, [pc, #16]	; (4006dc <sysclk_get_main_hz+0x18>)
  4006cc:	4798      	blx	r3
  4006ce:	4602      	mov	r2, r0
  4006d0:	4613      	mov	r3, r2
  4006d2:	009b      	lsls	r3, r3, #2
  4006d4:	4413      	add	r3, r2
  4006d6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4006d8:	4618      	mov	r0, r3
  4006da:	bd80      	pop	{r7, pc}
  4006dc:	00400651 	.word	0x00400651

004006e0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4006e4:	4b02      	ldr	r3, [pc, #8]	; (4006f0 <sysclk_get_cpu_hz+0x10>)
  4006e6:	4798      	blx	r3
  4006e8:	4603      	mov	r3, r0
  4006ea:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4006ec:	4618      	mov	r0, r3
  4006ee:	bd80      	pop	{r7, pc}
  4006f0:	004006c5 	.word	0x004006c5

004006f4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4006f4:	b480      	push	{r7}
  4006f6:	b08b      	sub	sp, #44	; 0x2c
  4006f8:	af00      	add	r7, sp, #0
  4006fa:	6078      	str	r0, [r7, #4]
  4006fc:	460b      	mov	r3, r1
  4006fe:	70fb      	strb	r3, [r7, #3]
  400700:	687b      	ldr	r3, [r7, #4]
  400702:	627b      	str	r3, [r7, #36]	; 0x24
  400704:	78fb      	ldrb	r3, [r7, #3]
  400706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40070a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40070c:	61fb      	str	r3, [r7, #28]
  40070e:	69fb      	ldr	r3, [r7, #28]
  400710:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400712:	69bb      	ldr	r3, [r7, #24]
  400714:	095b      	lsrs	r3, r3, #5
  400716:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400718:	697b      	ldr	r3, [r7, #20]
  40071a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40071e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400722:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400724:	613b      	str	r3, [r7, #16]

	if (level) {
  400726:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40072a:	2b00      	cmp	r3, #0
  40072c:	d009      	beq.n	400742 <ioport_set_pin_level+0x4e>
  40072e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400730:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	f003 031f 	and.w	r3, r3, #31
  400738:	2201      	movs	r2, #1
  40073a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40073c:	693b      	ldr	r3, [r7, #16]
  40073e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400740:	e008      	b.n	400754 <ioport_set_pin_level+0x60>
  400742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400744:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400746:	68bb      	ldr	r3, [r7, #8]
  400748:	f003 031f 	and.w	r3, r3, #31
  40074c:	2201      	movs	r2, #1
  40074e:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400750:	693b      	ldr	r3, [r7, #16]
  400752:	635a      	str	r2, [r3, #52]	; 0x34
  400754:	bf00      	nop
  400756:	372c      	adds	r7, #44	; 0x2c
  400758:	46bd      	mov	sp, r7
  40075a:	bc80      	pop	{r7}
  40075c:	4770      	bx	lr
	...

00400760 <ASCII_to_Num>:

// USART Functions ///////////////////////////////////////

// Helper Functions //////////////////////////////////////
// Convert from ASCII to number (supports up to base 16)
uint8_t ASCII_to_Num(uint8_t inputChar){
  400760:	b480      	push	{r7}
  400762:	b083      	sub	sp, #12
  400764:	af00      	add	r7, sp, #0
  400766:	4603      	mov	r3, r0
  400768:	71fb      	strb	r3, [r7, #7]
	switch(inputChar){
  40076a:	79fb      	ldrb	r3, [r7, #7]
  40076c:	3b30      	subs	r3, #48	; 0x30
  40076e:	2b16      	cmp	r3, #22
  400770:	d850      	bhi.n	400814 <ASCII_to_Num+0xb4>
  400772:	a201      	add	r2, pc, #4	; (adr r2, 400778 <ASCII_to_Num+0x18>)
  400774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400778:	004007d5 	.word	0x004007d5
  40077c:	004007d9 	.word	0x004007d9
  400780:	004007dd 	.word	0x004007dd
  400784:	004007e1 	.word	0x004007e1
  400788:	004007e5 	.word	0x004007e5
  40078c:	004007e9 	.word	0x004007e9
  400790:	004007ed 	.word	0x004007ed
  400794:	004007f1 	.word	0x004007f1
  400798:	004007f5 	.word	0x004007f5
  40079c:	004007f9 	.word	0x004007f9
  4007a0:	00400815 	.word	0x00400815
  4007a4:	00400815 	.word	0x00400815
  4007a8:	00400815 	.word	0x00400815
  4007ac:	00400815 	.word	0x00400815
  4007b0:	00400815 	.word	0x00400815
  4007b4:	00400815 	.word	0x00400815
  4007b8:	00400815 	.word	0x00400815
  4007bc:	004007fd 	.word	0x004007fd
  4007c0:	00400801 	.word	0x00400801
  4007c4:	00400805 	.word	0x00400805
  4007c8:	00400809 	.word	0x00400809
  4007cc:	0040080d 	.word	0x0040080d
  4007d0:	00400811 	.word	0x00400811
		case '0':
			return 0;
  4007d4:	2300      	movs	r3, #0
  4007d6:	e01d      	b.n	400814 <ASCII_to_Num+0xb4>
		case '1':
			return 1;
  4007d8:	2301      	movs	r3, #1
  4007da:	e01b      	b.n	400814 <ASCII_to_Num+0xb4>
		case '2':
			return 2;
  4007dc:	2302      	movs	r3, #2
  4007de:	e019      	b.n	400814 <ASCII_to_Num+0xb4>
		case '3':
			return 3;
  4007e0:	2303      	movs	r3, #3
  4007e2:	e017      	b.n	400814 <ASCII_to_Num+0xb4>
		case '4':
			return 4;
  4007e4:	2304      	movs	r3, #4
  4007e6:	e015      	b.n	400814 <ASCII_to_Num+0xb4>
		case '5':
			return 5;
  4007e8:	2305      	movs	r3, #5
  4007ea:	e013      	b.n	400814 <ASCII_to_Num+0xb4>
		case '6':
			return 6;
  4007ec:	2306      	movs	r3, #6
  4007ee:	e011      	b.n	400814 <ASCII_to_Num+0xb4>
		case '7':
			return 7;
  4007f0:	2307      	movs	r3, #7
  4007f2:	e00f      	b.n	400814 <ASCII_to_Num+0xb4>
		case '8':
			return 8;
  4007f4:	2308      	movs	r3, #8
  4007f6:	e00d      	b.n	400814 <ASCII_to_Num+0xb4>
		case '9':
			return 9;
  4007f8:	2309      	movs	r3, #9
  4007fa:	e00b      	b.n	400814 <ASCII_to_Num+0xb4>
		case 'A':
			return 10;
  4007fc:	230a      	movs	r3, #10
  4007fe:	e009      	b.n	400814 <ASCII_to_Num+0xb4>
		case 'B':
			return 11;
  400800:	230b      	movs	r3, #11
  400802:	e007      	b.n	400814 <ASCII_to_Num+0xb4>
		case 'C':
			return 12;
  400804:	230c      	movs	r3, #12
  400806:	e005      	b.n	400814 <ASCII_to_Num+0xb4>
		case 'D':
			return 13;
  400808:	230d      	movs	r3, #13
  40080a:	e003      	b.n	400814 <ASCII_to_Num+0xb4>
		case 'E':
			return 14;
  40080c:	230e      	movs	r3, #14
  40080e:	e001      	b.n	400814 <ASCII_to_Num+0xb4>
		case 'F':
			return 15;
  400810:	230f      	movs	r3, #15
  400812:	e7ff      	b.n	400814 <ASCII_to_Num+0xb4>
	}
}
  400814:	4618      	mov	r0, r3
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	bc80      	pop	{r7}
  40081c:	4770      	bx	lr
  40081e:	bf00      	nop

00400820 <Write_Program>:
	}
}

// Programmer Functions ///////////////////////////////////
// Interpret the given program
void Write_Program(void){// eventually put input file here?
  400820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400824:	b08d      	sub	sp, #52	; 0x34
  400826:	af00      	add	r7, sp, #0
	uint8_t EOF_reached = 0;
  400828:	2300      	movs	r3, #0
  40082a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t current_character = 0;
  40082e:	2300      	movs	r3, #0
  400830:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t current_line = 0;
  400832:	2300      	movs	r3, #0
  400834:	627b      	str	r3, [r7, #36]	; 0x24

	// A few initialization writes
	uint8_t initWrites[5];
	sprintf(initWrites,"T#");
  400836:	f107 030c 	add.w	r3, r7, #12
  40083a:	4a80      	ldr	r2, [pc, #512]	; (400a3c <Write_Program+0x21c>)
  40083c:	6812      	ldr	r2, [r2, #0]
  40083e:	4611      	mov	r1, r2
  400840:	8019      	strh	r1, [r3, #0]
  400842:	3302      	adds	r3, #2
  400844:	0c12      	lsrs	r2, r2, #16
  400846:	701a      	strb	r2, [r3, #0]
	write_prog_command(&initWrites,0,0);
  400848:	f107 030c 	add.w	r3, r7, #12
  40084c:	2200      	movs	r2, #0
  40084e:	2100      	movs	r1, #0
  400850:	4618      	mov	r0, r3
  400852:	4b7b      	ldr	r3, [pc, #492]	; (400a40 <Write_Program+0x220>)
  400854:	4798      	blx	r3
	delay_ms(20);
  400856:	4b7b      	ldr	r3, [pc, #492]	; (400a44 <Write_Program+0x224>)
  400858:	4798      	blx	r3
  40085a:	4603      	mov	r3, r0
  40085c:	4619      	mov	r1, r3
  40085e:	f04f 0200 	mov.w	r2, #0
  400862:	460b      	mov	r3, r1
  400864:	4614      	mov	r4, r2
  400866:	ea4f 0984 	mov.w	r9, r4, lsl #2
  40086a:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  40086e:	ea4f 0883 	mov.w	r8, r3, lsl #2
  400872:	4643      	mov	r3, r8
  400874:	464c      	mov	r4, r9
  400876:	185b      	adds	r3, r3, r1
  400878:	eb44 0402 	adc.w	r4, r4, r2
  40087c:	00a6      	lsls	r6, r4, #2
  40087e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  400882:	009d      	lsls	r5, r3, #2
  400884:	462b      	mov	r3, r5
  400886:	4634      	mov	r4, r6
  400888:	4619      	mov	r1, r3
  40088a:	4622      	mov	r2, r4
  40088c:	f243 63af 	movw	r3, #13999	; 0x36af
  400890:	f04f 0400 	mov.w	r4, #0
  400894:	18cd      	adds	r5, r1, r3
  400896:	eb42 0604 	adc.w	r6, r2, r4
  40089a:	4628      	mov	r0, r5
  40089c:	4631      	mov	r1, r6
  40089e:	4c6a      	ldr	r4, [pc, #424]	; (400a48 <Write_Program+0x228>)
  4008a0:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4008a4:	f04f 0300 	mov.w	r3, #0
  4008a8:	47a0      	blx	r4
  4008aa:	4603      	mov	r3, r0
  4008ac:	460c      	mov	r4, r1
  4008ae:	4618      	mov	r0, r3
  4008b0:	4b66      	ldr	r3, [pc, #408]	; (400a4c <Write_Program+0x22c>)
  4008b2:	4798      	blx	r3

	int aaaa = 0;
  4008b4:	2300      	movs	r3, #0
  4008b6:	623b      	str	r3, [r7, #32]
	
	// Go through entire program
	while(EOF_reached!=1){
  4008b8:	e0b4      	b.n	400a24 <Write_Program+0x204>
		
		// Check if I am looking at the start of the line
		if(buffer_program[current_character]==':'){
  4008ba:	4a65      	ldr	r2, [pc, #404]	; (400a50 <Write_Program+0x230>)
  4008bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4008be:	4413      	add	r3, r2
  4008c0:	781b      	ldrb	r3, [r3, #0]
  4008c2:	b2db      	uxtb	r3, r3
  4008c4:	2b3a      	cmp	r3, #58	; 0x3a
  4008c6:	f040 80aa 	bne.w	400a1e <Write_Program+0x1fe>

			if(current_line>300){
  4008ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
  4008d0:	d902      	bls.n	4008d8 <Write_Program+0xb8>
				aaaa++;
  4008d2:	6a3b      	ldr	r3, [r7, #32]
  4008d4:	3301      	adds	r3, #1
  4008d6:	623b      	str	r3, [r7, #32]
			}

			// Check the byte count
			uint32_t byteCount = ASCII_to_Num(buffer_program[current_character+1])*16+ASCII_to_Num(buffer_program[current_character+2]);
  4008d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4008da:	3301      	adds	r3, #1
  4008dc:	4a5c      	ldr	r2, [pc, #368]	; (400a50 <Write_Program+0x230>)
  4008de:	5cd3      	ldrb	r3, [r2, r3]
  4008e0:	b2db      	uxtb	r3, r3
  4008e2:	4618      	mov	r0, r3
  4008e4:	4b5b      	ldr	r3, [pc, #364]	; (400a54 <Write_Program+0x234>)
  4008e6:	4798      	blx	r3
  4008e8:	4603      	mov	r3, r0
  4008ea:	011c      	lsls	r4, r3, #4
  4008ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4008ee:	3302      	adds	r3, #2
  4008f0:	4a57      	ldr	r2, [pc, #348]	; (400a50 <Write_Program+0x230>)
  4008f2:	5cd3      	ldrb	r3, [r2, r3]
  4008f4:	b2db      	uxtb	r3, r3
  4008f6:	4618      	mov	r0, r3
  4008f8:	4b56      	ldr	r3, [pc, #344]	; (400a54 <Write_Program+0x234>)
  4008fa:	4798      	blx	r3
  4008fc:	4603      	mov	r3, r0
  4008fe:	4423      	add	r3, r4
  400900:	61bb      	str	r3, [r7, #24]
			
			uint32_t addressValue = 0;
  400902:	2300      	movs	r3, #0
  400904:	617b      	str	r3, [r7, #20]
			uint8_t byteToWrite = 0;
  400906:	2300      	movs	r3, #0
  400908:	74fb      	strb	r3, [r7, #19]

			// Check the record type
			switch(ASCII_to_Num(buffer_program[current_character+OFFSET_RECORDTYPE+1])){
  40090a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40090c:	3308      	adds	r3, #8
  40090e:	4a50      	ldr	r2, [pc, #320]	; (400a50 <Write_Program+0x230>)
  400910:	5cd3      	ldrb	r3, [r2, r3]
  400912:	b2db      	uxtb	r3, r3
  400914:	4618      	mov	r0, r3
  400916:	4b4f      	ldr	r3, [pc, #316]	; (400a54 <Write_Program+0x234>)
  400918:	4798      	blx	r3
  40091a:	4603      	mov	r3, r0
  40091c:	2b05      	cmp	r3, #5
  40091e:	d875      	bhi.n	400a0c <Write_Program+0x1ec>
  400920:	a201      	add	r2, pc, #4	; (adr r2, 400928 <Write_Program+0x108>)
  400922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400926:	bf00      	nop
  400928:	00400941 	.word	0x00400941
  40092c:	00400a05 	.word	0x00400a05
  400930:	00400a0d 	.word	0x00400a0d
  400934:	00400a0d 	.word	0x00400a0d
  400938:	00400a0d 	.word	0x00400a0d
  40093c:	00400a0d 	.word	0x00400a0d
				case HEX_DATA:
					// Reconstruct the value of the address
					addressValue = PROGRAM_MEMORY_START + 
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+0])*0x1000 +
  400940:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400942:	3303      	adds	r3, #3
  400944:	4a42      	ldr	r2, [pc, #264]	; (400a50 <Write_Program+0x230>)
  400946:	5cd3      	ldrb	r3, [r2, r3]
  400948:	b2db      	uxtb	r3, r3
  40094a:	4618      	mov	r0, r3
  40094c:	4b41      	ldr	r3, [pc, #260]	; (400a54 <Write_Program+0x234>)
  40094e:	4798      	blx	r3
  400950:	4603      	mov	r3, r0
					addressValue = PROGRAM_MEMORY_START + 
  400952:	f503 6380 	add.w	r3, r3, #1024	; 0x400
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+0])*0x1000 +
  400956:	011c      	lsls	r4, r3, #4
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+1])*0x100 +
  400958:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40095a:	3304      	adds	r3, #4
  40095c:	4a3c      	ldr	r2, [pc, #240]	; (400a50 <Write_Program+0x230>)
  40095e:	5cd3      	ldrb	r3, [r2, r3]
  400960:	b2db      	uxtb	r3, r3
  400962:	4618      	mov	r0, r3
  400964:	4b3b      	ldr	r3, [pc, #236]	; (400a54 <Write_Program+0x234>)
  400966:	4798      	blx	r3
  400968:	4603      	mov	r3, r0
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+0])*0x1000 +
  40096a:	4423      	add	r3, r4
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+1])*0x100 +
  40096c:	011c      	lsls	r4, r3, #4
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+2])*0x10 +
  40096e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400970:	3305      	adds	r3, #5
  400972:	4a37      	ldr	r2, [pc, #220]	; (400a50 <Write_Program+0x230>)
  400974:	5cd3      	ldrb	r3, [r2, r3]
  400976:	b2db      	uxtb	r3, r3
  400978:	4618      	mov	r0, r3
  40097a:	4b36      	ldr	r3, [pc, #216]	; (400a54 <Write_Program+0x234>)
  40097c:	4798      	blx	r3
  40097e:	4603      	mov	r3, r0
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+1])*0x100 +
  400980:	4423      	add	r3, r4
  400982:	011c      	lsls	r4, r3, #4
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+3]);
  400984:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400986:	3306      	adds	r3, #6
  400988:	4a31      	ldr	r2, [pc, #196]	; (400a50 <Write_Program+0x230>)
  40098a:	5cd3      	ldrb	r3, [r2, r3]
  40098c:	b2db      	uxtb	r3, r3
  40098e:	4618      	mov	r0, r3
  400990:	4b30      	ldr	r3, [pc, #192]	; (400a54 <Write_Program+0x234>)
  400992:	4798      	blx	r3
  400994:	4603      	mov	r3, r0
										ASCII_to_Num(buffer_program[current_character+OFFSET_ADDRESS+2])*0x10 +
  400996:	4423      	add	r3, r4
					addressValue = PROGRAM_MEMORY_START + 
  400998:	617b      	str	r3, [r7, #20]

					// Loop through for each byte to send and send it
					for(uint32_t jj = 0; jj < byteCount; jj++){
  40099a:	2300      	movs	r3, #0
  40099c:	61fb      	str	r3, [r7, #28]
  40099e:	e02c      	b.n	4009fa <Write_Program+0x1da>
						// Read in the byte to write
						byteToWrite = ASCII_to_Num(buffer_program[current_character+OFFSET_DATA+jj*2])*0x10 +
  4009a0:	69fb      	ldr	r3, [r7, #28]
  4009a2:	005a      	lsls	r2, r3, #1
  4009a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4009a6:	4413      	add	r3, r2
  4009a8:	3309      	adds	r3, #9
  4009aa:	4a29      	ldr	r2, [pc, #164]	; (400a50 <Write_Program+0x230>)
  4009ac:	5cd3      	ldrb	r3, [r2, r3]
  4009ae:	b2db      	uxtb	r3, r3
  4009b0:	4618      	mov	r0, r3
  4009b2:	4b28      	ldr	r3, [pc, #160]	; (400a54 <Write_Program+0x234>)
  4009b4:	4798      	blx	r3
  4009b6:	4603      	mov	r3, r0
  4009b8:	011b      	lsls	r3, r3, #4
  4009ba:	b2dc      	uxtb	r4, r3
										ASCII_to_Num(buffer_program[current_character+OFFSET_DATA+jj*2+1]);
  4009bc:	69fb      	ldr	r3, [r7, #28]
  4009be:	005a      	lsls	r2, r3, #1
  4009c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4009c2:	4413      	add	r3, r2
  4009c4:	330a      	adds	r3, #10
  4009c6:	4a22      	ldr	r2, [pc, #136]	; (400a50 <Write_Program+0x230>)
  4009c8:	5cd3      	ldrb	r3, [r2, r3]
  4009ca:	b2db      	uxtb	r3, r3
  4009cc:	4618      	mov	r0, r3
  4009ce:	4b21      	ldr	r3, [pc, #132]	; (400a54 <Write_Program+0x234>)
  4009d0:	4798      	blx	r3
  4009d2:	4603      	mov	r3, r0
						byteToWrite = ASCII_to_Num(buffer_program[current_character+OFFSET_DATA+jj*2])*0x10 +
  4009d4:	4423      	add	r3, r4
  4009d6:	74fb      	strb	r3, [r7, #19]
						
						// Create the string to write
						// Format for writing a byte: 'O'AAAAAA','CC'#'
						uint8_t boot_write_string[11];
						sprintf(boot_write_string, "O%06x,%02x#",addressValue+jj,byteToWrite);
  4009d8:	697a      	ldr	r2, [r7, #20]
  4009da:	69fb      	ldr	r3, [r7, #28]
  4009dc:	441a      	add	r2, r3
  4009de:	7cfb      	ldrb	r3, [r7, #19]
  4009e0:	4638      	mov	r0, r7
  4009e2:	491d      	ldr	r1, [pc, #116]	; (400a58 <Write_Program+0x238>)
  4009e4:	4c1d      	ldr	r4, [pc, #116]	; (400a5c <Write_Program+0x23c>)
  4009e6:	47a0      	blx	r4

						// Write the string to the attached chip
						write_prog_command(&boot_write_string, 1, 1);
  4009e8:	463b      	mov	r3, r7
  4009ea:	2201      	movs	r2, #1
  4009ec:	2101      	movs	r1, #1
  4009ee:	4618      	mov	r0, r3
  4009f0:	4b13      	ldr	r3, [pc, #76]	; (400a40 <Write_Program+0x220>)
  4009f2:	4798      	blx	r3
					for(uint32_t jj = 0; jj < byteCount; jj++){
  4009f4:	69fb      	ldr	r3, [r7, #28]
  4009f6:	3301      	adds	r3, #1
  4009f8:	61fb      	str	r3, [r7, #28]
  4009fa:	69fa      	ldr	r2, [r7, #28]
  4009fc:	69bb      	ldr	r3, [r7, #24]
  4009fe:	429a      	cmp	r2, r3
  400a00:	d3ce      	bcc.n	4009a0 <Write_Program+0x180>
					}
					break;
  400a02:	e003      	b.n	400a0c <Write_Program+0x1ec>
				case HEX_EOF:
					EOF_reached = 1;
  400a04:	2301      	movs	r3, #1
  400a06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					break;
  400a0a:	bf00      	nop
					// Not implemented. The address field is 0000 (not used) and the byte count is 04. The four data bytes represent the 32-bit value loaded into the EIP register of the 80386 and higher CPU.
					break;
			}
			
			// Jump to next colon
			current_character = current_character+OFFSET_DATA+2+byteCount;
  400a0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400a0e:	69bb      	ldr	r3, [r7, #24]
  400a10:	4413      	add	r3, r2
  400a12:	330b      	adds	r3, #11
  400a14:	62bb      	str	r3, [r7, #40]	; 0x28
			current_line++;
  400a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400a18:	3301      	adds	r3, #1
  400a1a:	627b      	str	r3, [r7, #36]	; 0x24
  400a1c:	e002      	b.n	400a24 <Write_Program+0x204>
			
		}
		else{
			// Otherwise increment what character I'm looking at
			current_character += 1;
  400a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400a20:	3301      	adds	r3, #1
  400a22:	62bb      	str	r3, [r7, #40]	; 0x28
	while(EOF_reached!=1){
  400a24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  400a28:	2b01      	cmp	r3, #1
  400a2a:	f47f af46 	bne.w	4008ba <Write_Program+0x9a>
		}
	}
	Reset_Target();
  400a2e:	4b0c      	ldr	r3, [pc, #48]	; (400a60 <Write_Program+0x240>)
  400a30:	4798      	blx	r3
	return 1;
  400a32:	bf00      	nop
}
  400a34:	3734      	adds	r7, #52	; 0x34
  400a36:	46bd      	mov	sp, r7
  400a38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400a3c:	00407aa4 	.word	0x00407aa4
  400a40:	00400f85 	.word	0x00400f85
  400a44:	004006e1 	.word	0x004006e1
  400a48:	00402acd 	.word	0x00402acd
  400a4c:	20000001 	.word	0x20000001
  400a50:	2000000c 	.word	0x2000000c
  400a54:	00400761 	.word	0x00400761
  400a58:	00407aa8 	.word	0x00407aa8
  400a5c:	00402ec9 	.word	0x00402ec9
  400a60:	00400bcd 	.word	0x00400bcd

00400a64 <Clear_Target>:

// Clear the target device
void Clear_Target(void){
  400a64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a68:	af00      	add	r7, sp, #0
	ioport_set_pin_level(FORCERST_PIN,LOW);
  400a6a:	2100      	movs	r1, #0
  400a6c:	2000      	movs	r0, #0
  400a6e:	4b53      	ldr	r3, [pc, #332]	; (400bbc <Clear_Target+0x158>)
  400a70:	4798      	blx	r3
	delay_ms(DURATION_CLEAR);
  400a72:	4b53      	ldr	r3, [pc, #332]	; (400bc0 <Clear_Target+0x15c>)
  400a74:	4798      	blx	r3
  400a76:	4603      	mov	r3, r0
  400a78:	4619      	mov	r1, r3
  400a7a:	f04f 0200 	mov.w	r2, #0
  400a7e:	460b      	mov	r3, r1
  400a80:	4614      	mov	r4, r2
  400a82:	18db      	adds	r3, r3, r3
  400a84:	eb44 0404 	adc.w	r4, r4, r4
  400a88:	185b      	adds	r3, r3, r1
  400a8a:	eb44 0402 	adc.w	r4, r4, r2
  400a8e:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  400a92:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  400a96:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  400a9a:	4653      	mov	r3, sl
  400a9c:	465c      	mov	r4, fp
  400a9e:	185b      	adds	r3, r3, r1
  400aa0:	eb44 0402 	adc.w	r4, r4, r2
  400aa4:	18db      	adds	r3, r3, r3
  400aa6:	eb44 0404 	adc.w	r4, r4, r4
  400aaa:	4619      	mov	r1, r3
  400aac:	4622      	mov	r2, r4
  400aae:	f243 63af 	movw	r3, #13999	; 0x36af
  400ab2:	f04f 0400 	mov.w	r4, #0
  400ab6:	eb11 0a03 	adds.w	sl, r1, r3
  400aba:	eb42 0b04 	adc.w	fp, r2, r4
  400abe:	4650      	mov	r0, sl
  400ac0:	4659      	mov	r1, fp
  400ac2:	4c40      	ldr	r4, [pc, #256]	; (400bc4 <Clear_Target+0x160>)
  400ac4:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400ac8:	f04f 0300 	mov.w	r3, #0
  400acc:	47a0      	blx	r4
  400ace:	4603      	mov	r3, r0
  400ad0:	460c      	mov	r4, r1
  400ad2:	4618      	mov	r0, r3
  400ad4:	4b3c      	ldr	r3, [pc, #240]	; (400bc8 <Clear_Target+0x164>)
  400ad6:	4798      	blx	r3
	
	ioport_set_pin_level(FORCERST_PIN,HIGH);
  400ad8:	2101      	movs	r1, #1
  400ada:	2000      	movs	r0, #0
  400adc:	4b37      	ldr	r3, [pc, #220]	; (400bbc <Clear_Target+0x158>)
  400ade:	4798      	blx	r3
	ioport_set_pin_level(MEMCLR_PIN,HIGH);
  400ae0:	2101      	movs	r1, #1
  400ae2:	2001      	movs	r0, #1
  400ae4:	4b35      	ldr	r3, [pc, #212]	; (400bbc <Clear_Target+0x158>)
  400ae6:	4798      	blx	r3
	delay_ms(DURATION_CLEAR);
  400ae8:	4b35      	ldr	r3, [pc, #212]	; (400bc0 <Clear_Target+0x15c>)
  400aea:	4798      	blx	r3
  400aec:	4603      	mov	r3, r0
  400aee:	4619      	mov	r1, r3
  400af0:	f04f 0200 	mov.w	r2, #0
  400af4:	460b      	mov	r3, r1
  400af6:	4614      	mov	r4, r2
  400af8:	18db      	adds	r3, r3, r3
  400afa:	eb44 0404 	adc.w	r4, r4, r4
  400afe:	185b      	adds	r3, r3, r1
  400b00:	eb44 0402 	adc.w	r4, r4, r2
  400b04:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  400b08:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  400b0c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  400b10:	4643      	mov	r3, r8
  400b12:	464c      	mov	r4, r9
  400b14:	185b      	adds	r3, r3, r1
  400b16:	eb44 0402 	adc.w	r4, r4, r2
  400b1a:	18db      	adds	r3, r3, r3
  400b1c:	eb44 0404 	adc.w	r4, r4, r4
  400b20:	4619      	mov	r1, r3
  400b22:	4622      	mov	r2, r4
  400b24:	f243 63af 	movw	r3, #13999	; 0x36af
  400b28:	f04f 0400 	mov.w	r4, #0
  400b2c:	eb11 0803 	adds.w	r8, r1, r3
  400b30:	eb42 0904 	adc.w	r9, r2, r4
  400b34:	4640      	mov	r0, r8
  400b36:	4649      	mov	r1, r9
  400b38:	4c22      	ldr	r4, [pc, #136]	; (400bc4 <Clear_Target+0x160>)
  400b3a:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400b3e:	f04f 0300 	mov.w	r3, #0
  400b42:	47a0      	blx	r4
  400b44:	4603      	mov	r3, r0
  400b46:	460c      	mov	r4, r1
  400b48:	4618      	mov	r0, r3
  400b4a:	4b1f      	ldr	r3, [pc, #124]	; (400bc8 <Clear_Target+0x164>)
  400b4c:	4798      	blx	r3
	
	ioport_set_pin_level(MEMCLR_PIN,LOW);
  400b4e:	2100      	movs	r1, #0
  400b50:	2001      	movs	r0, #1
  400b52:	4b1a      	ldr	r3, [pc, #104]	; (400bbc <Clear_Target+0x158>)
  400b54:	4798      	blx	r3
	delay_ms(DURATION_CLEAR);
  400b56:	4b1a      	ldr	r3, [pc, #104]	; (400bc0 <Clear_Target+0x15c>)
  400b58:	4798      	blx	r3
  400b5a:	4603      	mov	r3, r0
  400b5c:	4619      	mov	r1, r3
  400b5e:	f04f 0200 	mov.w	r2, #0
  400b62:	460b      	mov	r3, r1
  400b64:	4614      	mov	r4, r2
  400b66:	18db      	adds	r3, r3, r3
  400b68:	eb44 0404 	adc.w	r4, r4, r4
  400b6c:	185b      	adds	r3, r3, r1
  400b6e:	eb44 0402 	adc.w	r4, r4, r2
  400b72:	00e6      	lsls	r6, r4, #3
  400b74:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  400b78:	00dd      	lsls	r5, r3, #3
  400b7a:	462b      	mov	r3, r5
  400b7c:	4634      	mov	r4, r6
  400b7e:	185b      	adds	r3, r3, r1
  400b80:	eb44 0402 	adc.w	r4, r4, r2
  400b84:	18db      	adds	r3, r3, r3
  400b86:	eb44 0404 	adc.w	r4, r4, r4
  400b8a:	4619      	mov	r1, r3
  400b8c:	4622      	mov	r2, r4
  400b8e:	f243 63af 	movw	r3, #13999	; 0x36af
  400b92:	f04f 0400 	mov.w	r4, #0
  400b96:	18cd      	adds	r5, r1, r3
  400b98:	eb42 0604 	adc.w	r6, r2, r4
  400b9c:	4628      	mov	r0, r5
  400b9e:	4631      	mov	r1, r6
  400ba0:	4c08      	ldr	r4, [pc, #32]	; (400bc4 <Clear_Target+0x160>)
  400ba2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400ba6:	f04f 0300 	mov.w	r3, #0
  400baa:	47a0      	blx	r4
  400bac:	4603      	mov	r3, r0
  400bae:	460c      	mov	r4, r1
  400bb0:	4618      	mov	r0, r3
  400bb2:	4b05      	ldr	r3, [pc, #20]	; (400bc8 <Clear_Target+0x164>)
  400bb4:	4798      	blx	r3
}
  400bb6:	bf00      	nop
  400bb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400bbc:	004006f5 	.word	0x004006f5
  400bc0:	004006e1 	.word	0x004006e1
  400bc4:	00402acd 	.word	0x00402acd
  400bc8:	20000001 	.word	0x20000001

00400bcc <Reset_Target>:

// Reset the target device
void Reset_Target(void){
  400bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bce:	af00      	add	r7, sp, #0
	ioport_set_pin_level(FORCERST_PIN,LOW);
  400bd0:	2100      	movs	r1, #0
  400bd2:	2000      	movs	r0, #0
  400bd4:	4b1b      	ldr	r3, [pc, #108]	; (400c44 <Reset_Target+0x78>)
  400bd6:	4798      	blx	r3
	delay_ms(DURATION_CLEAR);
  400bd8:	4b1b      	ldr	r3, [pc, #108]	; (400c48 <Reset_Target+0x7c>)
  400bda:	4798      	blx	r3
  400bdc:	4603      	mov	r3, r0
  400bde:	4619      	mov	r1, r3
  400be0:	f04f 0200 	mov.w	r2, #0
  400be4:	460b      	mov	r3, r1
  400be6:	4614      	mov	r4, r2
  400be8:	18db      	adds	r3, r3, r3
  400bea:	eb44 0404 	adc.w	r4, r4, r4
  400bee:	185b      	adds	r3, r3, r1
  400bf0:	eb44 0402 	adc.w	r4, r4, r2
  400bf4:	00e6      	lsls	r6, r4, #3
  400bf6:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  400bfa:	00dd      	lsls	r5, r3, #3
  400bfc:	462b      	mov	r3, r5
  400bfe:	4634      	mov	r4, r6
  400c00:	185b      	adds	r3, r3, r1
  400c02:	eb44 0402 	adc.w	r4, r4, r2
  400c06:	18db      	adds	r3, r3, r3
  400c08:	eb44 0404 	adc.w	r4, r4, r4
  400c0c:	4619      	mov	r1, r3
  400c0e:	4622      	mov	r2, r4
  400c10:	f243 63af 	movw	r3, #13999	; 0x36af
  400c14:	f04f 0400 	mov.w	r4, #0
  400c18:	18cd      	adds	r5, r1, r3
  400c1a:	eb42 0604 	adc.w	r6, r2, r4
  400c1e:	4628      	mov	r0, r5
  400c20:	4631      	mov	r1, r6
  400c22:	4c0a      	ldr	r4, [pc, #40]	; (400c4c <Reset_Target+0x80>)
  400c24:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400c28:	f04f 0300 	mov.w	r3, #0
  400c2c:	47a0      	blx	r4
  400c2e:	4603      	mov	r3, r0
  400c30:	460c      	mov	r4, r1
  400c32:	4618      	mov	r0, r3
  400c34:	4b06      	ldr	r3, [pc, #24]	; (400c50 <Reset_Target+0x84>)
  400c36:	4798      	blx	r3
	ioport_set_pin_level(FORCERST_PIN,HIGH);
  400c38:	2101      	movs	r1, #1
  400c3a:	2000      	movs	r0, #0
  400c3c:	4b01      	ldr	r3, [pc, #4]	; (400c44 <Reset_Target+0x78>)
  400c3e:	4798      	blx	r3
}
  400c40:	bf00      	nop
  400c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c44:	004006f5 	.word	0x004006f5
  400c48:	004006e1 	.word	0x004006e1
  400c4c:	00402acd 	.word	0x00402acd
  400c50:	20000001 	.word	0x20000001

00400c54 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400c54:	b480      	push	{r7}
  400c56:	b083      	sub	sp, #12
  400c58:	af00      	add	r7, sp, #0
  400c5a:	4603      	mov	r3, r0
  400c5c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c5e:	4908      	ldr	r1, [pc, #32]	; (400c80 <NVIC_EnableIRQ+0x2c>)
  400c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c64:	095b      	lsrs	r3, r3, #5
  400c66:	79fa      	ldrb	r2, [r7, #7]
  400c68:	f002 021f 	and.w	r2, r2, #31
  400c6c:	2001      	movs	r0, #1
  400c6e:	fa00 f202 	lsl.w	r2, r0, r2
  400c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400c76:	bf00      	nop
  400c78:	370c      	adds	r7, #12
  400c7a:	46bd      	mov	sp, r7
  400c7c:	bc80      	pop	{r7}
  400c7e:	4770      	bx	lr
  400c80:	e000e100 	.word	0xe000e100

00400c84 <osc_get_rate>:
{
  400c84:	b480      	push	{r7}
  400c86:	b083      	sub	sp, #12
  400c88:	af00      	add	r7, sp, #0
  400c8a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c8c:	687b      	ldr	r3, [r7, #4]
  400c8e:	2b07      	cmp	r3, #7
  400c90:	d825      	bhi.n	400cde <osc_get_rate+0x5a>
  400c92:	a201      	add	r2, pc, #4	; (adr r2, 400c98 <osc_get_rate+0x14>)
  400c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c98:	00400cb9 	.word	0x00400cb9
  400c9c:	00400cbf 	.word	0x00400cbf
  400ca0:	00400cc5 	.word	0x00400cc5
  400ca4:	00400ccb 	.word	0x00400ccb
  400ca8:	00400ccf 	.word	0x00400ccf
  400cac:	00400cd3 	.word	0x00400cd3
  400cb0:	00400cd7 	.word	0x00400cd7
  400cb4:	00400cdb 	.word	0x00400cdb
		return OSC_SLCK_32K_RC_HZ;
  400cb8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400cbc:	e010      	b.n	400ce0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400cbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cc2:	e00d      	b.n	400ce0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400cc4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cc8:	e00a      	b.n	400ce0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400cca:	4b08      	ldr	r3, [pc, #32]	; (400cec <osc_get_rate+0x68>)
  400ccc:	e008      	b.n	400ce0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400cce:	4b08      	ldr	r3, [pc, #32]	; (400cf0 <osc_get_rate+0x6c>)
  400cd0:	e006      	b.n	400ce0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400cd2:	4b08      	ldr	r3, [pc, #32]	; (400cf4 <osc_get_rate+0x70>)
  400cd4:	e004      	b.n	400ce0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400cd6:	4b07      	ldr	r3, [pc, #28]	; (400cf4 <osc_get_rate+0x70>)
  400cd8:	e002      	b.n	400ce0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400cda:	4b06      	ldr	r3, [pc, #24]	; (400cf4 <osc_get_rate+0x70>)
  400cdc:	e000      	b.n	400ce0 <osc_get_rate+0x5c>
	return 0;
  400cde:	2300      	movs	r3, #0
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	370c      	adds	r7, #12
  400ce4:	46bd      	mov	sp, r7
  400ce6:	bc80      	pop	{r7}
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	003d0900 	.word	0x003d0900
  400cf0:	007a1200 	.word	0x007a1200
  400cf4:	00b71b00 	.word	0x00b71b00

00400cf8 <sysclk_get_main_hz>:
{
  400cf8:	b580      	push	{r7, lr}
  400cfa:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400cfc:	2006      	movs	r0, #6
  400cfe:	4b04      	ldr	r3, [pc, #16]	; (400d10 <sysclk_get_main_hz+0x18>)
  400d00:	4798      	blx	r3
  400d02:	4602      	mov	r2, r0
  400d04:	4613      	mov	r3, r2
  400d06:	009b      	lsls	r3, r3, #2
  400d08:	4413      	add	r3, r2
  400d0a:	009b      	lsls	r3, r3, #2
}
  400d0c:	4618      	mov	r0, r3
  400d0e:	bd80      	pop	{r7, pc}
  400d10:	00400c85 	.word	0x00400c85

00400d14 <sysclk_get_cpu_hz>:
{
  400d14:	b580      	push	{r7, lr}
  400d16:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400d18:	4b02      	ldr	r3, [pc, #8]	; (400d24 <sysclk_get_cpu_hz+0x10>)
  400d1a:	4798      	blx	r3
  400d1c:	4603      	mov	r3, r0
  400d1e:	085b      	lsrs	r3, r3, #1
}
  400d20:	4618      	mov	r0, r3
  400d22:	bd80      	pop	{r7, pc}
  400d24:	00400cf9 	.word	0x00400cf9

00400d28 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400d28:	b580      	push	{r7, lr}
  400d2a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400d2c:	4b02      	ldr	r3, [pc, #8]	; (400d38 <sysclk_get_peripheral_hz+0x10>)
  400d2e:	4798      	blx	r3
  400d30:	4603      	mov	r3, r0
  400d32:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400d34:	4618      	mov	r0, r3
  400d36:	bd80      	pop	{r7, pc}
  400d38:	00400cf9 	.word	0x00400cf9

00400d3c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400d3c:	b580      	push	{r7, lr}
  400d3e:	b082      	sub	sp, #8
  400d40:	af00      	add	r7, sp, #0
  400d42:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400d44:	6878      	ldr	r0, [r7, #4]
  400d46:	4b03      	ldr	r3, [pc, #12]	; (400d54 <sysclk_enable_peripheral_clock+0x18>)
  400d48:	4798      	blx	r3
}
  400d4a:	bf00      	nop
  400d4c:	3708      	adds	r7, #8
  400d4e:	46bd      	mov	sp, r7
  400d50:	bd80      	pop	{r7, pc}
  400d52:	bf00      	nop
  400d54:	0040226d 	.word	0x0040226d

00400d58 <ioport_set_pin_dir>:
{
  400d58:	b480      	push	{r7}
  400d5a:	b08d      	sub	sp, #52	; 0x34
  400d5c:	af00      	add	r7, sp, #0
  400d5e:	6078      	str	r0, [r7, #4]
  400d60:	460b      	mov	r3, r1
  400d62:	70fb      	strb	r3, [r7, #3]
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d68:	78fb      	ldrb	r3, [r7, #3]
  400d6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d70:	627b      	str	r3, [r7, #36]	; 0x24
  400d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d74:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400d76:	6a3b      	ldr	r3, [r7, #32]
  400d78:	095b      	lsrs	r3, r3, #5
  400d7a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d7c:	69fb      	ldr	r3, [r7, #28]
  400d7e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400d82:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400d86:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  400d88:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  400d8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400d8e:	2b01      	cmp	r3, #1
  400d90:	d109      	bne.n	400da6 <ioport_set_pin_dir+0x4e>
  400d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d94:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400d96:	697b      	ldr	r3, [r7, #20]
  400d98:	f003 031f 	and.w	r3, r3, #31
  400d9c:	2201      	movs	r2, #1
  400d9e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400da0:	69bb      	ldr	r3, [r7, #24]
  400da2:	611a      	str	r2, [r3, #16]
  400da4:	e00c      	b.n	400dc0 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  400da6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400daa:	2b00      	cmp	r3, #0
  400dac:	d108      	bne.n	400dc0 <ioport_set_pin_dir+0x68>
  400dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400db0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400db2:	693b      	ldr	r3, [r7, #16]
  400db4:	f003 031f 	and.w	r3, r3, #31
  400db8:	2201      	movs	r2, #1
  400dba:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400dbc:	69bb      	ldr	r3, [r7, #24]
  400dbe:	615a      	str	r2, [r3, #20]
  400dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400dc2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400dc4:	68fb      	ldr	r3, [r7, #12]
  400dc6:	f003 031f 	and.w	r3, r3, #31
  400dca:	2201      	movs	r2, #1
  400dcc:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400dce:	69bb      	ldr	r3, [r7, #24]
  400dd0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  400dd4:	bf00      	nop
  400dd6:	3734      	adds	r7, #52	; 0x34
  400dd8:	46bd      	mov	sp, r7
  400dda:	bc80      	pop	{r7}
  400ddc:	4770      	bx	lr

00400dde <ioport_set_pin_level>:
{
  400dde:	b480      	push	{r7}
  400de0:	b08b      	sub	sp, #44	; 0x2c
  400de2:	af00      	add	r7, sp, #0
  400de4:	6078      	str	r0, [r7, #4]
  400de6:	460b      	mov	r3, r1
  400de8:	70fb      	strb	r3, [r7, #3]
  400dea:	687b      	ldr	r3, [r7, #4]
  400dec:	627b      	str	r3, [r7, #36]	; 0x24
  400dee:	78fb      	ldrb	r3, [r7, #3]
  400df0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400df6:	61fb      	str	r3, [r7, #28]
  400df8:	69fb      	ldr	r3, [r7, #28]
  400dfa:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400dfc:	69bb      	ldr	r3, [r7, #24]
  400dfe:	095b      	lsrs	r3, r3, #5
  400e00:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e02:	697b      	ldr	r3, [r7, #20]
  400e04:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e08:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400e0c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  400e0e:	613b      	str	r3, [r7, #16]
	if (level) {
  400e10:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400e14:	2b00      	cmp	r3, #0
  400e16:	d009      	beq.n	400e2c <ioport_set_pin_level+0x4e>
  400e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e1a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400e1c:	68fb      	ldr	r3, [r7, #12]
  400e1e:	f003 031f 	and.w	r3, r3, #31
  400e22:	2201      	movs	r2, #1
  400e24:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e26:	693b      	ldr	r3, [r7, #16]
  400e28:	631a      	str	r2, [r3, #48]	; 0x30
}
  400e2a:	e008      	b.n	400e3e <ioport_set_pin_level+0x60>
  400e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e2e:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400e30:	68bb      	ldr	r3, [r7, #8]
  400e32:	f003 031f 	and.w	r3, r3, #31
  400e36:	2201      	movs	r2, #1
  400e38:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e3a:	693b      	ldr	r3, [r7, #16]
  400e3c:	635a      	str	r2, [r3, #52]	; 0x34
  400e3e:	bf00      	nop
  400e40:	372c      	adds	r7, #44	; 0x2c
  400e42:	46bd      	mov	sp, r7
  400e44:	bc80      	pop	{r7}
  400e46:	4770      	bx	lr

00400e48 <USART1_Handler>:
/*
Handler for incoming data from the prog. Should call
process incoming byte prog when a new byte arrives
*/
void PROG_USART_HANDLER(void) 
{
  400e48:	b580      	push	{r7, lr}
  400e4a:	b082      	sub	sp, #8
  400e4c:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	
	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART_PROG);
  400e4e:	480d      	ldr	r0, [pc, #52]	; (400e84 <USART1_Handler+0x3c>)
  400e50:	4b0d      	ldr	r3, [pc, #52]	; (400e88 <USART1_Handler+0x40>)
  400e52:	4798      	blx	r3
  400e54:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF) {
  400e56:	687b      	ldr	r3, [r7, #4]
  400e58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  400e5c:	2b00      	cmp	r3, #0
  400e5e:	d00c      	beq.n	400e7a <USART1_Handler+0x32>
		usart_read(BOARD_USART_PROG, &received_byte_prog);
  400e60:	490a      	ldr	r1, [pc, #40]	; (400e8c <USART1_Handler+0x44>)
  400e62:	4808      	ldr	r0, [pc, #32]	; (400e84 <USART1_Handler+0x3c>)
  400e64:	4b0a      	ldr	r3, [pc, #40]	; (400e90 <USART1_Handler+0x48>)
  400e66:	4798      	blx	r3
		new_rx_prog = true;
  400e68:	4b0a      	ldr	r3, [pc, #40]	; (400e94 <USART1_Handler+0x4c>)
  400e6a:	2201      	movs	r2, #1
  400e6c:	701a      	strb	r2, [r3, #0]
		process_incoming_byte_prog((uint8_t)received_byte_prog);
  400e6e:	4b07      	ldr	r3, [pc, #28]	; (400e8c <USART1_Handler+0x44>)
  400e70:	681b      	ldr	r3, [r3, #0]
  400e72:	b2db      	uxtb	r3, r3
  400e74:	4618      	mov	r0, r3
  400e76:	4b08      	ldr	r3, [pc, #32]	; (400e98 <USART1_Handler+0x50>)
  400e78:	4798      	blx	r3
	}
}
  400e7a:	bf00      	nop
  400e7c:	3708      	adds	r7, #8
  400e7e:	46bd      	mov	sp, r7
  400e80:	bd80      	pop	{r7, pc}
  400e82:	bf00      	nop
  400e84:	40028000 	.word	0x40028000
  400e88:	0040051d 	.word	0x0040051d
  400e8c:	20006c00 	.word	0x20006c00
  400e90:	004005e1 	.word	0x004005e1
  400e94:	20006c04 	.word	0x20006c04
  400e98:	00400e9d 	.word	0x00400e9d

00400e9c <process_incoming_byte_prog>:

/*
Stores every incoming byte (in byte) from the AMW136 in a buffer.
*/
void process_incoming_byte_prog(uint8_t in_byte) 
{
  400e9c:	b480      	push	{r7}
  400e9e:	b083      	sub	sp, #12
  400ea0:	af00      	add	r7, sp, #0
  400ea2:	4603      	mov	r3, r0
  400ea4:	71fb      	strb	r3, [r7, #7]

	// Successful message if see '>'
	/*if(in_byte=='>'){
		receivedMessage_prog = PROG_SEND_SUCCESS;
	}	*/
	receivedMessage_prog = in_byte;
  400ea6:	79fb      	ldrb	r3, [r7, #7]
  400ea8:	4a03      	ldr	r2, [pc, #12]	; (400eb8 <process_incoming_byte_prog+0x1c>)
  400eaa:	6013      	str	r3, [r2, #0]
}
  400eac:	bf00      	nop
  400eae:	370c      	adds	r7, #12
  400eb0:	46bd      	mov	sp, r7
  400eb2:	bc80      	pop	{r7}
  400eb4:	4770      	bx	lr
  400eb6:	bf00      	nop
  400eb8:	20006c08 	.word	0x20006c08

00400ebc <configure_usart_prog>:

/*
Configuration of USART port used to communicate with the AMW136.
*/
void configure_usart_prog(void) 
{
  400ebc:	b5b0      	push	{r4, r5, r7, lr}
  400ebe:	b086      	sub	sp, #24
  400ec0:	af00      	add	r7, sp, #0
	
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  400ec2:	4b22      	ldr	r3, [pc, #136]	; (400f4c <configure_usart_prog+0x90>)
  400ec4:	463c      	mov	r4, r7
  400ec6:	461d      	mov	r5, r3
  400ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400ecc:	e895 0003 	ldmia.w	r5, {r0, r1}
  400ed0:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  400ed4:	4b1e      	ldr	r3, [pc, #120]	; (400f50 <configure_usart_prog+0x94>)
  400ed6:	4798      	blx	r3
  400ed8:	4602      	mov	r2, r0
  400eda:	4b1e      	ldr	r3, [pc, #120]	; (400f54 <configure_usart_prog+0x98>)
  400edc:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART_PROG);
  400ede:	200f      	movs	r0, #15
  400ee0:	4b1d      	ldr	r3, [pc, #116]	; (400f58 <configure_usart_prog+0x9c>)
  400ee2:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(BOARD_USART_PROG, &usart_console_settings, ul_sysclk);
  400ee4:	4b1b      	ldr	r3, [pc, #108]	; (400f54 <configure_usart_prog+0x98>)
  400ee6:	681a      	ldr	r2, [r3, #0]
  400ee8:	463b      	mov	r3, r7
  400eea:	4619      	mov	r1, r3
  400eec:	481b      	ldr	r0, [pc, #108]	; (400f5c <configure_usart_prog+0xa0>)
  400eee:	4b1c      	ldr	r3, [pc, #112]	; (400f60 <configure_usart_prog+0xa4>)
  400ef0:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART_PROG, ALL_INTERRUPT_MASK);
  400ef2:	f04f 31ff 	mov.w	r1, #4294967295
  400ef6:	4819      	ldr	r0, [pc, #100]	; (400f5c <configure_usart_prog+0xa0>)
  400ef8:	4b1a      	ldr	r3, [pc, #104]	; (400f64 <configure_usart_prog+0xa8>)
  400efa:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART_PROG);
  400efc:	4817      	ldr	r0, [pc, #92]	; (400f5c <configure_usart_prog+0xa0>)
  400efe:	4b1a      	ldr	r3, [pc, #104]	; (400f68 <configure_usart_prog+0xac>)
  400f00:	4798      	blx	r3
	usart_enable_rx(BOARD_USART_PROG);
  400f02:	4816      	ldr	r0, [pc, #88]	; (400f5c <configure_usart_prog+0xa0>)
  400f04:	4b19      	ldr	r3, [pc, #100]	; (400f6c <configure_usart_prog+0xb0>)
  400f06:	4798      	blx	r3

	usart_enable_interrupt(BOARD_USART_PROG, US_IER_RXRDY);
  400f08:	2101      	movs	r1, #1
  400f0a:	4814      	ldr	r0, [pc, #80]	; (400f5c <configure_usart_prog+0xa0>)
  400f0c:	4b18      	ldr	r3, [pc, #96]	; (400f70 <configure_usart_prog+0xb4>)
  400f0e:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn_PROG);
  400f10:	200f      	movs	r0, #15
  400f12:	4b18      	ldr	r3, [pc, #96]	; (400f74 <configure_usart_prog+0xb8>)
  400f14:	4798      	blx	r3

	// Configure the RX / TX pins
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400f16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f1a:	2015      	movs	r0, #21
  400f1c:	4b16      	ldr	r3, [pc, #88]	; (400f78 <configure_usart_prog+0xbc>)
  400f1e:	4798      	blx	r3
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400f20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f24:	2016      	movs	r0, #22
  400f26:	4b14      	ldr	r3, [pc, #80]	; (400f78 <configure_usart_prog+0xbc>)
  400f28:	4798      	blx	r3

	/* Configure USART CTS pin */
	//gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
	ioport_set_pin_dir(PIN_USART1_CTS_IDX,IOPORT_DIR_OUTPUT);
  400f2a:	2101      	movs	r1, #1
  400f2c:	2019      	movs	r0, #25
  400f2e:	4b13      	ldr	r3, [pc, #76]	; (400f7c <configure_usart_prog+0xc0>)
  400f30:	4798      	blx	r3
	ioport_set_pin_level(PIN_USART1_CTS_IDX,false);
  400f32:	2100      	movs	r1, #0
  400f34:	2019      	movs	r0, #25
  400f36:	4b12      	ldr	r3, [pc, #72]	; (400f80 <configure_usart_prog+0xc4>)
  400f38:	4798      	blx	r3
	/* Configure USART RTS pin */
	gpio_configure_pin(PIN_USART1_RTS_IDX, PIN_USART1_RTS_FLAGS);
  400f3a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f3e:	2018      	movs	r0, #24
  400f40:	4b0d      	ldr	r3, [pc, #52]	; (400f78 <configure_usart_prog+0xbc>)
  400f42:	4798      	blx	r3

}
  400f44:	bf00      	nop
  400f46:	3718      	adds	r7, #24
  400f48:	46bd      	mov	sp, r7
  400f4a:	bdb0      	pop	{r4, r5, r7, pc}
  400f4c:	00407ab4 	.word	0x00407ab4
  400f50:	00400d29 	.word	0x00400d29
  400f54:	20006c0c 	.word	0x20006c0c
  400f58:	00400d3d 	.word	0x00400d3d
  400f5c:	40028000 	.word	0x40028000
  400f60:	00400449 	.word	0x00400449
  400f64:	00400503 	.word	0x00400503
  400f68:	00400489 	.word	0x00400489
  400f6c:	004004b9 	.word	0x004004b9
  400f70:	004004e9 	.word	0x004004e9
  400f74:	00400c55 	.word	0x00400c55
  400f78:	00401e4d 	.word	0x00401e4d
  400f7c:	00400d59 	.word	0x00400d59
  400f80:	00400ddf 	.word	0x00400ddf

00400f84 <write_prog_command>:
Writes a command (comm) and waits either for an acknowledgment
or a timeout. The timeout can be created by setting the global variable counts
to zero, which will automatically increment every second, and waiting while counts < cnt.
*/
void write_prog_command(char* comm, uint8_t cnt, uint32_t ensureSentCommand) 
{
  400f84:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  400f88:	b086      	sub	sp, #24
  400f8a:	af00      	add	r7, sp, #0
  400f8c:	60f8      	str	r0, [r7, #12]
  400f8e:	460b      	mov	r3, r1
  400f90:	607a      	str	r2, [r7, #4]
  400f92:	72fb      	strb	r3, [r7, #11]
	//counts = 0;

	//uint8_t checkSend = PROG_SEND_FAIL;

	usart_write_line(BOARD_USART_PROG, comm);
  400f94:	68f9      	ldr	r1, [r7, #12]
  400f96:	481a      	ldr	r0, [pc, #104]	; (401000 <write_prog_command+0x7c>)
  400f98:	4b1a      	ldr	r3, [pc, #104]	; (401004 <write_prog_command+0x80>)
  400f9a:	4798      	blx	r3
	receivedMessage_prog = NO_MESSAGE;
  400f9c:	4b1a      	ldr	r3, [pc, #104]	; (401008 <write_prog_command+0x84>)
  400f9e:	2200      	movs	r2, #0
  400fa0:	601a      	str	r2, [r3, #0]

	// Latch to bypass check
	if(ensureSentCommand == 0){
  400fa2:	687b      	ldr	r3, [r7, #4]
  400fa4:	2b00      	cmp	r3, #0
  400fa6:	d108      	bne.n	400fba <write_prog_command+0x36>
		receivedMessage_prog = '>';
  400fa8:	4b17      	ldr	r3, [pc, #92]	; (401008 <write_prog_command+0x84>)
  400faa:	223e      	movs	r2, #62	; 0x3e
  400fac:	601a      	str	r2, [r3, #0]
	}

	while(receivedMessage_prog!='>'){//(counts<cnt)&&(receivedMessage_prog==NO_MESSAGE)){
  400fae:	e004      	b.n	400fba <write_prog_command+0x36>
		// Do nothing
		int dv = 0;
  400fb0:	2300      	movs	r3, #0
  400fb2:	617b      	str	r3, [r7, #20]
		dv++;
  400fb4:	697b      	ldr	r3, [r7, #20]
  400fb6:	3301      	adds	r3, #1
  400fb8:	617b      	str	r3, [r7, #20]
	while(receivedMessage_prog!='>'){//(counts<cnt)&&(receivedMessage_prog==NO_MESSAGE)){
  400fba:	4b13      	ldr	r3, [pc, #76]	; (401008 <write_prog_command+0x84>)
  400fbc:	681b      	ldr	r3, [r3, #0]
  400fbe:	2b3e      	cmp	r3, #62	; 0x3e
  400fc0:	d1f6      	bne.n	400fb0 <write_prog_command+0x2c>
	}
	delay_ms(1);
  400fc2:	4b12      	ldr	r3, [pc, #72]	; (40100c <write_prog_command+0x88>)
  400fc4:	4798      	blx	r3
  400fc6:	4603      	mov	r3, r0
  400fc8:	f04f 0400 	mov.w	r4, #0
  400fcc:	f243 61af 	movw	r1, #13999	; 0x36af
  400fd0:	f04f 0200 	mov.w	r2, #0
  400fd4:	eb13 0b01 	adds.w	fp, r3, r1
  400fd8:	eb44 0c02 	adc.w	ip, r4, r2
  400fdc:	4658      	mov	r0, fp
  400fde:	4661      	mov	r1, ip
  400fe0:	4c0b      	ldr	r4, [pc, #44]	; (401010 <write_prog_command+0x8c>)
  400fe2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400fe6:	f04f 0300 	mov.w	r3, #0
  400fea:	47a0      	blx	r4
  400fec:	4603      	mov	r3, r0
  400fee:	460c      	mov	r4, r1
  400ff0:	4618      	mov	r0, r3
  400ff2:	4b08      	ldr	r3, [pc, #32]	; (401014 <write_prog_command+0x90>)
  400ff4:	4798      	blx	r3
	//usart_write_line(BOARD_USART_PROG, "string to write\r\n");
	
	
	//delay_ms(1);

}
  400ff6:	bf00      	nop
  400ff8:	3718      	adds	r7, #24
  400ffa:	46bd      	mov	sp, r7
  400ffc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
  401000:	40028000 	.word	0x40028000
  401004:	004005b1 	.word	0x004005b1
  401008:	20006c08 	.word	0x20006c08
  40100c:	00400d15 	.word	0x00400d15
  401010:	00402acd 	.word	0x00402acd
  401014:	20000001 	.word	0x20000001

00401018 <NVIC_EnableIRQ>:
{
  401018:	b480      	push	{r7}
  40101a:	b083      	sub	sp, #12
  40101c:	af00      	add	r7, sp, #0
  40101e:	4603      	mov	r3, r0
  401020:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401022:	4908      	ldr	r1, [pc, #32]	; (401044 <NVIC_EnableIRQ+0x2c>)
  401024:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401028:	095b      	lsrs	r3, r3, #5
  40102a:	79fa      	ldrb	r2, [r7, #7]
  40102c:	f002 021f 	and.w	r2, r2, #31
  401030:	2001      	movs	r0, #1
  401032:	fa00 f202 	lsl.w	r2, r0, r2
  401036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40103a:	bf00      	nop
  40103c:	370c      	adds	r7, #12
  40103e:	46bd      	mov	sp, r7
  401040:	bc80      	pop	{r7}
  401042:	4770      	bx	lr
  401044:	e000e100 	.word	0xe000e100

00401048 <osc_get_rate>:
{
  401048:	b480      	push	{r7}
  40104a:	b083      	sub	sp, #12
  40104c:	af00      	add	r7, sp, #0
  40104e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401050:	687b      	ldr	r3, [r7, #4]
  401052:	2b07      	cmp	r3, #7
  401054:	d825      	bhi.n	4010a2 <osc_get_rate+0x5a>
  401056:	a201      	add	r2, pc, #4	; (adr r2, 40105c <osc_get_rate+0x14>)
  401058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40105c:	0040107d 	.word	0x0040107d
  401060:	00401083 	.word	0x00401083
  401064:	00401089 	.word	0x00401089
  401068:	0040108f 	.word	0x0040108f
  40106c:	00401093 	.word	0x00401093
  401070:	00401097 	.word	0x00401097
  401074:	0040109b 	.word	0x0040109b
  401078:	0040109f 	.word	0x0040109f
		return OSC_SLCK_32K_RC_HZ;
  40107c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401080:	e010      	b.n	4010a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401086:	e00d      	b.n	4010a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401088:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40108c:	e00a      	b.n	4010a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40108e:	4b08      	ldr	r3, [pc, #32]	; (4010b0 <osc_get_rate+0x68>)
  401090:	e008      	b.n	4010a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401092:	4b08      	ldr	r3, [pc, #32]	; (4010b4 <osc_get_rate+0x6c>)
  401094:	e006      	b.n	4010a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401096:	4b08      	ldr	r3, [pc, #32]	; (4010b8 <osc_get_rate+0x70>)
  401098:	e004      	b.n	4010a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40109a:	4b07      	ldr	r3, [pc, #28]	; (4010b8 <osc_get_rate+0x70>)
  40109c:	e002      	b.n	4010a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40109e:	4b06      	ldr	r3, [pc, #24]	; (4010b8 <osc_get_rate+0x70>)
  4010a0:	e000      	b.n	4010a4 <osc_get_rate+0x5c>
	return 0;
  4010a2:	2300      	movs	r3, #0
}
  4010a4:	4618      	mov	r0, r3
  4010a6:	370c      	adds	r7, #12
  4010a8:	46bd      	mov	sp, r7
  4010aa:	bc80      	pop	{r7}
  4010ac:	4770      	bx	lr
  4010ae:	bf00      	nop
  4010b0:	003d0900 	.word	0x003d0900
  4010b4:	007a1200 	.word	0x007a1200
  4010b8:	00b71b00 	.word	0x00b71b00

004010bc <sysclk_get_main_hz>:
{
  4010bc:	b580      	push	{r7, lr}
  4010be:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4010c0:	2006      	movs	r0, #6
  4010c2:	4b04      	ldr	r3, [pc, #16]	; (4010d4 <sysclk_get_main_hz+0x18>)
  4010c4:	4798      	blx	r3
  4010c6:	4602      	mov	r2, r0
  4010c8:	4613      	mov	r3, r2
  4010ca:	009b      	lsls	r3, r3, #2
  4010cc:	4413      	add	r3, r2
  4010ce:	009b      	lsls	r3, r3, #2
}
  4010d0:	4618      	mov	r0, r3
  4010d2:	bd80      	pop	{r7, pc}
  4010d4:	00401049 	.word	0x00401049

004010d8 <sysclk_get_cpu_hz>:
{
  4010d8:	b580      	push	{r7, lr}
  4010da:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4010dc:	4b02      	ldr	r3, [pc, #8]	; (4010e8 <sysclk_get_cpu_hz+0x10>)
  4010de:	4798      	blx	r3
  4010e0:	4603      	mov	r3, r0
  4010e2:	085b      	lsrs	r3, r3, #1
}
  4010e4:	4618      	mov	r0, r3
  4010e6:	bd80      	pop	{r7, pc}
  4010e8:	004010bd 	.word	0x004010bd

004010ec <TC0_Handler>:

#include "timer_interface.h"
volatile uint8_t counts;

void TC0_Handler(void)
{
  4010ec:	b580      	push	{r7, lr}
  4010ee:	b082      	sub	sp, #8
  4010f0:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  4010f2:	2100      	movs	r1, #0
  4010f4:	4809      	ldr	r0, [pc, #36]	; (40111c <TC0_Handler+0x30>)
  4010f6:	4b0a      	ldr	r3, [pc, #40]	; (401120 <TC0_Handler+0x34>)
  4010f8:	4798      	blx	r3
  4010fa:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4010fc:	687b      	ldr	r3, [r7, #4]
  4010fe:	f003 0310 	and.w	r3, r3, #16
  401102:	2b00      	cmp	r3, #0
  401104:	d006      	beq.n	401114 <TC0_Handler+0x28>
		counts++;
  401106:	4b07      	ldr	r3, [pc, #28]	; (401124 <TC0_Handler+0x38>)
  401108:	781b      	ldrb	r3, [r3, #0]
  40110a:	b2db      	uxtb	r3, r3
  40110c:	3301      	adds	r3, #1
  40110e:	b2da      	uxtb	r2, r3
  401110:	4b04      	ldr	r3, [pc, #16]	; (401124 <TC0_Handler+0x38>)
  401112:	701a      	strb	r2, [r3, #0]
	}
}
  401114:	bf00      	nop
  401116:	3708      	adds	r7, #8
  401118:	46bd      	mov	sp, r7
  40111a:	bd80      	pop	{r7, pc}
  40111c:	40010000 	.word	0x40010000
  401120:	0040238f 	.word	0x0040238f
  401124:	20006c1c 	.word	0x20006c1c

00401128 <configure_tc>:

void configure_tc(void)
{
  401128:	b590      	push	{r4, r7, lr}
  40112a:	b087      	sub	sp, #28
  40112c:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  40112e:	4b18      	ldr	r3, [pc, #96]	; (401190 <configure_tc+0x68>)
  401130:	4798      	blx	r3
  401132:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  401134:	2017      	movs	r0, #23
  401136:	4b17      	ldr	r3, [pc, #92]	; (401194 <configure_tc+0x6c>)
  401138:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40113a:	1d39      	adds	r1, r7, #4
  40113c:	f107 0208 	add.w	r2, r7, #8
  401140:	68fb      	ldr	r3, [r7, #12]
  401142:	9300      	str	r3, [sp, #0]
  401144:	460b      	mov	r3, r1
  401146:	68f9      	ldr	r1, [r7, #12]
  401148:	2001      	movs	r0, #1
  40114a:	4c13      	ldr	r4, [pc, #76]	; (401198 <configure_tc+0x70>)
  40114c:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  40114e:	687b      	ldr	r3, [r7, #4]
  401150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401154:	461a      	mov	r2, r3
  401156:	2100      	movs	r1, #0
  401158:	4810      	ldr	r0, [pc, #64]	; (40119c <configure_tc+0x74>)
  40115a:	4b11      	ldr	r3, [pc, #68]	; (4011a0 <configure_tc+0x78>)
  40115c:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  40115e:	68bb      	ldr	r3, [r7, #8]
  401160:	68fa      	ldr	r2, [r7, #12]
  401162:	fbb2 f3f3 	udiv	r3, r2, r3
  401166:	461a      	mov	r2, r3
  401168:	2100      	movs	r1, #0
  40116a:	480c      	ldr	r0, [pc, #48]	; (40119c <configure_tc+0x74>)
  40116c:	4b0d      	ldr	r3, [pc, #52]	; (4011a4 <configure_tc+0x7c>)
  40116e:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  401170:	2017      	movs	r0, #23
  401172:	4b0d      	ldr	r3, [pc, #52]	; (4011a8 <configure_tc+0x80>)
  401174:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401176:	2210      	movs	r2, #16
  401178:	2100      	movs	r1, #0
  40117a:	4808      	ldr	r0, [pc, #32]	; (40119c <configure_tc+0x74>)
  40117c:	4b0b      	ldr	r3, [pc, #44]	; (4011ac <configure_tc+0x84>)
  40117e:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  401180:	2100      	movs	r1, #0
  401182:	4806      	ldr	r0, [pc, #24]	; (40119c <configure_tc+0x74>)
  401184:	4b0a      	ldr	r3, [pc, #40]	; (4011b0 <configure_tc+0x88>)
  401186:	4798      	blx	r3
  401188:	bf00      	nop
  40118a:	3714      	adds	r7, #20
  40118c:	46bd      	mov	sp, r7
  40118e:	bd90      	pop	{r4, r7, pc}
  401190:	004010d9 	.word	0x004010d9
  401194:	0040226d 	.word	0x0040226d
  401198:	004023b1 	.word	0x004023b1
  40119c:	40010000 	.word	0x40010000
  4011a0:	004022ed 	.word	0x004022ed
  4011a4:	00402345 	.word	0x00402345
  4011a8:	00401019 	.word	0x00401019
  4011ac:	00402369 	.word	0x00402369
  4011b0:	00402325 	.word	0x00402325

004011b4 <NVIC_EnableIRQ>:
{
  4011b4:	b480      	push	{r7}
  4011b6:	b083      	sub	sp, #12
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	4603      	mov	r3, r0
  4011bc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4011be:	4908      	ldr	r1, [pc, #32]	; (4011e0 <NVIC_EnableIRQ+0x2c>)
  4011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4011c4:	095b      	lsrs	r3, r3, #5
  4011c6:	79fa      	ldrb	r2, [r7, #7]
  4011c8:	f002 021f 	and.w	r2, r2, #31
  4011cc:	2001      	movs	r0, #1
  4011ce:	fa00 f202 	lsl.w	r2, r0, r2
  4011d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4011d6:	bf00      	nop
  4011d8:	370c      	adds	r7, #12
  4011da:	46bd      	mov	sp, r7
  4011dc:	bc80      	pop	{r7}
  4011de:	4770      	bx	lr
  4011e0:	e000e100 	.word	0xe000e100

004011e4 <osc_get_rate>:
{
  4011e4:	b480      	push	{r7}
  4011e6:	b083      	sub	sp, #12
  4011e8:	af00      	add	r7, sp, #0
  4011ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4011ec:	687b      	ldr	r3, [r7, #4]
  4011ee:	2b07      	cmp	r3, #7
  4011f0:	d825      	bhi.n	40123e <osc_get_rate+0x5a>
  4011f2:	a201      	add	r2, pc, #4	; (adr r2, 4011f8 <osc_get_rate+0x14>)
  4011f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4011f8:	00401219 	.word	0x00401219
  4011fc:	0040121f 	.word	0x0040121f
  401200:	00401225 	.word	0x00401225
  401204:	0040122b 	.word	0x0040122b
  401208:	0040122f 	.word	0x0040122f
  40120c:	00401233 	.word	0x00401233
  401210:	00401237 	.word	0x00401237
  401214:	0040123b 	.word	0x0040123b
		return OSC_SLCK_32K_RC_HZ;
  401218:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40121c:	e010      	b.n	401240 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40121e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401222:	e00d      	b.n	401240 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401224:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401228:	e00a      	b.n	401240 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40122a:	4b08      	ldr	r3, [pc, #32]	; (40124c <osc_get_rate+0x68>)
  40122c:	e008      	b.n	401240 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40122e:	4b08      	ldr	r3, [pc, #32]	; (401250 <osc_get_rate+0x6c>)
  401230:	e006      	b.n	401240 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401232:	4b08      	ldr	r3, [pc, #32]	; (401254 <osc_get_rate+0x70>)
  401234:	e004      	b.n	401240 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401236:	4b07      	ldr	r3, [pc, #28]	; (401254 <osc_get_rate+0x70>)
  401238:	e002      	b.n	401240 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40123a:	4b06      	ldr	r3, [pc, #24]	; (401254 <osc_get_rate+0x70>)
  40123c:	e000      	b.n	401240 <osc_get_rate+0x5c>
	return 0;
  40123e:	2300      	movs	r3, #0
}
  401240:	4618      	mov	r0, r3
  401242:	370c      	adds	r7, #12
  401244:	46bd      	mov	sp, r7
  401246:	bc80      	pop	{r7}
  401248:	4770      	bx	lr
  40124a:	bf00      	nop
  40124c:	003d0900 	.word	0x003d0900
  401250:	007a1200 	.word	0x007a1200
  401254:	00b71b00 	.word	0x00b71b00

00401258 <sysclk_get_main_hz>:
{
  401258:	b580      	push	{r7, lr}
  40125a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40125c:	2006      	movs	r0, #6
  40125e:	4b04      	ldr	r3, [pc, #16]	; (401270 <sysclk_get_main_hz+0x18>)
  401260:	4798      	blx	r3
  401262:	4602      	mov	r2, r0
  401264:	4613      	mov	r3, r2
  401266:	009b      	lsls	r3, r3, #2
  401268:	4413      	add	r3, r2
  40126a:	009b      	lsls	r3, r3, #2
}
  40126c:	4618      	mov	r0, r3
  40126e:	bd80      	pop	{r7, pc}
  401270:	004011e5 	.word	0x004011e5

00401274 <sysclk_get_cpu_hz>:
{
  401274:	b580      	push	{r7, lr}
  401276:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401278:	4b02      	ldr	r3, [pc, #8]	; (401284 <sysclk_get_cpu_hz+0x10>)
  40127a:	4798      	blx	r3
  40127c:	4603      	mov	r3, r0
  40127e:	085b      	lsrs	r3, r3, #1
}
  401280:	4618      	mov	r0, r3
  401282:	bd80      	pop	{r7, pc}
  401284:	00401259 	.word	0x00401259

00401288 <sysclk_get_peripheral_hz>:
{
  401288:	b580      	push	{r7, lr}
  40128a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40128c:	4b02      	ldr	r3, [pc, #8]	; (401298 <sysclk_get_peripheral_hz+0x10>)
  40128e:	4798      	blx	r3
  401290:	4603      	mov	r3, r0
  401292:	085b      	lsrs	r3, r3, #1
}
  401294:	4618      	mov	r0, r3
  401296:	bd80      	pop	{r7, pc}
  401298:	00401259 	.word	0x00401259

0040129c <sysclk_enable_peripheral_clock>:
{
  40129c:	b580      	push	{r7, lr}
  40129e:	b082      	sub	sp, #8
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4012a4:	6878      	ldr	r0, [r7, #4]
  4012a6:	4b03      	ldr	r3, [pc, #12]	; (4012b4 <sysclk_enable_peripheral_clock+0x18>)
  4012a8:	4798      	blx	r3
}
  4012aa:	bf00      	nop
  4012ac:	3708      	adds	r7, #8
  4012ae:	46bd      	mov	sp, r7
  4012b0:	bd80      	pop	{r7, pc}
  4012b2:	bf00      	nop
  4012b4:	0040226d 	.word	0x0040226d

004012b8 <ioport_set_pin_dir>:
{
  4012b8:	b480      	push	{r7}
  4012ba:	b08d      	sub	sp, #52	; 0x34
  4012bc:	af00      	add	r7, sp, #0
  4012be:	6078      	str	r0, [r7, #4]
  4012c0:	460b      	mov	r3, r1
  4012c2:	70fb      	strb	r3, [r7, #3]
  4012c4:	687b      	ldr	r3, [r7, #4]
  4012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4012c8:	78fb      	ldrb	r3, [r7, #3]
  4012ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4012ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012d0:	627b      	str	r3, [r7, #36]	; 0x24
  4012d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4012d4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4012d6:	6a3b      	ldr	r3, [r7, #32]
  4012d8:	095b      	lsrs	r3, r3, #5
  4012da:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4012dc:	69fb      	ldr	r3, [r7, #28]
  4012de:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4012e2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4012e6:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  4012e8:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  4012ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4012ee:	2b01      	cmp	r3, #1
  4012f0:	d109      	bne.n	401306 <ioport_set_pin_dir+0x4e>
  4012f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012f4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4012f6:	697b      	ldr	r3, [r7, #20]
  4012f8:	f003 031f 	and.w	r3, r3, #31
  4012fc:	2201      	movs	r2, #1
  4012fe:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401300:	69bb      	ldr	r3, [r7, #24]
  401302:	611a      	str	r2, [r3, #16]
  401304:	e00c      	b.n	401320 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  401306:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40130a:	2b00      	cmp	r3, #0
  40130c:	d108      	bne.n	401320 <ioport_set_pin_dir+0x68>
  40130e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401310:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401312:	693b      	ldr	r3, [r7, #16]
  401314:	f003 031f 	and.w	r3, r3, #31
  401318:	2201      	movs	r2, #1
  40131a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40131c:	69bb      	ldr	r3, [r7, #24]
  40131e:	615a      	str	r2, [r3, #20]
  401320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401322:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401324:	68fb      	ldr	r3, [r7, #12]
  401326:	f003 031f 	and.w	r3, r3, #31
  40132a:	2201      	movs	r2, #1
  40132c:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40132e:	69bb      	ldr	r3, [r7, #24]
  401330:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401334:	bf00      	nop
  401336:	3734      	adds	r7, #52	; 0x34
  401338:	46bd      	mov	sp, r7
  40133a:	bc80      	pop	{r7}
  40133c:	4770      	bx	lr

0040133e <ioport_set_pin_level>:
{
  40133e:	b480      	push	{r7}
  401340:	b08b      	sub	sp, #44	; 0x2c
  401342:	af00      	add	r7, sp, #0
  401344:	6078      	str	r0, [r7, #4]
  401346:	460b      	mov	r3, r1
  401348:	70fb      	strb	r3, [r7, #3]
  40134a:	687b      	ldr	r3, [r7, #4]
  40134c:	627b      	str	r3, [r7, #36]	; 0x24
  40134e:	78fb      	ldrb	r3, [r7, #3]
  401350:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401356:	61fb      	str	r3, [r7, #28]
  401358:	69fb      	ldr	r3, [r7, #28]
  40135a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40135c:	69bb      	ldr	r3, [r7, #24]
  40135e:	095b      	lsrs	r3, r3, #5
  401360:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401362:	697b      	ldr	r3, [r7, #20]
  401364:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401368:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40136c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  40136e:	613b      	str	r3, [r7, #16]
	if (level) {
  401370:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401374:	2b00      	cmp	r3, #0
  401376:	d009      	beq.n	40138c <ioport_set_pin_level+0x4e>
  401378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40137a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40137c:	68fb      	ldr	r3, [r7, #12]
  40137e:	f003 031f 	and.w	r3, r3, #31
  401382:	2201      	movs	r2, #1
  401384:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401386:	693b      	ldr	r3, [r7, #16]
  401388:	631a      	str	r2, [r3, #48]	; 0x30
}
  40138a:	e008      	b.n	40139e <ioport_set_pin_level+0x60>
  40138c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40138e:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401390:	68bb      	ldr	r3, [r7, #8]
  401392:	f003 031f 	and.w	r3, r3, #31
  401396:	2201      	movs	r2, #1
  401398:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40139a:	693b      	ldr	r3, [r7, #16]
  40139c:	635a      	str	r2, [r3, #52]	; 0x34
  40139e:	bf00      	nop
  4013a0:	372c      	adds	r7, #44	; 0x2c
  4013a2:	46bd      	mov	sp, r7
  4013a4:	bc80      	pop	{r7}
  4013a6:	4770      	bx	lr

004013a8 <USART0_Handler>:
/*
Handler for incoming data from the WiFi. Should call
process incoming byte wifi when a new byte arrives
*/
void WIFI_USART_HANDLER(void) 
{
  4013a8:	b580      	push	{r7, lr}
  4013aa:	b082      	sub	sp, #8
  4013ac:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	
	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  4013ae:	480d      	ldr	r0, [pc, #52]	; (4013e4 <USART0_Handler+0x3c>)
  4013b0:	4b0d      	ldr	r3, [pc, #52]	; (4013e8 <USART0_Handler+0x40>)
  4013b2:	4798      	blx	r3
  4013b4:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF) {
  4013b6:	687b      	ldr	r3, [r7, #4]
  4013b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4013bc:	2b00      	cmp	r3, #0
  4013be:	d00c      	beq.n	4013da <USART0_Handler+0x32>
		usart_read(BOARD_USART, &received_byte_wifi);
  4013c0:	490a      	ldr	r1, [pc, #40]	; (4013ec <USART0_Handler+0x44>)
  4013c2:	4808      	ldr	r0, [pc, #32]	; (4013e4 <USART0_Handler+0x3c>)
  4013c4:	4b0a      	ldr	r3, [pc, #40]	; (4013f0 <USART0_Handler+0x48>)
  4013c6:	4798      	blx	r3
		new_rx_wifi = true;
  4013c8:	4b0a      	ldr	r3, [pc, #40]	; (4013f4 <USART0_Handler+0x4c>)
  4013ca:	2201      	movs	r2, #1
  4013cc:	701a      	strb	r2, [r3, #0]
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  4013ce:	4b07      	ldr	r3, [pc, #28]	; (4013ec <USART0_Handler+0x44>)
  4013d0:	681b      	ldr	r3, [r3, #0]
  4013d2:	b2db      	uxtb	r3, r3
  4013d4:	4618      	mov	r0, r3
  4013d6:	4b08      	ldr	r3, [pc, #32]	; (4013f8 <USART0_Handler+0x50>)
  4013d8:	4798      	blx	r3
	}
}
  4013da:	bf00      	nop
  4013dc:	3708      	adds	r7, #8
  4013de:	46bd      	mov	sp, r7
  4013e0:	bd80      	pop	{r7, pc}
  4013e2:	bf00      	nop
  4013e4:	40024000 	.word	0x40024000
  4013e8:	0040051d 	.word	0x0040051d
  4013ec:	20006c10 	.word	0x20006c10
  4013f0:	004005e1 	.word	0x004005e1
  4013f4:	20006c14 	.word	0x20006c14
  4013f8:	004013fd 	.word	0x004013fd

004013fc <process_incoming_byte_wifi>:

/*
Stores every incoming byte (in byte) from the AMW136 in a buffer.
*/
void process_incoming_byte_wifi(uint8_t in_byte) 
{
  4013fc:	b480      	push	{r7}
  4013fe:	b083      	sub	sp, #12
  401400:	af00      	add	r7, sp, #0
  401402:	4603      	mov	r3, r0
  401404:	71fb      	strb	r3, [r7, #7]
	buffer_wifi[input_pos_wifi] = in_byte;
  401406:	4b07      	ldr	r3, [pc, #28]	; (401424 <process_incoming_byte_wifi+0x28>)
  401408:	681b      	ldr	r3, [r3, #0]
  40140a:	4907      	ldr	r1, [pc, #28]	; (401428 <process_incoming_byte_wifi+0x2c>)
  40140c:	79fa      	ldrb	r2, [r7, #7]
  40140e:	54ca      	strb	r2, [r1, r3]
	input_pos_wifi++;
  401410:	4b04      	ldr	r3, [pc, #16]	; (401424 <process_incoming_byte_wifi+0x28>)
  401412:	681b      	ldr	r3, [r3, #0]
  401414:	3301      	adds	r3, #1
  401416:	4a03      	ldr	r2, [pc, #12]	; (401424 <process_incoming_byte_wifi+0x28>)
  401418:	6013      	str	r3, [r2, #0]
}
  40141a:	bf00      	nop
  40141c:	370c      	adds	r7, #12
  40141e:	46bd      	mov	sp, r7
  401420:	bc80      	pop	{r7}
  401422:	4770      	bx	lr
  401424:	20006c18 	.word	0x20006c18
  401428:	20006c94 	.word	0x20006c94

0040142c <wifi_command_response_handler>:
/*
Handler for command complete rising-edge interrupt from AMW136.
When this is triggered, it is time to process the response of the AMW136.
*/
void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask) 
{
  40142c:	b580      	push	{r7, lr}
  40142e:	b084      	sub	sp, #16
  401430:	af00      	add	r7, sp, #0
  401432:	6078      	str	r0, [r7, #4]
  401434:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	process_data_wifi();
  401436:	4b0c      	ldr	r3, [pc, #48]	; (401468 <wifi_command_response_handler+0x3c>)
  401438:	4798      	blx	r3
	
	// reset the buffer
	input_pos_wifi = 0;
  40143a:	4b0c      	ldr	r3, [pc, #48]	; (40146c <wifi_command_response_handler+0x40>)
  40143c:	2200      	movs	r2, #0
  40143e:	601a      	str	r2, [r3, #0]
	for(uint32_t ii = 0 ;ii < MAX_INPUT_WIFI; ii++){
  401440:	2300      	movs	r3, #0
  401442:	60fb      	str	r3, [r7, #12]
  401444:	e007      	b.n	401456 <wifi_command_response_handler+0x2a>
		buffer_wifi[ii] = 0;
  401446:	4a0a      	ldr	r2, [pc, #40]	; (401470 <wifi_command_response_handler+0x44>)
  401448:	68fb      	ldr	r3, [r7, #12]
  40144a:	4413      	add	r3, r2
  40144c:	2200      	movs	r2, #0
  40144e:	701a      	strb	r2, [r3, #0]
	for(uint32_t ii = 0 ;ii < MAX_INPUT_WIFI; ii++){
  401450:	68fb      	ldr	r3, [r7, #12]
  401452:	3301      	adds	r3, #1
  401454:	60fb      	str	r3, [r7, #12]
  401456:	68fb      	ldr	r3, [r7, #12]
  401458:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  40145c:	d3f3      	bcc.n	401446 <wifi_command_response_handler+0x1a>
	}
	
}
  40145e:	bf00      	nop
  401460:	3710      	adds	r7, #16
  401462:	46bd      	mov	sp, r7
  401464:	bd80      	pop	{r7, pc}
  401466:	bf00      	nop
  401468:	00401475 	.word	0x00401475
  40146c:	20006c18 	.word	0x20006c18
  401470:	20006c94 	.word	0x20006c94

00401474 <process_data_wifi>:
filled by process incoming byte wifi. This processing should be looking for certain
responses that the AMW136 should give, such as start transfer when it is ready to
receive the image.
*/
void process_data_wifi (void) 
{
  401474:	b580      	push	{r7, lr}
  401476:	af00      	add	r7, sp, #0
	strcpy(rawRecievedMessage,buffer_wifi);
  401478:	491a      	ldr	r1, [pc, #104]	; (4014e4 <process_data_wifi+0x70>)
  40147a:	481b      	ldr	r0, [pc, #108]	; (4014e8 <process_data_wifi+0x74>)
  40147c:	4b1b      	ldr	r3, [pc, #108]	; (4014ec <process_data_wifi+0x78>)
  40147e:	4798      	blx	r3
	// Compare the received string with some other string
	/*if(strstr(buffer_wifi, "StringToCompare")){
		// set receivedMessage variable as appropriate
	}*/
	if(strstr(buffer_wifi,msg_START_TRANSFER)){
  401480:	491b      	ldr	r1, [pc, #108]	; (4014f0 <process_data_wifi+0x7c>)
  401482:	4818      	ldr	r0, [pc, #96]	; (4014e4 <process_data_wifi+0x70>)
  401484:	4b1b      	ldr	r3, [pc, #108]	; (4014f4 <process_data_wifi+0x80>)
  401486:	4798      	blx	r3
  401488:	4603      	mov	r3, r0
  40148a:	2b00      	cmp	r3, #0
  40148c:	d003      	beq.n	401496 <process_data_wifi+0x22>
		receivedMessage = START_TRANSFER;
  40148e:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <process_data_wifi+0x84>)
  401490:	2202      	movs	r2, #2
  401492:	601a      	str	r2, [r3, #0]
					receivedMessage = DEFAULT;
				}
			}
		}
	}
}
  401494:	e024      	b.n	4014e0 <process_data_wifi+0x6c>
    	if(strstr(buffer_wifi,msg_CLIENT_NOT_CONNECTED)){
  401496:	4919      	ldr	r1, [pc, #100]	; (4014fc <process_data_wifi+0x88>)
  401498:	4812      	ldr	r0, [pc, #72]	; (4014e4 <process_data_wifi+0x70>)
  40149a:	4b16      	ldr	r3, [pc, #88]	; (4014f4 <process_data_wifi+0x80>)
  40149c:	4798      	blx	r3
  40149e:	4603      	mov	r3, r0
  4014a0:	2b00      	cmp	r3, #0
  4014a2:	d003      	beq.n	4014ac <process_data_wifi+0x38>
			receivedMessage = CLIENT_NOT_CONNECTED	;
  4014a4:	4b14      	ldr	r3, [pc, #80]	; (4014f8 <process_data_wifi+0x84>)
  4014a6:	2204      	movs	r2, #4
  4014a8:	601a      	str	r2, [r3, #0]
}
  4014aa:	e019      	b.n	4014e0 <process_data_wifi+0x6c>
			if(strstr(buffer_wifi,msg_COMMAND_FAILED)){
  4014ac:	4914      	ldr	r1, [pc, #80]	; (401500 <process_data_wifi+0x8c>)
  4014ae:	480d      	ldr	r0, [pc, #52]	; (4014e4 <process_data_wifi+0x70>)
  4014b0:	4b10      	ldr	r3, [pc, #64]	; (4014f4 <process_data_wifi+0x80>)
  4014b2:	4798      	blx	r3
  4014b4:	4603      	mov	r3, r0
  4014b6:	2b00      	cmp	r3, #0
  4014b8:	d003      	beq.n	4014c2 <process_data_wifi+0x4e>
				receivedMessage = COMMAND_FAILED;
  4014ba:	4b0f      	ldr	r3, [pc, #60]	; (4014f8 <process_data_wifi+0x84>)
  4014bc:	2205      	movs	r2, #5
  4014be:	601a      	str	r2, [r3, #0]
}
  4014c0:	e00e      	b.n	4014e0 <process_data_wifi+0x6c>
				if(strstr(buffer_wifi,msg_RECIEVE_NONE)){
  4014c2:	4910      	ldr	r1, [pc, #64]	; (401504 <process_data_wifi+0x90>)
  4014c4:	4807      	ldr	r0, [pc, #28]	; (4014e4 <process_data_wifi+0x70>)
  4014c6:	4b0b      	ldr	r3, [pc, #44]	; (4014f4 <process_data_wifi+0x80>)
  4014c8:	4798      	blx	r3
  4014ca:	4603      	mov	r3, r0
  4014cc:	2b00      	cmp	r3, #0
  4014ce:	d003      	beq.n	4014d8 <process_data_wifi+0x64>
					receivedMessage = RECIEVE_NONE;
  4014d0:	4b09      	ldr	r3, [pc, #36]	; (4014f8 <process_data_wifi+0x84>)
  4014d2:	2206      	movs	r2, #6
  4014d4:	601a      	str	r2, [r3, #0]
}
  4014d6:	e003      	b.n	4014e0 <process_data_wifi+0x6c>
					receivedMessage = DEFAULT;
  4014d8:	4b07      	ldr	r3, [pc, #28]	; (4014f8 <process_data_wifi+0x84>)
  4014da:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
  4014de:	601a      	str	r2, [r3, #0]
}
  4014e0:	bf00      	nop
  4014e2:	bd80      	pop	{r7, pc}
  4014e4:	20006c94 	.word	0x20006c94
  4014e8:	20006c60 	.word	0x20006c60
  4014ec:	00402ffd 	.word	0x00402ffd
  4014f0:	00407acc 	.word	0x00407acc
  4014f4:	00403369 	.word	0x00403369
  4014f8:	20006c20 	.word	0x20006c20
  4014fc:	00407adc 	.word	0x00407adc
  401500:	00407af4 	.word	0x00407af4
  401504:	00407b04 	.word	0x00407b04

00401508 <wifi_web_setup_handler>:
/*
Handler for button to initiate web setup of AMW136. Should set a flag indicating a
request to initiate web setup
*/
void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask) 
{
  401508:	b480      	push	{r7}
  40150a:	b083      	sub	sp, #12
  40150c:	af00      	add	r7, sp, #0
  40150e:	6078      	str	r0, [r7, #4]
  401510:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	wifi_setup_flag = true;
  401512:	4b04      	ldr	r3, [pc, #16]	; (401524 <wifi_web_setup_handler+0x1c>)
  401514:	2201      	movs	r2, #1
  401516:	701a      	strb	r2, [r3, #0]
}
  401518:	bf00      	nop
  40151a:	370c      	adds	r7, #12
  40151c:	46bd      	mov	sp, r7
  40151e:	bc80      	pop	{r7}
  401520:	4770      	bx	lr
  401522:	bf00      	nop
  401524:	20006c1d 	.word	0x20006c1d

00401528 <configure_usart_wifi>:

/*
Configuration of USART port used to communicate with the AMW136.
*/
void configure_usart_wifi(void) 
{
  401528:	b5b0      	push	{r4, r5, r7, lr}
  40152a:	b086      	sub	sp, #24
  40152c:	af00      	add	r7, sp, #0
	
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  40152e:	4b22      	ldr	r3, [pc, #136]	; (4015b8 <configure_usart_wifi+0x90>)
  401530:	463c      	mov	r4, r7
  401532:	461d      	mov	r5, r3
  401534:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401536:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401538:	e895 0003 	ldmia.w	r5, {r0, r1}
  40153c:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  401540:	4b1e      	ldr	r3, [pc, #120]	; (4015bc <configure_usart_wifi+0x94>)
  401542:	4798      	blx	r3
  401544:	4602      	mov	r2, r0
  401546:	4b1e      	ldr	r3, [pc, #120]	; (4015c0 <configure_usart_wifi+0x98>)
  401548:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  40154a:	200e      	movs	r0, #14
  40154c:	4b1d      	ldr	r3, [pc, #116]	; (4015c4 <configure_usart_wifi+0x9c>)
  40154e:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(BOARD_USART, &usart_console_settings, ul_sysclk);
  401550:	4b1b      	ldr	r3, [pc, #108]	; (4015c0 <configure_usart_wifi+0x98>)
  401552:	681a      	ldr	r2, [r3, #0]
  401554:	463b      	mov	r3, r7
  401556:	4619      	mov	r1, r3
  401558:	481b      	ldr	r0, [pc, #108]	; (4015c8 <configure_usart_wifi+0xa0>)
  40155a:	4b1c      	ldr	r3, [pc, #112]	; (4015cc <configure_usart_wifi+0xa4>)
  40155c:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  40155e:	f04f 31ff 	mov.w	r1, #4294967295
  401562:	4819      	ldr	r0, [pc, #100]	; (4015c8 <configure_usart_wifi+0xa0>)
  401564:	4b1a      	ldr	r3, [pc, #104]	; (4015d0 <configure_usart_wifi+0xa8>)
  401566:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  401568:	4817      	ldr	r0, [pc, #92]	; (4015c8 <configure_usart_wifi+0xa0>)
  40156a:	4b1a      	ldr	r3, [pc, #104]	; (4015d4 <configure_usart_wifi+0xac>)
  40156c:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  40156e:	4816      	ldr	r0, [pc, #88]	; (4015c8 <configure_usart_wifi+0xa0>)
  401570:	4b19      	ldr	r3, [pc, #100]	; (4015d8 <configure_usart_wifi+0xb0>)
  401572:	4798      	blx	r3

	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  401574:	2101      	movs	r1, #1
  401576:	4814      	ldr	r0, [pc, #80]	; (4015c8 <configure_usart_wifi+0xa0>)
  401578:	4b18      	ldr	r3, [pc, #96]	; (4015dc <configure_usart_wifi+0xb4>)
  40157a:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  40157c:	200e      	movs	r0, #14
  40157e:	4b18      	ldr	r3, [pc, #96]	; (4015e0 <configure_usart_wifi+0xb8>)
  401580:	4798      	blx	r3

	// Configure the RX / TX pins
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  401582:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401586:	2005      	movs	r0, #5
  401588:	4b16      	ldr	r3, [pc, #88]	; (4015e4 <configure_usart_wifi+0xbc>)
  40158a:	4798      	blx	r3
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  40158c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401590:	2006      	movs	r0, #6
  401592:	4b14      	ldr	r3, [pc, #80]	; (4015e4 <configure_usart_wifi+0xbc>)
  401594:	4798      	blx	r3
	/* Configure USART CTS pin */
	//gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
	ioport_set_pin_dir(PIN_USART0_CTS_IDX,IOPORT_DIR_OUTPUT);
  401596:	2101      	movs	r1, #1
  401598:	2008      	movs	r0, #8
  40159a:	4b13      	ldr	r3, [pc, #76]	; (4015e8 <configure_usart_wifi+0xc0>)
  40159c:	4798      	blx	r3
	ioport_set_pin_level(PIN_USART0_CTS_IDX,false);
  40159e:	2100      	movs	r1, #0
  4015a0:	2008      	movs	r0, #8
  4015a2:	4b12      	ldr	r3, [pc, #72]	; (4015ec <configure_usart_wifi+0xc4>)
  4015a4:	4798      	blx	r3
	/* Configure USART RTS pin */
	gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  4015a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015aa:	2007      	movs	r0, #7
  4015ac:	4b0d      	ldr	r3, [pc, #52]	; (4015e4 <configure_usart_wifi+0xbc>)
  4015ae:	4798      	blx	r3
}
  4015b0:	bf00      	nop
  4015b2:	3718      	adds	r7, #24
  4015b4:	46bd      	mov	sp, r7
  4015b6:	bdb0      	pop	{r4, r5, r7, pc}
  4015b8:	00407b0c 	.word	0x00407b0c
  4015bc:	00401289 	.word	0x00401289
  4015c0:	20006c24 	.word	0x20006c24
  4015c4:	0040129d 	.word	0x0040129d
  4015c8:	40024000 	.word	0x40024000
  4015cc:	00400449 	.word	0x00400449
  4015d0:	00400503 	.word	0x00400503
  4015d4:	00400489 	.word	0x00400489
  4015d8:	004004b9 	.word	0x004004b9
  4015dc:	004004e9 	.word	0x004004e9
  4015e0:	004011b5 	.word	0x004011b5
  4015e4:	00401e4d 	.word	0x00401e4d
  4015e8:	004012b9 	.word	0x004012b9
  4015ec:	0040133f 	.word	0x0040133f

004015f0 <configure_wifi_comm_pin>:

/*
Configuration of command complete rising-edge interrupt.
*/
void configure_wifi_comm_pin(void) 
{
  4015f0:	b590      	push	{r4, r7, lr}
  4015f2:	b083      	sub	sp, #12
  4015f4:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	
	pmc_enable_periph_clk(WIFI_COM_COMPLETE_ID);
  4015f6:	200b      	movs	r0, #11
  4015f8:	4b0e      	ldr	r3, [pc, #56]	; (401634 <configure_wifi_comm_pin+0x44>)
  4015fa:	4798      	blx	r3
	
	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_COM_COMPLETE_PIO, WIFI_COM_COMPLETE_MSK, 10);
  4015fc:	220a      	movs	r2, #10
  4015fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401602:	480d      	ldr	r0, [pc, #52]	; (401638 <configure_wifi_comm_pin+0x48>)
  401604:	4b0d      	ldr	r3, [pc, #52]	; (40163c <configure_wifi_comm_pin+0x4c>)
  401606:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h	**/
	pio_handler_set(WIFI_COM_COMPLETE_PIO, WIFI_COM_COMPLETE_ID, WIFI_COM_COMPLETE_MSK,
  401608:	4b0d      	ldr	r3, [pc, #52]	; (401640 <configure_wifi_comm_pin+0x50>)
  40160a:	9300      	str	r3, [sp, #0]
  40160c:	2371      	movs	r3, #113	; 0x71
  40160e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401612:	210b      	movs	r1, #11
  401614:	4808      	ldr	r0, [pc, #32]	; (401638 <configure_wifi_comm_pin+0x48>)
  401616:	4c0b      	ldr	r4, [pc, #44]	; (401644 <configure_wifi_comm_pin+0x54>)
  401618:	47a0      	blx	r4
			WIFI_COM_COMPLETE_ATTR, wifi_command_response_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COM_COMPLETE_ID);
  40161a:	200b      	movs	r0, #11
  40161c:	4b0a      	ldr	r3, [pc, #40]	; (401648 <configure_wifi_comm_pin+0x58>)
  40161e:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COM_COMPLETE_PIO, WIFI_COM_COMPLETE_MSK);
  401620:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401624:	4804      	ldr	r0, [pc, #16]	; (401638 <configure_wifi_comm_pin+0x48>)
  401626:	4b09      	ldr	r3, [pc, #36]	; (40164c <configure_wifi_comm_pin+0x5c>)
  401628:	4798      	blx	r3
}
  40162a:	bf00      	nop
  40162c:	3704      	adds	r7, #4
  40162e:	46bd      	mov	sp, r7
  401630:	bd90      	pop	{r4, r7, pc}
  401632:	bf00      	nop
  401634:	0040226d 	.word	0x0040226d
  401638:	400e0e00 	.word	0x400e0e00
  40163c:	00401b57 	.word	0x00401b57
  401640:	0040142d 	.word	0x0040142d
  401644:	0040020d 	.word	0x0040020d
  401648:	004011b5 	.word	0x004011b5
  40164c:	00401deb 	.word	0x00401deb

00401650 <configure_wifi_web_setup_pin>:

/*
Configuration of button interrupt to initiate web setup.
*/
void configure_wifi_web_setup_pin(void) 
{
  401650:	b590      	push	{r4, r7, lr}
  401652:	b083      	sub	sp, #12
  401654:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(PUSH_BUTTON_ID);
  401656:	200b      	movs	r0, #11
  401658:	4b0c      	ldr	r3, [pc, #48]	; (40168c <configure_wifi_web_setup_pin+0x3c>)
  40165a:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(PUSH_BUTTON_PIO, PUSH_BUTTON_PIN_MSK, 10);
  40165c:	220a      	movs	r2, #10
  40165e:	2101      	movs	r1, #1
  401660:	480b      	ldr	r0, [pc, #44]	; (401690 <configure_wifi_web_setup_pin+0x40>)
  401662:	4b0c      	ldr	r3, [pc, #48]	; (401694 <configure_wifi_web_setup_pin+0x44>)
  401664:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h**/
	pio_handler_set(PUSH_BUTTON_PIO, PUSH_BUTTON_ID, PUSH_BUTTON_PIN_MSK,
  401666:	4b0c      	ldr	r3, [pc, #48]	; (401698 <configure_wifi_web_setup_pin+0x48>)
  401668:	9300      	str	r3, [sp, #0]
  40166a:	2349      	movs	r3, #73	; 0x49
  40166c:	2201      	movs	r2, #1
  40166e:	210b      	movs	r1, #11
  401670:	4807      	ldr	r0, [pc, #28]	; (401690 <configure_wifi_web_setup_pin+0x40>)
  401672:	4c0a      	ldr	r4, [pc, #40]	; (40169c <configure_wifi_web_setup_pin+0x4c>)
  401674:	47a0      	blx	r4
			PUSH_BUTTON_ATTR, wifi_web_setup_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)PUSH_BUTTON_ID);
  401676:	200b      	movs	r0, #11
  401678:	4b09      	ldr	r3, [pc, #36]	; (4016a0 <configure_wifi_web_setup_pin+0x50>)
  40167a:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(PUSH_BUTTON_PIO, PUSH_BUTTON_PIN_MSK);
  40167c:	2101      	movs	r1, #1
  40167e:	4804      	ldr	r0, [pc, #16]	; (401690 <configure_wifi_web_setup_pin+0x40>)
  401680:	4b08      	ldr	r3, [pc, #32]	; (4016a4 <configure_wifi_web_setup_pin+0x54>)
  401682:	4798      	blx	r3
}
  401684:	bf00      	nop
  401686:	3704      	adds	r7, #4
  401688:	46bd      	mov	sp, r7
  40168a:	bd90      	pop	{r4, r7, pc}
  40168c:	0040226d 	.word	0x0040226d
  401690:	400e0e00 	.word	0x400e0e00
  401694:	00401b57 	.word	0x00401b57
  401698:	00401509 	.word	0x00401509
  40169c:	0040020d 	.word	0x0040020d
  4016a0:	004011b5 	.word	0x004011b5
  4016a4:	00401deb 	.word	0x00401deb

004016a8 <resetWifi>:
		dv++;
	}
}

// Simple function to reset the wifi
void resetWifi(void){
  4016a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016ac:	b087      	sub	sp, #28
  4016ae:	af00      	add	r7, sp, #0
	// Reset the wifi by pulling the wifi reset pin low, then bringing it back high.
	ioport_set_pin_level(PIN_WIFI_RESET,LOW); //reset WIFI
  4016b0:	2100      	movs	r1, #0
  4016b2:	2021      	movs	r0, #33	; 0x21
  4016b4:	4b43      	ldr	r3, [pc, #268]	; (4017c4 <resetWifi+0x11c>)
  4016b6:	4798      	blx	r3
	delay_ms(1000);
  4016b8:	4b43      	ldr	r3, [pc, #268]	; (4017c8 <resetWifi+0x120>)
  4016ba:	4798      	blx	r3
  4016bc:	4603      	mov	r3, r0
  4016be:	4619      	mov	r1, r3
  4016c0:	f04f 0200 	mov.w	r2, #0
  4016c4:	460b      	mov	r3, r1
  4016c6:	4614      	mov	r4, r2
  4016c8:	0166      	lsls	r6, r4, #5
  4016ca:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  4016ce:	015d      	lsls	r5, r3, #5
  4016d0:	462b      	mov	r3, r5
  4016d2:	4634      	mov	r4, r6
  4016d4:	1a5b      	subs	r3, r3, r1
  4016d6:	eb64 0402 	sbc.w	r4, r4, r2
  4016da:	00a0      	lsls	r0, r4, #2
  4016dc:	6178      	str	r0, [r7, #20]
  4016de:	6978      	ldr	r0, [r7, #20]
  4016e0:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4016e4:	6178      	str	r0, [r7, #20]
  4016e6:	009b      	lsls	r3, r3, #2
  4016e8:	613b      	str	r3, [r7, #16]
  4016ea:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  4016ee:	185b      	adds	r3, r3, r1
  4016f0:	eb44 0402 	adc.w	r4, r4, r2
  4016f4:	00e2      	lsls	r2, r4, #3
  4016f6:	60fa      	str	r2, [r7, #12]
  4016f8:	68fa      	ldr	r2, [r7, #12]
  4016fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4016fe:	60fa      	str	r2, [r7, #12]
  401700:	00db      	lsls	r3, r3, #3
  401702:	60bb      	str	r3, [r7, #8]
  401704:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  401708:	4619      	mov	r1, r3
  40170a:	4622      	mov	r2, r4
  40170c:	f243 63af 	movw	r3, #13999	; 0x36af
  401710:	f04f 0400 	mov.w	r4, #0
  401714:	18cd      	adds	r5, r1, r3
  401716:	eb42 0604 	adc.w	r6, r2, r4
  40171a:	4628      	mov	r0, r5
  40171c:	4631      	mov	r1, r6
  40171e:	4c2b      	ldr	r4, [pc, #172]	; (4017cc <resetWifi+0x124>)
  401720:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401724:	f04f 0300 	mov.w	r3, #0
  401728:	47a0      	blx	r4
  40172a:	4603      	mov	r3, r0
  40172c:	460c      	mov	r4, r1
  40172e:	4618      	mov	r0, r3
  401730:	4b27      	ldr	r3, [pc, #156]	; (4017d0 <resetWifi+0x128>)
  401732:	4798      	blx	r3
	ioport_set_pin_level(PIN_WIFI_RESET,HIGH); //turn Wifi Back on
  401734:	2101      	movs	r1, #1
  401736:	2021      	movs	r0, #33	; 0x21
  401738:	4b22      	ldr	r3, [pc, #136]	; (4017c4 <resetWifi+0x11c>)
  40173a:	4798      	blx	r3
	delay_ms(2000); // Account for ~0.7s high during reset
  40173c:	4b22      	ldr	r3, [pc, #136]	; (4017c8 <resetWifi+0x120>)
  40173e:	4798      	blx	r3
  401740:	4603      	mov	r3, r0
  401742:	4619      	mov	r1, r3
  401744:	f04f 0200 	mov.w	r2, #0
  401748:	460b      	mov	r3, r1
  40174a:	4614      	mov	r4, r2
  40174c:	0160      	lsls	r0, r4, #5
  40174e:	6078      	str	r0, [r7, #4]
  401750:	6878      	ldr	r0, [r7, #4]
  401752:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  401756:	6078      	str	r0, [r7, #4]
  401758:	015b      	lsls	r3, r3, #5
  40175a:	603b      	str	r3, [r7, #0]
  40175c:	e9d7 3400 	ldrd	r3, r4, [r7]
  401760:	1a5b      	subs	r3, r3, r1
  401762:	eb64 0402 	sbc.w	r4, r4, r2
  401766:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  40176a:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  40176e:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  401772:	4653      	mov	r3, sl
  401774:	465c      	mov	r4, fp
  401776:	185b      	adds	r3, r3, r1
  401778:	eb44 0402 	adc.w	r4, r4, r2
  40177c:	ea4f 1904 	mov.w	r9, r4, lsl #4
  401780:	ea49 7913 	orr.w	r9, r9, r3, lsr #28
  401784:	ea4f 1803 	mov.w	r8, r3, lsl #4
  401788:	4643      	mov	r3, r8
  40178a:	464c      	mov	r4, r9
  40178c:	4619      	mov	r1, r3
  40178e:	4622      	mov	r2, r4
  401790:	f243 63af 	movw	r3, #13999	; 0x36af
  401794:	f04f 0400 	mov.w	r4, #0
  401798:	18cd      	adds	r5, r1, r3
  40179a:	eb42 0604 	adc.w	r6, r2, r4
  40179e:	4628      	mov	r0, r5
  4017a0:	4631      	mov	r1, r6
  4017a2:	4c0a      	ldr	r4, [pc, #40]	; (4017cc <resetWifi+0x124>)
  4017a4:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4017a8:	f04f 0300 	mov.w	r3, #0
  4017ac:	47a0      	blx	r4
  4017ae:	4603      	mov	r3, r0
  4017b0:	460c      	mov	r4, r1
  4017b2:	4618      	mov	r0, r3
  4017b4:	4b06      	ldr	r3, [pc, #24]	; (4017d0 <resetWifi+0x128>)
  4017b6:	4798      	blx	r3
}
  4017b8:	bf00      	nop
  4017ba:	371c      	adds	r7, #28
  4017bc:	46bd      	mov	sp, r7
  4017be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017c2:	bf00      	nop
  4017c4:	0040133f 	.word	0x0040133f
  4017c8:	00401275 	.word	0x00401275
  4017cc:	00402acd 	.word	0x00402acd
  4017d0:	20000001 	.word	0x20000001

004017d4 <osc_enable>:
{
  4017d4:	b580      	push	{r7, lr}
  4017d6:	b082      	sub	sp, #8
  4017d8:	af00      	add	r7, sp, #0
  4017da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4017dc:	687b      	ldr	r3, [r7, #4]
  4017de:	2b07      	cmp	r3, #7
  4017e0:	d831      	bhi.n	401846 <osc_enable+0x72>
  4017e2:	a201      	add	r2, pc, #4	; (adr r2, 4017e8 <osc_enable+0x14>)
  4017e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4017e8:	00401845 	.word	0x00401845
  4017ec:	00401809 	.word	0x00401809
  4017f0:	00401811 	.word	0x00401811
  4017f4:	00401819 	.word	0x00401819
  4017f8:	00401821 	.word	0x00401821
  4017fc:	00401829 	.word	0x00401829
  401800:	00401831 	.word	0x00401831
  401804:	0040183b 	.word	0x0040183b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401808:	2000      	movs	r0, #0
  40180a:	4b11      	ldr	r3, [pc, #68]	; (401850 <osc_enable+0x7c>)
  40180c:	4798      	blx	r3
		break;
  40180e:	e01a      	b.n	401846 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401810:	2001      	movs	r0, #1
  401812:	4b0f      	ldr	r3, [pc, #60]	; (401850 <osc_enable+0x7c>)
  401814:	4798      	blx	r3
		break;
  401816:	e016      	b.n	401846 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401818:	2000      	movs	r0, #0
  40181a:	4b0e      	ldr	r3, [pc, #56]	; (401854 <osc_enable+0x80>)
  40181c:	4798      	blx	r3
		break;
  40181e:	e012      	b.n	401846 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401820:	2010      	movs	r0, #16
  401822:	4b0c      	ldr	r3, [pc, #48]	; (401854 <osc_enable+0x80>)
  401824:	4798      	blx	r3
		break;
  401826:	e00e      	b.n	401846 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401828:	2020      	movs	r0, #32
  40182a:	4b0a      	ldr	r3, [pc, #40]	; (401854 <osc_enable+0x80>)
  40182c:	4798      	blx	r3
		break;
  40182e:	e00a      	b.n	401846 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401830:	213e      	movs	r1, #62	; 0x3e
  401832:	2000      	movs	r0, #0
  401834:	4b08      	ldr	r3, [pc, #32]	; (401858 <osc_enable+0x84>)
  401836:	4798      	blx	r3
		break;
  401838:	e005      	b.n	401846 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40183a:	213e      	movs	r1, #62	; 0x3e
  40183c:	2001      	movs	r0, #1
  40183e:	4b06      	ldr	r3, [pc, #24]	; (401858 <osc_enable+0x84>)
  401840:	4798      	blx	r3
		break;
  401842:	e000      	b.n	401846 <osc_enable+0x72>
		break;
  401844:	bf00      	nop
}
  401846:	bf00      	nop
  401848:	3708      	adds	r7, #8
  40184a:	46bd      	mov	sp, r7
  40184c:	bd80      	pop	{r7, pc}
  40184e:	bf00      	nop
  401850:	004020a1 	.word	0x004020a1
  401854:	0040210d 	.word	0x0040210d
  401858:	0040217d 	.word	0x0040217d

0040185c <osc_is_ready>:
{
  40185c:	b580      	push	{r7, lr}
  40185e:	b082      	sub	sp, #8
  401860:	af00      	add	r7, sp, #0
  401862:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401864:	687b      	ldr	r3, [r7, #4]
  401866:	2b07      	cmp	r3, #7
  401868:	d826      	bhi.n	4018b8 <osc_is_ready+0x5c>
  40186a:	a201      	add	r2, pc, #4	; (adr r2, 401870 <osc_is_ready+0x14>)
  40186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401870:	00401891 	.word	0x00401891
  401874:	00401895 	.word	0x00401895
  401878:	00401895 	.word	0x00401895
  40187c:	004018a7 	.word	0x004018a7
  401880:	004018a7 	.word	0x004018a7
  401884:	004018a7 	.word	0x004018a7
  401888:	004018a7 	.word	0x004018a7
  40188c:	004018a7 	.word	0x004018a7
		return 1;
  401890:	2301      	movs	r3, #1
  401892:	e012      	b.n	4018ba <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401894:	4b0b      	ldr	r3, [pc, #44]	; (4018c4 <osc_is_ready+0x68>)
  401896:	4798      	blx	r3
  401898:	4603      	mov	r3, r0
  40189a:	2b00      	cmp	r3, #0
  40189c:	bf14      	ite	ne
  40189e:	2301      	movne	r3, #1
  4018a0:	2300      	moveq	r3, #0
  4018a2:	b2db      	uxtb	r3, r3
  4018a4:	e009      	b.n	4018ba <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4018a6:	4b08      	ldr	r3, [pc, #32]	; (4018c8 <osc_is_ready+0x6c>)
  4018a8:	4798      	blx	r3
  4018aa:	4603      	mov	r3, r0
  4018ac:	2b00      	cmp	r3, #0
  4018ae:	bf14      	ite	ne
  4018b0:	2301      	movne	r3, #1
  4018b2:	2300      	moveq	r3, #0
  4018b4:	b2db      	uxtb	r3, r3
  4018b6:	e000      	b.n	4018ba <osc_is_ready+0x5e>
	return 0;
  4018b8:	2300      	movs	r3, #0
}
  4018ba:	4618      	mov	r0, r3
  4018bc:	3708      	adds	r7, #8
  4018be:	46bd      	mov	sp, r7
  4018c0:	bd80      	pop	{r7, pc}
  4018c2:	bf00      	nop
  4018c4:	004020d9 	.word	0x004020d9
  4018c8:	004021f5 	.word	0x004021f5

004018cc <osc_get_rate>:
{
  4018cc:	b480      	push	{r7}
  4018ce:	b083      	sub	sp, #12
  4018d0:	af00      	add	r7, sp, #0
  4018d2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4018d4:	687b      	ldr	r3, [r7, #4]
  4018d6:	2b07      	cmp	r3, #7
  4018d8:	d825      	bhi.n	401926 <osc_get_rate+0x5a>
  4018da:	a201      	add	r2, pc, #4	; (adr r2, 4018e0 <osc_get_rate+0x14>)
  4018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4018e0:	00401901 	.word	0x00401901
  4018e4:	00401907 	.word	0x00401907
  4018e8:	0040190d 	.word	0x0040190d
  4018ec:	00401913 	.word	0x00401913
  4018f0:	00401917 	.word	0x00401917
  4018f4:	0040191b 	.word	0x0040191b
  4018f8:	0040191f 	.word	0x0040191f
  4018fc:	00401923 	.word	0x00401923
		return OSC_SLCK_32K_RC_HZ;
  401900:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401904:	e010      	b.n	401928 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401906:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40190a:	e00d      	b.n	401928 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40190c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401910:	e00a      	b.n	401928 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401912:	4b08      	ldr	r3, [pc, #32]	; (401934 <osc_get_rate+0x68>)
  401914:	e008      	b.n	401928 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401916:	4b08      	ldr	r3, [pc, #32]	; (401938 <osc_get_rate+0x6c>)
  401918:	e006      	b.n	401928 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40191a:	4b08      	ldr	r3, [pc, #32]	; (40193c <osc_get_rate+0x70>)
  40191c:	e004      	b.n	401928 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40191e:	4b07      	ldr	r3, [pc, #28]	; (40193c <osc_get_rate+0x70>)
  401920:	e002      	b.n	401928 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401922:	4b06      	ldr	r3, [pc, #24]	; (40193c <osc_get_rate+0x70>)
  401924:	e000      	b.n	401928 <osc_get_rate+0x5c>
	return 0;
  401926:	2300      	movs	r3, #0
}
  401928:	4618      	mov	r0, r3
  40192a:	370c      	adds	r7, #12
  40192c:	46bd      	mov	sp, r7
  40192e:	bc80      	pop	{r7}
  401930:	4770      	bx	lr
  401932:	bf00      	nop
  401934:	003d0900 	.word	0x003d0900
  401938:	007a1200 	.word	0x007a1200
  40193c:	00b71b00 	.word	0x00b71b00

00401940 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401940:	b580      	push	{r7, lr}
  401942:	b082      	sub	sp, #8
  401944:	af00      	add	r7, sp, #0
  401946:	4603      	mov	r3, r0
  401948:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40194a:	bf00      	nop
  40194c:	79fb      	ldrb	r3, [r7, #7]
  40194e:	4618      	mov	r0, r3
  401950:	4b05      	ldr	r3, [pc, #20]	; (401968 <osc_wait_ready+0x28>)
  401952:	4798      	blx	r3
  401954:	4603      	mov	r3, r0
  401956:	f083 0301 	eor.w	r3, r3, #1
  40195a:	b2db      	uxtb	r3, r3
  40195c:	2b00      	cmp	r3, #0
  40195e:	d1f5      	bne.n	40194c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401960:	bf00      	nop
  401962:	3708      	adds	r7, #8
  401964:	46bd      	mov	sp, r7
  401966:	bd80      	pop	{r7, pc}
  401968:	0040185d 	.word	0x0040185d

0040196c <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40196c:	b580      	push	{r7, lr}
  40196e:	b086      	sub	sp, #24
  401970:	af00      	add	r7, sp, #0
  401972:	60f8      	str	r0, [r7, #12]
  401974:	607a      	str	r2, [r7, #4]
  401976:	603b      	str	r3, [r7, #0]
  401978:	460b      	mov	r3, r1
  40197a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40197c:	7afb      	ldrb	r3, [r7, #11]
  40197e:	4618      	mov	r0, r3
  401980:	4b0d      	ldr	r3, [pc, #52]	; (4019b8 <pll_config_init+0x4c>)
  401982:	4798      	blx	r3
  401984:	4602      	mov	r2, r0
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	fbb2 f3f3 	udiv	r3, r2, r3
  40198c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40198e:	697b      	ldr	r3, [r7, #20]
  401990:	683a      	ldr	r2, [r7, #0]
  401992:	fb02 f303 	mul.w	r3, r2, r3
  401996:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401998:	683b      	ldr	r3, [r7, #0]
  40199a:	3b01      	subs	r3, #1
  40199c:	041a      	lsls	r2, r3, #16
  40199e:	4b07      	ldr	r3, [pc, #28]	; (4019bc <pll_config_init+0x50>)
  4019a0:	4013      	ands	r3, r2
  4019a2:	687a      	ldr	r2, [r7, #4]
  4019a4:	b2d2      	uxtb	r2, r2
  4019a6:	4313      	orrs	r3, r2
  4019a8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4019ac:	68fb      	ldr	r3, [r7, #12]
  4019ae:	601a      	str	r2, [r3, #0]
}
  4019b0:	bf00      	nop
  4019b2:	3718      	adds	r7, #24
  4019b4:	46bd      	mov	sp, r7
  4019b6:	bd80      	pop	{r7, pc}
  4019b8:	004018cd 	.word	0x004018cd
  4019bc:	07ff0000 	.word	0x07ff0000

004019c0 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4019c0:	b580      	push	{r7, lr}
  4019c2:	b082      	sub	sp, #8
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	6078      	str	r0, [r7, #4]
  4019c8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4019ca:	683b      	ldr	r3, [r7, #0]
  4019cc:	2b00      	cmp	r3, #0
  4019ce:	d108      	bne.n	4019e2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4019d0:	4b09      	ldr	r3, [pc, #36]	; (4019f8 <pll_enable+0x38>)
  4019d2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4019d4:	4a09      	ldr	r2, [pc, #36]	; (4019fc <pll_enable+0x3c>)
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	681b      	ldr	r3, [r3, #0]
  4019da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4019de:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  4019e0:	e005      	b.n	4019ee <pll_enable+0x2e>
		pmc_disable_pllbck();
  4019e2:	4b07      	ldr	r3, [pc, #28]	; (401a00 <pll_enable+0x40>)
  4019e4:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4019e6:	4a05      	ldr	r2, [pc, #20]	; (4019fc <pll_enable+0x3c>)
  4019e8:	687b      	ldr	r3, [r7, #4]
  4019ea:	681b      	ldr	r3, [r3, #0]
  4019ec:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  4019ee:	bf00      	nop
  4019f0:	3708      	adds	r7, #8
  4019f2:	46bd      	mov	sp, r7
  4019f4:	bd80      	pop	{r7, pc}
  4019f6:	bf00      	nop
  4019f8:	0040220d 	.word	0x0040220d
  4019fc:	400e0400 	.word	0x400e0400
  401a00:	0040223d 	.word	0x0040223d

00401a04 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401a04:	b580      	push	{r7, lr}
  401a06:	b082      	sub	sp, #8
  401a08:	af00      	add	r7, sp, #0
  401a0a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401a0c:	687b      	ldr	r3, [r7, #4]
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d103      	bne.n	401a1a <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  401a12:	4b05      	ldr	r3, [pc, #20]	; (401a28 <pll_is_locked+0x24>)
  401a14:	4798      	blx	r3
  401a16:	4603      	mov	r3, r0
  401a18:	e002      	b.n	401a20 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  401a1a:	4b04      	ldr	r3, [pc, #16]	; (401a2c <pll_is_locked+0x28>)
  401a1c:	4798      	blx	r3
  401a1e:	4603      	mov	r3, r0
	}
}
  401a20:	4618      	mov	r0, r3
  401a22:	3708      	adds	r7, #8
  401a24:	46bd      	mov	sp, r7
  401a26:	bd80      	pop	{r7, pc}
  401a28:	00402225 	.word	0x00402225
  401a2c:	00402255 	.word	0x00402255

00401a30 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401a30:	b580      	push	{r7, lr}
  401a32:	b082      	sub	sp, #8
  401a34:	af00      	add	r7, sp, #0
  401a36:	4603      	mov	r3, r0
  401a38:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401a3a:	79fb      	ldrb	r3, [r7, #7]
  401a3c:	3b03      	subs	r3, #3
  401a3e:	2b04      	cmp	r3, #4
  401a40:	d808      	bhi.n	401a54 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401a42:	79fb      	ldrb	r3, [r7, #7]
  401a44:	4618      	mov	r0, r3
  401a46:	4b06      	ldr	r3, [pc, #24]	; (401a60 <pll_enable_source+0x30>)
  401a48:	4798      	blx	r3
		osc_wait_ready(e_src);
  401a4a:	79fb      	ldrb	r3, [r7, #7]
  401a4c:	4618      	mov	r0, r3
  401a4e:	4b05      	ldr	r3, [pc, #20]	; (401a64 <pll_enable_source+0x34>)
  401a50:	4798      	blx	r3
		break;
  401a52:	e000      	b.n	401a56 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401a54:	bf00      	nop
	}
}
  401a56:	bf00      	nop
  401a58:	3708      	adds	r7, #8
  401a5a:	46bd      	mov	sp, r7
  401a5c:	bd80      	pop	{r7, pc}
  401a5e:	bf00      	nop
  401a60:	004017d5 	.word	0x004017d5
  401a64:	00401941 	.word	0x00401941

00401a68 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401a68:	b580      	push	{r7, lr}
  401a6a:	b082      	sub	sp, #8
  401a6c:	af00      	add	r7, sp, #0
  401a6e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401a70:	bf00      	nop
  401a72:	6878      	ldr	r0, [r7, #4]
  401a74:	4b04      	ldr	r3, [pc, #16]	; (401a88 <pll_wait_for_lock+0x20>)
  401a76:	4798      	blx	r3
  401a78:	4603      	mov	r3, r0
  401a7a:	2b00      	cmp	r3, #0
  401a7c:	d0f9      	beq.n	401a72 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401a7e:	2300      	movs	r3, #0
}
  401a80:	4618      	mov	r0, r3
  401a82:	3708      	adds	r7, #8
  401a84:	46bd      	mov	sp, r7
  401a86:	bd80      	pop	{r7, pc}
  401a88:	00401a05 	.word	0x00401a05

00401a8c <sysclk_get_main_hz>:
{
  401a8c:	b580      	push	{r7, lr}
  401a8e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401a90:	2006      	movs	r0, #6
  401a92:	4b04      	ldr	r3, [pc, #16]	; (401aa4 <sysclk_get_main_hz+0x18>)
  401a94:	4798      	blx	r3
  401a96:	4602      	mov	r2, r0
  401a98:	4613      	mov	r3, r2
  401a9a:	009b      	lsls	r3, r3, #2
  401a9c:	4413      	add	r3, r2
  401a9e:	009b      	lsls	r3, r3, #2
}
  401aa0:	4618      	mov	r0, r3
  401aa2:	bd80      	pop	{r7, pc}
  401aa4:	004018cd 	.word	0x004018cd

00401aa8 <sysclk_get_cpu_hz>:
{
  401aa8:	b580      	push	{r7, lr}
  401aaa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401aac:	4b02      	ldr	r3, [pc, #8]	; (401ab8 <sysclk_get_cpu_hz+0x10>)
  401aae:	4798      	blx	r3
  401ab0:	4603      	mov	r3, r0
  401ab2:	085b      	lsrs	r3, r3, #1
}
  401ab4:	4618      	mov	r0, r3
  401ab6:	bd80      	pop	{r7, pc}
  401ab8:	00401a8d 	.word	0x00401a8d

00401abc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401abc:	b590      	push	{r4, r7, lr}
  401abe:	b083      	sub	sp, #12
  401ac0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401ac2:	4811      	ldr	r0, [pc, #68]	; (401b08 <sysclk_init+0x4c>)
  401ac4:	4b11      	ldr	r3, [pc, #68]	; (401b0c <sysclk_init+0x50>)
  401ac6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  401ac8:	2006      	movs	r0, #6
  401aca:	4b11      	ldr	r3, [pc, #68]	; (401b10 <sysclk_init+0x54>)
  401acc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401ace:	1d38      	adds	r0, r7, #4
  401ad0:	2314      	movs	r3, #20
  401ad2:	2201      	movs	r2, #1
  401ad4:	2106      	movs	r1, #6
  401ad6:	4c0f      	ldr	r4, [pc, #60]	; (401b14 <sysclk_init+0x58>)
  401ad8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401ada:	1d3b      	adds	r3, r7, #4
  401adc:	2100      	movs	r1, #0
  401ade:	4618      	mov	r0, r3
  401ae0:	4b0d      	ldr	r3, [pc, #52]	; (401b18 <sysclk_init+0x5c>)
  401ae2:	4798      	blx	r3
		pll_wait_for_lock(0);
  401ae4:	2000      	movs	r0, #0
  401ae6:	4b0d      	ldr	r3, [pc, #52]	; (401b1c <sysclk_init+0x60>)
  401ae8:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401aea:	2010      	movs	r0, #16
  401aec:	4b0c      	ldr	r3, [pc, #48]	; (401b20 <sysclk_init+0x64>)
  401aee:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401af0:	4b0c      	ldr	r3, [pc, #48]	; (401b24 <sysclk_init+0x68>)
  401af2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401af4:	4b0c      	ldr	r3, [pc, #48]	; (401b28 <sysclk_init+0x6c>)
  401af6:	4798      	blx	r3
  401af8:	4603      	mov	r3, r0
  401afa:	4618      	mov	r0, r3
  401afc:	4b03      	ldr	r3, [pc, #12]	; (401b0c <sysclk_init+0x50>)
  401afe:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401b00:	bf00      	nop
  401b02:	370c      	adds	r7, #12
  401b04:	46bd      	mov	sp, r7
  401b06:	bd90      	pop	{r4, r7, pc}
  401b08:	07270e00 	.word	0x07270e00
  401b0c:	00402821 	.word	0x00402821
  401b10:	00401a31 	.word	0x00401a31
  401b14:	0040196d 	.word	0x0040196d
  401b18:	004019c1 	.word	0x004019c1
  401b1c:	00401a69 	.word	0x00401a69
  401b20:	00402021 	.word	0x00402021
  401b24:	00402689 	.word	0x00402689
  401b28:	00401aa9 	.word	0x00401aa9

00401b2c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401b2c:	b480      	push	{r7}
  401b2e:	b085      	sub	sp, #20
  401b30:	af00      	add	r7, sp, #0
  401b32:	60f8      	str	r0, [r7, #12]
  401b34:	60b9      	str	r1, [r7, #8]
  401b36:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b38:	687b      	ldr	r3, [r7, #4]
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d003      	beq.n	401b46 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401b3e:	68fb      	ldr	r3, [r7, #12]
  401b40:	68ba      	ldr	r2, [r7, #8]
  401b42:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401b44:	e002      	b.n	401b4c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401b46:	68fb      	ldr	r3, [r7, #12]
  401b48:	68ba      	ldr	r2, [r7, #8]
  401b4a:	661a      	str	r2, [r3, #96]	; 0x60
}
  401b4c:	bf00      	nop
  401b4e:	3714      	adds	r7, #20
  401b50:	46bd      	mov	sp, r7
  401b52:	bc80      	pop	{r7}
  401b54:	4770      	bx	lr

00401b56 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401b56:	b480      	push	{r7}
  401b58:	b085      	sub	sp, #20
  401b5a:	af00      	add	r7, sp, #0
  401b5c:	60f8      	str	r0, [r7, #12]
  401b5e:	60b9      	str	r1, [r7, #8]
  401b60:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401b62:	68fb      	ldr	r3, [r7, #12]
  401b64:	68ba      	ldr	r2, [r7, #8]
  401b66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401b6a:	687b      	ldr	r3, [r7, #4]
  401b6c:	005b      	lsls	r3, r3, #1
  401b6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401b72:	fbb2 f3f3 	udiv	r3, r2, r3
  401b76:	3b01      	subs	r3, #1
  401b78:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401b7c:	68fb      	ldr	r3, [r7, #12]
  401b7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401b82:	bf00      	nop
  401b84:	3714      	adds	r7, #20
  401b86:	46bd      	mov	sp, r7
  401b88:	bc80      	pop	{r7}
  401b8a:	4770      	bx	lr

00401b8c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401b8c:	b480      	push	{r7}
  401b8e:	b087      	sub	sp, #28
  401b90:	af00      	add	r7, sp, #0
  401b92:	60f8      	str	r0, [r7, #12]
  401b94:	60b9      	str	r1, [r7, #8]
  401b96:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401b98:	68fb      	ldr	r3, [r7, #12]
  401b9a:	687a      	ldr	r2, [r7, #4]
  401b9c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401b9e:	68bb      	ldr	r3, [r7, #8]
  401ba0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401ba4:	d04a      	beq.n	401c3c <pio_set_peripheral+0xb0>
  401ba6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401baa:	d808      	bhi.n	401bbe <pio_set_peripheral+0x32>
  401bac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401bb0:	d016      	beq.n	401be0 <pio_set_peripheral+0x54>
  401bb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401bb6:	d02c      	beq.n	401c12 <pio_set_peripheral+0x86>
  401bb8:	2b00      	cmp	r3, #0
  401bba:	d069      	beq.n	401c90 <pio_set_peripheral+0x104>
  401bbc:	e064      	b.n	401c88 <pio_set_peripheral+0xfc>
  401bbe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401bc2:	d065      	beq.n	401c90 <pio_set_peripheral+0x104>
  401bc4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401bc8:	d803      	bhi.n	401bd2 <pio_set_peripheral+0x46>
  401bca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401bce:	d04a      	beq.n	401c66 <pio_set_peripheral+0xda>
  401bd0:	e05a      	b.n	401c88 <pio_set_peripheral+0xfc>
  401bd2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401bd6:	d05b      	beq.n	401c90 <pio_set_peripheral+0x104>
  401bd8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401bdc:	d058      	beq.n	401c90 <pio_set_peripheral+0x104>
  401bde:	e053      	b.n	401c88 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401be0:	68fb      	ldr	r3, [r7, #12]
  401be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401be4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401be6:	68fb      	ldr	r3, [r7, #12]
  401be8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bea:	687b      	ldr	r3, [r7, #4]
  401bec:	43d9      	mvns	r1, r3
  401bee:	697b      	ldr	r3, [r7, #20]
  401bf0:	400b      	ands	r3, r1
  401bf2:	401a      	ands	r2, r3
  401bf4:	68fb      	ldr	r3, [r7, #12]
  401bf6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401bf8:	68fb      	ldr	r3, [r7, #12]
  401bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401bfc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401bfe:	68fb      	ldr	r3, [r7, #12]
  401c00:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c02:	687b      	ldr	r3, [r7, #4]
  401c04:	43d9      	mvns	r1, r3
  401c06:	697b      	ldr	r3, [r7, #20]
  401c08:	400b      	ands	r3, r1
  401c0a:	401a      	ands	r2, r3
  401c0c:	68fb      	ldr	r3, [r7, #12]
  401c0e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401c10:	e03a      	b.n	401c88 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c12:	68fb      	ldr	r3, [r7, #12]
  401c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401c16:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c18:	687a      	ldr	r2, [r7, #4]
  401c1a:	697b      	ldr	r3, [r7, #20]
  401c1c:	431a      	orrs	r2, r3
  401c1e:	68fb      	ldr	r3, [r7, #12]
  401c20:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401c22:	68fb      	ldr	r3, [r7, #12]
  401c24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401c26:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c28:	68fb      	ldr	r3, [r7, #12]
  401c2a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c2c:	687b      	ldr	r3, [r7, #4]
  401c2e:	43d9      	mvns	r1, r3
  401c30:	697b      	ldr	r3, [r7, #20]
  401c32:	400b      	ands	r3, r1
  401c34:	401a      	ands	r2, r3
  401c36:	68fb      	ldr	r3, [r7, #12]
  401c38:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401c3a:	e025      	b.n	401c88 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c3c:	68fb      	ldr	r3, [r7, #12]
  401c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401c40:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c42:	68fb      	ldr	r3, [r7, #12]
  401c44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401c46:	687b      	ldr	r3, [r7, #4]
  401c48:	43d9      	mvns	r1, r3
  401c4a:	697b      	ldr	r3, [r7, #20]
  401c4c:	400b      	ands	r3, r1
  401c4e:	401a      	ands	r2, r3
  401c50:	68fb      	ldr	r3, [r7, #12]
  401c52:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401c54:	68fb      	ldr	r3, [r7, #12]
  401c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401c58:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401c5a:	687a      	ldr	r2, [r7, #4]
  401c5c:	697b      	ldr	r3, [r7, #20]
  401c5e:	431a      	orrs	r2, r3
  401c60:	68fb      	ldr	r3, [r7, #12]
  401c62:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401c64:	e010      	b.n	401c88 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c66:	68fb      	ldr	r3, [r7, #12]
  401c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401c6a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c6c:	687a      	ldr	r2, [r7, #4]
  401c6e:	697b      	ldr	r3, [r7, #20]
  401c70:	431a      	orrs	r2, r3
  401c72:	68fb      	ldr	r3, [r7, #12]
  401c74:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401c76:	68fb      	ldr	r3, [r7, #12]
  401c78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401c7a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401c7c:	687a      	ldr	r2, [r7, #4]
  401c7e:	697b      	ldr	r3, [r7, #20]
  401c80:	431a      	orrs	r2, r3
  401c82:	68fb      	ldr	r3, [r7, #12]
  401c84:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401c86:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401c88:	68fb      	ldr	r3, [r7, #12]
  401c8a:	687a      	ldr	r2, [r7, #4]
  401c8c:	605a      	str	r2, [r3, #4]
  401c8e:	e000      	b.n	401c92 <pio_set_peripheral+0x106>
		return;
  401c90:	bf00      	nop
}
  401c92:	371c      	adds	r7, #28
  401c94:	46bd      	mov	sp, r7
  401c96:	bc80      	pop	{r7}
  401c98:	4770      	bx	lr
	...

00401c9c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401c9c:	b580      	push	{r7, lr}
  401c9e:	b084      	sub	sp, #16
  401ca0:	af00      	add	r7, sp, #0
  401ca2:	60f8      	str	r0, [r7, #12]
  401ca4:	60b9      	str	r1, [r7, #8]
  401ca6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401ca8:	68b9      	ldr	r1, [r7, #8]
  401caa:	68f8      	ldr	r0, [r7, #12]
  401cac:	4b19      	ldr	r3, [pc, #100]	; (401d14 <pio_set_input+0x78>)
  401cae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401cb0:	687b      	ldr	r3, [r7, #4]
  401cb2:	f003 0301 	and.w	r3, r3, #1
  401cb6:	461a      	mov	r2, r3
  401cb8:	68b9      	ldr	r1, [r7, #8]
  401cba:	68f8      	ldr	r0, [r7, #12]
  401cbc:	4b16      	ldr	r3, [pc, #88]	; (401d18 <pio_set_input+0x7c>)
  401cbe:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401cc0:	687b      	ldr	r3, [r7, #4]
  401cc2:	f003 030a 	and.w	r3, r3, #10
  401cc6:	2b00      	cmp	r3, #0
  401cc8:	d003      	beq.n	401cd2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401cca:	68fb      	ldr	r3, [r7, #12]
  401ccc:	68ba      	ldr	r2, [r7, #8]
  401cce:	621a      	str	r2, [r3, #32]
  401cd0:	e002      	b.n	401cd8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401cd2:	68fb      	ldr	r3, [r7, #12]
  401cd4:	68ba      	ldr	r2, [r7, #8]
  401cd6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401cd8:	687b      	ldr	r3, [r7, #4]
  401cda:	f003 0302 	and.w	r3, r3, #2
  401cde:	2b00      	cmp	r3, #0
  401ce0:	d004      	beq.n	401cec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401ce2:	68fb      	ldr	r3, [r7, #12]
  401ce4:	68ba      	ldr	r2, [r7, #8]
  401ce6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401cea:	e008      	b.n	401cfe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401cec:	687b      	ldr	r3, [r7, #4]
  401cee:	f003 0308 	and.w	r3, r3, #8
  401cf2:	2b00      	cmp	r3, #0
  401cf4:	d003      	beq.n	401cfe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401cf6:	68fb      	ldr	r3, [r7, #12]
  401cf8:	68ba      	ldr	r2, [r7, #8]
  401cfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401cfe:	68fb      	ldr	r3, [r7, #12]
  401d00:	68ba      	ldr	r2, [r7, #8]
  401d02:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401d04:	68fb      	ldr	r3, [r7, #12]
  401d06:	68ba      	ldr	r2, [r7, #8]
  401d08:	601a      	str	r2, [r3, #0]
}
  401d0a:	bf00      	nop
  401d0c:	3710      	adds	r7, #16
  401d0e:	46bd      	mov	sp, r7
  401d10:	bd80      	pop	{r7, pc}
  401d12:	bf00      	nop
  401d14:	00401e05 	.word	0x00401e05
  401d18:	00401b2d 	.word	0x00401b2d

00401d1c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401d1c:	b580      	push	{r7, lr}
  401d1e:	b084      	sub	sp, #16
  401d20:	af00      	add	r7, sp, #0
  401d22:	60f8      	str	r0, [r7, #12]
  401d24:	60b9      	str	r1, [r7, #8]
  401d26:	607a      	str	r2, [r7, #4]
  401d28:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401d2a:	68b9      	ldr	r1, [r7, #8]
  401d2c:	68f8      	ldr	r0, [r7, #12]
  401d2e:	4b12      	ldr	r3, [pc, #72]	; (401d78 <pio_set_output+0x5c>)
  401d30:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401d32:	69ba      	ldr	r2, [r7, #24]
  401d34:	68b9      	ldr	r1, [r7, #8]
  401d36:	68f8      	ldr	r0, [r7, #12]
  401d38:	4b10      	ldr	r3, [pc, #64]	; (401d7c <pio_set_output+0x60>)
  401d3a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401d3c:	683b      	ldr	r3, [r7, #0]
  401d3e:	2b00      	cmp	r3, #0
  401d40:	d003      	beq.n	401d4a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401d42:	68fb      	ldr	r3, [r7, #12]
  401d44:	68ba      	ldr	r2, [r7, #8]
  401d46:	651a      	str	r2, [r3, #80]	; 0x50
  401d48:	e002      	b.n	401d50 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401d4a:	68fb      	ldr	r3, [r7, #12]
  401d4c:	68ba      	ldr	r2, [r7, #8]
  401d4e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401d50:	687b      	ldr	r3, [r7, #4]
  401d52:	2b00      	cmp	r3, #0
  401d54:	d003      	beq.n	401d5e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401d56:	68fb      	ldr	r3, [r7, #12]
  401d58:	68ba      	ldr	r2, [r7, #8]
  401d5a:	631a      	str	r2, [r3, #48]	; 0x30
  401d5c:	e002      	b.n	401d64 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401d5e:	68fb      	ldr	r3, [r7, #12]
  401d60:	68ba      	ldr	r2, [r7, #8]
  401d62:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401d64:	68fb      	ldr	r3, [r7, #12]
  401d66:	68ba      	ldr	r2, [r7, #8]
  401d68:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401d6a:	68fb      	ldr	r3, [r7, #12]
  401d6c:	68ba      	ldr	r2, [r7, #8]
  401d6e:	601a      	str	r2, [r3, #0]
}
  401d70:	bf00      	nop
  401d72:	3710      	adds	r7, #16
  401d74:	46bd      	mov	sp, r7
  401d76:	bd80      	pop	{r7, pc}
  401d78:	00401e05 	.word	0x00401e05
  401d7c:	00401b2d 	.word	0x00401b2d

00401d80 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401d80:	b480      	push	{r7}
  401d82:	b085      	sub	sp, #20
  401d84:	af00      	add	r7, sp, #0
  401d86:	60f8      	str	r0, [r7, #12]
  401d88:	60b9      	str	r1, [r7, #8]
  401d8a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401d8c:	687b      	ldr	r3, [r7, #4]
  401d8e:	f003 0310 	and.w	r3, r3, #16
  401d92:	2b00      	cmp	r3, #0
  401d94:	d020      	beq.n	401dd8 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401d96:	68fb      	ldr	r3, [r7, #12]
  401d98:	68ba      	ldr	r2, [r7, #8]
  401d9a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401d9e:	687b      	ldr	r3, [r7, #4]
  401da0:	f003 0320 	and.w	r3, r3, #32
  401da4:	2b00      	cmp	r3, #0
  401da6:	d004      	beq.n	401db2 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401da8:	68fb      	ldr	r3, [r7, #12]
  401daa:	68ba      	ldr	r2, [r7, #8]
  401dac:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401db0:	e003      	b.n	401dba <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401db2:	68fb      	ldr	r3, [r7, #12]
  401db4:	68ba      	ldr	r2, [r7, #8]
  401db6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401dba:	687b      	ldr	r3, [r7, #4]
  401dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401dc0:	2b00      	cmp	r3, #0
  401dc2:	d004      	beq.n	401dce <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401dc4:	68fb      	ldr	r3, [r7, #12]
  401dc6:	68ba      	ldr	r2, [r7, #8]
  401dc8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  401dcc:	e008      	b.n	401de0 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  401dce:	68fb      	ldr	r3, [r7, #12]
  401dd0:	68ba      	ldr	r2, [r7, #8]
  401dd2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401dd6:	e003      	b.n	401de0 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401dd8:	68fb      	ldr	r3, [r7, #12]
  401dda:	68ba      	ldr	r2, [r7, #8]
  401ddc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  401de0:	bf00      	nop
  401de2:	3714      	adds	r7, #20
  401de4:	46bd      	mov	sp, r7
  401de6:	bc80      	pop	{r7}
  401de8:	4770      	bx	lr

00401dea <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401dea:	b480      	push	{r7}
  401dec:	b083      	sub	sp, #12
  401dee:	af00      	add	r7, sp, #0
  401df0:	6078      	str	r0, [r7, #4]
  401df2:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	683a      	ldr	r2, [r7, #0]
  401df8:	641a      	str	r2, [r3, #64]	; 0x40
}
  401dfa:	bf00      	nop
  401dfc:	370c      	adds	r7, #12
  401dfe:	46bd      	mov	sp, r7
  401e00:	bc80      	pop	{r7}
  401e02:	4770      	bx	lr

00401e04 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401e04:	b480      	push	{r7}
  401e06:	b083      	sub	sp, #12
  401e08:	af00      	add	r7, sp, #0
  401e0a:	6078      	str	r0, [r7, #4]
  401e0c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401e0e:	687b      	ldr	r3, [r7, #4]
  401e10:	683a      	ldr	r2, [r7, #0]
  401e12:	645a      	str	r2, [r3, #68]	; 0x44
}
  401e14:	bf00      	nop
  401e16:	370c      	adds	r7, #12
  401e18:	46bd      	mov	sp, r7
  401e1a:	bc80      	pop	{r7}
  401e1c:	4770      	bx	lr

00401e1e <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401e1e:	b480      	push	{r7}
  401e20:	b083      	sub	sp, #12
  401e22:	af00      	add	r7, sp, #0
  401e24:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401e26:	687b      	ldr	r3, [r7, #4]
  401e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401e2a:	4618      	mov	r0, r3
  401e2c:	370c      	adds	r7, #12
  401e2e:	46bd      	mov	sp, r7
  401e30:	bc80      	pop	{r7}
  401e32:	4770      	bx	lr

00401e34 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401e34:	b480      	push	{r7}
  401e36:	b083      	sub	sp, #12
  401e38:	af00      	add	r7, sp, #0
  401e3a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401e3c:	687b      	ldr	r3, [r7, #4]
  401e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401e40:	4618      	mov	r0, r3
  401e42:	370c      	adds	r7, #12
  401e44:	46bd      	mov	sp, r7
  401e46:	bc80      	pop	{r7}
  401e48:	4770      	bx	lr
	...

00401e4c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401e4c:	b590      	push	{r4, r7, lr}
  401e4e:	b087      	sub	sp, #28
  401e50:	af02      	add	r7, sp, #8
  401e52:	6078      	str	r0, [r7, #4]
  401e54:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401e56:	6878      	ldr	r0, [r7, #4]
  401e58:	4b63      	ldr	r3, [pc, #396]	; (401fe8 <pio_configure_pin+0x19c>)
  401e5a:	4798      	blx	r3
  401e5c:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401e5e:	683b      	ldr	r3, [r7, #0]
  401e60:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401e64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401e68:	d067      	beq.n	401f3a <pio_configure_pin+0xee>
  401e6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401e6e:	d809      	bhi.n	401e84 <pio_configure_pin+0x38>
  401e70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401e74:	d02b      	beq.n	401ece <pio_configure_pin+0x82>
  401e76:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401e7a:	d043      	beq.n	401f04 <pio_configure_pin+0xb8>
  401e7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401e80:	d00a      	beq.n	401e98 <pio_configure_pin+0x4c>
  401e82:	e0a9      	b.n	401fd8 <pio_configure_pin+0x18c>
  401e84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401e88:	d07e      	beq.n	401f88 <pio_configure_pin+0x13c>
  401e8a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401e8e:	d07b      	beq.n	401f88 <pio_configure_pin+0x13c>
  401e90:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401e94:	d06c      	beq.n	401f70 <pio_configure_pin+0x124>
  401e96:	e09f      	b.n	401fd8 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401e98:	687b      	ldr	r3, [r7, #4]
  401e9a:	f003 031f 	and.w	r3, r3, #31
  401e9e:	2201      	movs	r2, #1
  401ea0:	fa02 f303 	lsl.w	r3, r2, r3
  401ea4:	461a      	mov	r2, r3
  401ea6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401eaa:	68f8      	ldr	r0, [r7, #12]
  401eac:	4b4f      	ldr	r3, [pc, #316]	; (401fec <pio_configure_pin+0x1a0>)
  401eae:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401eb0:	687b      	ldr	r3, [r7, #4]
  401eb2:	f003 031f 	and.w	r3, r3, #31
  401eb6:	2201      	movs	r2, #1
  401eb8:	fa02 f303 	lsl.w	r3, r2, r3
  401ebc:	4619      	mov	r1, r3
  401ebe:	683b      	ldr	r3, [r7, #0]
  401ec0:	f003 0301 	and.w	r3, r3, #1
  401ec4:	461a      	mov	r2, r3
  401ec6:	68f8      	ldr	r0, [r7, #12]
  401ec8:	4b49      	ldr	r3, [pc, #292]	; (401ff0 <pio_configure_pin+0x1a4>)
  401eca:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401ecc:	e086      	b.n	401fdc <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401ece:	687b      	ldr	r3, [r7, #4]
  401ed0:	f003 031f 	and.w	r3, r3, #31
  401ed4:	2201      	movs	r2, #1
  401ed6:	fa02 f303 	lsl.w	r3, r2, r3
  401eda:	461a      	mov	r2, r3
  401edc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401ee0:	68f8      	ldr	r0, [r7, #12]
  401ee2:	4b42      	ldr	r3, [pc, #264]	; (401fec <pio_configure_pin+0x1a0>)
  401ee4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401ee6:	687b      	ldr	r3, [r7, #4]
  401ee8:	f003 031f 	and.w	r3, r3, #31
  401eec:	2201      	movs	r2, #1
  401eee:	fa02 f303 	lsl.w	r3, r2, r3
  401ef2:	4619      	mov	r1, r3
  401ef4:	683b      	ldr	r3, [r7, #0]
  401ef6:	f003 0301 	and.w	r3, r3, #1
  401efa:	461a      	mov	r2, r3
  401efc:	68f8      	ldr	r0, [r7, #12]
  401efe:	4b3c      	ldr	r3, [pc, #240]	; (401ff0 <pio_configure_pin+0x1a4>)
  401f00:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401f02:	e06b      	b.n	401fdc <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401f04:	687b      	ldr	r3, [r7, #4]
  401f06:	f003 031f 	and.w	r3, r3, #31
  401f0a:	2201      	movs	r2, #1
  401f0c:	fa02 f303 	lsl.w	r3, r2, r3
  401f10:	461a      	mov	r2, r3
  401f12:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401f16:	68f8      	ldr	r0, [r7, #12]
  401f18:	4b34      	ldr	r3, [pc, #208]	; (401fec <pio_configure_pin+0x1a0>)
  401f1a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401f1c:	687b      	ldr	r3, [r7, #4]
  401f1e:	f003 031f 	and.w	r3, r3, #31
  401f22:	2201      	movs	r2, #1
  401f24:	fa02 f303 	lsl.w	r3, r2, r3
  401f28:	4619      	mov	r1, r3
  401f2a:	683b      	ldr	r3, [r7, #0]
  401f2c:	f003 0301 	and.w	r3, r3, #1
  401f30:	461a      	mov	r2, r3
  401f32:	68f8      	ldr	r0, [r7, #12]
  401f34:	4b2e      	ldr	r3, [pc, #184]	; (401ff0 <pio_configure_pin+0x1a4>)
  401f36:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401f38:	e050      	b.n	401fdc <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401f3a:	687b      	ldr	r3, [r7, #4]
  401f3c:	f003 031f 	and.w	r3, r3, #31
  401f40:	2201      	movs	r2, #1
  401f42:	fa02 f303 	lsl.w	r3, r2, r3
  401f46:	461a      	mov	r2, r3
  401f48:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401f4c:	68f8      	ldr	r0, [r7, #12]
  401f4e:	4b27      	ldr	r3, [pc, #156]	; (401fec <pio_configure_pin+0x1a0>)
  401f50:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401f52:	687b      	ldr	r3, [r7, #4]
  401f54:	f003 031f 	and.w	r3, r3, #31
  401f58:	2201      	movs	r2, #1
  401f5a:	fa02 f303 	lsl.w	r3, r2, r3
  401f5e:	4619      	mov	r1, r3
  401f60:	683b      	ldr	r3, [r7, #0]
  401f62:	f003 0301 	and.w	r3, r3, #1
  401f66:	461a      	mov	r2, r3
  401f68:	68f8      	ldr	r0, [r7, #12]
  401f6a:	4b21      	ldr	r3, [pc, #132]	; (401ff0 <pio_configure_pin+0x1a4>)
  401f6c:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401f6e:	e035      	b.n	401fdc <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401f70:	687b      	ldr	r3, [r7, #4]
  401f72:	f003 031f 	and.w	r3, r3, #31
  401f76:	2201      	movs	r2, #1
  401f78:	fa02 f303 	lsl.w	r3, r2, r3
  401f7c:	683a      	ldr	r2, [r7, #0]
  401f7e:	4619      	mov	r1, r3
  401f80:	68f8      	ldr	r0, [r7, #12]
  401f82:	4b1c      	ldr	r3, [pc, #112]	; (401ff4 <pio_configure_pin+0x1a8>)
  401f84:	4798      	blx	r3
		break;
  401f86:	e029      	b.n	401fdc <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401f88:	687b      	ldr	r3, [r7, #4]
  401f8a:	f003 031f 	and.w	r3, r3, #31
  401f8e:	2201      	movs	r2, #1
  401f90:	fa02 f303 	lsl.w	r3, r2, r3
  401f94:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401f96:	683b      	ldr	r3, [r7, #0]
  401f98:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401f9c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401fa0:	bf0c      	ite	eq
  401fa2:	2301      	moveq	r3, #1
  401fa4:	2300      	movne	r3, #0
  401fa6:	b2db      	uxtb	r3, r3
  401fa8:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401faa:	683b      	ldr	r3, [r7, #0]
  401fac:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401fb0:	2b00      	cmp	r3, #0
  401fb2:	bf14      	ite	ne
  401fb4:	2301      	movne	r3, #1
  401fb6:	2300      	moveq	r3, #0
  401fb8:	b2db      	uxtb	r3, r3
  401fba:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401fbc:	683b      	ldr	r3, [r7, #0]
  401fbe:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401fc2:	2b00      	cmp	r3, #0
  401fc4:	bf14      	ite	ne
  401fc6:	2301      	movne	r3, #1
  401fc8:	2300      	moveq	r3, #0
  401fca:	b2db      	uxtb	r3, r3
  401fcc:	9300      	str	r3, [sp, #0]
  401fce:	4603      	mov	r3, r0
  401fd0:	68f8      	ldr	r0, [r7, #12]
  401fd2:	4c09      	ldr	r4, [pc, #36]	; (401ff8 <pio_configure_pin+0x1ac>)
  401fd4:	47a0      	blx	r4
		break;
  401fd6:	e001      	b.n	401fdc <pio_configure_pin+0x190>

	default:
		return 0;
  401fd8:	2300      	movs	r3, #0
  401fda:	e000      	b.n	401fde <pio_configure_pin+0x192>
	}

	return 1;
  401fdc:	2301      	movs	r3, #1
}
  401fde:	4618      	mov	r0, r3
  401fe0:	3714      	adds	r7, #20
  401fe2:	46bd      	mov	sp, r7
  401fe4:	bd90      	pop	{r4, r7, pc}
  401fe6:	bf00      	nop
  401fe8:	00401ffd 	.word	0x00401ffd
  401fec:	00401b8d 	.word	0x00401b8d
  401ff0:	00401b2d 	.word	0x00401b2d
  401ff4:	00401c9d 	.word	0x00401c9d
  401ff8:	00401d1d 	.word	0x00401d1d

00401ffc <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401ffc:	b480      	push	{r7}
  401ffe:	b085      	sub	sp, #20
  402000:	af00      	add	r7, sp, #0
  402002:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  402004:	687b      	ldr	r3, [r7, #4]
  402006:	095b      	lsrs	r3, r3, #5
  402008:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40200c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402010:	025b      	lsls	r3, r3, #9
  402012:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  402014:	68fb      	ldr	r3, [r7, #12]
}
  402016:	4618      	mov	r0, r3
  402018:	3714      	adds	r7, #20
  40201a:	46bd      	mov	sp, r7
  40201c:	bc80      	pop	{r7}
  40201e:	4770      	bx	lr

00402020 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402020:	b480      	push	{r7}
  402022:	b085      	sub	sp, #20
  402024:	af00      	add	r7, sp, #0
  402026:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402028:	491c      	ldr	r1, [pc, #112]	; (40209c <pmc_switch_mck_to_pllack+0x7c>)
  40202a:	4b1c      	ldr	r3, [pc, #112]	; (40209c <pmc_switch_mck_to_pllack+0x7c>)
  40202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40202e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402032:	687b      	ldr	r3, [r7, #4]
  402034:	4313      	orrs	r3, r2
  402036:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402038:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40203c:	60fb      	str	r3, [r7, #12]
  40203e:	e007      	b.n	402050 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402040:	68fb      	ldr	r3, [r7, #12]
  402042:	2b00      	cmp	r3, #0
  402044:	d101      	bne.n	40204a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402046:	2301      	movs	r3, #1
  402048:	e023      	b.n	402092 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40204a:	68fb      	ldr	r3, [r7, #12]
  40204c:	3b01      	subs	r3, #1
  40204e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402050:	4b12      	ldr	r3, [pc, #72]	; (40209c <pmc_switch_mck_to_pllack+0x7c>)
  402052:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402054:	f003 0308 	and.w	r3, r3, #8
  402058:	2b00      	cmp	r3, #0
  40205a:	d0f1      	beq.n	402040 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40205c:	4a0f      	ldr	r2, [pc, #60]	; (40209c <pmc_switch_mck_to_pllack+0x7c>)
  40205e:	4b0f      	ldr	r3, [pc, #60]	; (40209c <pmc_switch_mck_to_pllack+0x7c>)
  402060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402062:	f023 0303 	bic.w	r3, r3, #3
  402066:	f043 0302 	orr.w	r3, r3, #2
  40206a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40206c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402070:	60fb      	str	r3, [r7, #12]
  402072:	e007      	b.n	402084 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402074:	68fb      	ldr	r3, [r7, #12]
  402076:	2b00      	cmp	r3, #0
  402078:	d101      	bne.n	40207e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40207a:	2301      	movs	r3, #1
  40207c:	e009      	b.n	402092 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40207e:	68fb      	ldr	r3, [r7, #12]
  402080:	3b01      	subs	r3, #1
  402082:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402084:	4b05      	ldr	r3, [pc, #20]	; (40209c <pmc_switch_mck_to_pllack+0x7c>)
  402086:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402088:	f003 0308 	and.w	r3, r3, #8
  40208c:	2b00      	cmp	r3, #0
  40208e:	d0f1      	beq.n	402074 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402090:	2300      	movs	r3, #0
}
  402092:	4618      	mov	r0, r3
  402094:	3714      	adds	r7, #20
  402096:	46bd      	mov	sp, r7
  402098:	bc80      	pop	{r7}
  40209a:	4770      	bx	lr
  40209c:	400e0400 	.word	0x400e0400

004020a0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4020a0:	b480      	push	{r7}
  4020a2:	b083      	sub	sp, #12
  4020a4:	af00      	add	r7, sp, #0
  4020a6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4020a8:	687b      	ldr	r3, [r7, #4]
  4020aa:	2b01      	cmp	r3, #1
  4020ac:	d107      	bne.n	4020be <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4020ae:	4a08      	ldr	r2, [pc, #32]	; (4020d0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4020b0:	4b07      	ldr	r3, [pc, #28]	; (4020d0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4020b2:	689b      	ldr	r3, [r3, #8]
  4020b4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4020b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4020bc:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4020be:	4b04      	ldr	r3, [pc, #16]	; (4020d0 <pmc_switch_sclk_to_32kxtal+0x30>)
  4020c0:	4a04      	ldr	r2, [pc, #16]	; (4020d4 <pmc_switch_sclk_to_32kxtal+0x34>)
  4020c2:	601a      	str	r2, [r3, #0]
}
  4020c4:	bf00      	nop
  4020c6:	370c      	adds	r7, #12
  4020c8:	46bd      	mov	sp, r7
  4020ca:	bc80      	pop	{r7}
  4020cc:	4770      	bx	lr
  4020ce:	bf00      	nop
  4020d0:	400e1410 	.word	0x400e1410
  4020d4:	a5000008 	.word	0xa5000008

004020d8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4020d8:	b480      	push	{r7}
  4020da:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4020dc:	4b09      	ldr	r3, [pc, #36]	; (402104 <pmc_osc_is_ready_32kxtal+0x2c>)
  4020de:	695b      	ldr	r3, [r3, #20]
  4020e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4020e4:	2b00      	cmp	r3, #0
  4020e6:	d007      	beq.n	4020f8 <pmc_osc_is_ready_32kxtal+0x20>
  4020e8:	4b07      	ldr	r3, [pc, #28]	; (402108 <pmc_osc_is_ready_32kxtal+0x30>)
  4020ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4020f0:	2b00      	cmp	r3, #0
  4020f2:	d001      	beq.n	4020f8 <pmc_osc_is_ready_32kxtal+0x20>
  4020f4:	2301      	movs	r3, #1
  4020f6:	e000      	b.n	4020fa <pmc_osc_is_ready_32kxtal+0x22>
  4020f8:	2300      	movs	r3, #0
}
  4020fa:	4618      	mov	r0, r3
  4020fc:	46bd      	mov	sp, r7
  4020fe:	bc80      	pop	{r7}
  402100:	4770      	bx	lr
  402102:	bf00      	nop
  402104:	400e1410 	.word	0x400e1410
  402108:	400e0400 	.word	0x400e0400

0040210c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40210c:	b480      	push	{r7}
  40210e:	b083      	sub	sp, #12
  402110:	af00      	add	r7, sp, #0
  402112:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402114:	4a18      	ldr	r2, [pc, #96]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  402116:	4b18      	ldr	r3, [pc, #96]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  402118:	6a1b      	ldr	r3, [r3, #32]
  40211a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40211e:	f043 0308 	orr.w	r3, r3, #8
  402122:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402124:	bf00      	nop
  402126:	4b14      	ldr	r3, [pc, #80]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  402128:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40212a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40212e:	2b00      	cmp	r3, #0
  402130:	d0f9      	beq.n	402126 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402132:	4911      	ldr	r1, [pc, #68]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  402134:	4b10      	ldr	r3, [pc, #64]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  402136:	6a1b      	ldr	r3, [r3, #32]
  402138:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40213c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402140:	687a      	ldr	r2, [r7, #4]
  402142:	4313      	orrs	r3, r2
  402144:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402148:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40214a:	bf00      	nop
  40214c:	4b0a      	ldr	r3, [pc, #40]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  40214e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402154:	2b00      	cmp	r3, #0
  402156:	d0f9      	beq.n	40214c <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402158:	4a07      	ldr	r2, [pc, #28]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  40215a:	4b07      	ldr	r3, [pc, #28]	; (402178 <pmc_switch_mainck_to_fastrc+0x6c>)
  40215c:	6a1b      	ldr	r3, [r3, #32]
  40215e:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  402162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  402166:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40216a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  40216c:	bf00      	nop
  40216e:	370c      	adds	r7, #12
  402170:	46bd      	mov	sp, r7
  402172:	bc80      	pop	{r7}
  402174:	4770      	bx	lr
  402176:	bf00      	nop
  402178:	400e0400 	.word	0x400e0400

0040217c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40217c:	b480      	push	{r7}
  40217e:	b083      	sub	sp, #12
  402180:	af00      	add	r7, sp, #0
  402182:	6078      	str	r0, [r7, #4]
  402184:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402186:	687b      	ldr	r3, [r7, #4]
  402188:	2b00      	cmp	r3, #0
  40218a:	d008      	beq.n	40219e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40218c:	4916      	ldr	r1, [pc, #88]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  40218e:	4b16      	ldr	r3, [pc, #88]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  402190:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402192:	4a16      	ldr	r2, [pc, #88]	; (4021ec <pmc_switch_mainck_to_xtal+0x70>)
  402194:	401a      	ands	r2, r3
  402196:	4b16      	ldr	r3, [pc, #88]	; (4021f0 <pmc_switch_mainck_to_xtal+0x74>)
  402198:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40219a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40219c:	e01e      	b.n	4021dc <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40219e:	4912      	ldr	r1, [pc, #72]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  4021a0:	4b11      	ldr	r3, [pc, #68]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  4021a2:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4021a4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4021a8:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4021ac:	683a      	ldr	r2, [r7, #0]
  4021ae:	0212      	lsls	r2, r2, #8
  4021b0:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4021b2:	4313      	orrs	r3, r2
  4021b4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021b8:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4021bc:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4021be:	bf00      	nop
  4021c0:	4b09      	ldr	r3, [pc, #36]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  4021c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021c4:	f003 0301 	and.w	r3, r3, #1
  4021c8:	2b00      	cmp	r3, #0
  4021ca:	d0f9      	beq.n	4021c0 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4021cc:	4a06      	ldr	r2, [pc, #24]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  4021ce:	4b06      	ldr	r3, [pc, #24]	; (4021e8 <pmc_switch_mainck_to_xtal+0x6c>)
  4021d0:	6a1b      	ldr	r3, [r3, #32]
  4021d2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4021da:	6213      	str	r3, [r2, #32]
}
  4021dc:	bf00      	nop
  4021de:	370c      	adds	r7, #12
  4021e0:	46bd      	mov	sp, r7
  4021e2:	bc80      	pop	{r7}
  4021e4:	4770      	bx	lr
  4021e6:	bf00      	nop
  4021e8:	400e0400 	.word	0x400e0400
  4021ec:	fec8fffc 	.word	0xfec8fffc
  4021f0:	01370002 	.word	0x01370002

004021f4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4021f4:	b480      	push	{r7}
  4021f6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021f8:	4b03      	ldr	r3, [pc, #12]	; (402208 <pmc_osc_is_ready_mainck+0x14>)
  4021fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402200:	4618      	mov	r0, r3
  402202:	46bd      	mov	sp, r7
  402204:	bc80      	pop	{r7}
  402206:	4770      	bx	lr
  402208:	400e0400 	.word	0x400e0400

0040220c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40220c:	b480      	push	{r7}
  40220e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402210:	4b03      	ldr	r3, [pc, #12]	; (402220 <pmc_disable_pllack+0x14>)
  402212:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402216:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402218:	bf00      	nop
  40221a:	46bd      	mov	sp, r7
  40221c:	bc80      	pop	{r7}
  40221e:	4770      	bx	lr
  402220:	400e0400 	.word	0x400e0400

00402224 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402224:	b480      	push	{r7}
  402226:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402228:	4b03      	ldr	r3, [pc, #12]	; (402238 <pmc_is_locked_pllack+0x14>)
  40222a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40222c:	f003 0302 	and.w	r3, r3, #2
}
  402230:	4618      	mov	r0, r3
  402232:	46bd      	mov	sp, r7
  402234:	bc80      	pop	{r7}
  402236:	4770      	bx	lr
  402238:	400e0400 	.word	0x400e0400

0040223c <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  40223c:	b480      	push	{r7}
  40223e:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  402240:	4b03      	ldr	r3, [pc, #12]	; (402250 <pmc_disable_pllbck+0x14>)
  402242:	2200      	movs	r2, #0
  402244:	62da      	str	r2, [r3, #44]	; 0x2c
}
  402246:	bf00      	nop
  402248:	46bd      	mov	sp, r7
  40224a:	bc80      	pop	{r7}
  40224c:	4770      	bx	lr
  40224e:	bf00      	nop
  402250:	400e0400 	.word	0x400e0400

00402254 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  402254:	b480      	push	{r7}
  402256:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402258:	4b03      	ldr	r3, [pc, #12]	; (402268 <pmc_is_locked_pllbck+0x14>)
  40225a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40225c:	f003 0304 	and.w	r3, r3, #4
}
  402260:	4618      	mov	r0, r3
  402262:	46bd      	mov	sp, r7
  402264:	bc80      	pop	{r7}
  402266:	4770      	bx	lr
  402268:	400e0400 	.word	0x400e0400

0040226c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40226c:	b480      	push	{r7}
  40226e:	b083      	sub	sp, #12
  402270:	af00      	add	r7, sp, #0
  402272:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402274:	687b      	ldr	r3, [r7, #4]
  402276:	2b22      	cmp	r3, #34	; 0x22
  402278:	d901      	bls.n	40227e <pmc_enable_periph_clk+0x12>
		return 1;
  40227a:	2301      	movs	r3, #1
  40227c:	e02f      	b.n	4022de <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40227e:	687b      	ldr	r3, [r7, #4]
  402280:	2b1f      	cmp	r3, #31
  402282:	d813      	bhi.n	4022ac <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402284:	4b18      	ldr	r3, [pc, #96]	; (4022e8 <pmc_enable_periph_clk+0x7c>)
  402286:	699a      	ldr	r2, [r3, #24]
  402288:	2101      	movs	r1, #1
  40228a:	687b      	ldr	r3, [r7, #4]
  40228c:	fa01 f303 	lsl.w	r3, r1, r3
  402290:	401a      	ands	r2, r3
  402292:	2101      	movs	r1, #1
  402294:	687b      	ldr	r3, [r7, #4]
  402296:	fa01 f303 	lsl.w	r3, r1, r3
  40229a:	429a      	cmp	r2, r3
  40229c:	d01e      	beq.n	4022dc <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40229e:	4a12      	ldr	r2, [pc, #72]	; (4022e8 <pmc_enable_periph_clk+0x7c>)
  4022a0:	2101      	movs	r1, #1
  4022a2:	687b      	ldr	r3, [r7, #4]
  4022a4:	fa01 f303 	lsl.w	r3, r1, r3
  4022a8:	6113      	str	r3, [r2, #16]
  4022aa:	e017      	b.n	4022dc <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4022ac:	687b      	ldr	r3, [r7, #4]
  4022ae:	3b20      	subs	r3, #32
  4022b0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4022b2:	4b0d      	ldr	r3, [pc, #52]	; (4022e8 <pmc_enable_periph_clk+0x7c>)
  4022b4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4022b8:	2101      	movs	r1, #1
  4022ba:	687b      	ldr	r3, [r7, #4]
  4022bc:	fa01 f303 	lsl.w	r3, r1, r3
  4022c0:	401a      	ands	r2, r3
  4022c2:	2101      	movs	r1, #1
  4022c4:	687b      	ldr	r3, [r7, #4]
  4022c6:	fa01 f303 	lsl.w	r3, r1, r3
  4022ca:	429a      	cmp	r2, r3
  4022cc:	d006      	beq.n	4022dc <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4022ce:	4a06      	ldr	r2, [pc, #24]	; (4022e8 <pmc_enable_periph_clk+0x7c>)
  4022d0:	2101      	movs	r1, #1
  4022d2:	687b      	ldr	r3, [r7, #4]
  4022d4:	fa01 f303 	lsl.w	r3, r1, r3
  4022d8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4022dc:	2300      	movs	r3, #0
}
  4022de:	4618      	mov	r0, r3
  4022e0:	370c      	adds	r7, #12
  4022e2:	46bd      	mov	sp, r7
  4022e4:	bc80      	pop	{r7}
  4022e6:	4770      	bx	lr
  4022e8:	400e0400 	.word	0x400e0400

004022ec <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4022ec:	b480      	push	{r7}
  4022ee:	b087      	sub	sp, #28
  4022f0:	af00      	add	r7, sp, #0
  4022f2:	60f8      	str	r0, [r7, #12]
  4022f4:	60b9      	str	r1, [r7, #8]
  4022f6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4022f8:	68fa      	ldr	r2, [r7, #12]
  4022fa:	68bb      	ldr	r3, [r7, #8]
  4022fc:	019b      	lsls	r3, r3, #6
  4022fe:	4413      	add	r3, r2
  402300:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  402302:	697b      	ldr	r3, [r7, #20]
  402304:	2202      	movs	r2, #2
  402306:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  402308:	697b      	ldr	r3, [r7, #20]
  40230a:	f04f 32ff 	mov.w	r2, #4294967295
  40230e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  402310:	697b      	ldr	r3, [r7, #20]
  402312:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  402314:	697b      	ldr	r3, [r7, #20]
  402316:	687a      	ldr	r2, [r7, #4]
  402318:	605a      	str	r2, [r3, #4]
}
  40231a:	bf00      	nop
  40231c:	371c      	adds	r7, #28
  40231e:	46bd      	mov	sp, r7
  402320:	bc80      	pop	{r7}
  402322:	4770      	bx	lr

00402324 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  402324:	b480      	push	{r7}
  402326:	b083      	sub	sp, #12
  402328:	af00      	add	r7, sp, #0
  40232a:	6078      	str	r0, [r7, #4]
  40232c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40232e:	687a      	ldr	r2, [r7, #4]
  402330:	683b      	ldr	r3, [r7, #0]
  402332:	019b      	lsls	r3, r3, #6
  402334:	4413      	add	r3, r2
  402336:	2205      	movs	r2, #5
  402338:	601a      	str	r2, [r3, #0]
}
  40233a:	bf00      	nop
  40233c:	370c      	adds	r7, #12
  40233e:	46bd      	mov	sp, r7
  402340:	bc80      	pop	{r7}
  402342:	4770      	bx	lr

00402344 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  402344:	b480      	push	{r7}
  402346:	b085      	sub	sp, #20
  402348:	af00      	add	r7, sp, #0
  40234a:	60f8      	str	r0, [r7, #12]
  40234c:	60b9      	str	r1, [r7, #8]
  40234e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  402350:	68fa      	ldr	r2, [r7, #12]
  402352:	68bb      	ldr	r3, [r7, #8]
  402354:	019b      	lsls	r3, r3, #6
  402356:	4413      	add	r3, r2
  402358:	331c      	adds	r3, #28
  40235a:	687a      	ldr	r2, [r7, #4]
  40235c:	601a      	str	r2, [r3, #0]
}
  40235e:	bf00      	nop
  402360:	3714      	adds	r7, #20
  402362:	46bd      	mov	sp, r7
  402364:	bc80      	pop	{r7}
  402366:	4770      	bx	lr

00402368 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  402368:	b480      	push	{r7}
  40236a:	b087      	sub	sp, #28
  40236c:	af00      	add	r7, sp, #0
  40236e:	60f8      	str	r0, [r7, #12]
  402370:	60b9      	str	r1, [r7, #8]
  402372:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402374:	68fa      	ldr	r2, [r7, #12]
  402376:	68bb      	ldr	r3, [r7, #8]
  402378:	019b      	lsls	r3, r3, #6
  40237a:	4413      	add	r3, r2
  40237c:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40237e:	697b      	ldr	r3, [r7, #20]
  402380:	687a      	ldr	r2, [r7, #4]
  402382:	625a      	str	r2, [r3, #36]	; 0x24
}
  402384:	bf00      	nop
  402386:	371c      	adds	r7, #28
  402388:	46bd      	mov	sp, r7
  40238a:	bc80      	pop	{r7}
  40238c:	4770      	bx	lr

0040238e <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40238e:	b480      	push	{r7}
  402390:	b085      	sub	sp, #20
  402392:	af00      	add	r7, sp, #0
  402394:	6078      	str	r0, [r7, #4]
  402396:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402398:	687a      	ldr	r2, [r7, #4]
  40239a:	683b      	ldr	r3, [r7, #0]
  40239c:	019b      	lsls	r3, r3, #6
  40239e:	4413      	add	r3, r2
  4023a0:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4023a2:	68fb      	ldr	r3, [r7, #12]
  4023a4:	6a1b      	ldr	r3, [r3, #32]
}
  4023a6:	4618      	mov	r0, r3
  4023a8:	3714      	adds	r7, #20
  4023aa:	46bd      	mov	sp, r7
  4023ac:	bc80      	pop	{r7}
  4023ae:	4770      	bx	lr

004023b0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4023b0:	b480      	push	{r7}
  4023b2:	b08d      	sub	sp, #52	; 0x34
  4023b4:	af00      	add	r7, sp, #0
  4023b6:	60f8      	str	r0, [r7, #12]
  4023b8:	60b9      	str	r1, [r7, #8]
  4023ba:	607a      	str	r2, [r7, #4]
  4023bc:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4023be:	2302      	movs	r3, #2
  4023c0:	613b      	str	r3, [r7, #16]
  4023c2:	2308      	movs	r3, #8
  4023c4:	617b      	str	r3, [r7, #20]
  4023c6:	2320      	movs	r3, #32
  4023c8:	61bb      	str	r3, [r7, #24]
  4023ca:	2380      	movs	r3, #128	; 0x80
  4023cc:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4023ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4023d0:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4023d2:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4023d4:	2300      	movs	r3, #0
  4023d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4023d8:	e01a      	b.n	402410 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4023da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4023dc:	009b      	lsls	r3, r3, #2
  4023de:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4023e2:	4413      	add	r3, r2
  4023e4:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4023e8:	68ba      	ldr	r2, [r7, #8]
  4023ea:	fbb2 f3f3 	udiv	r3, r2, r3
  4023ee:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4023f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4023f2:	0c1b      	lsrs	r3, r3, #16
  4023f4:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4023f6:	68fa      	ldr	r2, [r7, #12]
  4023f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4023fa:	429a      	cmp	r2, r3
  4023fc:	d901      	bls.n	402402 <tc_find_mck_divisor+0x52>
			return 0;
  4023fe:	2300      	movs	r3, #0
  402400:	e023      	b.n	40244a <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  402402:	68fa      	ldr	r2, [r7, #12]
  402404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402406:	429a      	cmp	r2, r3
  402408:	d206      	bcs.n	402418 <tc_find_mck_divisor+0x68>
			ul_index++) {
  40240a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40240c:	3301      	adds	r3, #1
  40240e:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  402410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402412:	2b04      	cmp	r3, #4
  402414:	d9e1      	bls.n	4023da <tc_find_mck_divisor+0x2a>
  402416:	e000      	b.n	40241a <tc_find_mck_divisor+0x6a>
			break;
  402418:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40241c:	2b04      	cmp	r3, #4
  40241e:	d901      	bls.n	402424 <tc_find_mck_divisor+0x74>
		return 0;
  402420:	2300      	movs	r3, #0
  402422:	e012      	b.n	40244a <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  402424:	687b      	ldr	r3, [r7, #4]
  402426:	2b00      	cmp	r3, #0
  402428:	d008      	beq.n	40243c <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40242a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40242c:	009b      	lsls	r3, r3, #2
  40242e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  402432:	4413      	add	r3, r2
  402434:	f853 2c20 	ldr.w	r2, [r3, #-32]
  402438:	687b      	ldr	r3, [r7, #4]
  40243a:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40243c:	683b      	ldr	r3, [r7, #0]
  40243e:	2b00      	cmp	r3, #0
  402440:	d002      	beq.n	402448 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  402442:	683b      	ldr	r3, [r7, #0]
  402444:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  402446:	601a      	str	r2, [r3, #0]
	}

	return 1;
  402448:	2301      	movs	r3, #1
}
  40244a:	4618      	mov	r0, r3
  40244c:	3734      	adds	r7, #52	; 0x34
  40244e:	46bd      	mov	sp, r7
  402450:	bc80      	pop	{r7}
  402452:	4770      	bx	lr

00402454 <sysclk_enable_peripheral_clock>:
{
  402454:	b580      	push	{r7, lr}
  402456:	b082      	sub	sp, #8
  402458:	af00      	add	r7, sp, #0
  40245a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40245c:	6878      	ldr	r0, [r7, #4]
  40245e:	4b03      	ldr	r3, [pc, #12]	; (40246c <sysclk_enable_peripheral_clock+0x18>)
  402460:	4798      	blx	r3
}
  402462:	bf00      	nop
  402464:	3708      	adds	r7, #8
  402466:	46bd      	mov	sp, r7
  402468:	bd80      	pop	{r7, pc}
  40246a:	bf00      	nop
  40246c:	0040226d 	.word	0x0040226d

00402470 <ioport_init>:
{
  402470:	b580      	push	{r7, lr}
  402472:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  402474:	200b      	movs	r0, #11
  402476:	4b03      	ldr	r3, [pc, #12]	; (402484 <ioport_init+0x14>)
  402478:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  40247a:	200c      	movs	r0, #12
  40247c:	4b01      	ldr	r3, [pc, #4]	; (402484 <ioport_init+0x14>)
  40247e:	4798      	blx	r3
}
  402480:	bf00      	nop
  402482:	bd80      	pop	{r7, pc}
  402484:	00402455 	.word	0x00402455

00402488 <ioport_set_pin_dir>:
{
  402488:	b480      	push	{r7}
  40248a:	b08d      	sub	sp, #52	; 0x34
  40248c:	af00      	add	r7, sp, #0
  40248e:	6078      	str	r0, [r7, #4]
  402490:	460b      	mov	r3, r1
  402492:	70fb      	strb	r3, [r7, #3]
  402494:	687b      	ldr	r3, [r7, #4]
  402496:	62fb      	str	r3, [r7, #44]	; 0x2c
  402498:	78fb      	ldrb	r3, [r7, #3]
  40249a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40249e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4024a0:	627b      	str	r3, [r7, #36]	; 0x24
  4024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4024a4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4024a6:	6a3b      	ldr	r3, [r7, #32]
  4024a8:	095b      	lsrs	r3, r3, #5
  4024aa:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4024ac:	69fb      	ldr	r3, [r7, #28]
  4024ae:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4024b2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4024b6:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  4024b8:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  4024ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4024be:	2b01      	cmp	r3, #1
  4024c0:	d109      	bne.n	4024d6 <ioport_set_pin_dir+0x4e>
  4024c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4024c4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4024c6:	697b      	ldr	r3, [r7, #20]
  4024c8:	f003 031f 	and.w	r3, r3, #31
  4024cc:	2201      	movs	r2, #1
  4024ce:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4024d0:	69bb      	ldr	r3, [r7, #24]
  4024d2:	611a      	str	r2, [r3, #16]
  4024d4:	e00c      	b.n	4024f0 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  4024d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4024da:	2b00      	cmp	r3, #0
  4024dc:	d108      	bne.n	4024f0 <ioport_set_pin_dir+0x68>
  4024de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4024e0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4024e2:	693b      	ldr	r3, [r7, #16]
  4024e4:	f003 031f 	and.w	r3, r3, #31
  4024e8:	2201      	movs	r2, #1
  4024ea:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4024ec:	69bb      	ldr	r3, [r7, #24]
  4024ee:	615a      	str	r2, [r3, #20]
  4024f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4024f2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4024f4:	68fb      	ldr	r3, [r7, #12]
  4024f6:	f003 031f 	and.w	r3, r3, #31
  4024fa:	2201      	movs	r2, #1
  4024fc:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4024fe:	69bb      	ldr	r3, [r7, #24]
  402500:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  402504:	bf00      	nop
  402506:	3734      	adds	r7, #52	; 0x34
  402508:	46bd      	mov	sp, r7
  40250a:	bc80      	pop	{r7}
  40250c:	4770      	bx	lr

0040250e <ioport_set_pin_level>:
{
  40250e:	b480      	push	{r7}
  402510:	b08b      	sub	sp, #44	; 0x2c
  402512:	af00      	add	r7, sp, #0
  402514:	6078      	str	r0, [r7, #4]
  402516:	460b      	mov	r3, r1
  402518:	70fb      	strb	r3, [r7, #3]
  40251a:	687b      	ldr	r3, [r7, #4]
  40251c:	627b      	str	r3, [r7, #36]	; 0x24
  40251e:	78fb      	ldrb	r3, [r7, #3]
  402520:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402526:	61fb      	str	r3, [r7, #28]
  402528:	69fb      	ldr	r3, [r7, #28]
  40252a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40252c:	69bb      	ldr	r3, [r7, #24]
  40252e:	095b      	lsrs	r3, r3, #5
  402530:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402532:	697b      	ldr	r3, [r7, #20]
  402534:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402538:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40253c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  40253e:	613b      	str	r3, [r7, #16]
	if (level) {
  402540:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402544:	2b00      	cmp	r3, #0
  402546:	d009      	beq.n	40255c <ioport_set_pin_level+0x4e>
  402548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40254a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40254c:	68fb      	ldr	r3, [r7, #12]
  40254e:	f003 031f 	and.w	r3, r3, #31
  402552:	2201      	movs	r2, #1
  402554:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402556:	693b      	ldr	r3, [r7, #16]
  402558:	631a      	str	r2, [r3, #48]	; 0x30
}
  40255a:	e008      	b.n	40256e <ioport_set_pin_level+0x60>
  40255c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40255e:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402560:	68bb      	ldr	r3, [r7, #8]
  402562:	f003 031f 	and.w	r3, r3, #31
  402566:	2201      	movs	r2, #1
  402568:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40256a:	693b      	ldr	r3, [r7, #16]
  40256c:	635a      	str	r2, [r3, #52]	; 0x34
  40256e:	bf00      	nop
  402570:	372c      	adds	r7, #44	; 0x2c
  402572:	46bd      	mov	sp, r7
  402574:	bc80      	pop	{r7}
  402576:	4770      	bx	lr

00402578 <board_init>:
#include <board.h>
#include <conf_board.h>


void board_init(void)
{
  402578:	b580      	push	{r7, lr}
  40257a:	af00      	add	r7, sp, #0
	ioport_init();
  40257c:	4b0b      	ldr	r3, [pc, #44]	; (4025ac <board_init+0x34>)
  40257e:	4798      	blx	r3
	ioport_set_pin_dir(PIN_WIFI_RESET,IOPORT_DIR_OUTPUT);
  402580:	2101      	movs	r1, #1
  402582:	2021      	movs	r0, #33	; 0x21
  402584:	4b0a      	ldr	r3, [pc, #40]	; (4025b0 <board_init+0x38>)
  402586:	4798      	blx	r3
	ioport_set_pin_level(PIN_WIFI_RESET,LOW);
  402588:	2100      	movs	r1, #0
  40258a:	2021      	movs	r0, #33	; 0x21
  40258c:	4b09      	ldr	r3, [pc, #36]	; (4025b4 <board_init+0x3c>)
  40258e:	4798      	blx	r3
	
	ioport_set_pin_dir(PIN_WIFI_NETWORK_STATUS,IOPORT_DIR_INPUT);
  402590:	2100      	movs	r1, #0
  402592:	200b      	movs	r0, #11
  402594:	4b06      	ldr	r3, [pc, #24]	; (4025b0 <board_init+0x38>)
  402596:	4798      	blx	r3
	//ioport_set_pin_level(PIN_WIFI_NETWORK_STATUS,LOW);
	
	ioport_set_pin_dir(PUSH_BUTTON,IOPORT_DIR_INPUT);
  402598:	2100      	movs	r1, #0
  40259a:	2000      	movs	r0, #0
  40259c:	4b04      	ldr	r3, [pc, #16]	; (4025b0 <board_init+0x38>)
  40259e:	4798      	blx	r3
	//ioport_set_pin_level(PUSH_BUTTON,HIGH);
	
	ioport_set_pin_dir(WIFI_COM_COMPLETE,IOPORT_DIR_INPUT);
  4025a0:	2100      	movs	r1, #0
  4025a2:	200c      	movs	r0, #12
  4025a4:	4b02      	ldr	r3, [pc, #8]	; (4025b0 <board_init+0x38>)
  4025a6:	4798      	blx	r3
	//ioport_set_pin_level(WIFI_COM_COMPLETE,LOW);



}
  4025a8:	bf00      	nop
  4025aa:	bd80      	pop	{r7, pc}
  4025ac:	00402471 	.word	0x00402471
  4025b0:	00402489 	.word	0x00402489
  4025b4:	0040250f 	.word	0x0040250f

004025b8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4025b8:	b580      	push	{r7, lr}
  4025ba:	b084      	sub	sp, #16
  4025bc:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4025be:	4b27      	ldr	r3, [pc, #156]	; (40265c <Reset_Handler+0xa4>)
  4025c0:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4025c2:	4b27      	ldr	r3, [pc, #156]	; (402660 <Reset_Handler+0xa8>)
  4025c4:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4025c6:	68fa      	ldr	r2, [r7, #12]
  4025c8:	68bb      	ldr	r3, [r7, #8]
  4025ca:	429a      	cmp	r2, r3
  4025cc:	d90d      	bls.n	4025ea <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4025ce:	e007      	b.n	4025e0 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4025d0:	68bb      	ldr	r3, [r7, #8]
  4025d2:	1d1a      	adds	r2, r3, #4
  4025d4:	60ba      	str	r2, [r7, #8]
  4025d6:	68fa      	ldr	r2, [r7, #12]
  4025d8:	1d11      	adds	r1, r2, #4
  4025da:	60f9      	str	r1, [r7, #12]
  4025dc:	6812      	ldr	r2, [r2, #0]
  4025de:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  4025e0:	68bb      	ldr	r3, [r7, #8]
  4025e2:	4a20      	ldr	r2, [pc, #128]	; (402664 <Reset_Handler+0xac>)
  4025e4:	4293      	cmp	r3, r2
  4025e6:	d3f3      	bcc.n	4025d0 <Reset_Handler+0x18>
  4025e8:	e020      	b.n	40262c <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  4025ea:	68fa      	ldr	r2, [r7, #12]
  4025ec:	68bb      	ldr	r3, [r7, #8]
  4025ee:	429a      	cmp	r2, r3
  4025f0:	d21c      	bcs.n	40262c <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4025f2:	4a1c      	ldr	r2, [pc, #112]	; (402664 <Reset_Handler+0xac>)
  4025f4:	4b1a      	ldr	r3, [pc, #104]	; (402660 <Reset_Handler+0xa8>)
  4025f6:	1ad3      	subs	r3, r2, r3
  4025f8:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4025fa:	68fa      	ldr	r2, [r7, #12]
  4025fc:	687b      	ldr	r3, [r7, #4]
  4025fe:	4413      	add	r3, r2
  402600:	3b04      	subs	r3, #4
  402602:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402604:	68ba      	ldr	r2, [r7, #8]
  402606:	687b      	ldr	r3, [r7, #4]
  402608:	4413      	add	r3, r2
  40260a:	3b04      	subs	r3, #4
  40260c:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  40260e:	e00a      	b.n	402626 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402610:	68bb      	ldr	r3, [r7, #8]
  402612:	1f1a      	subs	r2, r3, #4
  402614:	60ba      	str	r2, [r7, #8]
  402616:	68fa      	ldr	r2, [r7, #12]
  402618:	1f11      	subs	r1, r2, #4
  40261a:	60f9      	str	r1, [r7, #12]
  40261c:	6812      	ldr	r2, [r2, #0]
  40261e:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402620:	687b      	ldr	r3, [r7, #4]
  402622:	3b04      	subs	r3, #4
  402624:	607b      	str	r3, [r7, #4]
  402626:	687b      	ldr	r3, [r7, #4]
  402628:	2b00      	cmp	r3, #0
  40262a:	d1f1      	bne.n	402610 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40262c:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40262e:	4b0e      	ldr	r3, [pc, #56]	; (402668 <Reset_Handler+0xb0>)
  402630:	60bb      	str	r3, [r7, #8]
  402632:	e004      	b.n	40263e <Reset_Handler+0x86>
		*pDest++ = 0;
  402634:	68bb      	ldr	r3, [r7, #8]
  402636:	1d1a      	adds	r2, r3, #4
  402638:	60ba      	str	r2, [r7, #8]
  40263a:	2200      	movs	r2, #0
  40263c:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  40263e:	68bb      	ldr	r3, [r7, #8]
  402640:	4a0a      	ldr	r2, [pc, #40]	; (40266c <Reset_Handler+0xb4>)
  402642:	4293      	cmp	r3, r2
  402644:	d3f6      	bcc.n	402634 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402646:	4b0a      	ldr	r3, [pc, #40]	; (402670 <Reset_Handler+0xb8>)
  402648:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40264a:	4a0a      	ldr	r2, [pc, #40]	; (402674 <Reset_Handler+0xbc>)
  40264c:	68fb      	ldr	r3, [r7, #12]
  40264e:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402650:	4b09      	ldr	r3, [pc, #36]	; (402678 <Reset_Handler+0xc0>)
  402652:	4798      	blx	r3

	/* Branch to main function */
	main();
  402654:	4b09      	ldr	r3, [pc, #36]	; (40267c <Reset_Handler+0xc4>)
  402656:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402658:	e7fe      	b.n	402658 <Reset_Handler+0xa0>
  40265a:	bf00      	nop
  40265c:	00407f24 	.word	0x00407f24
  402660:	20000000 	.word	0x20000000
  402664:	20006b68 	.word	0x20006b68
  402668:	20006b68 	.word	0x20006b68
  40266c:	200070ac 	.word	0x200070ac
  402670:	00400000 	.word	0x00400000
  402674:	e000ed00 	.word	0xe000ed00
  402678:	00402ddd 	.word	0x00402ddd
  40267c:	004029b1 	.word	0x004029b1

00402680 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402680:	b480      	push	{r7}
  402682:	af00      	add	r7, sp, #0
	while (1) {
  402684:	e7fe      	b.n	402684 <Dummy_Handler+0x4>
	...

00402688 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402688:	b480      	push	{r7}
  40268a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40268c:	4b5d      	ldr	r3, [pc, #372]	; (402804 <SystemCoreClockUpdate+0x17c>)
  40268e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402690:	f003 0303 	and.w	r3, r3, #3
  402694:	2b03      	cmp	r3, #3
  402696:	f200 8096 	bhi.w	4027c6 <SystemCoreClockUpdate+0x13e>
  40269a:	a201      	add	r2, pc, #4	; (adr r2, 4026a0 <SystemCoreClockUpdate+0x18>)
  40269c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4026a0:	004026b1 	.word	0x004026b1
  4026a4:	004026d1 	.word	0x004026d1
  4026a8:	0040271b 	.word	0x0040271b
  4026ac:	0040271b 	.word	0x0040271b
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4026b0:	4b55      	ldr	r3, [pc, #340]	; (402808 <SystemCoreClockUpdate+0x180>)
  4026b2:	695b      	ldr	r3, [r3, #20]
  4026b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4026b8:	2b00      	cmp	r3, #0
  4026ba:	d004      	beq.n	4026c6 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4026bc:	4b53      	ldr	r3, [pc, #332]	; (40280c <SystemCoreClockUpdate+0x184>)
  4026be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4026c2:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4026c4:	e080      	b.n	4027c8 <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4026c6:	4b51      	ldr	r3, [pc, #324]	; (40280c <SystemCoreClockUpdate+0x184>)
  4026c8:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4026cc:	601a      	str	r2, [r3, #0]
		break;
  4026ce:	e07b      	b.n	4027c8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4026d0:	4b4c      	ldr	r3, [pc, #304]	; (402804 <SystemCoreClockUpdate+0x17c>)
  4026d2:	6a1b      	ldr	r3, [r3, #32]
  4026d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4026d8:	2b00      	cmp	r3, #0
  4026da:	d003      	beq.n	4026e4 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4026dc:	4b4b      	ldr	r3, [pc, #300]	; (40280c <SystemCoreClockUpdate+0x184>)
  4026de:	4a4c      	ldr	r2, [pc, #304]	; (402810 <SystemCoreClockUpdate+0x188>)
  4026e0:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  4026e2:	e071      	b.n	4027c8 <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4026e4:	4b49      	ldr	r3, [pc, #292]	; (40280c <SystemCoreClockUpdate+0x184>)
  4026e6:	4a4b      	ldr	r2, [pc, #300]	; (402814 <SystemCoreClockUpdate+0x18c>)
  4026e8:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4026ea:	4b46      	ldr	r3, [pc, #280]	; (402804 <SystemCoreClockUpdate+0x17c>)
  4026ec:	6a1b      	ldr	r3, [r3, #32]
  4026ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4026f2:	2b10      	cmp	r3, #16
  4026f4:	d008      	beq.n	402708 <SystemCoreClockUpdate+0x80>
  4026f6:	2b20      	cmp	r3, #32
  4026f8:	d00a      	beq.n	402710 <SystemCoreClockUpdate+0x88>
  4026fa:	2b00      	cmp	r3, #0
  4026fc:	d000      	beq.n	402700 <SystemCoreClockUpdate+0x78>
			break;
  4026fe:	e00b      	b.n	402718 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402700:	4b42      	ldr	r3, [pc, #264]	; (40280c <SystemCoreClockUpdate+0x184>)
  402702:	4a44      	ldr	r2, [pc, #272]	; (402814 <SystemCoreClockUpdate+0x18c>)
  402704:	601a      	str	r2, [r3, #0]
			break;
  402706:	e007      	b.n	402718 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402708:	4b40      	ldr	r3, [pc, #256]	; (40280c <SystemCoreClockUpdate+0x184>)
  40270a:	4a43      	ldr	r2, [pc, #268]	; (402818 <SystemCoreClockUpdate+0x190>)
  40270c:	601a      	str	r2, [r3, #0]
			break;
  40270e:	e003      	b.n	402718 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402710:	4b3e      	ldr	r3, [pc, #248]	; (40280c <SystemCoreClockUpdate+0x184>)
  402712:	4a3f      	ldr	r2, [pc, #252]	; (402810 <SystemCoreClockUpdate+0x188>)
  402714:	601a      	str	r2, [r3, #0]
			break;
  402716:	bf00      	nop
		break;
  402718:	e056      	b.n	4027c8 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40271a:	4b3a      	ldr	r3, [pc, #232]	; (402804 <SystemCoreClockUpdate+0x17c>)
  40271c:	6a1b      	ldr	r3, [r3, #32]
  40271e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402722:	2b00      	cmp	r3, #0
  402724:	d003      	beq.n	40272e <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402726:	4b39      	ldr	r3, [pc, #228]	; (40280c <SystemCoreClockUpdate+0x184>)
  402728:	4a39      	ldr	r2, [pc, #228]	; (402810 <SystemCoreClockUpdate+0x188>)
  40272a:	601a      	str	r2, [r3, #0]
  40272c:	e019      	b.n	402762 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40272e:	4b37      	ldr	r3, [pc, #220]	; (40280c <SystemCoreClockUpdate+0x184>)
  402730:	4a38      	ldr	r2, [pc, #224]	; (402814 <SystemCoreClockUpdate+0x18c>)
  402732:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402734:	4b33      	ldr	r3, [pc, #204]	; (402804 <SystemCoreClockUpdate+0x17c>)
  402736:	6a1b      	ldr	r3, [r3, #32]
  402738:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40273c:	2b10      	cmp	r3, #16
  40273e:	d008      	beq.n	402752 <SystemCoreClockUpdate+0xca>
  402740:	2b20      	cmp	r3, #32
  402742:	d00a      	beq.n	40275a <SystemCoreClockUpdate+0xd2>
  402744:	2b00      	cmp	r3, #0
  402746:	d000      	beq.n	40274a <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402748:	e00b      	b.n	402762 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40274a:	4b30      	ldr	r3, [pc, #192]	; (40280c <SystemCoreClockUpdate+0x184>)
  40274c:	4a31      	ldr	r2, [pc, #196]	; (402814 <SystemCoreClockUpdate+0x18c>)
  40274e:	601a      	str	r2, [r3, #0]
					break;
  402750:	e007      	b.n	402762 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402752:	4b2e      	ldr	r3, [pc, #184]	; (40280c <SystemCoreClockUpdate+0x184>)
  402754:	4a30      	ldr	r2, [pc, #192]	; (402818 <SystemCoreClockUpdate+0x190>)
  402756:	601a      	str	r2, [r3, #0]
					break;
  402758:	e003      	b.n	402762 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40275a:	4b2c      	ldr	r3, [pc, #176]	; (40280c <SystemCoreClockUpdate+0x184>)
  40275c:	4a2c      	ldr	r2, [pc, #176]	; (402810 <SystemCoreClockUpdate+0x188>)
  40275e:	601a      	str	r2, [r3, #0]
					break;
  402760:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402762:	4b28      	ldr	r3, [pc, #160]	; (402804 <SystemCoreClockUpdate+0x17c>)
  402764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402766:	f003 0303 	and.w	r3, r3, #3
  40276a:	2b02      	cmp	r3, #2
  40276c:	d115      	bne.n	40279a <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40276e:	4b25      	ldr	r3, [pc, #148]	; (402804 <SystemCoreClockUpdate+0x17c>)
  402770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402772:	0c1b      	lsrs	r3, r3, #16
  402774:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402778:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40277a:	4a24      	ldr	r2, [pc, #144]	; (40280c <SystemCoreClockUpdate+0x184>)
  40277c:	6812      	ldr	r2, [r2, #0]
  40277e:	fb02 f303 	mul.w	r3, r2, r3
  402782:	4a22      	ldr	r2, [pc, #136]	; (40280c <SystemCoreClockUpdate+0x184>)
  402784:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402786:	4b1f      	ldr	r3, [pc, #124]	; (402804 <SystemCoreClockUpdate+0x17c>)
  402788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  40278a:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40278c:	4a1f      	ldr	r2, [pc, #124]	; (40280c <SystemCoreClockUpdate+0x184>)
  40278e:	6812      	ldr	r2, [r2, #0]
  402790:	fbb2 f3f3 	udiv	r3, r2, r3
  402794:	4a1d      	ldr	r2, [pc, #116]	; (40280c <SystemCoreClockUpdate+0x184>)
  402796:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402798:	e016      	b.n	4027c8 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40279a:	4b1a      	ldr	r3, [pc, #104]	; (402804 <SystemCoreClockUpdate+0x17c>)
  40279c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40279e:	0c1b      	lsrs	r3, r3, #16
  4027a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4027a4:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4027a6:	4a19      	ldr	r2, [pc, #100]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027a8:	6812      	ldr	r2, [r2, #0]
  4027aa:	fb02 f303 	mul.w	r3, r2, r3
  4027ae:	4a17      	ldr	r2, [pc, #92]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027b0:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4027b2:	4b14      	ldr	r3, [pc, #80]	; (402804 <SystemCoreClockUpdate+0x17c>)
  4027b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4027b6:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4027b8:	4a14      	ldr	r2, [pc, #80]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027ba:	6812      	ldr	r2, [r2, #0]
  4027bc:	fbb2 f3f3 	udiv	r3, r2, r3
  4027c0:	4a12      	ldr	r2, [pc, #72]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027c2:	6013      	str	r3, [r2, #0]
		break;
  4027c4:	e000      	b.n	4027c8 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4027c6:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4027c8:	4b0e      	ldr	r3, [pc, #56]	; (402804 <SystemCoreClockUpdate+0x17c>)
  4027ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4027cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4027d0:	2b70      	cmp	r3, #112	; 0x70
  4027d2:	d108      	bne.n	4027e6 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4027d4:	4b0d      	ldr	r3, [pc, #52]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027d6:	681b      	ldr	r3, [r3, #0]
  4027d8:	4a10      	ldr	r2, [pc, #64]	; (40281c <SystemCoreClockUpdate+0x194>)
  4027da:	fba2 2303 	umull	r2, r3, r2, r3
  4027de:	085b      	lsrs	r3, r3, #1
  4027e0:	4a0a      	ldr	r2, [pc, #40]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027e2:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4027e4:	e00a      	b.n	4027fc <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4027e6:	4b07      	ldr	r3, [pc, #28]	; (402804 <SystemCoreClockUpdate+0x17c>)
  4027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4027ea:	091b      	lsrs	r3, r3, #4
  4027ec:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  4027f0:	4a06      	ldr	r2, [pc, #24]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027f2:	6812      	ldr	r2, [r2, #0]
  4027f4:	fa22 f303 	lsr.w	r3, r2, r3
  4027f8:	4a04      	ldr	r2, [pc, #16]	; (40280c <SystemCoreClockUpdate+0x184>)
  4027fa:	6013      	str	r3, [r2, #0]
}
  4027fc:	bf00      	nop
  4027fe:	46bd      	mov	sp, r7
  402800:	bc80      	pop	{r7}
  402802:	4770      	bx	lr
  402804:	400e0400 	.word	0x400e0400
  402808:	400e1410 	.word	0x400e1410
  40280c:	200061b4 	.word	0x200061b4
  402810:	00b71b00 	.word	0x00b71b00
  402814:	003d0900 	.word	0x003d0900
  402818:	007a1200 	.word	0x007a1200
  40281c:	aaaaaaab 	.word	0xaaaaaaab

00402820 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402820:	b480      	push	{r7}
  402822:	b083      	sub	sp, #12
  402824:	af00      	add	r7, sp, #0
  402826:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402828:	687b      	ldr	r3, [r7, #4]
  40282a:	4a18      	ldr	r2, [pc, #96]	; (40288c <system_init_flash+0x6c>)
  40282c:	4293      	cmp	r3, r2
  40282e:	d804      	bhi.n	40283a <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402830:	4b17      	ldr	r3, [pc, #92]	; (402890 <system_init_flash+0x70>)
  402832:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402836:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402838:	e023      	b.n	402882 <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40283a:	687b      	ldr	r3, [r7, #4]
  40283c:	4a15      	ldr	r2, [pc, #84]	; (402894 <system_init_flash+0x74>)
  40283e:	4293      	cmp	r3, r2
  402840:	d803      	bhi.n	40284a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402842:	4b13      	ldr	r3, [pc, #76]	; (402890 <system_init_flash+0x70>)
  402844:	4a14      	ldr	r2, [pc, #80]	; (402898 <system_init_flash+0x78>)
  402846:	601a      	str	r2, [r3, #0]
}
  402848:	e01b      	b.n	402882 <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40284a:	687b      	ldr	r3, [r7, #4]
  40284c:	4a13      	ldr	r2, [pc, #76]	; (40289c <system_init_flash+0x7c>)
  40284e:	4293      	cmp	r3, r2
  402850:	d803      	bhi.n	40285a <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402852:	4b0f      	ldr	r3, [pc, #60]	; (402890 <system_init_flash+0x70>)
  402854:	4a12      	ldr	r2, [pc, #72]	; (4028a0 <system_init_flash+0x80>)
  402856:	601a      	str	r2, [r3, #0]
}
  402858:	e013      	b.n	402882 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40285a:	687b      	ldr	r3, [r7, #4]
  40285c:	4a11      	ldr	r2, [pc, #68]	; (4028a4 <system_init_flash+0x84>)
  40285e:	4293      	cmp	r3, r2
  402860:	d803      	bhi.n	40286a <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402862:	4b0b      	ldr	r3, [pc, #44]	; (402890 <system_init_flash+0x70>)
  402864:	4a10      	ldr	r2, [pc, #64]	; (4028a8 <system_init_flash+0x88>)
  402866:	601a      	str	r2, [r3, #0]
}
  402868:	e00b      	b.n	402882 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40286a:	687b      	ldr	r3, [r7, #4]
  40286c:	4a0f      	ldr	r2, [pc, #60]	; (4028ac <system_init_flash+0x8c>)
  40286e:	4293      	cmp	r3, r2
  402870:	d804      	bhi.n	40287c <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402872:	4b07      	ldr	r3, [pc, #28]	; (402890 <system_init_flash+0x70>)
  402874:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402878:	601a      	str	r2, [r3, #0]
}
  40287a:	e002      	b.n	402882 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40287c:	4b04      	ldr	r3, [pc, #16]	; (402890 <system_init_flash+0x70>)
  40287e:	4a0c      	ldr	r2, [pc, #48]	; (4028b0 <system_init_flash+0x90>)
  402880:	601a      	str	r2, [r3, #0]
}
  402882:	bf00      	nop
  402884:	370c      	adds	r7, #12
  402886:	46bd      	mov	sp, r7
  402888:	bc80      	pop	{r7}
  40288a:	4770      	bx	lr
  40288c:	01312cff 	.word	0x01312cff
  402890:	400e0a00 	.word	0x400e0a00
  402894:	026259ff 	.word	0x026259ff
  402898:	04000100 	.word	0x04000100
  40289c:	039386ff 	.word	0x039386ff
  4028a0:	04000200 	.word	0x04000200
  4028a4:	04c4b3ff 	.word	0x04c4b3ff
  4028a8:	04000300 	.word	0x04000300
  4028ac:	05f5e0ff 	.word	0x05f5e0ff
  4028b0:	04000500 	.word	0x04000500

004028b4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4028b4:	b480      	push	{r7}
  4028b6:	b085      	sub	sp, #20
  4028b8:	af00      	add	r7, sp, #0
  4028ba:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4028bc:	4b10      	ldr	r3, [pc, #64]	; (402900 <_sbrk+0x4c>)
  4028be:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4028c0:	4b10      	ldr	r3, [pc, #64]	; (402904 <_sbrk+0x50>)
  4028c2:	681b      	ldr	r3, [r3, #0]
  4028c4:	2b00      	cmp	r3, #0
  4028c6:	d102      	bne.n	4028ce <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4028c8:	4b0e      	ldr	r3, [pc, #56]	; (402904 <_sbrk+0x50>)
  4028ca:	4a0f      	ldr	r2, [pc, #60]	; (402908 <_sbrk+0x54>)
  4028cc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4028ce:	4b0d      	ldr	r3, [pc, #52]	; (402904 <_sbrk+0x50>)
  4028d0:	681b      	ldr	r3, [r3, #0]
  4028d2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4028d4:	68ba      	ldr	r2, [r7, #8]
  4028d6:	687b      	ldr	r3, [r7, #4]
  4028d8:	441a      	add	r2, r3
  4028da:	68fb      	ldr	r3, [r7, #12]
  4028dc:	429a      	cmp	r2, r3
  4028de:	dd02      	ble.n	4028e6 <_sbrk+0x32>
		return (caddr_t) -1;	
  4028e0:	f04f 33ff 	mov.w	r3, #4294967295
  4028e4:	e006      	b.n	4028f4 <_sbrk+0x40>
	}

	heap += incr;
  4028e6:	4b07      	ldr	r3, [pc, #28]	; (402904 <_sbrk+0x50>)
  4028e8:	681a      	ldr	r2, [r3, #0]
  4028ea:	687b      	ldr	r3, [r7, #4]
  4028ec:	4413      	add	r3, r2
  4028ee:	4a05      	ldr	r2, [pc, #20]	; (402904 <_sbrk+0x50>)
  4028f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4028f2:	68bb      	ldr	r3, [r7, #8]
}
  4028f4:	4618      	mov	r0, r3
  4028f6:	3714      	adds	r7, #20
  4028f8:	46bd      	mov	sp, r7
  4028fa:	bc80      	pop	{r7}
  4028fc:	4770      	bx	lr
  4028fe:	bf00      	nop
  402900:	2001fffc 	.word	0x2001fffc
  402904:	20006c28 	.word	0x20006c28
  402908:	2000a0b0 	.word	0x2000a0b0

0040290c <osc_get_rate>:
{
  40290c:	b480      	push	{r7}
  40290e:	b083      	sub	sp, #12
  402910:	af00      	add	r7, sp, #0
  402912:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402914:	687b      	ldr	r3, [r7, #4]
  402916:	2b07      	cmp	r3, #7
  402918:	d825      	bhi.n	402966 <osc_get_rate+0x5a>
  40291a:	a201      	add	r2, pc, #4	; (adr r2, 402920 <osc_get_rate+0x14>)
  40291c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402920:	00402941 	.word	0x00402941
  402924:	00402947 	.word	0x00402947
  402928:	0040294d 	.word	0x0040294d
  40292c:	00402953 	.word	0x00402953
  402930:	00402957 	.word	0x00402957
  402934:	0040295b 	.word	0x0040295b
  402938:	0040295f 	.word	0x0040295f
  40293c:	00402963 	.word	0x00402963
		return OSC_SLCK_32K_RC_HZ;
  402940:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402944:	e010      	b.n	402968 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40294a:	e00d      	b.n	402968 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40294c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402950:	e00a      	b.n	402968 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402952:	4b08      	ldr	r3, [pc, #32]	; (402974 <osc_get_rate+0x68>)
  402954:	e008      	b.n	402968 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402956:	4b08      	ldr	r3, [pc, #32]	; (402978 <osc_get_rate+0x6c>)
  402958:	e006      	b.n	402968 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40295a:	4b08      	ldr	r3, [pc, #32]	; (40297c <osc_get_rate+0x70>)
  40295c:	e004      	b.n	402968 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40295e:	4b07      	ldr	r3, [pc, #28]	; (40297c <osc_get_rate+0x70>)
  402960:	e002      	b.n	402968 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402962:	4b06      	ldr	r3, [pc, #24]	; (40297c <osc_get_rate+0x70>)
  402964:	e000      	b.n	402968 <osc_get_rate+0x5c>
	return 0;
  402966:	2300      	movs	r3, #0
}
  402968:	4618      	mov	r0, r3
  40296a:	370c      	adds	r7, #12
  40296c:	46bd      	mov	sp, r7
  40296e:	bc80      	pop	{r7}
  402970:	4770      	bx	lr
  402972:	bf00      	nop
  402974:	003d0900 	.word	0x003d0900
  402978:	007a1200 	.word	0x007a1200
  40297c:	00b71b00 	.word	0x00b71b00

00402980 <sysclk_get_main_hz>:
{
  402980:	b580      	push	{r7, lr}
  402982:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402984:	2006      	movs	r0, #6
  402986:	4b04      	ldr	r3, [pc, #16]	; (402998 <sysclk_get_main_hz+0x18>)
  402988:	4798      	blx	r3
  40298a:	4602      	mov	r2, r0
  40298c:	4613      	mov	r3, r2
  40298e:	009b      	lsls	r3, r3, #2
  402990:	4413      	add	r3, r2
  402992:	009b      	lsls	r3, r3, #2
}
  402994:	4618      	mov	r0, r3
  402996:	bd80      	pop	{r7, pc}
  402998:	0040290d 	.word	0x0040290d

0040299c <sysclk_get_cpu_hz>:
{
  40299c:	b580      	push	{r7, lr}
  40299e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4029a0:	4b02      	ldr	r3, [pc, #8]	; (4029ac <sysclk_get_cpu_hz+0x10>)
  4029a2:	4798      	blx	r3
  4029a4:	4603      	mov	r3, r0
  4029a6:	085b      	lsrs	r3, r3, #1
}
  4029a8:	4618      	mov	r0, r3
  4029aa:	bd80      	pop	{r7, pc}
  4029ac:	00402981 	.word	0x00402981

004029b0 <main>:
// Global variables because 2/3 of us are mechanical engineers and that's just how we roll
volatile uint32_t receivedMessage;


int main (void)
{
  4029b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029b4:	b085      	sub	sp, #20
  4029b6:	af00      	add	r7, sp, #0
	// boilerplate
	sysclk_init();
  4029b8:	4b33      	ldr	r3, [pc, #204]	; (402a88 <main+0xd8>)
  4029ba:	4798      	blx	r3
	wdt_disable(WDT);
  4029bc:	4833      	ldr	r0, [pc, #204]	; (402a8c <main+0xdc>)
  4029be:	4b34      	ldr	r3, [pc, #208]	; (402a90 <main+0xe0>)
  4029c0:	4798      	blx	r3
	board_init();
  4029c2:	4b34      	ldr	r3, [pc, #208]	; (402a94 <main+0xe4>)
  4029c4:	4798      	blx	r3
	
	
	// start the clock that counts the seconds
	configure_tc();
  4029c6:	4b34      	ldr	r3, [pc, #208]	; (402a98 <main+0xe8>)
  4029c8:	4798      	blx	r3
	tc_start(TC0, 0);
  4029ca:	2100      	movs	r1, #0
  4029cc:	4833      	ldr	r0, [pc, #204]	; (402a9c <main+0xec>)
  4029ce:	4b34      	ldr	r3, [pc, #208]	; (402aa0 <main+0xf0>)
  4029d0:	4798      	blx	r3

	// Configure the Wifi UART communication stuff
	configure_usart_wifi();
  4029d2:	4b34      	ldr	r3, [pc, #208]	; (402aa4 <main+0xf4>)
  4029d4:	4798      	blx	r3
	configure_wifi_comm_pin();
  4029d6:	4b34      	ldr	r3, [pc, #208]	; (402aa8 <main+0xf8>)
  4029d8:	4798      	blx	r3
	configure_wifi_web_setup_pin();
  4029da:	4b34      	ldr	r3, [pc, #208]	; (402aac <main+0xfc>)
  4029dc:	4798      	blx	r3
	// Configure the Wifi programming communication stuff
	//configure_usart_programmer();
	//configure_programmer_interfacePins();
	
	// Reset the wifi
	resetWifi();
  4029de:	4b34      	ldr	r3, [pc, #208]	; (402ab0 <main+0x100>)
  4029e0:	4798      	blx	r3
	//delay_ms(8000); // RE-ENABLE ME

	// Configure programmer usart
 	configure_usart_prog();
  4029e2:	4b34      	ldr	r3, [pc, #208]	; (402ab4 <main+0x104>)
  4029e4:	4798      	blx	r3
	Clear_Target();
  4029e6:	4b34      	ldr	r3, [pc, #208]	; (402ab8 <main+0x108>)
  4029e8:	4798      	blx	r3
	Write_Program();
  4029ea:	4b34      	ldr	r3, [pc, #208]	; (402abc <main+0x10c>)
  4029ec:	4798      	blx	r3
			
		}
		else{
			delay_ms(5000);
		}
		delay_ms(5000);///xxxxxxxxxxxxxxxxxxxxxDELETE_MExxxxxxxxxxxxx
  4029ee:	4b34      	ldr	r3, [pc, #208]	; (402ac0 <main+0x110>)
  4029f0:	4798      	blx	r3
  4029f2:	4603      	mov	r3, r0
  4029f4:	4619      	mov	r1, r3
  4029f6:	f04f 0200 	mov.w	r2, #0
  4029fa:	460b      	mov	r3, r1
  4029fc:	4614      	mov	r4, r2
  4029fe:	00a0      	lsls	r0, r4, #2
  402a00:	60f8      	str	r0, [r7, #12]
  402a02:	68f8      	ldr	r0, [r7, #12]
  402a04:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  402a08:	60f8      	str	r0, [r7, #12]
  402a0a:	009b      	lsls	r3, r3, #2
  402a0c:	60bb      	str	r3, [r7, #8]
  402a0e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  402a12:	185b      	adds	r3, r3, r1
  402a14:	eb44 0402 	adc.w	r4, r4, r2
  402a18:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  402a1c:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  402a20:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  402a24:	4653      	mov	r3, sl
  402a26:	465c      	mov	r4, fp
  402a28:	1a5b      	subs	r3, r3, r1
  402a2a:	eb64 0402 	sbc.w	r4, r4, r2
  402a2e:	ea4f 1904 	mov.w	r9, r4, lsl #4
  402a32:	ea49 7913 	orr.w	r9, r9, r3, lsr #28
  402a36:	ea4f 1803 	mov.w	r8, r3, lsl #4
  402a3a:	4643      	mov	r3, r8
  402a3c:	464c      	mov	r4, r9
  402a3e:	185b      	adds	r3, r3, r1
  402a40:	eb44 0402 	adc.w	r4, r4, r2
  402a44:	00e2      	lsls	r2, r4, #3
  402a46:	607a      	str	r2, [r7, #4]
  402a48:	687a      	ldr	r2, [r7, #4]
  402a4a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  402a4e:	607a      	str	r2, [r7, #4]
  402a50:	00db      	lsls	r3, r3, #3
  402a52:	603b      	str	r3, [r7, #0]
  402a54:	e9d7 3400 	ldrd	r3, r4, [r7]
  402a58:	4619      	mov	r1, r3
  402a5a:	4622      	mov	r2, r4
  402a5c:	f243 63af 	movw	r3, #13999	; 0x36af
  402a60:	f04f 0400 	mov.w	r4, #0
  402a64:	18cd      	adds	r5, r1, r3
  402a66:	eb42 0604 	adc.w	r6, r2, r4
  402a6a:	4628      	mov	r0, r5
  402a6c:	4631      	mov	r1, r6
  402a6e:	4c15      	ldr	r4, [pc, #84]	; (402ac4 <main+0x114>)
  402a70:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402a74:	f04f 0300 	mov.w	r3, #0
  402a78:	47a0      	blx	r4
  402a7a:	4603      	mov	r3, r0
  402a7c:	460c      	mov	r4, r1
  402a7e:	4618      	mov	r0, r3
  402a80:	4b11      	ldr	r3, [pc, #68]	; (402ac8 <main+0x118>)
  402a82:	4798      	blx	r3
		if(1){
  402a84:	e7b3      	b.n	4029ee <main+0x3e>
  402a86:	bf00      	nop
  402a88:	00401abd 	.word	0x00401abd
  402a8c:	400e1450 	.word	0x400e1450
  402a90:	00400635 	.word	0x00400635
  402a94:	00402579 	.word	0x00402579
  402a98:	00401129 	.word	0x00401129
  402a9c:	40010000 	.word	0x40010000
  402aa0:	00402325 	.word	0x00402325
  402aa4:	00401529 	.word	0x00401529
  402aa8:	004015f1 	.word	0x004015f1
  402aac:	00401651 	.word	0x00401651
  402ab0:	004016a9 	.word	0x004016a9
  402ab4:	00400ebd 	.word	0x00400ebd
  402ab8:	00400a65 	.word	0x00400a65
  402abc:	00400821 	.word	0x00400821
  402ac0:	0040299d 	.word	0x0040299d
  402ac4:	00402acd 	.word	0x00402acd
  402ac8:	20000001 	.word	0x20000001

00402acc <__aeabi_uldivmod>:
  402acc:	b953      	cbnz	r3, 402ae4 <__aeabi_uldivmod+0x18>
  402ace:	b94a      	cbnz	r2, 402ae4 <__aeabi_uldivmod+0x18>
  402ad0:	2900      	cmp	r1, #0
  402ad2:	bf08      	it	eq
  402ad4:	2800      	cmpeq	r0, #0
  402ad6:	bf1c      	itt	ne
  402ad8:	f04f 31ff 	movne.w	r1, #4294967295
  402adc:	f04f 30ff 	movne.w	r0, #4294967295
  402ae0:	f000 b97a 	b.w	402dd8 <__aeabi_idiv0>
  402ae4:	f1ad 0c08 	sub.w	ip, sp, #8
  402ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402aec:	f000 f806 	bl	402afc <__udivmoddi4>
  402af0:	f8dd e004 	ldr.w	lr, [sp, #4]
  402af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402af8:	b004      	add	sp, #16
  402afa:	4770      	bx	lr

00402afc <__udivmoddi4>:
  402afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b00:	468c      	mov	ip, r1
  402b02:	460d      	mov	r5, r1
  402b04:	4604      	mov	r4, r0
  402b06:	9e08      	ldr	r6, [sp, #32]
  402b08:	2b00      	cmp	r3, #0
  402b0a:	d151      	bne.n	402bb0 <__udivmoddi4+0xb4>
  402b0c:	428a      	cmp	r2, r1
  402b0e:	4617      	mov	r7, r2
  402b10:	d96d      	bls.n	402bee <__udivmoddi4+0xf2>
  402b12:	fab2 fe82 	clz	lr, r2
  402b16:	f1be 0f00 	cmp.w	lr, #0
  402b1a:	d00b      	beq.n	402b34 <__udivmoddi4+0x38>
  402b1c:	f1ce 0c20 	rsb	ip, lr, #32
  402b20:	fa01 f50e 	lsl.w	r5, r1, lr
  402b24:	fa20 fc0c 	lsr.w	ip, r0, ip
  402b28:	fa02 f70e 	lsl.w	r7, r2, lr
  402b2c:	ea4c 0c05 	orr.w	ip, ip, r5
  402b30:	fa00 f40e 	lsl.w	r4, r0, lr
  402b34:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402b38:	0c25      	lsrs	r5, r4, #16
  402b3a:	fbbc f8fa 	udiv	r8, ip, sl
  402b3e:	fa1f f987 	uxth.w	r9, r7
  402b42:	fb0a cc18 	mls	ip, sl, r8, ip
  402b46:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402b4a:	fb08 f309 	mul.w	r3, r8, r9
  402b4e:	42ab      	cmp	r3, r5
  402b50:	d90a      	bls.n	402b68 <__udivmoddi4+0x6c>
  402b52:	19ed      	adds	r5, r5, r7
  402b54:	f108 32ff 	add.w	r2, r8, #4294967295
  402b58:	f080 8123 	bcs.w	402da2 <__udivmoddi4+0x2a6>
  402b5c:	42ab      	cmp	r3, r5
  402b5e:	f240 8120 	bls.w	402da2 <__udivmoddi4+0x2a6>
  402b62:	f1a8 0802 	sub.w	r8, r8, #2
  402b66:	443d      	add	r5, r7
  402b68:	1aed      	subs	r5, r5, r3
  402b6a:	b2a4      	uxth	r4, r4
  402b6c:	fbb5 f0fa 	udiv	r0, r5, sl
  402b70:	fb0a 5510 	mls	r5, sl, r0, r5
  402b74:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402b78:	fb00 f909 	mul.w	r9, r0, r9
  402b7c:	45a1      	cmp	r9, r4
  402b7e:	d909      	bls.n	402b94 <__udivmoddi4+0x98>
  402b80:	19e4      	adds	r4, r4, r7
  402b82:	f100 33ff 	add.w	r3, r0, #4294967295
  402b86:	f080 810a 	bcs.w	402d9e <__udivmoddi4+0x2a2>
  402b8a:	45a1      	cmp	r9, r4
  402b8c:	f240 8107 	bls.w	402d9e <__udivmoddi4+0x2a2>
  402b90:	3802      	subs	r0, #2
  402b92:	443c      	add	r4, r7
  402b94:	eba4 0409 	sub.w	r4, r4, r9
  402b98:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402b9c:	2100      	movs	r1, #0
  402b9e:	2e00      	cmp	r6, #0
  402ba0:	d061      	beq.n	402c66 <__udivmoddi4+0x16a>
  402ba2:	fa24 f40e 	lsr.w	r4, r4, lr
  402ba6:	2300      	movs	r3, #0
  402ba8:	6034      	str	r4, [r6, #0]
  402baa:	6073      	str	r3, [r6, #4]
  402bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bb0:	428b      	cmp	r3, r1
  402bb2:	d907      	bls.n	402bc4 <__udivmoddi4+0xc8>
  402bb4:	2e00      	cmp	r6, #0
  402bb6:	d054      	beq.n	402c62 <__udivmoddi4+0x166>
  402bb8:	2100      	movs	r1, #0
  402bba:	e886 0021 	stmia.w	r6, {r0, r5}
  402bbe:	4608      	mov	r0, r1
  402bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bc4:	fab3 f183 	clz	r1, r3
  402bc8:	2900      	cmp	r1, #0
  402bca:	f040 808e 	bne.w	402cea <__udivmoddi4+0x1ee>
  402bce:	42ab      	cmp	r3, r5
  402bd0:	d302      	bcc.n	402bd8 <__udivmoddi4+0xdc>
  402bd2:	4282      	cmp	r2, r0
  402bd4:	f200 80fa 	bhi.w	402dcc <__udivmoddi4+0x2d0>
  402bd8:	1a84      	subs	r4, r0, r2
  402bda:	eb65 0503 	sbc.w	r5, r5, r3
  402bde:	2001      	movs	r0, #1
  402be0:	46ac      	mov	ip, r5
  402be2:	2e00      	cmp	r6, #0
  402be4:	d03f      	beq.n	402c66 <__udivmoddi4+0x16a>
  402be6:	e886 1010 	stmia.w	r6, {r4, ip}
  402bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bee:	b912      	cbnz	r2, 402bf6 <__udivmoddi4+0xfa>
  402bf0:	2701      	movs	r7, #1
  402bf2:	fbb7 f7f2 	udiv	r7, r7, r2
  402bf6:	fab7 fe87 	clz	lr, r7
  402bfa:	f1be 0f00 	cmp.w	lr, #0
  402bfe:	d134      	bne.n	402c6a <__udivmoddi4+0x16e>
  402c00:	1beb      	subs	r3, r5, r7
  402c02:	0c3a      	lsrs	r2, r7, #16
  402c04:	fa1f fc87 	uxth.w	ip, r7
  402c08:	2101      	movs	r1, #1
  402c0a:	fbb3 f8f2 	udiv	r8, r3, r2
  402c0e:	0c25      	lsrs	r5, r4, #16
  402c10:	fb02 3318 	mls	r3, r2, r8, r3
  402c14:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402c18:	fb0c f308 	mul.w	r3, ip, r8
  402c1c:	42ab      	cmp	r3, r5
  402c1e:	d907      	bls.n	402c30 <__udivmoddi4+0x134>
  402c20:	19ed      	adds	r5, r5, r7
  402c22:	f108 30ff 	add.w	r0, r8, #4294967295
  402c26:	d202      	bcs.n	402c2e <__udivmoddi4+0x132>
  402c28:	42ab      	cmp	r3, r5
  402c2a:	f200 80d1 	bhi.w	402dd0 <__udivmoddi4+0x2d4>
  402c2e:	4680      	mov	r8, r0
  402c30:	1aed      	subs	r5, r5, r3
  402c32:	b2a3      	uxth	r3, r4
  402c34:	fbb5 f0f2 	udiv	r0, r5, r2
  402c38:	fb02 5510 	mls	r5, r2, r0, r5
  402c3c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402c40:	fb0c fc00 	mul.w	ip, ip, r0
  402c44:	45a4      	cmp	ip, r4
  402c46:	d907      	bls.n	402c58 <__udivmoddi4+0x15c>
  402c48:	19e4      	adds	r4, r4, r7
  402c4a:	f100 33ff 	add.w	r3, r0, #4294967295
  402c4e:	d202      	bcs.n	402c56 <__udivmoddi4+0x15a>
  402c50:	45a4      	cmp	ip, r4
  402c52:	f200 80b8 	bhi.w	402dc6 <__udivmoddi4+0x2ca>
  402c56:	4618      	mov	r0, r3
  402c58:	eba4 040c 	sub.w	r4, r4, ip
  402c5c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402c60:	e79d      	b.n	402b9e <__udivmoddi4+0xa2>
  402c62:	4631      	mov	r1, r6
  402c64:	4630      	mov	r0, r6
  402c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c6a:	f1ce 0420 	rsb	r4, lr, #32
  402c6e:	fa05 f30e 	lsl.w	r3, r5, lr
  402c72:	fa07 f70e 	lsl.w	r7, r7, lr
  402c76:	fa20 f804 	lsr.w	r8, r0, r4
  402c7a:	0c3a      	lsrs	r2, r7, #16
  402c7c:	fa25 f404 	lsr.w	r4, r5, r4
  402c80:	ea48 0803 	orr.w	r8, r8, r3
  402c84:	fbb4 f1f2 	udiv	r1, r4, r2
  402c88:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402c8c:	fb02 4411 	mls	r4, r2, r1, r4
  402c90:	fa1f fc87 	uxth.w	ip, r7
  402c94:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402c98:	fb01 f30c 	mul.w	r3, r1, ip
  402c9c:	42ab      	cmp	r3, r5
  402c9e:	fa00 f40e 	lsl.w	r4, r0, lr
  402ca2:	d909      	bls.n	402cb8 <__udivmoddi4+0x1bc>
  402ca4:	19ed      	adds	r5, r5, r7
  402ca6:	f101 30ff 	add.w	r0, r1, #4294967295
  402caa:	f080 808a 	bcs.w	402dc2 <__udivmoddi4+0x2c6>
  402cae:	42ab      	cmp	r3, r5
  402cb0:	f240 8087 	bls.w	402dc2 <__udivmoddi4+0x2c6>
  402cb4:	3902      	subs	r1, #2
  402cb6:	443d      	add	r5, r7
  402cb8:	1aeb      	subs	r3, r5, r3
  402cba:	fa1f f588 	uxth.w	r5, r8
  402cbe:	fbb3 f0f2 	udiv	r0, r3, r2
  402cc2:	fb02 3310 	mls	r3, r2, r0, r3
  402cc6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402cca:	fb00 f30c 	mul.w	r3, r0, ip
  402cce:	42ab      	cmp	r3, r5
  402cd0:	d907      	bls.n	402ce2 <__udivmoddi4+0x1e6>
  402cd2:	19ed      	adds	r5, r5, r7
  402cd4:	f100 38ff 	add.w	r8, r0, #4294967295
  402cd8:	d26f      	bcs.n	402dba <__udivmoddi4+0x2be>
  402cda:	42ab      	cmp	r3, r5
  402cdc:	d96d      	bls.n	402dba <__udivmoddi4+0x2be>
  402cde:	3802      	subs	r0, #2
  402ce0:	443d      	add	r5, r7
  402ce2:	1aeb      	subs	r3, r5, r3
  402ce4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402ce8:	e78f      	b.n	402c0a <__udivmoddi4+0x10e>
  402cea:	f1c1 0720 	rsb	r7, r1, #32
  402cee:	fa22 f807 	lsr.w	r8, r2, r7
  402cf2:	408b      	lsls	r3, r1
  402cf4:	fa05 f401 	lsl.w	r4, r5, r1
  402cf8:	ea48 0303 	orr.w	r3, r8, r3
  402cfc:	fa20 fe07 	lsr.w	lr, r0, r7
  402d00:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402d04:	40fd      	lsrs	r5, r7
  402d06:	ea4e 0e04 	orr.w	lr, lr, r4
  402d0a:	fbb5 f9fc 	udiv	r9, r5, ip
  402d0e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402d12:	fb0c 5519 	mls	r5, ip, r9, r5
  402d16:	fa1f f883 	uxth.w	r8, r3
  402d1a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402d1e:	fb09 f408 	mul.w	r4, r9, r8
  402d22:	42ac      	cmp	r4, r5
  402d24:	fa02 f201 	lsl.w	r2, r2, r1
  402d28:	fa00 fa01 	lsl.w	sl, r0, r1
  402d2c:	d908      	bls.n	402d40 <__udivmoddi4+0x244>
  402d2e:	18ed      	adds	r5, r5, r3
  402d30:	f109 30ff 	add.w	r0, r9, #4294967295
  402d34:	d243      	bcs.n	402dbe <__udivmoddi4+0x2c2>
  402d36:	42ac      	cmp	r4, r5
  402d38:	d941      	bls.n	402dbe <__udivmoddi4+0x2c2>
  402d3a:	f1a9 0902 	sub.w	r9, r9, #2
  402d3e:	441d      	add	r5, r3
  402d40:	1b2d      	subs	r5, r5, r4
  402d42:	fa1f fe8e 	uxth.w	lr, lr
  402d46:	fbb5 f0fc 	udiv	r0, r5, ip
  402d4a:	fb0c 5510 	mls	r5, ip, r0, r5
  402d4e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402d52:	fb00 f808 	mul.w	r8, r0, r8
  402d56:	45a0      	cmp	r8, r4
  402d58:	d907      	bls.n	402d6a <__udivmoddi4+0x26e>
  402d5a:	18e4      	adds	r4, r4, r3
  402d5c:	f100 35ff 	add.w	r5, r0, #4294967295
  402d60:	d229      	bcs.n	402db6 <__udivmoddi4+0x2ba>
  402d62:	45a0      	cmp	r8, r4
  402d64:	d927      	bls.n	402db6 <__udivmoddi4+0x2ba>
  402d66:	3802      	subs	r0, #2
  402d68:	441c      	add	r4, r3
  402d6a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402d6e:	eba4 0408 	sub.w	r4, r4, r8
  402d72:	fba0 8902 	umull	r8, r9, r0, r2
  402d76:	454c      	cmp	r4, r9
  402d78:	46c6      	mov	lr, r8
  402d7a:	464d      	mov	r5, r9
  402d7c:	d315      	bcc.n	402daa <__udivmoddi4+0x2ae>
  402d7e:	d012      	beq.n	402da6 <__udivmoddi4+0x2aa>
  402d80:	b156      	cbz	r6, 402d98 <__udivmoddi4+0x29c>
  402d82:	ebba 030e 	subs.w	r3, sl, lr
  402d86:	eb64 0405 	sbc.w	r4, r4, r5
  402d8a:	fa04 f707 	lsl.w	r7, r4, r7
  402d8e:	40cb      	lsrs	r3, r1
  402d90:	431f      	orrs	r7, r3
  402d92:	40cc      	lsrs	r4, r1
  402d94:	6037      	str	r7, [r6, #0]
  402d96:	6074      	str	r4, [r6, #4]
  402d98:	2100      	movs	r1, #0
  402d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402d9e:	4618      	mov	r0, r3
  402da0:	e6f8      	b.n	402b94 <__udivmoddi4+0x98>
  402da2:	4690      	mov	r8, r2
  402da4:	e6e0      	b.n	402b68 <__udivmoddi4+0x6c>
  402da6:	45c2      	cmp	sl, r8
  402da8:	d2ea      	bcs.n	402d80 <__udivmoddi4+0x284>
  402daa:	ebb8 0e02 	subs.w	lr, r8, r2
  402dae:	eb69 0503 	sbc.w	r5, r9, r3
  402db2:	3801      	subs	r0, #1
  402db4:	e7e4      	b.n	402d80 <__udivmoddi4+0x284>
  402db6:	4628      	mov	r0, r5
  402db8:	e7d7      	b.n	402d6a <__udivmoddi4+0x26e>
  402dba:	4640      	mov	r0, r8
  402dbc:	e791      	b.n	402ce2 <__udivmoddi4+0x1e6>
  402dbe:	4681      	mov	r9, r0
  402dc0:	e7be      	b.n	402d40 <__udivmoddi4+0x244>
  402dc2:	4601      	mov	r1, r0
  402dc4:	e778      	b.n	402cb8 <__udivmoddi4+0x1bc>
  402dc6:	3802      	subs	r0, #2
  402dc8:	443c      	add	r4, r7
  402dca:	e745      	b.n	402c58 <__udivmoddi4+0x15c>
  402dcc:	4608      	mov	r0, r1
  402dce:	e708      	b.n	402be2 <__udivmoddi4+0xe6>
  402dd0:	f1a8 0802 	sub.w	r8, r8, #2
  402dd4:	443d      	add	r5, r7
  402dd6:	e72b      	b.n	402c30 <__udivmoddi4+0x134>

00402dd8 <__aeabi_idiv0>:
  402dd8:	4770      	bx	lr
  402dda:	bf00      	nop

00402ddc <__libc_init_array>:
  402ddc:	b570      	push	{r4, r5, r6, lr}
  402dde:	4e0f      	ldr	r6, [pc, #60]	; (402e1c <__libc_init_array+0x40>)
  402de0:	4d0f      	ldr	r5, [pc, #60]	; (402e20 <__libc_init_array+0x44>)
  402de2:	1b76      	subs	r6, r6, r5
  402de4:	10b6      	asrs	r6, r6, #2
  402de6:	bf18      	it	ne
  402de8:	2400      	movne	r4, #0
  402dea:	d005      	beq.n	402df8 <__libc_init_array+0x1c>
  402dec:	3401      	adds	r4, #1
  402dee:	f855 3b04 	ldr.w	r3, [r5], #4
  402df2:	4798      	blx	r3
  402df4:	42a6      	cmp	r6, r4
  402df6:	d1f9      	bne.n	402dec <__libc_init_array+0x10>
  402df8:	4e0a      	ldr	r6, [pc, #40]	; (402e24 <__libc_init_array+0x48>)
  402dfa:	4d0b      	ldr	r5, [pc, #44]	; (402e28 <__libc_init_array+0x4c>)
  402dfc:	1b76      	subs	r6, r6, r5
  402dfe:	f005 f87b 	bl	407ef8 <_init>
  402e02:	10b6      	asrs	r6, r6, #2
  402e04:	bf18      	it	ne
  402e06:	2400      	movne	r4, #0
  402e08:	d006      	beq.n	402e18 <__libc_init_array+0x3c>
  402e0a:	3401      	adds	r4, #1
  402e0c:	f855 3b04 	ldr.w	r3, [r5], #4
  402e10:	4798      	blx	r3
  402e12:	42a6      	cmp	r6, r4
  402e14:	d1f9      	bne.n	402e0a <__libc_init_array+0x2e>
  402e16:	bd70      	pop	{r4, r5, r6, pc}
  402e18:	bd70      	pop	{r4, r5, r6, pc}
  402e1a:	bf00      	nop
  402e1c:	00407f04 	.word	0x00407f04
  402e20:	00407f04 	.word	0x00407f04
  402e24:	00407f0c 	.word	0x00407f0c
  402e28:	00407f04 	.word	0x00407f04

00402e2c <memset>:
  402e2c:	b470      	push	{r4, r5, r6}
  402e2e:	0786      	lsls	r6, r0, #30
  402e30:	d046      	beq.n	402ec0 <memset+0x94>
  402e32:	1e54      	subs	r4, r2, #1
  402e34:	2a00      	cmp	r2, #0
  402e36:	d041      	beq.n	402ebc <memset+0x90>
  402e38:	b2ca      	uxtb	r2, r1
  402e3a:	4603      	mov	r3, r0
  402e3c:	e002      	b.n	402e44 <memset+0x18>
  402e3e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402e42:	d33b      	bcc.n	402ebc <memset+0x90>
  402e44:	f803 2b01 	strb.w	r2, [r3], #1
  402e48:	079d      	lsls	r5, r3, #30
  402e4a:	d1f8      	bne.n	402e3e <memset+0x12>
  402e4c:	2c03      	cmp	r4, #3
  402e4e:	d92e      	bls.n	402eae <memset+0x82>
  402e50:	b2cd      	uxtb	r5, r1
  402e52:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402e56:	2c0f      	cmp	r4, #15
  402e58:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402e5c:	d919      	bls.n	402e92 <memset+0x66>
  402e5e:	f103 0210 	add.w	r2, r3, #16
  402e62:	4626      	mov	r6, r4
  402e64:	3e10      	subs	r6, #16
  402e66:	2e0f      	cmp	r6, #15
  402e68:	f842 5c10 	str.w	r5, [r2, #-16]
  402e6c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402e70:	f842 5c08 	str.w	r5, [r2, #-8]
  402e74:	f842 5c04 	str.w	r5, [r2, #-4]
  402e78:	f102 0210 	add.w	r2, r2, #16
  402e7c:	d8f2      	bhi.n	402e64 <memset+0x38>
  402e7e:	f1a4 0210 	sub.w	r2, r4, #16
  402e82:	f022 020f 	bic.w	r2, r2, #15
  402e86:	f004 040f 	and.w	r4, r4, #15
  402e8a:	3210      	adds	r2, #16
  402e8c:	2c03      	cmp	r4, #3
  402e8e:	4413      	add	r3, r2
  402e90:	d90d      	bls.n	402eae <memset+0x82>
  402e92:	461e      	mov	r6, r3
  402e94:	4622      	mov	r2, r4
  402e96:	3a04      	subs	r2, #4
  402e98:	2a03      	cmp	r2, #3
  402e9a:	f846 5b04 	str.w	r5, [r6], #4
  402e9e:	d8fa      	bhi.n	402e96 <memset+0x6a>
  402ea0:	1f22      	subs	r2, r4, #4
  402ea2:	f022 0203 	bic.w	r2, r2, #3
  402ea6:	3204      	adds	r2, #4
  402ea8:	4413      	add	r3, r2
  402eaa:	f004 0403 	and.w	r4, r4, #3
  402eae:	b12c      	cbz	r4, 402ebc <memset+0x90>
  402eb0:	b2c9      	uxtb	r1, r1
  402eb2:	441c      	add	r4, r3
  402eb4:	f803 1b01 	strb.w	r1, [r3], #1
  402eb8:	429c      	cmp	r4, r3
  402eba:	d1fb      	bne.n	402eb4 <memset+0x88>
  402ebc:	bc70      	pop	{r4, r5, r6}
  402ebe:	4770      	bx	lr
  402ec0:	4614      	mov	r4, r2
  402ec2:	4603      	mov	r3, r0
  402ec4:	e7c2      	b.n	402e4c <memset+0x20>
  402ec6:	bf00      	nop

00402ec8 <sprintf>:
  402ec8:	b40e      	push	{r1, r2, r3}
  402eca:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ecc:	b09c      	sub	sp, #112	; 0x70
  402ece:	ab21      	add	r3, sp, #132	; 0x84
  402ed0:	490f      	ldr	r1, [pc, #60]	; (402f10 <sprintf+0x48>)
  402ed2:	f853 2b04 	ldr.w	r2, [r3], #4
  402ed6:	9301      	str	r3, [sp, #4]
  402ed8:	4605      	mov	r5, r0
  402eda:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402ede:	6808      	ldr	r0, [r1, #0]
  402ee0:	9502      	str	r5, [sp, #8]
  402ee2:	f44f 7702 	mov.w	r7, #520	; 0x208
  402ee6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402eea:	a902      	add	r1, sp, #8
  402eec:	9506      	str	r5, [sp, #24]
  402eee:	f8ad 7014 	strh.w	r7, [sp, #20]
  402ef2:	9404      	str	r4, [sp, #16]
  402ef4:	9407      	str	r4, [sp, #28]
  402ef6:	f8ad 6016 	strh.w	r6, [sp, #22]
  402efa:	f000 fb41 	bl	403580 <_svfprintf_r>
  402efe:	9b02      	ldr	r3, [sp, #8]
  402f00:	2200      	movs	r2, #0
  402f02:	701a      	strb	r2, [r3, #0]
  402f04:	b01c      	add	sp, #112	; 0x70
  402f06:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402f0a:	b003      	add	sp, #12
  402f0c:	4770      	bx	lr
  402f0e:	bf00      	nop
  402f10:	200061b8 	.word	0x200061b8

00402f14 <strchr>:
  402f14:	b2c9      	uxtb	r1, r1
  402f16:	2900      	cmp	r1, #0
  402f18:	d041      	beq.n	402f9e <strchr+0x8a>
  402f1a:	0782      	lsls	r2, r0, #30
  402f1c:	b4f0      	push	{r4, r5, r6, r7}
  402f1e:	d067      	beq.n	402ff0 <strchr+0xdc>
  402f20:	7803      	ldrb	r3, [r0, #0]
  402f22:	2b00      	cmp	r3, #0
  402f24:	d068      	beq.n	402ff8 <strchr+0xe4>
  402f26:	4299      	cmp	r1, r3
  402f28:	d037      	beq.n	402f9a <strchr+0x86>
  402f2a:	1c43      	adds	r3, r0, #1
  402f2c:	e004      	b.n	402f38 <strchr+0x24>
  402f2e:	f813 0b01 	ldrb.w	r0, [r3], #1
  402f32:	b390      	cbz	r0, 402f9a <strchr+0x86>
  402f34:	4281      	cmp	r1, r0
  402f36:	d02f      	beq.n	402f98 <strchr+0x84>
  402f38:	079a      	lsls	r2, r3, #30
  402f3a:	461c      	mov	r4, r3
  402f3c:	d1f7      	bne.n	402f2e <strchr+0x1a>
  402f3e:	6825      	ldr	r5, [r4, #0]
  402f40:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  402f44:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  402f48:	ea83 0605 	eor.w	r6, r3, r5
  402f4c:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  402f50:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  402f54:	ea20 0006 	bic.w	r0, r0, r6
  402f58:	ea22 0205 	bic.w	r2, r2, r5
  402f5c:	4302      	orrs	r2, r0
  402f5e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402f62:	d111      	bne.n	402f88 <strchr+0x74>
  402f64:	4620      	mov	r0, r4
  402f66:	f850 6f04 	ldr.w	r6, [r0, #4]!
  402f6a:	ea83 0706 	eor.w	r7, r3, r6
  402f6e:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  402f72:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  402f76:	ea25 0507 	bic.w	r5, r5, r7
  402f7a:	ea22 0206 	bic.w	r2, r2, r6
  402f7e:	432a      	orrs	r2, r5
  402f80:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402f84:	d0ef      	beq.n	402f66 <strchr+0x52>
  402f86:	4604      	mov	r4, r0
  402f88:	7820      	ldrb	r0, [r4, #0]
  402f8a:	b918      	cbnz	r0, 402f94 <strchr+0x80>
  402f8c:	e005      	b.n	402f9a <strchr+0x86>
  402f8e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  402f92:	b110      	cbz	r0, 402f9a <strchr+0x86>
  402f94:	4281      	cmp	r1, r0
  402f96:	d1fa      	bne.n	402f8e <strchr+0x7a>
  402f98:	4620      	mov	r0, r4
  402f9a:	bcf0      	pop	{r4, r5, r6, r7}
  402f9c:	4770      	bx	lr
  402f9e:	0783      	lsls	r3, r0, #30
  402fa0:	d024      	beq.n	402fec <strchr+0xd8>
  402fa2:	7803      	ldrb	r3, [r0, #0]
  402fa4:	2b00      	cmp	r3, #0
  402fa6:	d0f9      	beq.n	402f9c <strchr+0x88>
  402fa8:	1c43      	adds	r3, r0, #1
  402faa:	e003      	b.n	402fb4 <strchr+0xa0>
  402fac:	7802      	ldrb	r2, [r0, #0]
  402fae:	3301      	adds	r3, #1
  402fb0:	2a00      	cmp	r2, #0
  402fb2:	d0f3      	beq.n	402f9c <strchr+0x88>
  402fb4:	0799      	lsls	r1, r3, #30
  402fb6:	4618      	mov	r0, r3
  402fb8:	d1f8      	bne.n	402fac <strchr+0x98>
  402fba:	6819      	ldr	r1, [r3, #0]
  402fbc:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  402fc0:	ea22 0201 	bic.w	r2, r2, r1
  402fc4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402fc8:	d108      	bne.n	402fdc <strchr+0xc8>
  402fca:	f853 1f04 	ldr.w	r1, [r3, #4]!
  402fce:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  402fd2:	ea22 0201 	bic.w	r2, r2, r1
  402fd6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402fda:	d0f6      	beq.n	402fca <strchr+0xb6>
  402fdc:	781a      	ldrb	r2, [r3, #0]
  402fde:	4618      	mov	r0, r3
  402fe0:	b142      	cbz	r2, 402ff4 <strchr+0xe0>
  402fe2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  402fe6:	2b00      	cmp	r3, #0
  402fe8:	d1fb      	bne.n	402fe2 <strchr+0xce>
  402fea:	4770      	bx	lr
  402fec:	4603      	mov	r3, r0
  402fee:	e7e4      	b.n	402fba <strchr+0xa6>
  402ff0:	4604      	mov	r4, r0
  402ff2:	e7a4      	b.n	402f3e <strchr+0x2a>
  402ff4:	4618      	mov	r0, r3
  402ff6:	4770      	bx	lr
  402ff8:	4618      	mov	r0, r3
  402ffa:	e7ce      	b.n	402f9a <strchr+0x86>

00402ffc <strcpy>:
  402ffc:	ea80 0201 	eor.w	r2, r0, r1
  403000:	4684      	mov	ip, r0
  403002:	f012 0f03 	tst.w	r2, #3
  403006:	d14f      	bne.n	4030a8 <strcpy+0xac>
  403008:	f011 0f03 	tst.w	r1, #3
  40300c:	d132      	bne.n	403074 <strcpy+0x78>
  40300e:	f84d 4d04 	str.w	r4, [sp, #-4]!
  403012:	f011 0f04 	tst.w	r1, #4
  403016:	f851 3b04 	ldr.w	r3, [r1], #4
  40301a:	d00b      	beq.n	403034 <strcpy+0x38>
  40301c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403020:	439a      	bics	r2, r3
  403022:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403026:	bf04      	itt	eq
  403028:	f84c 3b04 	streq.w	r3, [ip], #4
  40302c:	f851 3b04 	ldreq.w	r3, [r1], #4
  403030:	d116      	bne.n	403060 <strcpy+0x64>
  403032:	bf00      	nop
  403034:	f851 4b04 	ldr.w	r4, [r1], #4
  403038:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40303c:	439a      	bics	r2, r3
  40303e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403042:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  403046:	d10b      	bne.n	403060 <strcpy+0x64>
  403048:	f84c 3b04 	str.w	r3, [ip], #4
  40304c:	43a2      	bics	r2, r4
  40304e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403052:	bf04      	itt	eq
  403054:	f851 3b04 	ldreq.w	r3, [r1], #4
  403058:	f84c 4b04 	streq.w	r4, [ip], #4
  40305c:	d0ea      	beq.n	403034 <strcpy+0x38>
  40305e:	4623      	mov	r3, r4
  403060:	f80c 3b01 	strb.w	r3, [ip], #1
  403064:	f013 0fff 	tst.w	r3, #255	; 0xff
  403068:	ea4f 2333 	mov.w	r3, r3, ror #8
  40306c:	d1f8      	bne.n	403060 <strcpy+0x64>
  40306e:	f85d 4b04 	ldr.w	r4, [sp], #4
  403072:	4770      	bx	lr
  403074:	f011 0f01 	tst.w	r1, #1
  403078:	d006      	beq.n	403088 <strcpy+0x8c>
  40307a:	f811 2b01 	ldrb.w	r2, [r1], #1
  40307e:	f80c 2b01 	strb.w	r2, [ip], #1
  403082:	2a00      	cmp	r2, #0
  403084:	bf08      	it	eq
  403086:	4770      	bxeq	lr
  403088:	f011 0f02 	tst.w	r1, #2
  40308c:	d0bf      	beq.n	40300e <strcpy+0x12>
  40308e:	f831 2b02 	ldrh.w	r2, [r1], #2
  403092:	f012 0fff 	tst.w	r2, #255	; 0xff
  403096:	bf16      	itet	ne
  403098:	f82c 2b02 	strhne.w	r2, [ip], #2
  40309c:	f88c 2000 	strbeq.w	r2, [ip]
  4030a0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  4030a4:	d1b3      	bne.n	40300e <strcpy+0x12>
  4030a6:	4770      	bx	lr
  4030a8:	f811 2b01 	ldrb.w	r2, [r1], #1
  4030ac:	f80c 2b01 	strb.w	r2, [ip], #1
  4030b0:	2a00      	cmp	r2, #0
  4030b2:	d1f9      	bne.n	4030a8 <strcpy+0xac>
  4030b4:	4770      	bx	lr
  4030b6:	bf00      	nop

004030b8 <critical_factorization>:
  4030b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4030bc:	f04f 0e01 	mov.w	lr, #1
  4030c0:	4674      	mov	r4, lr
  4030c2:	2500      	movs	r5, #0
  4030c4:	f04f 36ff 	mov.w	r6, #4294967295
  4030c8:	192b      	adds	r3, r5, r4
  4030ca:	428b      	cmp	r3, r1
  4030cc:	eb00 0706 	add.w	r7, r0, r6
  4030d0:	d20d      	bcs.n	4030ee <critical_factorization+0x36>
  4030d2:	5d3f      	ldrb	r7, [r7, r4]
  4030d4:	f810 c003 	ldrb.w	ip, [r0, r3]
  4030d8:	45bc      	cmp	ip, r7
  4030da:	d22d      	bcs.n	403138 <critical_factorization+0x80>
  4030dc:	461d      	mov	r5, r3
  4030de:	2401      	movs	r4, #1
  4030e0:	eba3 0e06 	sub.w	lr, r3, r6
  4030e4:	192b      	adds	r3, r5, r4
  4030e6:	428b      	cmp	r3, r1
  4030e8:	eb00 0706 	add.w	r7, r0, r6
  4030ec:	d3f1      	bcc.n	4030d2 <critical_factorization+0x1a>
  4030ee:	f04f 0801 	mov.w	r8, #1
  4030f2:	f8c2 e000 	str.w	lr, [r2]
  4030f6:	4644      	mov	r4, r8
  4030f8:	2500      	movs	r5, #0
  4030fa:	f04f 37ff 	mov.w	r7, #4294967295
  4030fe:	192b      	adds	r3, r5, r4
  403100:	4299      	cmp	r1, r3
  403102:	eb00 0e07 	add.w	lr, r0, r7
  403106:	d90e      	bls.n	403126 <critical_factorization+0x6e>
  403108:	f81e e004 	ldrb.w	lr, [lr, r4]
  40310c:	f810 c003 	ldrb.w	ip, [r0, r3]
  403110:	45f4      	cmp	ip, lr
  403112:	d918      	bls.n	403146 <critical_factorization+0x8e>
  403114:	461d      	mov	r5, r3
  403116:	2401      	movs	r4, #1
  403118:	eba3 0807 	sub.w	r8, r3, r7
  40311c:	192b      	adds	r3, r5, r4
  40311e:	4299      	cmp	r1, r3
  403120:	eb00 0e07 	add.w	lr, r0, r7
  403124:	d8f0      	bhi.n	403108 <critical_factorization+0x50>
  403126:	3701      	adds	r7, #1
  403128:	1c70      	adds	r0, r6, #1
  40312a:	4287      	cmp	r7, r0
  40312c:	bf24      	itt	cs
  40312e:	f8c2 8000 	strcs.w	r8, [r2]
  403132:	4638      	movcs	r0, r7
  403134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403138:	d00c      	beq.n	403154 <critical_factorization+0x9c>
  40313a:	f04f 0e01 	mov.w	lr, #1
  40313e:	462e      	mov	r6, r5
  403140:	4674      	mov	r4, lr
  403142:	4475      	add	r5, lr
  403144:	e7c0      	b.n	4030c8 <critical_factorization+0x10>
  403146:	d00b      	beq.n	403160 <critical_factorization+0xa8>
  403148:	f04f 0801 	mov.w	r8, #1
  40314c:	462f      	mov	r7, r5
  40314e:	4644      	mov	r4, r8
  403150:	4445      	add	r5, r8
  403152:	e7d4      	b.n	4030fe <critical_factorization+0x46>
  403154:	4574      	cmp	r4, lr
  403156:	bf12      	itee	ne
  403158:	3401      	addne	r4, #1
  40315a:	461d      	moveq	r5, r3
  40315c:	2401      	moveq	r4, #1
  40315e:	e7b3      	b.n	4030c8 <critical_factorization+0x10>
  403160:	4544      	cmp	r4, r8
  403162:	bf12      	itee	ne
  403164:	3401      	addne	r4, #1
  403166:	461d      	moveq	r5, r3
  403168:	2401      	moveq	r4, #1
  40316a:	e7c8      	b.n	4030fe <critical_factorization+0x46>

0040316c <two_way_long_needle>:
  40316c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403170:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  403174:	4616      	mov	r6, r2
  403176:	4605      	mov	r5, r0
  403178:	468b      	mov	fp, r1
  40317a:	4610      	mov	r0, r2
  40317c:	4619      	mov	r1, r3
  40317e:	aa03      	add	r2, sp, #12
  403180:	461c      	mov	r4, r3
  403182:	f7ff ff99 	bl	4030b8 <critical_factorization>
  403186:	ab03      	add	r3, sp, #12
  403188:	4681      	mov	r9, r0
  40318a:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  40318e:	f843 4f04 	str.w	r4, [r3, #4]!
  403192:	4293      	cmp	r3, r2
  403194:	d1fb      	bne.n	40318e <two_way_long_needle+0x22>
  403196:	b14c      	cbz	r4, 4031ac <two_way_long_needle+0x40>
  403198:	1e63      	subs	r3, r4, #1
  40319a:	1e72      	subs	r2, r6, #1
  40319c:	a804      	add	r0, sp, #16
  40319e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4031a2:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  4031a6:	f113 33ff 	adds.w	r3, r3, #4294967295
  4031aa:	d2f8      	bcs.n	40319e <two_way_long_needle+0x32>
  4031ac:	9903      	ldr	r1, [sp, #12]
  4031ae:	464a      	mov	r2, r9
  4031b0:	4431      	add	r1, r6
  4031b2:	4630      	mov	r0, r6
  4031b4:	f002 ff14 	bl	405fe0 <memcmp>
  4031b8:	2800      	cmp	r0, #0
  4031ba:	d16f      	bne.n	40329c <two_way_long_needle+0x130>
  4031bc:	f109 33ff 	add.w	r3, r9, #4294967295
  4031c0:	9300      	str	r3, [sp, #0]
  4031c2:	18f3      	adds	r3, r6, r3
  4031c4:	4682      	mov	sl, r0
  4031c6:	9301      	str	r3, [sp, #4]
  4031c8:	4623      	mov	r3, r4
  4031ca:	4680      	mov	r8, r0
  4031cc:	4654      	mov	r4, sl
  4031ce:	4658      	mov	r0, fp
  4031d0:	469a      	mov	sl, r3
  4031d2:	eb08 070a 	add.w	r7, r8, sl
  4031d6:	1a3a      	subs	r2, r7, r0
  4031d8:	2100      	movs	r1, #0
  4031da:	4428      	add	r0, r5
  4031dc:	f002 feb0 	bl	405f40 <memchr>
  4031e0:	2800      	cmp	r0, #0
  4031e2:	d156      	bne.n	403292 <two_way_long_needle+0x126>
  4031e4:	2f00      	cmp	r7, #0
  4031e6:	d054      	beq.n	403292 <two_way_long_needle+0x126>
  4031e8:	19eb      	adds	r3, r5, r7
  4031ea:	aa04      	add	r2, sp, #16
  4031ec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4031f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4031f4:	b14b      	cbz	r3, 40320a <two_way_long_needle+0x9e>
  4031f6:	b124      	cbz	r4, 403202 <two_way_long_needle+0x96>
  4031f8:	9a03      	ldr	r2, [sp, #12]
  4031fa:	4293      	cmp	r3, r2
  4031fc:	d201      	bcs.n	403202 <two_way_long_needle+0x96>
  4031fe:	ebaa 0302 	sub.w	r3, sl, r2
  403202:	4498      	add	r8, r3
  403204:	2400      	movs	r4, #0
  403206:	4638      	mov	r0, r7
  403208:	e7e3      	b.n	4031d2 <two_way_long_needle+0x66>
  40320a:	454c      	cmp	r4, r9
  40320c:	4623      	mov	r3, r4
  40320e:	f10a 3eff 	add.w	lr, sl, #4294967295
  403212:	bf38      	it	cc
  403214:	464b      	movcc	r3, r9
  403216:	4573      	cmp	r3, lr
  403218:	d213      	bcs.n	403242 <two_way_long_needle+0xd6>
  40321a:	eb08 0203 	add.w	r2, r8, r3
  40321e:	f816 c003 	ldrb.w	ip, [r6, r3]
  403222:	5ca8      	ldrb	r0, [r5, r2]
  403224:	4584      	cmp	ip, r0
  403226:	442a      	add	r2, r5
  403228:	eb06 0103 	add.w	r1, r6, r3
  40322c:	d006      	beq.n	40323c <two_way_long_needle+0xd0>
  40322e:	e02c      	b.n	40328a <two_way_long_needle+0x11e>
  403230:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403234:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403238:	4584      	cmp	ip, r0
  40323a:	d126      	bne.n	40328a <two_way_long_needle+0x11e>
  40323c:	3301      	adds	r3, #1
  40323e:	4573      	cmp	r3, lr
  403240:	d3f6      	bcc.n	403230 <two_way_long_needle+0xc4>
  403242:	454c      	cmp	r4, r9
  403244:	9900      	ldr	r1, [sp, #0]
  403246:	f080 8089 	bcs.w	40335c <two_way_long_needle+0x1f0>
  40324a:	9b00      	ldr	r3, [sp, #0]
  40324c:	eb08 0203 	add.w	r2, r8, r3
  403250:	9b01      	ldr	r3, [sp, #4]
  403252:	5ca8      	ldrb	r0, [r5, r2]
  403254:	781b      	ldrb	r3, [r3, #0]
  403256:	4298      	cmp	r0, r3
  403258:	442a      	add	r2, r5
  40325a:	d17f      	bne.n	40335c <two_way_long_needle+0x1f0>
  40325c:	9801      	ldr	r0, [sp, #4]
  40325e:	f104 3bff 	add.w	fp, r4, #4294967295
  403262:	e006      	b.n	403272 <two_way_long_needle+0x106>
  403264:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403268:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40326c:	45f4      	cmp	ip, lr
  40326e:	d103      	bne.n	403278 <two_way_long_needle+0x10c>
  403270:	4619      	mov	r1, r3
  403272:	1e4b      	subs	r3, r1, #1
  403274:	459b      	cmp	fp, r3
  403276:	d1f5      	bne.n	403264 <two_way_long_needle+0xf8>
  403278:	3401      	adds	r4, #1
  40327a:	428c      	cmp	r4, r1
  40327c:	d870      	bhi.n	403360 <two_way_long_needle+0x1f4>
  40327e:	9c03      	ldr	r4, [sp, #12]
  403280:	4638      	mov	r0, r7
  403282:	44a0      	add	r8, r4
  403284:	ebaa 0404 	sub.w	r4, sl, r4
  403288:	e7a3      	b.n	4031d2 <two_way_long_needle+0x66>
  40328a:	f1c9 0201 	rsb	r2, r9, #1
  40328e:	4490      	add	r8, r2
  403290:	e7b7      	b.n	403202 <two_way_long_needle+0x96>
  403292:	2000      	movs	r0, #0
  403294:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40329c:	eba4 0309 	sub.w	r3, r4, r9
  4032a0:	454b      	cmp	r3, r9
  4032a2:	bf38      	it	cc
  4032a4:	464b      	movcc	r3, r9
  4032a6:	3301      	adds	r3, #1
  4032a8:	f109 38ff 	add.w	r8, r9, #4294967295
  4032ac:	9303      	str	r3, [sp, #12]
  4032ae:	eb06 0308 	add.w	r3, r6, r8
  4032b2:	4658      	mov	r0, fp
  4032b4:	f04f 0a00 	mov.w	sl, #0
  4032b8:	46cb      	mov	fp, r9
  4032ba:	4699      	mov	r9, r3
  4032bc:	eb0a 0704 	add.w	r7, sl, r4
  4032c0:	1a3a      	subs	r2, r7, r0
  4032c2:	2100      	movs	r1, #0
  4032c4:	4428      	add	r0, r5
  4032c6:	f002 fe3b 	bl	405f40 <memchr>
  4032ca:	2800      	cmp	r0, #0
  4032cc:	d1e1      	bne.n	403292 <two_way_long_needle+0x126>
  4032ce:	2f00      	cmp	r7, #0
  4032d0:	d0df      	beq.n	403292 <two_way_long_needle+0x126>
  4032d2:	19eb      	adds	r3, r5, r7
  4032d4:	aa04      	add	r2, sp, #16
  4032d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4032da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4032de:	bba3      	cbnz	r3, 40334a <two_way_long_needle+0x1de>
  4032e0:	1e61      	subs	r1, r4, #1
  4032e2:	458b      	cmp	fp, r1
  4032e4:	d215      	bcs.n	403312 <two_way_long_needle+0x1a6>
  4032e6:	eb0a 020b 	add.w	r2, sl, fp
  4032ea:	f816 300b 	ldrb.w	r3, [r6, fp]
  4032ee:	f815 e002 	ldrb.w	lr, [r5, r2]
  4032f2:	459e      	cmp	lr, r3
  4032f4:	442a      	add	r2, r5
  4032f6:	eb06 000b 	add.w	r0, r6, fp
  4032fa:	465b      	mov	r3, fp
  4032fc:	d006      	beq.n	40330c <two_way_long_needle+0x1a0>
  4032fe:	e027      	b.n	403350 <two_way_long_needle+0x1e4>
  403300:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403304:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403308:	45f4      	cmp	ip, lr
  40330a:	d121      	bne.n	403350 <two_way_long_needle+0x1e4>
  40330c:	3301      	adds	r3, #1
  40330e:	428b      	cmp	r3, r1
  403310:	d3f6      	bcc.n	403300 <two_way_long_needle+0x194>
  403312:	f1b8 3fff 	cmp.w	r8, #4294967295
  403316:	d011      	beq.n	40333c <two_way_long_needle+0x1d0>
  403318:	eb0a 0208 	add.w	r2, sl, r8
  40331c:	f899 1000 	ldrb.w	r1, [r9]
  403320:	5cab      	ldrb	r3, [r5, r2]
  403322:	4299      	cmp	r1, r3
  403324:	442a      	add	r2, r5
  403326:	d10f      	bne.n	403348 <two_way_long_needle+0x1dc>
  403328:	464b      	mov	r3, r9
  40332a:	e005      	b.n	403338 <two_way_long_needle+0x1cc>
  40332c:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403330:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403334:	4288      	cmp	r0, r1
  403336:	d107      	bne.n	403348 <two_way_long_needle+0x1dc>
  403338:	42b3      	cmp	r3, r6
  40333a:	d1f7      	bne.n	40332c <two_way_long_needle+0x1c0>
  40333c:	eb05 000a 	add.w	r0, r5, sl
  403340:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403348:	9b03      	ldr	r3, [sp, #12]
  40334a:	449a      	add	sl, r3
  40334c:	4638      	mov	r0, r7
  40334e:	e7b5      	b.n	4032bc <two_way_long_needle+0x150>
  403350:	f1cb 0201 	rsb	r2, fp, #1
  403354:	4492      	add	sl, r2
  403356:	449a      	add	sl, r3
  403358:	4638      	mov	r0, r7
  40335a:	e7af      	b.n	4032bc <two_way_long_needle+0x150>
  40335c:	4649      	mov	r1, r9
  40335e:	e78b      	b.n	403278 <two_way_long_needle+0x10c>
  403360:	eb05 0008 	add.w	r0, r5, r8
  403364:	e796      	b.n	403294 <two_way_long_needle+0x128>
  403366:	bf00      	nop

00403368 <strstr>:
  403368:	7802      	ldrb	r2, [r0, #0]
  40336a:	2a00      	cmp	r2, #0
  40336c:	f000 8101 	beq.w	403572 <strstr+0x20a>
  403370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403374:	f891 8000 	ldrb.w	r8, [r1]
  403378:	b085      	sub	sp, #20
  40337a:	4644      	mov	r4, r8
  40337c:	f1b8 0f00 	cmp.w	r8, #0
  403380:	d016      	beq.n	4033b0 <strstr+0x48>
  403382:	4686      	mov	lr, r0
  403384:	f101 0c01 	add.w	ip, r1, #1
  403388:	2701      	movs	r7, #1
  40338a:	e003      	b.n	403394 <strstr+0x2c>
  40338c:	f813 4b01 	ldrb.w	r4, [r3], #1
  403390:	b16c      	cbz	r4, 4033ae <strstr+0x46>
  403392:	469c      	mov	ip, r3
  403394:	42a2      	cmp	r2, r4
  403396:	bf14      	ite	ne
  403398:	2700      	movne	r7, #0
  40339a:	f007 0701 	andeq.w	r7, r7, #1
  40339e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  4033a2:	4663      	mov	r3, ip
  4033a4:	2a00      	cmp	r2, #0
  4033a6:	d1f1      	bne.n	40338c <strstr+0x24>
  4033a8:	f89c 3000 	ldrb.w	r3, [ip]
  4033ac:	b9fb      	cbnz	r3, 4033ee <strstr+0x86>
  4033ae:	b117      	cbz	r7, 4033b6 <strstr+0x4e>
  4033b0:	b005      	add	sp, #20
  4033b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033b6:	460e      	mov	r6, r1
  4033b8:	4605      	mov	r5, r0
  4033ba:	4641      	mov	r1, r8
  4033bc:	3001      	adds	r0, #1
  4033be:	ebac 0406 	sub.w	r4, ip, r6
  4033c2:	f7ff fda7 	bl	402f14 <strchr>
  4033c6:	4607      	mov	r7, r0
  4033c8:	b188      	cbz	r0, 4033ee <strstr+0x86>
  4033ca:	2c01      	cmp	r4, #1
  4033cc:	d0f0      	beq.n	4033b0 <strstr+0x48>
  4033ce:	1928      	adds	r0, r5, r4
  4033d0:	4287      	cmp	r7, r0
  4033d2:	bf94      	ite	ls
  4033d4:	1bc1      	subls	r1, r0, r7
  4033d6:	2101      	movhi	r1, #1
  4033d8:	2c1f      	cmp	r4, #31
  4033da:	468b      	mov	fp, r1
  4033dc:	d90b      	bls.n	4033f6 <strstr+0x8e>
  4033de:	4623      	mov	r3, r4
  4033e0:	4632      	mov	r2, r6
  4033e2:	4638      	mov	r0, r7
  4033e4:	f7ff fec2 	bl	40316c <two_way_long_needle>
  4033e8:	b005      	add	sp, #20
  4033ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ee:	2000      	movs	r0, #0
  4033f0:	b005      	add	sp, #20
  4033f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033f6:	aa03      	add	r2, sp, #12
  4033f8:	4621      	mov	r1, r4
  4033fa:	4630      	mov	r0, r6
  4033fc:	f7ff fe5c 	bl	4030b8 <critical_factorization>
  403400:	9903      	ldr	r1, [sp, #12]
  403402:	4680      	mov	r8, r0
  403404:	4602      	mov	r2, r0
  403406:	4431      	add	r1, r6
  403408:	4630      	mov	r0, r6
  40340a:	f002 fde9 	bl	405fe0 <memcmp>
  40340e:	2800      	cmp	r0, #0
  403410:	d157      	bne.n	4034c2 <strstr+0x15a>
  403412:	f108 33ff 	add.w	r3, r8, #4294967295
  403416:	9300      	str	r3, [sp, #0]
  403418:	18f3      	adds	r3, r6, r3
  40341a:	4681      	mov	r9, r0
  40341c:	4605      	mov	r5, r0
  40341e:	9301      	str	r3, [sp, #4]
  403420:	4658      	mov	r0, fp
  403422:	46b2      	mov	sl, r6
  403424:	1966      	adds	r6, r4, r5
  403426:	1a32      	subs	r2, r6, r0
  403428:	2100      	movs	r1, #0
  40342a:	4438      	add	r0, r7
  40342c:	f002 fd88 	bl	405f40 <memchr>
  403430:	2800      	cmp	r0, #0
  403432:	d1dc      	bne.n	4033ee <strstr+0x86>
  403434:	2e00      	cmp	r6, #0
  403436:	d0da      	beq.n	4033ee <strstr+0x86>
  403438:	45c8      	cmp	r8, r9
  40343a:	4643      	mov	r3, r8
  40343c:	bf38      	it	cc
  40343e:	464b      	movcc	r3, r9
  403440:	429c      	cmp	r4, r3
  403442:	d912      	bls.n	40346a <strstr+0x102>
  403444:	195a      	adds	r2, r3, r5
  403446:	f81a 1003 	ldrb.w	r1, [sl, r3]
  40344a:	5cb8      	ldrb	r0, [r7, r2]
  40344c:	4281      	cmp	r1, r0
  40344e:	443a      	add	r2, r7
  403450:	eb0a 0e03 	add.w	lr, sl, r3
  403454:	d006      	beq.n	403464 <strstr+0xfc>
  403456:	e02c      	b.n	4034b2 <strstr+0x14a>
  403458:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  40345c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403460:	4288      	cmp	r0, r1
  403462:	d126      	bne.n	4034b2 <strstr+0x14a>
  403464:	3301      	adds	r3, #1
  403466:	429c      	cmp	r4, r3
  403468:	d1f6      	bne.n	403458 <strstr+0xf0>
  40346a:	45c8      	cmp	r8, r9
  40346c:	9900      	ldr	r1, [sp, #0]
  40346e:	f240 8083 	bls.w	403578 <strstr+0x210>
  403472:	9b00      	ldr	r3, [sp, #0]
  403474:	18ea      	adds	r2, r5, r3
  403476:	9b01      	ldr	r3, [sp, #4]
  403478:	5cb8      	ldrb	r0, [r7, r2]
  40347a:	781b      	ldrb	r3, [r3, #0]
  40347c:	4298      	cmp	r0, r3
  40347e:	443a      	add	r2, r7
  403480:	d17a      	bne.n	403578 <strstr+0x210>
  403482:	9801      	ldr	r0, [sp, #4]
  403484:	f109 3bff 	add.w	fp, r9, #4294967295
  403488:	e006      	b.n	403498 <strstr+0x130>
  40348a:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  40348e:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403492:	45f4      	cmp	ip, lr
  403494:	d103      	bne.n	40349e <strstr+0x136>
  403496:	4619      	mov	r1, r3
  403498:	1e4b      	subs	r3, r1, #1
  40349a:	455b      	cmp	r3, fp
  40349c:	d1f5      	bne.n	40348a <strstr+0x122>
  40349e:	f109 0901 	add.w	r9, r9, #1
  4034a2:	4589      	cmp	r9, r1
  4034a4:	d857      	bhi.n	403556 <strstr+0x1ee>
  4034a6:	9b03      	ldr	r3, [sp, #12]
  4034a8:	4630      	mov	r0, r6
  4034aa:	441d      	add	r5, r3
  4034ac:	eba4 0903 	sub.w	r9, r4, r3
  4034b0:	e7b8      	b.n	403424 <strstr+0xbc>
  4034b2:	f1c8 0201 	rsb	r2, r8, #1
  4034b6:	4415      	add	r5, r2
  4034b8:	441d      	add	r5, r3
  4034ba:	f04f 0900 	mov.w	r9, #0
  4034be:	4630      	mov	r0, r6
  4034c0:	e7b0      	b.n	403424 <strstr+0xbc>
  4034c2:	eba4 0308 	sub.w	r3, r4, r8
  4034c6:	4543      	cmp	r3, r8
  4034c8:	bf38      	it	cc
  4034ca:	4643      	movcc	r3, r8
  4034cc:	3301      	adds	r3, #1
  4034ce:	f108 39ff 	add.w	r9, r8, #4294967295
  4034d2:	9303      	str	r3, [sp, #12]
  4034d4:	eb06 0309 	add.w	r3, r6, r9
  4034d8:	4658      	mov	r0, fp
  4034da:	2500      	movs	r5, #0
  4034dc:	46bb      	mov	fp, r7
  4034de:	469a      	mov	sl, r3
  4034e0:	1967      	adds	r7, r4, r5
  4034e2:	1a3a      	subs	r2, r7, r0
  4034e4:	2100      	movs	r1, #0
  4034e6:	4458      	add	r0, fp
  4034e8:	f002 fd2a 	bl	405f40 <memchr>
  4034ec:	2800      	cmp	r0, #0
  4034ee:	f47f af7e 	bne.w	4033ee <strstr+0x86>
  4034f2:	2f00      	cmp	r7, #0
  4034f4:	f43f af7b 	beq.w	4033ee <strstr+0x86>
  4034f8:	4544      	cmp	r4, r8
  4034fa:	d915      	bls.n	403528 <strstr+0x1c0>
  4034fc:	eb08 0205 	add.w	r2, r8, r5
  403500:	f816 3008 	ldrb.w	r3, [r6, r8]
  403504:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403508:	4298      	cmp	r0, r3
  40350a:	445a      	add	r2, fp
  40350c:	eb06 0108 	add.w	r1, r6, r8
  403510:	4643      	mov	r3, r8
  403512:	d006      	beq.n	403522 <strstr+0x1ba>
  403514:	e023      	b.n	40355e <strstr+0x1f6>
  403516:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  40351a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40351e:	4586      	cmp	lr, r0
  403520:	d11d      	bne.n	40355e <strstr+0x1f6>
  403522:	3301      	adds	r3, #1
  403524:	429c      	cmp	r4, r3
  403526:	d1f6      	bne.n	403516 <strstr+0x1ae>
  403528:	f1b9 3fff 	cmp.w	r9, #4294967295
  40352c:	d012      	beq.n	403554 <strstr+0x1ec>
  40352e:	eb05 0209 	add.w	r2, r5, r9
  403532:	f89a 3000 	ldrb.w	r3, [sl]
  403536:	f81b 1002 	ldrb.w	r1, [fp, r2]
  40353a:	4299      	cmp	r1, r3
  40353c:	445a      	add	r2, fp
  40353e:	d114      	bne.n	40356a <strstr+0x202>
  403540:	4653      	mov	r3, sl
  403542:	e005      	b.n	403550 <strstr+0x1e8>
  403544:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403548:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40354c:	4288      	cmp	r0, r1
  40354e:	d10c      	bne.n	40356a <strstr+0x202>
  403550:	42b3      	cmp	r3, r6
  403552:	d1f7      	bne.n	403544 <strstr+0x1dc>
  403554:	465f      	mov	r7, fp
  403556:	1978      	adds	r0, r7, r5
  403558:	b005      	add	sp, #20
  40355a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40355e:	f1c8 0201 	rsb	r2, r8, #1
  403562:	4415      	add	r5, r2
  403564:	441d      	add	r5, r3
  403566:	4638      	mov	r0, r7
  403568:	e7ba      	b.n	4034e0 <strstr+0x178>
  40356a:	9b03      	ldr	r3, [sp, #12]
  40356c:	4638      	mov	r0, r7
  40356e:	441d      	add	r5, r3
  403570:	e7b6      	b.n	4034e0 <strstr+0x178>
  403572:	780b      	ldrb	r3, [r1, #0]
  403574:	b913      	cbnz	r3, 40357c <strstr+0x214>
  403576:	4770      	bx	lr
  403578:	4641      	mov	r1, r8
  40357a:	e790      	b.n	40349e <strstr+0x136>
  40357c:	2000      	movs	r0, #0
  40357e:	4770      	bx	lr

00403580 <_svfprintf_r>:
  403580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403584:	b0c3      	sub	sp, #268	; 0x10c
  403586:	460c      	mov	r4, r1
  403588:	910b      	str	r1, [sp, #44]	; 0x2c
  40358a:	4692      	mov	sl, r2
  40358c:	930f      	str	r3, [sp, #60]	; 0x3c
  40358e:	900c      	str	r0, [sp, #48]	; 0x30
  403590:	f002 fa0e 	bl	4059b0 <_localeconv_r>
  403594:	6803      	ldr	r3, [r0, #0]
  403596:	931a      	str	r3, [sp, #104]	; 0x68
  403598:	4618      	mov	r0, r3
  40359a:	f003 f911 	bl	4067c0 <strlen>
  40359e:	89a3      	ldrh	r3, [r4, #12]
  4035a0:	9019      	str	r0, [sp, #100]	; 0x64
  4035a2:	0619      	lsls	r1, r3, #24
  4035a4:	d503      	bpl.n	4035ae <_svfprintf_r+0x2e>
  4035a6:	6923      	ldr	r3, [r4, #16]
  4035a8:	2b00      	cmp	r3, #0
  4035aa:	f001 8003 	beq.w	4045b4 <_svfprintf_r+0x1034>
  4035ae:	2300      	movs	r3, #0
  4035b0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4035b4:	9313      	str	r3, [sp, #76]	; 0x4c
  4035b6:	9315      	str	r3, [sp, #84]	; 0x54
  4035b8:	9314      	str	r3, [sp, #80]	; 0x50
  4035ba:	9327      	str	r3, [sp, #156]	; 0x9c
  4035bc:	9326      	str	r3, [sp, #152]	; 0x98
  4035be:	9318      	str	r3, [sp, #96]	; 0x60
  4035c0:	931b      	str	r3, [sp, #108]	; 0x6c
  4035c2:	9309      	str	r3, [sp, #36]	; 0x24
  4035c4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4035c8:	46c8      	mov	r8, r9
  4035ca:	9316      	str	r3, [sp, #88]	; 0x58
  4035cc:	9317      	str	r3, [sp, #92]	; 0x5c
  4035ce:	f89a 3000 	ldrb.w	r3, [sl]
  4035d2:	4654      	mov	r4, sl
  4035d4:	b1e3      	cbz	r3, 403610 <_svfprintf_r+0x90>
  4035d6:	2b25      	cmp	r3, #37	; 0x25
  4035d8:	d102      	bne.n	4035e0 <_svfprintf_r+0x60>
  4035da:	e019      	b.n	403610 <_svfprintf_r+0x90>
  4035dc:	2b25      	cmp	r3, #37	; 0x25
  4035de:	d003      	beq.n	4035e8 <_svfprintf_r+0x68>
  4035e0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4035e4:	2b00      	cmp	r3, #0
  4035e6:	d1f9      	bne.n	4035dc <_svfprintf_r+0x5c>
  4035e8:	eba4 050a 	sub.w	r5, r4, sl
  4035ec:	b185      	cbz	r5, 403610 <_svfprintf_r+0x90>
  4035ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035f0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035f2:	f8c8 a000 	str.w	sl, [r8]
  4035f6:	3301      	adds	r3, #1
  4035f8:	442a      	add	r2, r5
  4035fa:	2b07      	cmp	r3, #7
  4035fc:	f8c8 5004 	str.w	r5, [r8, #4]
  403600:	9227      	str	r2, [sp, #156]	; 0x9c
  403602:	9326      	str	r3, [sp, #152]	; 0x98
  403604:	dc7f      	bgt.n	403706 <_svfprintf_r+0x186>
  403606:	f108 0808 	add.w	r8, r8, #8
  40360a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40360c:	442b      	add	r3, r5
  40360e:	9309      	str	r3, [sp, #36]	; 0x24
  403610:	7823      	ldrb	r3, [r4, #0]
  403612:	2b00      	cmp	r3, #0
  403614:	d07f      	beq.n	403716 <_svfprintf_r+0x196>
  403616:	2300      	movs	r3, #0
  403618:	461a      	mov	r2, r3
  40361a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40361e:	4619      	mov	r1, r3
  403620:	930d      	str	r3, [sp, #52]	; 0x34
  403622:	469b      	mov	fp, r3
  403624:	f04f 30ff 	mov.w	r0, #4294967295
  403628:	7863      	ldrb	r3, [r4, #1]
  40362a:	900a      	str	r0, [sp, #40]	; 0x28
  40362c:	f104 0a01 	add.w	sl, r4, #1
  403630:	f10a 0a01 	add.w	sl, sl, #1
  403634:	f1a3 0020 	sub.w	r0, r3, #32
  403638:	2858      	cmp	r0, #88	; 0x58
  40363a:	f200 83c1 	bhi.w	403dc0 <_svfprintf_r+0x840>
  40363e:	e8df f010 	tbh	[pc, r0, lsl #1]
  403642:	0238      	.short	0x0238
  403644:	03bf03bf 	.word	0x03bf03bf
  403648:	03bf0240 	.word	0x03bf0240
  40364c:	03bf03bf 	.word	0x03bf03bf
  403650:	03bf03bf 	.word	0x03bf03bf
  403654:	024503bf 	.word	0x024503bf
  403658:	03bf0203 	.word	0x03bf0203
  40365c:	026b005d 	.word	0x026b005d
  403660:	028603bf 	.word	0x028603bf
  403664:	039d039d 	.word	0x039d039d
  403668:	039d039d 	.word	0x039d039d
  40366c:	039d039d 	.word	0x039d039d
  403670:	039d039d 	.word	0x039d039d
  403674:	03bf039d 	.word	0x03bf039d
  403678:	03bf03bf 	.word	0x03bf03bf
  40367c:	03bf03bf 	.word	0x03bf03bf
  403680:	03bf03bf 	.word	0x03bf03bf
  403684:	03bf03bf 	.word	0x03bf03bf
  403688:	033703bf 	.word	0x033703bf
  40368c:	03bf0357 	.word	0x03bf0357
  403690:	03bf0357 	.word	0x03bf0357
  403694:	03bf03bf 	.word	0x03bf03bf
  403698:	039803bf 	.word	0x039803bf
  40369c:	03bf03bf 	.word	0x03bf03bf
  4036a0:	03bf03ad 	.word	0x03bf03ad
  4036a4:	03bf03bf 	.word	0x03bf03bf
  4036a8:	03bf03bf 	.word	0x03bf03bf
  4036ac:	03bf0259 	.word	0x03bf0259
  4036b0:	031e03bf 	.word	0x031e03bf
  4036b4:	03bf03bf 	.word	0x03bf03bf
  4036b8:	03bf03bf 	.word	0x03bf03bf
  4036bc:	03bf03bf 	.word	0x03bf03bf
  4036c0:	03bf03bf 	.word	0x03bf03bf
  4036c4:	03bf03bf 	.word	0x03bf03bf
  4036c8:	02db02c6 	.word	0x02db02c6
  4036cc:	03570357 	.word	0x03570357
  4036d0:	028b0357 	.word	0x028b0357
  4036d4:	03bf02db 	.word	0x03bf02db
  4036d8:	029003bf 	.word	0x029003bf
  4036dc:	029d03bf 	.word	0x029d03bf
  4036e0:	02b401cc 	.word	0x02b401cc
  4036e4:	03bf0208 	.word	0x03bf0208
  4036e8:	03bf01e1 	.word	0x03bf01e1
  4036ec:	03bf007e 	.word	0x03bf007e
  4036f0:	020d03bf 	.word	0x020d03bf
  4036f4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4036f6:	930f      	str	r3, [sp, #60]	; 0x3c
  4036f8:	4240      	negs	r0, r0
  4036fa:	900d      	str	r0, [sp, #52]	; 0x34
  4036fc:	f04b 0b04 	orr.w	fp, fp, #4
  403700:	f89a 3000 	ldrb.w	r3, [sl]
  403704:	e794      	b.n	403630 <_svfprintf_r+0xb0>
  403706:	aa25      	add	r2, sp, #148	; 0x94
  403708:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40370a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40370c:	f003 f8c6 	bl	40689c <__ssprint_r>
  403710:	b940      	cbnz	r0, 403724 <_svfprintf_r+0x1a4>
  403712:	46c8      	mov	r8, r9
  403714:	e779      	b.n	40360a <_svfprintf_r+0x8a>
  403716:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403718:	b123      	cbz	r3, 403724 <_svfprintf_r+0x1a4>
  40371a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40371c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40371e:	aa25      	add	r2, sp, #148	; 0x94
  403720:	f003 f8bc 	bl	40689c <__ssprint_r>
  403724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403726:	899b      	ldrh	r3, [r3, #12]
  403728:	f013 0f40 	tst.w	r3, #64	; 0x40
  40372c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40372e:	bf18      	it	ne
  403730:	f04f 33ff 	movne.w	r3, #4294967295
  403734:	9309      	str	r3, [sp, #36]	; 0x24
  403736:	9809      	ldr	r0, [sp, #36]	; 0x24
  403738:	b043      	add	sp, #268	; 0x10c
  40373a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40373e:	f01b 0f20 	tst.w	fp, #32
  403742:	9311      	str	r3, [sp, #68]	; 0x44
  403744:	f040 81dd 	bne.w	403b02 <_svfprintf_r+0x582>
  403748:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40374a:	f01b 0f10 	tst.w	fp, #16
  40374e:	4613      	mov	r3, r2
  403750:	f040 856e 	bne.w	404230 <_svfprintf_r+0xcb0>
  403754:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403758:	f000 856a 	beq.w	404230 <_svfprintf_r+0xcb0>
  40375c:	8814      	ldrh	r4, [r2, #0]
  40375e:	3204      	adds	r2, #4
  403760:	2500      	movs	r5, #0
  403762:	2301      	movs	r3, #1
  403764:	920f      	str	r2, [sp, #60]	; 0x3c
  403766:	2700      	movs	r7, #0
  403768:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40376c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40376e:	1c4a      	adds	r2, r1, #1
  403770:	f000 8265 	beq.w	403c3e <_svfprintf_r+0x6be>
  403774:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403778:	9207      	str	r2, [sp, #28]
  40377a:	ea54 0205 	orrs.w	r2, r4, r5
  40377e:	f040 8264 	bne.w	403c4a <_svfprintf_r+0x6ca>
  403782:	2900      	cmp	r1, #0
  403784:	f040 843c 	bne.w	404000 <_svfprintf_r+0xa80>
  403788:	2b00      	cmp	r3, #0
  40378a:	f040 84d7 	bne.w	40413c <_svfprintf_r+0xbbc>
  40378e:	f01b 0301 	ands.w	r3, fp, #1
  403792:	930e      	str	r3, [sp, #56]	; 0x38
  403794:	f000 8604 	beq.w	4043a0 <_svfprintf_r+0xe20>
  403798:	ae42      	add	r6, sp, #264	; 0x108
  40379a:	2330      	movs	r3, #48	; 0x30
  40379c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4037a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4037a4:	4293      	cmp	r3, r2
  4037a6:	bfb8      	it	lt
  4037a8:	4613      	movlt	r3, r2
  4037aa:	9308      	str	r3, [sp, #32]
  4037ac:	2300      	movs	r3, #0
  4037ae:	9312      	str	r3, [sp, #72]	; 0x48
  4037b0:	b117      	cbz	r7, 4037b8 <_svfprintf_r+0x238>
  4037b2:	9b08      	ldr	r3, [sp, #32]
  4037b4:	3301      	adds	r3, #1
  4037b6:	9308      	str	r3, [sp, #32]
  4037b8:	9b07      	ldr	r3, [sp, #28]
  4037ba:	f013 0302 	ands.w	r3, r3, #2
  4037be:	9310      	str	r3, [sp, #64]	; 0x40
  4037c0:	d002      	beq.n	4037c8 <_svfprintf_r+0x248>
  4037c2:	9b08      	ldr	r3, [sp, #32]
  4037c4:	3302      	adds	r3, #2
  4037c6:	9308      	str	r3, [sp, #32]
  4037c8:	9b07      	ldr	r3, [sp, #28]
  4037ca:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4037ce:	f040 830e 	bne.w	403dee <_svfprintf_r+0x86e>
  4037d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037d4:	9a08      	ldr	r2, [sp, #32]
  4037d6:	eba3 0b02 	sub.w	fp, r3, r2
  4037da:	f1bb 0f00 	cmp.w	fp, #0
  4037de:	f340 8306 	ble.w	403dee <_svfprintf_r+0x86e>
  4037e2:	f1bb 0f10 	cmp.w	fp, #16
  4037e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4037e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4037ea:	dd29      	ble.n	403840 <_svfprintf_r+0x2c0>
  4037ec:	4643      	mov	r3, r8
  4037ee:	4621      	mov	r1, r4
  4037f0:	46a8      	mov	r8, r5
  4037f2:	2710      	movs	r7, #16
  4037f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4037f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4037f8:	e006      	b.n	403808 <_svfprintf_r+0x288>
  4037fa:	f1ab 0b10 	sub.w	fp, fp, #16
  4037fe:	f1bb 0f10 	cmp.w	fp, #16
  403802:	f103 0308 	add.w	r3, r3, #8
  403806:	dd18      	ble.n	40383a <_svfprintf_r+0x2ba>
  403808:	3201      	adds	r2, #1
  40380a:	48b7      	ldr	r0, [pc, #732]	; (403ae8 <_svfprintf_r+0x568>)
  40380c:	9226      	str	r2, [sp, #152]	; 0x98
  40380e:	3110      	adds	r1, #16
  403810:	2a07      	cmp	r2, #7
  403812:	9127      	str	r1, [sp, #156]	; 0x9c
  403814:	e883 0081 	stmia.w	r3, {r0, r7}
  403818:	ddef      	ble.n	4037fa <_svfprintf_r+0x27a>
  40381a:	aa25      	add	r2, sp, #148	; 0x94
  40381c:	4629      	mov	r1, r5
  40381e:	4620      	mov	r0, r4
  403820:	f003 f83c 	bl	40689c <__ssprint_r>
  403824:	2800      	cmp	r0, #0
  403826:	f47f af7d 	bne.w	403724 <_svfprintf_r+0x1a4>
  40382a:	f1ab 0b10 	sub.w	fp, fp, #16
  40382e:	f1bb 0f10 	cmp.w	fp, #16
  403832:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403834:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403836:	464b      	mov	r3, r9
  403838:	dce6      	bgt.n	403808 <_svfprintf_r+0x288>
  40383a:	4645      	mov	r5, r8
  40383c:	460c      	mov	r4, r1
  40383e:	4698      	mov	r8, r3
  403840:	3201      	adds	r2, #1
  403842:	4ba9      	ldr	r3, [pc, #676]	; (403ae8 <_svfprintf_r+0x568>)
  403844:	9226      	str	r2, [sp, #152]	; 0x98
  403846:	445c      	add	r4, fp
  403848:	2a07      	cmp	r2, #7
  40384a:	9427      	str	r4, [sp, #156]	; 0x9c
  40384c:	e888 0808 	stmia.w	r8, {r3, fp}
  403850:	f300 8498 	bgt.w	404184 <_svfprintf_r+0xc04>
  403854:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403858:	f108 0808 	add.w	r8, r8, #8
  40385c:	b177      	cbz	r7, 40387c <_svfprintf_r+0x2fc>
  40385e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403860:	3301      	adds	r3, #1
  403862:	3401      	adds	r4, #1
  403864:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403868:	2201      	movs	r2, #1
  40386a:	2b07      	cmp	r3, #7
  40386c:	9427      	str	r4, [sp, #156]	; 0x9c
  40386e:	9326      	str	r3, [sp, #152]	; 0x98
  403870:	e888 0006 	stmia.w	r8, {r1, r2}
  403874:	f300 83db 	bgt.w	40402e <_svfprintf_r+0xaae>
  403878:	f108 0808 	add.w	r8, r8, #8
  40387c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40387e:	b16b      	cbz	r3, 40389c <_svfprintf_r+0x31c>
  403880:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403882:	3301      	adds	r3, #1
  403884:	3402      	adds	r4, #2
  403886:	a91e      	add	r1, sp, #120	; 0x78
  403888:	2202      	movs	r2, #2
  40388a:	2b07      	cmp	r3, #7
  40388c:	9427      	str	r4, [sp, #156]	; 0x9c
  40388e:	9326      	str	r3, [sp, #152]	; 0x98
  403890:	e888 0006 	stmia.w	r8, {r1, r2}
  403894:	f300 83d6 	bgt.w	404044 <_svfprintf_r+0xac4>
  403898:	f108 0808 	add.w	r8, r8, #8
  40389c:	2d80      	cmp	r5, #128	; 0x80
  40389e:	f000 8315 	beq.w	403ecc <_svfprintf_r+0x94c>
  4038a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4038a6:	1a9f      	subs	r7, r3, r2
  4038a8:	2f00      	cmp	r7, #0
  4038aa:	dd36      	ble.n	40391a <_svfprintf_r+0x39a>
  4038ac:	2f10      	cmp	r7, #16
  4038ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038b0:	4d8e      	ldr	r5, [pc, #568]	; (403aec <_svfprintf_r+0x56c>)
  4038b2:	dd27      	ble.n	403904 <_svfprintf_r+0x384>
  4038b4:	4642      	mov	r2, r8
  4038b6:	4621      	mov	r1, r4
  4038b8:	46b0      	mov	r8, r6
  4038ba:	f04f 0b10 	mov.w	fp, #16
  4038be:	462e      	mov	r6, r5
  4038c0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4038c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4038c4:	e004      	b.n	4038d0 <_svfprintf_r+0x350>
  4038c6:	3f10      	subs	r7, #16
  4038c8:	2f10      	cmp	r7, #16
  4038ca:	f102 0208 	add.w	r2, r2, #8
  4038ce:	dd15      	ble.n	4038fc <_svfprintf_r+0x37c>
  4038d0:	3301      	adds	r3, #1
  4038d2:	3110      	adds	r1, #16
  4038d4:	2b07      	cmp	r3, #7
  4038d6:	9127      	str	r1, [sp, #156]	; 0x9c
  4038d8:	9326      	str	r3, [sp, #152]	; 0x98
  4038da:	e882 0840 	stmia.w	r2, {r6, fp}
  4038de:	ddf2      	ble.n	4038c6 <_svfprintf_r+0x346>
  4038e0:	aa25      	add	r2, sp, #148	; 0x94
  4038e2:	4629      	mov	r1, r5
  4038e4:	4620      	mov	r0, r4
  4038e6:	f002 ffd9 	bl	40689c <__ssprint_r>
  4038ea:	2800      	cmp	r0, #0
  4038ec:	f47f af1a 	bne.w	403724 <_svfprintf_r+0x1a4>
  4038f0:	3f10      	subs	r7, #16
  4038f2:	2f10      	cmp	r7, #16
  4038f4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4038f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038f8:	464a      	mov	r2, r9
  4038fa:	dce9      	bgt.n	4038d0 <_svfprintf_r+0x350>
  4038fc:	4635      	mov	r5, r6
  4038fe:	460c      	mov	r4, r1
  403900:	4646      	mov	r6, r8
  403902:	4690      	mov	r8, r2
  403904:	3301      	adds	r3, #1
  403906:	443c      	add	r4, r7
  403908:	2b07      	cmp	r3, #7
  40390a:	9427      	str	r4, [sp, #156]	; 0x9c
  40390c:	9326      	str	r3, [sp, #152]	; 0x98
  40390e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403912:	f300 8381 	bgt.w	404018 <_svfprintf_r+0xa98>
  403916:	f108 0808 	add.w	r8, r8, #8
  40391a:	9b07      	ldr	r3, [sp, #28]
  40391c:	05df      	lsls	r7, r3, #23
  40391e:	f100 8268 	bmi.w	403df2 <_svfprintf_r+0x872>
  403922:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403924:	990e      	ldr	r1, [sp, #56]	; 0x38
  403926:	f8c8 6000 	str.w	r6, [r8]
  40392a:	3301      	adds	r3, #1
  40392c:	440c      	add	r4, r1
  40392e:	2b07      	cmp	r3, #7
  403930:	9427      	str	r4, [sp, #156]	; 0x9c
  403932:	f8c8 1004 	str.w	r1, [r8, #4]
  403936:	9326      	str	r3, [sp, #152]	; 0x98
  403938:	f300 834d 	bgt.w	403fd6 <_svfprintf_r+0xa56>
  40393c:	f108 0808 	add.w	r8, r8, #8
  403940:	9b07      	ldr	r3, [sp, #28]
  403942:	075b      	lsls	r3, r3, #29
  403944:	d53a      	bpl.n	4039bc <_svfprintf_r+0x43c>
  403946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403948:	9a08      	ldr	r2, [sp, #32]
  40394a:	1a9d      	subs	r5, r3, r2
  40394c:	2d00      	cmp	r5, #0
  40394e:	dd35      	ble.n	4039bc <_svfprintf_r+0x43c>
  403950:	2d10      	cmp	r5, #16
  403952:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403954:	dd20      	ble.n	403998 <_svfprintf_r+0x418>
  403956:	2610      	movs	r6, #16
  403958:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40395a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40395e:	e004      	b.n	40396a <_svfprintf_r+0x3ea>
  403960:	3d10      	subs	r5, #16
  403962:	2d10      	cmp	r5, #16
  403964:	f108 0808 	add.w	r8, r8, #8
  403968:	dd16      	ble.n	403998 <_svfprintf_r+0x418>
  40396a:	3301      	adds	r3, #1
  40396c:	4a5e      	ldr	r2, [pc, #376]	; (403ae8 <_svfprintf_r+0x568>)
  40396e:	9326      	str	r3, [sp, #152]	; 0x98
  403970:	3410      	adds	r4, #16
  403972:	2b07      	cmp	r3, #7
  403974:	9427      	str	r4, [sp, #156]	; 0x9c
  403976:	e888 0044 	stmia.w	r8, {r2, r6}
  40397a:	ddf1      	ble.n	403960 <_svfprintf_r+0x3e0>
  40397c:	aa25      	add	r2, sp, #148	; 0x94
  40397e:	4659      	mov	r1, fp
  403980:	4638      	mov	r0, r7
  403982:	f002 ff8b 	bl	40689c <__ssprint_r>
  403986:	2800      	cmp	r0, #0
  403988:	f47f aecc 	bne.w	403724 <_svfprintf_r+0x1a4>
  40398c:	3d10      	subs	r5, #16
  40398e:	2d10      	cmp	r5, #16
  403990:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403992:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403994:	46c8      	mov	r8, r9
  403996:	dce8      	bgt.n	40396a <_svfprintf_r+0x3ea>
  403998:	3301      	adds	r3, #1
  40399a:	4a53      	ldr	r2, [pc, #332]	; (403ae8 <_svfprintf_r+0x568>)
  40399c:	9326      	str	r3, [sp, #152]	; 0x98
  40399e:	442c      	add	r4, r5
  4039a0:	2b07      	cmp	r3, #7
  4039a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4039a4:	e888 0024 	stmia.w	r8, {r2, r5}
  4039a8:	dd08      	ble.n	4039bc <_svfprintf_r+0x43c>
  4039aa:	aa25      	add	r2, sp, #148	; 0x94
  4039ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4039ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4039b0:	f002 ff74 	bl	40689c <__ssprint_r>
  4039b4:	2800      	cmp	r0, #0
  4039b6:	f47f aeb5 	bne.w	403724 <_svfprintf_r+0x1a4>
  4039ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4039bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4039c0:	9908      	ldr	r1, [sp, #32]
  4039c2:	428a      	cmp	r2, r1
  4039c4:	bfac      	ite	ge
  4039c6:	189b      	addge	r3, r3, r2
  4039c8:	185b      	addlt	r3, r3, r1
  4039ca:	9309      	str	r3, [sp, #36]	; 0x24
  4039cc:	2c00      	cmp	r4, #0
  4039ce:	f040 830d 	bne.w	403fec <_svfprintf_r+0xa6c>
  4039d2:	2300      	movs	r3, #0
  4039d4:	9326      	str	r3, [sp, #152]	; 0x98
  4039d6:	46c8      	mov	r8, r9
  4039d8:	e5f9      	b.n	4035ce <_svfprintf_r+0x4e>
  4039da:	9311      	str	r3, [sp, #68]	; 0x44
  4039dc:	f01b 0320 	ands.w	r3, fp, #32
  4039e0:	f040 81e3 	bne.w	403daa <_svfprintf_r+0x82a>
  4039e4:	f01b 0210 	ands.w	r2, fp, #16
  4039e8:	f040 842e 	bne.w	404248 <_svfprintf_r+0xcc8>
  4039ec:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4039f0:	f000 842a 	beq.w	404248 <_svfprintf_r+0xcc8>
  4039f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4039f6:	4613      	mov	r3, r2
  4039f8:	460a      	mov	r2, r1
  4039fa:	3204      	adds	r2, #4
  4039fc:	880c      	ldrh	r4, [r1, #0]
  4039fe:	920f      	str	r2, [sp, #60]	; 0x3c
  403a00:	2500      	movs	r5, #0
  403a02:	e6b0      	b.n	403766 <_svfprintf_r+0x1e6>
  403a04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a06:	9311      	str	r3, [sp, #68]	; 0x44
  403a08:	6816      	ldr	r6, [r2, #0]
  403a0a:	2400      	movs	r4, #0
  403a0c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403a10:	1d15      	adds	r5, r2, #4
  403a12:	2e00      	cmp	r6, #0
  403a14:	f000 86a7 	beq.w	404766 <_svfprintf_r+0x11e6>
  403a18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a1a:	1c53      	adds	r3, r2, #1
  403a1c:	f000 8609 	beq.w	404632 <_svfprintf_r+0x10b2>
  403a20:	4621      	mov	r1, r4
  403a22:	4630      	mov	r0, r6
  403a24:	f002 fa8c 	bl	405f40 <memchr>
  403a28:	2800      	cmp	r0, #0
  403a2a:	f000 86e1 	beq.w	4047f0 <_svfprintf_r+0x1270>
  403a2e:	1b83      	subs	r3, r0, r6
  403a30:	930e      	str	r3, [sp, #56]	; 0x38
  403a32:	940a      	str	r4, [sp, #40]	; 0x28
  403a34:	950f      	str	r5, [sp, #60]	; 0x3c
  403a36:	f8cd b01c 	str.w	fp, [sp, #28]
  403a3a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403a3e:	9308      	str	r3, [sp, #32]
  403a40:	9412      	str	r4, [sp, #72]	; 0x48
  403a42:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403a46:	e6b3      	b.n	4037b0 <_svfprintf_r+0x230>
  403a48:	f89a 3000 	ldrb.w	r3, [sl]
  403a4c:	2201      	movs	r2, #1
  403a4e:	212b      	movs	r1, #43	; 0x2b
  403a50:	e5ee      	b.n	403630 <_svfprintf_r+0xb0>
  403a52:	f04b 0b20 	orr.w	fp, fp, #32
  403a56:	f89a 3000 	ldrb.w	r3, [sl]
  403a5a:	e5e9      	b.n	403630 <_svfprintf_r+0xb0>
  403a5c:	9311      	str	r3, [sp, #68]	; 0x44
  403a5e:	2a00      	cmp	r2, #0
  403a60:	f040 8795 	bne.w	40498e <_svfprintf_r+0x140e>
  403a64:	4b22      	ldr	r3, [pc, #136]	; (403af0 <_svfprintf_r+0x570>)
  403a66:	9318      	str	r3, [sp, #96]	; 0x60
  403a68:	f01b 0f20 	tst.w	fp, #32
  403a6c:	f040 8111 	bne.w	403c92 <_svfprintf_r+0x712>
  403a70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a72:	f01b 0f10 	tst.w	fp, #16
  403a76:	4613      	mov	r3, r2
  403a78:	f040 83e1 	bne.w	40423e <_svfprintf_r+0xcbe>
  403a7c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403a80:	f000 83dd 	beq.w	40423e <_svfprintf_r+0xcbe>
  403a84:	3304      	adds	r3, #4
  403a86:	8814      	ldrh	r4, [r2, #0]
  403a88:	930f      	str	r3, [sp, #60]	; 0x3c
  403a8a:	2500      	movs	r5, #0
  403a8c:	f01b 0f01 	tst.w	fp, #1
  403a90:	f000 810c 	beq.w	403cac <_svfprintf_r+0x72c>
  403a94:	ea54 0305 	orrs.w	r3, r4, r5
  403a98:	f000 8108 	beq.w	403cac <_svfprintf_r+0x72c>
  403a9c:	2330      	movs	r3, #48	; 0x30
  403a9e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403aa2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403aa6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403aaa:	f04b 0b02 	orr.w	fp, fp, #2
  403aae:	2302      	movs	r3, #2
  403ab0:	e659      	b.n	403766 <_svfprintf_r+0x1e6>
  403ab2:	f89a 3000 	ldrb.w	r3, [sl]
  403ab6:	2900      	cmp	r1, #0
  403ab8:	f47f adba 	bne.w	403630 <_svfprintf_r+0xb0>
  403abc:	2201      	movs	r2, #1
  403abe:	2120      	movs	r1, #32
  403ac0:	e5b6      	b.n	403630 <_svfprintf_r+0xb0>
  403ac2:	f04b 0b01 	orr.w	fp, fp, #1
  403ac6:	f89a 3000 	ldrb.w	r3, [sl]
  403aca:	e5b1      	b.n	403630 <_svfprintf_r+0xb0>
  403acc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403ace:	6823      	ldr	r3, [r4, #0]
  403ad0:	930d      	str	r3, [sp, #52]	; 0x34
  403ad2:	4618      	mov	r0, r3
  403ad4:	2800      	cmp	r0, #0
  403ad6:	4623      	mov	r3, r4
  403ad8:	f103 0304 	add.w	r3, r3, #4
  403adc:	f6ff ae0a 	blt.w	4036f4 <_svfprintf_r+0x174>
  403ae0:	930f      	str	r3, [sp, #60]	; 0x3c
  403ae2:	f89a 3000 	ldrb.w	r3, [sl]
  403ae6:	e5a3      	b.n	403630 <_svfprintf_r+0xb0>
  403ae8:	00407cb4 	.word	0x00407cb4
  403aec:	00407cc4 	.word	0x00407cc4
  403af0:	00407c94 	.word	0x00407c94
  403af4:	f04b 0b10 	orr.w	fp, fp, #16
  403af8:	f01b 0f20 	tst.w	fp, #32
  403afc:	9311      	str	r3, [sp, #68]	; 0x44
  403afe:	f43f ae23 	beq.w	403748 <_svfprintf_r+0x1c8>
  403b02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b04:	3507      	adds	r5, #7
  403b06:	f025 0307 	bic.w	r3, r5, #7
  403b0a:	f103 0208 	add.w	r2, r3, #8
  403b0e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b12:	920f      	str	r2, [sp, #60]	; 0x3c
  403b14:	2301      	movs	r3, #1
  403b16:	e626      	b.n	403766 <_svfprintf_r+0x1e6>
  403b18:	f89a 3000 	ldrb.w	r3, [sl]
  403b1c:	2b2a      	cmp	r3, #42	; 0x2a
  403b1e:	f10a 0401 	add.w	r4, sl, #1
  403b22:	f000 8727 	beq.w	404974 <_svfprintf_r+0x13f4>
  403b26:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403b2a:	2809      	cmp	r0, #9
  403b2c:	46a2      	mov	sl, r4
  403b2e:	f200 86ad 	bhi.w	40488c <_svfprintf_r+0x130c>
  403b32:	2300      	movs	r3, #0
  403b34:	461c      	mov	r4, r3
  403b36:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403b3a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403b3e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403b42:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403b46:	2809      	cmp	r0, #9
  403b48:	d9f5      	bls.n	403b36 <_svfprintf_r+0x5b6>
  403b4a:	940a      	str	r4, [sp, #40]	; 0x28
  403b4c:	e572      	b.n	403634 <_svfprintf_r+0xb4>
  403b4e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403b52:	f89a 3000 	ldrb.w	r3, [sl]
  403b56:	e56b      	b.n	403630 <_svfprintf_r+0xb0>
  403b58:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403b5c:	f89a 3000 	ldrb.w	r3, [sl]
  403b60:	e566      	b.n	403630 <_svfprintf_r+0xb0>
  403b62:	f89a 3000 	ldrb.w	r3, [sl]
  403b66:	2b6c      	cmp	r3, #108	; 0x6c
  403b68:	bf03      	ittte	eq
  403b6a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403b6e:	f04b 0b20 	orreq.w	fp, fp, #32
  403b72:	f10a 0a01 	addeq.w	sl, sl, #1
  403b76:	f04b 0b10 	orrne.w	fp, fp, #16
  403b7a:	e559      	b.n	403630 <_svfprintf_r+0xb0>
  403b7c:	2a00      	cmp	r2, #0
  403b7e:	f040 8711 	bne.w	4049a4 <_svfprintf_r+0x1424>
  403b82:	f01b 0f20 	tst.w	fp, #32
  403b86:	f040 84f9 	bne.w	40457c <_svfprintf_r+0xffc>
  403b8a:	f01b 0f10 	tst.w	fp, #16
  403b8e:	f040 84ac 	bne.w	4044ea <_svfprintf_r+0xf6a>
  403b92:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403b96:	f000 84a8 	beq.w	4044ea <_svfprintf_r+0xf6a>
  403b9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b9c:	6813      	ldr	r3, [r2, #0]
  403b9e:	3204      	adds	r2, #4
  403ba0:	920f      	str	r2, [sp, #60]	; 0x3c
  403ba2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403ba6:	801a      	strh	r2, [r3, #0]
  403ba8:	e511      	b.n	4035ce <_svfprintf_r+0x4e>
  403baa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403bac:	4bb3      	ldr	r3, [pc, #716]	; (403e7c <_svfprintf_r+0x8fc>)
  403bae:	680c      	ldr	r4, [r1, #0]
  403bb0:	9318      	str	r3, [sp, #96]	; 0x60
  403bb2:	2230      	movs	r2, #48	; 0x30
  403bb4:	2378      	movs	r3, #120	; 0x78
  403bb6:	3104      	adds	r1, #4
  403bb8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403bbc:	9311      	str	r3, [sp, #68]	; 0x44
  403bbe:	f04b 0b02 	orr.w	fp, fp, #2
  403bc2:	910f      	str	r1, [sp, #60]	; 0x3c
  403bc4:	2500      	movs	r5, #0
  403bc6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403bca:	2302      	movs	r3, #2
  403bcc:	e5cb      	b.n	403766 <_svfprintf_r+0x1e6>
  403bce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403bd0:	9311      	str	r3, [sp, #68]	; 0x44
  403bd2:	680a      	ldr	r2, [r1, #0]
  403bd4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403bd8:	2300      	movs	r3, #0
  403bda:	460a      	mov	r2, r1
  403bdc:	461f      	mov	r7, r3
  403bde:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403be2:	3204      	adds	r2, #4
  403be4:	2301      	movs	r3, #1
  403be6:	9308      	str	r3, [sp, #32]
  403be8:	f8cd b01c 	str.w	fp, [sp, #28]
  403bec:	970a      	str	r7, [sp, #40]	; 0x28
  403bee:	9712      	str	r7, [sp, #72]	; 0x48
  403bf0:	920f      	str	r2, [sp, #60]	; 0x3c
  403bf2:	930e      	str	r3, [sp, #56]	; 0x38
  403bf4:	ae28      	add	r6, sp, #160	; 0xa0
  403bf6:	e5df      	b.n	4037b8 <_svfprintf_r+0x238>
  403bf8:	9311      	str	r3, [sp, #68]	; 0x44
  403bfa:	2a00      	cmp	r2, #0
  403bfc:	f040 86ea 	bne.w	4049d4 <_svfprintf_r+0x1454>
  403c00:	f01b 0f20 	tst.w	fp, #32
  403c04:	d15d      	bne.n	403cc2 <_svfprintf_r+0x742>
  403c06:	f01b 0f10 	tst.w	fp, #16
  403c0a:	f040 8308 	bne.w	40421e <_svfprintf_r+0xc9e>
  403c0e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403c12:	f000 8304 	beq.w	40421e <_svfprintf_r+0xc9e>
  403c16:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403c18:	f9b1 4000 	ldrsh.w	r4, [r1]
  403c1c:	3104      	adds	r1, #4
  403c1e:	17e5      	asrs	r5, r4, #31
  403c20:	4622      	mov	r2, r4
  403c22:	462b      	mov	r3, r5
  403c24:	910f      	str	r1, [sp, #60]	; 0x3c
  403c26:	2a00      	cmp	r2, #0
  403c28:	f173 0300 	sbcs.w	r3, r3, #0
  403c2c:	db58      	blt.n	403ce0 <_svfprintf_r+0x760>
  403c2e:	990a      	ldr	r1, [sp, #40]	; 0x28
  403c30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403c34:	1c4a      	adds	r2, r1, #1
  403c36:	f04f 0301 	mov.w	r3, #1
  403c3a:	f47f ad9b 	bne.w	403774 <_svfprintf_r+0x1f4>
  403c3e:	ea54 0205 	orrs.w	r2, r4, r5
  403c42:	f000 81df 	beq.w	404004 <_svfprintf_r+0xa84>
  403c46:	f8cd b01c 	str.w	fp, [sp, #28]
  403c4a:	2b01      	cmp	r3, #1
  403c4c:	f000 827b 	beq.w	404146 <_svfprintf_r+0xbc6>
  403c50:	2b02      	cmp	r3, #2
  403c52:	f040 8206 	bne.w	404062 <_svfprintf_r+0xae2>
  403c56:	9818      	ldr	r0, [sp, #96]	; 0x60
  403c58:	464e      	mov	r6, r9
  403c5a:	0923      	lsrs	r3, r4, #4
  403c5c:	f004 010f 	and.w	r1, r4, #15
  403c60:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403c64:	092a      	lsrs	r2, r5, #4
  403c66:	461c      	mov	r4, r3
  403c68:	4615      	mov	r5, r2
  403c6a:	5c43      	ldrb	r3, [r0, r1]
  403c6c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403c70:	ea54 0305 	orrs.w	r3, r4, r5
  403c74:	d1f1      	bne.n	403c5a <_svfprintf_r+0x6da>
  403c76:	eba9 0306 	sub.w	r3, r9, r6
  403c7a:	930e      	str	r3, [sp, #56]	; 0x38
  403c7c:	e590      	b.n	4037a0 <_svfprintf_r+0x220>
  403c7e:	9311      	str	r3, [sp, #68]	; 0x44
  403c80:	2a00      	cmp	r2, #0
  403c82:	f040 86a3 	bne.w	4049cc <_svfprintf_r+0x144c>
  403c86:	4b7e      	ldr	r3, [pc, #504]	; (403e80 <_svfprintf_r+0x900>)
  403c88:	9318      	str	r3, [sp, #96]	; 0x60
  403c8a:	f01b 0f20 	tst.w	fp, #32
  403c8e:	f43f aeef 	beq.w	403a70 <_svfprintf_r+0x4f0>
  403c92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403c94:	3507      	adds	r5, #7
  403c96:	f025 0307 	bic.w	r3, r5, #7
  403c9a:	f103 0208 	add.w	r2, r3, #8
  403c9e:	f01b 0f01 	tst.w	fp, #1
  403ca2:	920f      	str	r2, [sp, #60]	; 0x3c
  403ca4:	e9d3 4500 	ldrd	r4, r5, [r3]
  403ca8:	f47f aef4 	bne.w	403a94 <_svfprintf_r+0x514>
  403cac:	2302      	movs	r3, #2
  403cae:	e55a      	b.n	403766 <_svfprintf_r+0x1e6>
  403cb0:	9311      	str	r3, [sp, #68]	; 0x44
  403cb2:	2a00      	cmp	r2, #0
  403cb4:	f040 8686 	bne.w	4049c4 <_svfprintf_r+0x1444>
  403cb8:	f04b 0b10 	orr.w	fp, fp, #16
  403cbc:	f01b 0f20 	tst.w	fp, #32
  403cc0:	d0a1      	beq.n	403c06 <_svfprintf_r+0x686>
  403cc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403cc4:	3507      	adds	r5, #7
  403cc6:	f025 0507 	bic.w	r5, r5, #7
  403cca:	e9d5 2300 	ldrd	r2, r3, [r5]
  403cce:	2a00      	cmp	r2, #0
  403cd0:	f105 0108 	add.w	r1, r5, #8
  403cd4:	461d      	mov	r5, r3
  403cd6:	f173 0300 	sbcs.w	r3, r3, #0
  403cda:	910f      	str	r1, [sp, #60]	; 0x3c
  403cdc:	4614      	mov	r4, r2
  403cde:	daa6      	bge.n	403c2e <_svfprintf_r+0x6ae>
  403ce0:	272d      	movs	r7, #45	; 0x2d
  403ce2:	4264      	negs	r4, r4
  403ce4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403ce8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403cec:	2301      	movs	r3, #1
  403cee:	e53d      	b.n	40376c <_svfprintf_r+0x1ec>
  403cf0:	9311      	str	r3, [sp, #68]	; 0x44
  403cf2:	2a00      	cmp	r2, #0
  403cf4:	f040 8662 	bne.w	4049bc <_svfprintf_r+0x143c>
  403cf8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403cfa:	3507      	adds	r5, #7
  403cfc:	f025 0307 	bic.w	r3, r5, #7
  403d00:	f103 0208 	add.w	r2, r3, #8
  403d04:	920f      	str	r2, [sp, #60]	; 0x3c
  403d06:	681a      	ldr	r2, [r3, #0]
  403d08:	9215      	str	r2, [sp, #84]	; 0x54
  403d0a:	685b      	ldr	r3, [r3, #4]
  403d0c:	9314      	str	r3, [sp, #80]	; 0x50
  403d0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403d10:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403d12:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403d16:	4628      	mov	r0, r5
  403d18:	4621      	mov	r1, r4
  403d1a:	f04f 32ff 	mov.w	r2, #4294967295
  403d1e:	4b59      	ldr	r3, [pc, #356]	; (403e84 <_svfprintf_r+0x904>)
  403d20:	f003 fe82 	bl	407a28 <__aeabi_dcmpun>
  403d24:	2800      	cmp	r0, #0
  403d26:	f040 834a 	bne.w	4043be <_svfprintf_r+0xe3e>
  403d2a:	4628      	mov	r0, r5
  403d2c:	4621      	mov	r1, r4
  403d2e:	f04f 32ff 	mov.w	r2, #4294967295
  403d32:	4b54      	ldr	r3, [pc, #336]	; (403e84 <_svfprintf_r+0x904>)
  403d34:	f003 fe5a 	bl	4079ec <__aeabi_dcmple>
  403d38:	2800      	cmp	r0, #0
  403d3a:	f040 8340 	bne.w	4043be <_svfprintf_r+0xe3e>
  403d3e:	a815      	add	r0, sp, #84	; 0x54
  403d40:	c80d      	ldmia	r0, {r0, r2, r3}
  403d42:	9914      	ldr	r1, [sp, #80]	; 0x50
  403d44:	f003 fe48 	bl	4079d8 <__aeabi_dcmplt>
  403d48:	2800      	cmp	r0, #0
  403d4a:	f040 8530 	bne.w	4047ae <_svfprintf_r+0x122e>
  403d4e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403d52:	4e4d      	ldr	r6, [pc, #308]	; (403e88 <_svfprintf_r+0x908>)
  403d54:	4b4d      	ldr	r3, [pc, #308]	; (403e8c <_svfprintf_r+0x90c>)
  403d56:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403d5a:	9007      	str	r0, [sp, #28]
  403d5c:	9811      	ldr	r0, [sp, #68]	; 0x44
  403d5e:	2203      	movs	r2, #3
  403d60:	2100      	movs	r1, #0
  403d62:	9208      	str	r2, [sp, #32]
  403d64:	910a      	str	r1, [sp, #40]	; 0x28
  403d66:	2847      	cmp	r0, #71	; 0x47
  403d68:	bfd8      	it	le
  403d6a:	461e      	movle	r6, r3
  403d6c:	920e      	str	r2, [sp, #56]	; 0x38
  403d6e:	9112      	str	r1, [sp, #72]	; 0x48
  403d70:	e51e      	b.n	4037b0 <_svfprintf_r+0x230>
  403d72:	f04b 0b08 	orr.w	fp, fp, #8
  403d76:	f89a 3000 	ldrb.w	r3, [sl]
  403d7a:	e459      	b.n	403630 <_svfprintf_r+0xb0>
  403d7c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403d80:	2300      	movs	r3, #0
  403d82:	461c      	mov	r4, r3
  403d84:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403d88:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403d8c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403d90:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403d94:	2809      	cmp	r0, #9
  403d96:	d9f5      	bls.n	403d84 <_svfprintf_r+0x804>
  403d98:	940d      	str	r4, [sp, #52]	; 0x34
  403d9a:	e44b      	b.n	403634 <_svfprintf_r+0xb4>
  403d9c:	f04b 0b10 	orr.w	fp, fp, #16
  403da0:	9311      	str	r3, [sp, #68]	; 0x44
  403da2:	f01b 0320 	ands.w	r3, fp, #32
  403da6:	f43f ae1d 	beq.w	4039e4 <_svfprintf_r+0x464>
  403daa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403dac:	3507      	adds	r5, #7
  403dae:	f025 0307 	bic.w	r3, r5, #7
  403db2:	f103 0208 	add.w	r2, r3, #8
  403db6:	e9d3 4500 	ldrd	r4, r5, [r3]
  403dba:	920f      	str	r2, [sp, #60]	; 0x3c
  403dbc:	2300      	movs	r3, #0
  403dbe:	e4d2      	b.n	403766 <_svfprintf_r+0x1e6>
  403dc0:	9311      	str	r3, [sp, #68]	; 0x44
  403dc2:	2a00      	cmp	r2, #0
  403dc4:	f040 85e7 	bne.w	404996 <_svfprintf_r+0x1416>
  403dc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403dca:	2a00      	cmp	r2, #0
  403dcc:	f43f aca3 	beq.w	403716 <_svfprintf_r+0x196>
  403dd0:	2300      	movs	r3, #0
  403dd2:	2101      	movs	r1, #1
  403dd4:	461f      	mov	r7, r3
  403dd6:	9108      	str	r1, [sp, #32]
  403dd8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403ddc:	f8cd b01c 	str.w	fp, [sp, #28]
  403de0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403de4:	930a      	str	r3, [sp, #40]	; 0x28
  403de6:	9312      	str	r3, [sp, #72]	; 0x48
  403de8:	910e      	str	r1, [sp, #56]	; 0x38
  403dea:	ae28      	add	r6, sp, #160	; 0xa0
  403dec:	e4e4      	b.n	4037b8 <_svfprintf_r+0x238>
  403dee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403df0:	e534      	b.n	40385c <_svfprintf_r+0x2dc>
  403df2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403df4:	2b65      	cmp	r3, #101	; 0x65
  403df6:	f340 80a7 	ble.w	403f48 <_svfprintf_r+0x9c8>
  403dfa:	a815      	add	r0, sp, #84	; 0x54
  403dfc:	c80d      	ldmia	r0, {r0, r2, r3}
  403dfe:	9914      	ldr	r1, [sp, #80]	; 0x50
  403e00:	f003 fde0 	bl	4079c4 <__aeabi_dcmpeq>
  403e04:	2800      	cmp	r0, #0
  403e06:	f000 8150 	beq.w	4040aa <_svfprintf_r+0xb2a>
  403e0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e0c:	4a20      	ldr	r2, [pc, #128]	; (403e90 <_svfprintf_r+0x910>)
  403e0e:	f8c8 2000 	str.w	r2, [r8]
  403e12:	3301      	adds	r3, #1
  403e14:	3401      	adds	r4, #1
  403e16:	2201      	movs	r2, #1
  403e18:	2b07      	cmp	r3, #7
  403e1a:	9427      	str	r4, [sp, #156]	; 0x9c
  403e1c:	9326      	str	r3, [sp, #152]	; 0x98
  403e1e:	f8c8 2004 	str.w	r2, [r8, #4]
  403e22:	f300 836a 	bgt.w	4044fa <_svfprintf_r+0xf7a>
  403e26:	f108 0808 	add.w	r8, r8, #8
  403e2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403e2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403e2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e30:	4293      	cmp	r3, r2
  403e32:	db03      	blt.n	403e3c <_svfprintf_r+0x8bc>
  403e34:	9b07      	ldr	r3, [sp, #28]
  403e36:	07dd      	lsls	r5, r3, #31
  403e38:	f57f ad82 	bpl.w	403940 <_svfprintf_r+0x3c0>
  403e3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e3e:	9919      	ldr	r1, [sp, #100]	; 0x64
  403e40:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403e42:	f8c8 2000 	str.w	r2, [r8]
  403e46:	3301      	adds	r3, #1
  403e48:	440c      	add	r4, r1
  403e4a:	2b07      	cmp	r3, #7
  403e4c:	f8c8 1004 	str.w	r1, [r8, #4]
  403e50:	9427      	str	r4, [sp, #156]	; 0x9c
  403e52:	9326      	str	r3, [sp, #152]	; 0x98
  403e54:	f300 839e 	bgt.w	404594 <_svfprintf_r+0x1014>
  403e58:	f108 0808 	add.w	r8, r8, #8
  403e5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e5e:	1e5e      	subs	r6, r3, #1
  403e60:	2e00      	cmp	r6, #0
  403e62:	f77f ad6d 	ble.w	403940 <_svfprintf_r+0x3c0>
  403e66:	2e10      	cmp	r6, #16
  403e68:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e6a:	4d0a      	ldr	r5, [pc, #40]	; (403e94 <_svfprintf_r+0x914>)
  403e6c:	f340 81f5 	ble.w	40425a <_svfprintf_r+0xcda>
  403e70:	4622      	mov	r2, r4
  403e72:	2710      	movs	r7, #16
  403e74:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403e78:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403e7a:	e013      	b.n	403ea4 <_svfprintf_r+0x924>
  403e7c:	00407c94 	.word	0x00407c94
  403e80:	00407c80 	.word	0x00407c80
  403e84:	7fefffff 	.word	0x7fefffff
  403e88:	00407c74 	.word	0x00407c74
  403e8c:	00407c70 	.word	0x00407c70
  403e90:	00407cb0 	.word	0x00407cb0
  403e94:	00407cc4 	.word	0x00407cc4
  403e98:	f108 0808 	add.w	r8, r8, #8
  403e9c:	3e10      	subs	r6, #16
  403e9e:	2e10      	cmp	r6, #16
  403ea0:	f340 81da 	ble.w	404258 <_svfprintf_r+0xcd8>
  403ea4:	3301      	adds	r3, #1
  403ea6:	3210      	adds	r2, #16
  403ea8:	2b07      	cmp	r3, #7
  403eaa:	9227      	str	r2, [sp, #156]	; 0x9c
  403eac:	9326      	str	r3, [sp, #152]	; 0x98
  403eae:	e888 00a0 	stmia.w	r8, {r5, r7}
  403eb2:	ddf1      	ble.n	403e98 <_svfprintf_r+0x918>
  403eb4:	aa25      	add	r2, sp, #148	; 0x94
  403eb6:	4621      	mov	r1, r4
  403eb8:	4658      	mov	r0, fp
  403eba:	f002 fcef 	bl	40689c <__ssprint_r>
  403ebe:	2800      	cmp	r0, #0
  403ec0:	f47f ac30 	bne.w	403724 <_svfprintf_r+0x1a4>
  403ec4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403ec6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ec8:	46c8      	mov	r8, r9
  403eca:	e7e7      	b.n	403e9c <_svfprintf_r+0x91c>
  403ecc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403ece:	9a08      	ldr	r2, [sp, #32]
  403ed0:	1a9f      	subs	r7, r3, r2
  403ed2:	2f00      	cmp	r7, #0
  403ed4:	f77f ace5 	ble.w	4038a2 <_svfprintf_r+0x322>
  403ed8:	2f10      	cmp	r7, #16
  403eda:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403edc:	4db6      	ldr	r5, [pc, #728]	; (4041b8 <_svfprintf_r+0xc38>)
  403ede:	dd27      	ble.n	403f30 <_svfprintf_r+0x9b0>
  403ee0:	4642      	mov	r2, r8
  403ee2:	4621      	mov	r1, r4
  403ee4:	46b0      	mov	r8, r6
  403ee6:	f04f 0b10 	mov.w	fp, #16
  403eea:	462e      	mov	r6, r5
  403eec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403eee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403ef0:	e004      	b.n	403efc <_svfprintf_r+0x97c>
  403ef2:	3f10      	subs	r7, #16
  403ef4:	2f10      	cmp	r7, #16
  403ef6:	f102 0208 	add.w	r2, r2, #8
  403efa:	dd15      	ble.n	403f28 <_svfprintf_r+0x9a8>
  403efc:	3301      	adds	r3, #1
  403efe:	3110      	adds	r1, #16
  403f00:	2b07      	cmp	r3, #7
  403f02:	9127      	str	r1, [sp, #156]	; 0x9c
  403f04:	9326      	str	r3, [sp, #152]	; 0x98
  403f06:	e882 0840 	stmia.w	r2, {r6, fp}
  403f0a:	ddf2      	ble.n	403ef2 <_svfprintf_r+0x972>
  403f0c:	aa25      	add	r2, sp, #148	; 0x94
  403f0e:	4629      	mov	r1, r5
  403f10:	4620      	mov	r0, r4
  403f12:	f002 fcc3 	bl	40689c <__ssprint_r>
  403f16:	2800      	cmp	r0, #0
  403f18:	f47f ac04 	bne.w	403724 <_svfprintf_r+0x1a4>
  403f1c:	3f10      	subs	r7, #16
  403f1e:	2f10      	cmp	r7, #16
  403f20:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403f22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f24:	464a      	mov	r2, r9
  403f26:	dce9      	bgt.n	403efc <_svfprintf_r+0x97c>
  403f28:	4635      	mov	r5, r6
  403f2a:	460c      	mov	r4, r1
  403f2c:	4646      	mov	r6, r8
  403f2e:	4690      	mov	r8, r2
  403f30:	3301      	adds	r3, #1
  403f32:	443c      	add	r4, r7
  403f34:	2b07      	cmp	r3, #7
  403f36:	9427      	str	r4, [sp, #156]	; 0x9c
  403f38:	9326      	str	r3, [sp, #152]	; 0x98
  403f3a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403f3e:	f300 8232 	bgt.w	4043a6 <_svfprintf_r+0xe26>
  403f42:	f108 0808 	add.w	r8, r8, #8
  403f46:	e4ac      	b.n	4038a2 <_svfprintf_r+0x322>
  403f48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f4a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403f4c:	2b01      	cmp	r3, #1
  403f4e:	f340 81fe 	ble.w	40434e <_svfprintf_r+0xdce>
  403f52:	3701      	adds	r7, #1
  403f54:	3401      	adds	r4, #1
  403f56:	2301      	movs	r3, #1
  403f58:	2f07      	cmp	r7, #7
  403f5a:	9427      	str	r4, [sp, #156]	; 0x9c
  403f5c:	9726      	str	r7, [sp, #152]	; 0x98
  403f5e:	f8c8 6000 	str.w	r6, [r8]
  403f62:	f8c8 3004 	str.w	r3, [r8, #4]
  403f66:	f300 8203 	bgt.w	404370 <_svfprintf_r+0xdf0>
  403f6a:	f108 0808 	add.w	r8, r8, #8
  403f6e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403f70:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403f72:	f8c8 3000 	str.w	r3, [r8]
  403f76:	3701      	adds	r7, #1
  403f78:	4414      	add	r4, r2
  403f7a:	2f07      	cmp	r7, #7
  403f7c:	9427      	str	r4, [sp, #156]	; 0x9c
  403f7e:	9726      	str	r7, [sp, #152]	; 0x98
  403f80:	f8c8 2004 	str.w	r2, [r8, #4]
  403f84:	f300 8200 	bgt.w	404388 <_svfprintf_r+0xe08>
  403f88:	f108 0808 	add.w	r8, r8, #8
  403f8c:	a815      	add	r0, sp, #84	; 0x54
  403f8e:	c80d      	ldmia	r0, {r0, r2, r3}
  403f90:	9914      	ldr	r1, [sp, #80]	; 0x50
  403f92:	f003 fd17 	bl	4079c4 <__aeabi_dcmpeq>
  403f96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f98:	2800      	cmp	r0, #0
  403f9a:	f040 8101 	bne.w	4041a0 <_svfprintf_r+0xc20>
  403f9e:	3b01      	subs	r3, #1
  403fa0:	3701      	adds	r7, #1
  403fa2:	3601      	adds	r6, #1
  403fa4:	441c      	add	r4, r3
  403fa6:	2f07      	cmp	r7, #7
  403fa8:	9726      	str	r7, [sp, #152]	; 0x98
  403faa:	9427      	str	r4, [sp, #156]	; 0x9c
  403fac:	f8c8 6000 	str.w	r6, [r8]
  403fb0:	f8c8 3004 	str.w	r3, [r8, #4]
  403fb4:	f300 8127 	bgt.w	404206 <_svfprintf_r+0xc86>
  403fb8:	f108 0808 	add.w	r8, r8, #8
  403fbc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403fbe:	f8c8 2004 	str.w	r2, [r8, #4]
  403fc2:	3701      	adds	r7, #1
  403fc4:	4414      	add	r4, r2
  403fc6:	ab21      	add	r3, sp, #132	; 0x84
  403fc8:	2f07      	cmp	r7, #7
  403fca:	9427      	str	r4, [sp, #156]	; 0x9c
  403fcc:	9726      	str	r7, [sp, #152]	; 0x98
  403fce:	f8c8 3000 	str.w	r3, [r8]
  403fd2:	f77f acb3 	ble.w	40393c <_svfprintf_r+0x3bc>
  403fd6:	aa25      	add	r2, sp, #148	; 0x94
  403fd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fda:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fdc:	f002 fc5e 	bl	40689c <__ssprint_r>
  403fe0:	2800      	cmp	r0, #0
  403fe2:	f47f ab9f 	bne.w	403724 <_svfprintf_r+0x1a4>
  403fe6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403fe8:	46c8      	mov	r8, r9
  403fea:	e4a9      	b.n	403940 <_svfprintf_r+0x3c0>
  403fec:	aa25      	add	r2, sp, #148	; 0x94
  403fee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ff0:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ff2:	f002 fc53 	bl	40689c <__ssprint_r>
  403ff6:	2800      	cmp	r0, #0
  403ff8:	f43f aceb 	beq.w	4039d2 <_svfprintf_r+0x452>
  403ffc:	f7ff bb92 	b.w	403724 <_svfprintf_r+0x1a4>
  404000:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404004:	2b01      	cmp	r3, #1
  404006:	f000 8134 	beq.w	404272 <_svfprintf_r+0xcf2>
  40400a:	2b02      	cmp	r3, #2
  40400c:	d125      	bne.n	40405a <_svfprintf_r+0xada>
  40400e:	f8cd b01c 	str.w	fp, [sp, #28]
  404012:	2400      	movs	r4, #0
  404014:	2500      	movs	r5, #0
  404016:	e61e      	b.n	403c56 <_svfprintf_r+0x6d6>
  404018:	aa25      	add	r2, sp, #148	; 0x94
  40401a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40401c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40401e:	f002 fc3d 	bl	40689c <__ssprint_r>
  404022:	2800      	cmp	r0, #0
  404024:	f47f ab7e 	bne.w	403724 <_svfprintf_r+0x1a4>
  404028:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40402a:	46c8      	mov	r8, r9
  40402c:	e475      	b.n	40391a <_svfprintf_r+0x39a>
  40402e:	aa25      	add	r2, sp, #148	; 0x94
  404030:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404032:	980c      	ldr	r0, [sp, #48]	; 0x30
  404034:	f002 fc32 	bl	40689c <__ssprint_r>
  404038:	2800      	cmp	r0, #0
  40403a:	f47f ab73 	bne.w	403724 <_svfprintf_r+0x1a4>
  40403e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404040:	46c8      	mov	r8, r9
  404042:	e41b      	b.n	40387c <_svfprintf_r+0x2fc>
  404044:	aa25      	add	r2, sp, #148	; 0x94
  404046:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404048:	980c      	ldr	r0, [sp, #48]	; 0x30
  40404a:	f002 fc27 	bl	40689c <__ssprint_r>
  40404e:	2800      	cmp	r0, #0
  404050:	f47f ab68 	bne.w	403724 <_svfprintf_r+0x1a4>
  404054:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404056:	46c8      	mov	r8, r9
  404058:	e420      	b.n	40389c <_svfprintf_r+0x31c>
  40405a:	f8cd b01c 	str.w	fp, [sp, #28]
  40405e:	2400      	movs	r4, #0
  404060:	2500      	movs	r5, #0
  404062:	4649      	mov	r1, r9
  404064:	e000      	b.n	404068 <_svfprintf_r+0xae8>
  404066:	4631      	mov	r1, r6
  404068:	08e2      	lsrs	r2, r4, #3
  40406a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40406e:	08e8      	lsrs	r0, r5, #3
  404070:	f004 0307 	and.w	r3, r4, #7
  404074:	4605      	mov	r5, r0
  404076:	4614      	mov	r4, r2
  404078:	3330      	adds	r3, #48	; 0x30
  40407a:	ea54 0205 	orrs.w	r2, r4, r5
  40407e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404082:	f101 36ff 	add.w	r6, r1, #4294967295
  404086:	d1ee      	bne.n	404066 <_svfprintf_r+0xae6>
  404088:	9a07      	ldr	r2, [sp, #28]
  40408a:	07d2      	lsls	r2, r2, #31
  40408c:	f57f adf3 	bpl.w	403c76 <_svfprintf_r+0x6f6>
  404090:	2b30      	cmp	r3, #48	; 0x30
  404092:	f43f adf0 	beq.w	403c76 <_svfprintf_r+0x6f6>
  404096:	3902      	subs	r1, #2
  404098:	2330      	movs	r3, #48	; 0x30
  40409a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40409e:	eba9 0301 	sub.w	r3, r9, r1
  4040a2:	930e      	str	r3, [sp, #56]	; 0x38
  4040a4:	460e      	mov	r6, r1
  4040a6:	f7ff bb7b 	b.w	4037a0 <_svfprintf_r+0x220>
  4040aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4040ac:	2900      	cmp	r1, #0
  4040ae:	f340 822e 	ble.w	40450e <_svfprintf_r+0xf8e>
  4040b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4040b6:	4293      	cmp	r3, r2
  4040b8:	bfa8      	it	ge
  4040ba:	4613      	movge	r3, r2
  4040bc:	2b00      	cmp	r3, #0
  4040be:	461f      	mov	r7, r3
  4040c0:	dd0d      	ble.n	4040de <_svfprintf_r+0xb5e>
  4040c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040c4:	f8c8 6000 	str.w	r6, [r8]
  4040c8:	3301      	adds	r3, #1
  4040ca:	443c      	add	r4, r7
  4040cc:	2b07      	cmp	r3, #7
  4040ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4040d0:	f8c8 7004 	str.w	r7, [r8, #4]
  4040d4:	9326      	str	r3, [sp, #152]	; 0x98
  4040d6:	f300 831f 	bgt.w	404718 <_svfprintf_r+0x1198>
  4040da:	f108 0808 	add.w	r8, r8, #8
  4040de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040e0:	2f00      	cmp	r7, #0
  4040e2:	bfa8      	it	ge
  4040e4:	1bdb      	subge	r3, r3, r7
  4040e6:	2b00      	cmp	r3, #0
  4040e8:	461f      	mov	r7, r3
  4040ea:	f340 80d6 	ble.w	40429a <_svfprintf_r+0xd1a>
  4040ee:	2f10      	cmp	r7, #16
  4040f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040f2:	4d31      	ldr	r5, [pc, #196]	; (4041b8 <_svfprintf_r+0xc38>)
  4040f4:	f340 81ed 	ble.w	4044d2 <_svfprintf_r+0xf52>
  4040f8:	4642      	mov	r2, r8
  4040fa:	4621      	mov	r1, r4
  4040fc:	46b0      	mov	r8, r6
  4040fe:	f04f 0b10 	mov.w	fp, #16
  404102:	462e      	mov	r6, r5
  404104:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404106:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404108:	e004      	b.n	404114 <_svfprintf_r+0xb94>
  40410a:	3208      	adds	r2, #8
  40410c:	3f10      	subs	r7, #16
  40410e:	2f10      	cmp	r7, #16
  404110:	f340 81db 	ble.w	4044ca <_svfprintf_r+0xf4a>
  404114:	3301      	adds	r3, #1
  404116:	3110      	adds	r1, #16
  404118:	2b07      	cmp	r3, #7
  40411a:	9127      	str	r1, [sp, #156]	; 0x9c
  40411c:	9326      	str	r3, [sp, #152]	; 0x98
  40411e:	e882 0840 	stmia.w	r2, {r6, fp}
  404122:	ddf2      	ble.n	40410a <_svfprintf_r+0xb8a>
  404124:	aa25      	add	r2, sp, #148	; 0x94
  404126:	4629      	mov	r1, r5
  404128:	4620      	mov	r0, r4
  40412a:	f002 fbb7 	bl	40689c <__ssprint_r>
  40412e:	2800      	cmp	r0, #0
  404130:	f47f aaf8 	bne.w	403724 <_svfprintf_r+0x1a4>
  404134:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404136:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404138:	464a      	mov	r2, r9
  40413a:	e7e7      	b.n	40410c <_svfprintf_r+0xb8c>
  40413c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40413e:	930e      	str	r3, [sp, #56]	; 0x38
  404140:	464e      	mov	r6, r9
  404142:	f7ff bb2d 	b.w	4037a0 <_svfprintf_r+0x220>
  404146:	2d00      	cmp	r5, #0
  404148:	bf08      	it	eq
  40414a:	2c0a      	cmpeq	r4, #10
  40414c:	f0c0 808f 	bcc.w	40426e <_svfprintf_r+0xcee>
  404150:	464e      	mov	r6, r9
  404152:	4620      	mov	r0, r4
  404154:	4629      	mov	r1, r5
  404156:	220a      	movs	r2, #10
  404158:	2300      	movs	r3, #0
  40415a:	f7fe fcb7 	bl	402acc <__aeabi_uldivmod>
  40415e:	3230      	adds	r2, #48	; 0x30
  404160:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404164:	4620      	mov	r0, r4
  404166:	4629      	mov	r1, r5
  404168:	2300      	movs	r3, #0
  40416a:	220a      	movs	r2, #10
  40416c:	f7fe fcae 	bl	402acc <__aeabi_uldivmod>
  404170:	4604      	mov	r4, r0
  404172:	460d      	mov	r5, r1
  404174:	ea54 0305 	orrs.w	r3, r4, r5
  404178:	d1eb      	bne.n	404152 <_svfprintf_r+0xbd2>
  40417a:	eba9 0306 	sub.w	r3, r9, r6
  40417e:	930e      	str	r3, [sp, #56]	; 0x38
  404180:	f7ff bb0e 	b.w	4037a0 <_svfprintf_r+0x220>
  404184:	aa25      	add	r2, sp, #148	; 0x94
  404186:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404188:	980c      	ldr	r0, [sp, #48]	; 0x30
  40418a:	f002 fb87 	bl	40689c <__ssprint_r>
  40418e:	2800      	cmp	r0, #0
  404190:	f47f aac8 	bne.w	403724 <_svfprintf_r+0x1a4>
  404194:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404198:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40419a:	46c8      	mov	r8, r9
  40419c:	f7ff bb5e 	b.w	40385c <_svfprintf_r+0x2dc>
  4041a0:	1e5e      	subs	r6, r3, #1
  4041a2:	2e00      	cmp	r6, #0
  4041a4:	f77f af0a 	ble.w	403fbc <_svfprintf_r+0xa3c>
  4041a8:	2e10      	cmp	r6, #16
  4041aa:	4d03      	ldr	r5, [pc, #12]	; (4041b8 <_svfprintf_r+0xc38>)
  4041ac:	dd22      	ble.n	4041f4 <_svfprintf_r+0xc74>
  4041ae:	4622      	mov	r2, r4
  4041b0:	f04f 0b10 	mov.w	fp, #16
  4041b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4041b6:	e006      	b.n	4041c6 <_svfprintf_r+0xc46>
  4041b8:	00407cc4 	.word	0x00407cc4
  4041bc:	3e10      	subs	r6, #16
  4041be:	2e10      	cmp	r6, #16
  4041c0:	f108 0808 	add.w	r8, r8, #8
  4041c4:	dd15      	ble.n	4041f2 <_svfprintf_r+0xc72>
  4041c6:	3701      	adds	r7, #1
  4041c8:	3210      	adds	r2, #16
  4041ca:	2f07      	cmp	r7, #7
  4041cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4041ce:	9726      	str	r7, [sp, #152]	; 0x98
  4041d0:	e888 0820 	stmia.w	r8, {r5, fp}
  4041d4:	ddf2      	ble.n	4041bc <_svfprintf_r+0xc3c>
  4041d6:	aa25      	add	r2, sp, #148	; 0x94
  4041d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041da:	4620      	mov	r0, r4
  4041dc:	f002 fb5e 	bl	40689c <__ssprint_r>
  4041e0:	2800      	cmp	r0, #0
  4041e2:	f47f aa9f 	bne.w	403724 <_svfprintf_r+0x1a4>
  4041e6:	3e10      	subs	r6, #16
  4041e8:	2e10      	cmp	r6, #16
  4041ea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4041ec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4041ee:	46c8      	mov	r8, r9
  4041f0:	dce9      	bgt.n	4041c6 <_svfprintf_r+0xc46>
  4041f2:	4614      	mov	r4, r2
  4041f4:	3701      	adds	r7, #1
  4041f6:	4434      	add	r4, r6
  4041f8:	2f07      	cmp	r7, #7
  4041fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4041fc:	9726      	str	r7, [sp, #152]	; 0x98
  4041fe:	e888 0060 	stmia.w	r8, {r5, r6}
  404202:	f77f aed9 	ble.w	403fb8 <_svfprintf_r+0xa38>
  404206:	aa25      	add	r2, sp, #148	; 0x94
  404208:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40420a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40420c:	f002 fb46 	bl	40689c <__ssprint_r>
  404210:	2800      	cmp	r0, #0
  404212:	f47f aa87 	bne.w	403724 <_svfprintf_r+0x1a4>
  404216:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404218:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40421a:	46c8      	mov	r8, r9
  40421c:	e6ce      	b.n	403fbc <_svfprintf_r+0xa3c>
  40421e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404220:	6814      	ldr	r4, [r2, #0]
  404222:	4613      	mov	r3, r2
  404224:	3304      	adds	r3, #4
  404226:	17e5      	asrs	r5, r4, #31
  404228:	930f      	str	r3, [sp, #60]	; 0x3c
  40422a:	4622      	mov	r2, r4
  40422c:	462b      	mov	r3, r5
  40422e:	e4fa      	b.n	403c26 <_svfprintf_r+0x6a6>
  404230:	3204      	adds	r2, #4
  404232:	681c      	ldr	r4, [r3, #0]
  404234:	920f      	str	r2, [sp, #60]	; 0x3c
  404236:	2301      	movs	r3, #1
  404238:	2500      	movs	r5, #0
  40423a:	f7ff ba94 	b.w	403766 <_svfprintf_r+0x1e6>
  40423e:	681c      	ldr	r4, [r3, #0]
  404240:	3304      	adds	r3, #4
  404242:	930f      	str	r3, [sp, #60]	; 0x3c
  404244:	2500      	movs	r5, #0
  404246:	e421      	b.n	403a8c <_svfprintf_r+0x50c>
  404248:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40424a:	460a      	mov	r2, r1
  40424c:	3204      	adds	r2, #4
  40424e:	680c      	ldr	r4, [r1, #0]
  404250:	920f      	str	r2, [sp, #60]	; 0x3c
  404252:	2500      	movs	r5, #0
  404254:	f7ff ba87 	b.w	403766 <_svfprintf_r+0x1e6>
  404258:	4614      	mov	r4, r2
  40425a:	3301      	adds	r3, #1
  40425c:	4434      	add	r4, r6
  40425e:	2b07      	cmp	r3, #7
  404260:	9427      	str	r4, [sp, #156]	; 0x9c
  404262:	9326      	str	r3, [sp, #152]	; 0x98
  404264:	e888 0060 	stmia.w	r8, {r5, r6}
  404268:	f77f ab68 	ble.w	40393c <_svfprintf_r+0x3bc>
  40426c:	e6b3      	b.n	403fd6 <_svfprintf_r+0xa56>
  40426e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404272:	f8cd b01c 	str.w	fp, [sp, #28]
  404276:	ae42      	add	r6, sp, #264	; 0x108
  404278:	3430      	adds	r4, #48	; 0x30
  40427a:	2301      	movs	r3, #1
  40427c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404280:	930e      	str	r3, [sp, #56]	; 0x38
  404282:	f7ff ba8d 	b.w	4037a0 <_svfprintf_r+0x220>
  404286:	aa25      	add	r2, sp, #148	; 0x94
  404288:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40428a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40428c:	f002 fb06 	bl	40689c <__ssprint_r>
  404290:	2800      	cmp	r0, #0
  404292:	f47f aa47 	bne.w	403724 <_svfprintf_r+0x1a4>
  404296:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404298:	46c8      	mov	r8, r9
  40429a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40429c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40429e:	429a      	cmp	r2, r3
  4042a0:	db44      	blt.n	40432c <_svfprintf_r+0xdac>
  4042a2:	9b07      	ldr	r3, [sp, #28]
  4042a4:	07d9      	lsls	r1, r3, #31
  4042a6:	d441      	bmi.n	40432c <_svfprintf_r+0xdac>
  4042a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4042aa:	9812      	ldr	r0, [sp, #72]	; 0x48
  4042ac:	1a9a      	subs	r2, r3, r2
  4042ae:	1a1d      	subs	r5, r3, r0
  4042b0:	4295      	cmp	r5, r2
  4042b2:	bfa8      	it	ge
  4042b4:	4615      	movge	r5, r2
  4042b6:	2d00      	cmp	r5, #0
  4042b8:	dd0e      	ble.n	4042d8 <_svfprintf_r+0xd58>
  4042ba:	9926      	ldr	r1, [sp, #152]	; 0x98
  4042bc:	f8c8 5004 	str.w	r5, [r8, #4]
  4042c0:	3101      	adds	r1, #1
  4042c2:	4406      	add	r6, r0
  4042c4:	442c      	add	r4, r5
  4042c6:	2907      	cmp	r1, #7
  4042c8:	f8c8 6000 	str.w	r6, [r8]
  4042cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4042ce:	9126      	str	r1, [sp, #152]	; 0x98
  4042d0:	f300 823b 	bgt.w	40474a <_svfprintf_r+0x11ca>
  4042d4:	f108 0808 	add.w	r8, r8, #8
  4042d8:	2d00      	cmp	r5, #0
  4042da:	bfac      	ite	ge
  4042dc:	1b56      	subge	r6, r2, r5
  4042de:	4616      	movlt	r6, r2
  4042e0:	2e00      	cmp	r6, #0
  4042e2:	f77f ab2d 	ble.w	403940 <_svfprintf_r+0x3c0>
  4042e6:	2e10      	cmp	r6, #16
  4042e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042ea:	4db0      	ldr	r5, [pc, #704]	; (4045ac <_svfprintf_r+0x102c>)
  4042ec:	ddb5      	ble.n	40425a <_svfprintf_r+0xcda>
  4042ee:	4622      	mov	r2, r4
  4042f0:	2710      	movs	r7, #16
  4042f2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4042f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4042f8:	e004      	b.n	404304 <_svfprintf_r+0xd84>
  4042fa:	f108 0808 	add.w	r8, r8, #8
  4042fe:	3e10      	subs	r6, #16
  404300:	2e10      	cmp	r6, #16
  404302:	dda9      	ble.n	404258 <_svfprintf_r+0xcd8>
  404304:	3301      	adds	r3, #1
  404306:	3210      	adds	r2, #16
  404308:	2b07      	cmp	r3, #7
  40430a:	9227      	str	r2, [sp, #156]	; 0x9c
  40430c:	9326      	str	r3, [sp, #152]	; 0x98
  40430e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404312:	ddf2      	ble.n	4042fa <_svfprintf_r+0xd7a>
  404314:	aa25      	add	r2, sp, #148	; 0x94
  404316:	4621      	mov	r1, r4
  404318:	4658      	mov	r0, fp
  40431a:	f002 fabf 	bl	40689c <__ssprint_r>
  40431e:	2800      	cmp	r0, #0
  404320:	f47f aa00 	bne.w	403724 <_svfprintf_r+0x1a4>
  404324:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404326:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404328:	46c8      	mov	r8, r9
  40432a:	e7e8      	b.n	4042fe <_svfprintf_r+0xd7e>
  40432c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40432e:	9819      	ldr	r0, [sp, #100]	; 0x64
  404330:	991a      	ldr	r1, [sp, #104]	; 0x68
  404332:	f8c8 1000 	str.w	r1, [r8]
  404336:	3301      	adds	r3, #1
  404338:	4404      	add	r4, r0
  40433a:	2b07      	cmp	r3, #7
  40433c:	9427      	str	r4, [sp, #156]	; 0x9c
  40433e:	f8c8 0004 	str.w	r0, [r8, #4]
  404342:	9326      	str	r3, [sp, #152]	; 0x98
  404344:	f300 81f5 	bgt.w	404732 <_svfprintf_r+0x11b2>
  404348:	f108 0808 	add.w	r8, r8, #8
  40434c:	e7ac      	b.n	4042a8 <_svfprintf_r+0xd28>
  40434e:	9b07      	ldr	r3, [sp, #28]
  404350:	07da      	lsls	r2, r3, #31
  404352:	f53f adfe 	bmi.w	403f52 <_svfprintf_r+0x9d2>
  404356:	3701      	adds	r7, #1
  404358:	3401      	adds	r4, #1
  40435a:	2301      	movs	r3, #1
  40435c:	2f07      	cmp	r7, #7
  40435e:	9427      	str	r4, [sp, #156]	; 0x9c
  404360:	9726      	str	r7, [sp, #152]	; 0x98
  404362:	f8c8 6000 	str.w	r6, [r8]
  404366:	f8c8 3004 	str.w	r3, [r8, #4]
  40436a:	f77f ae25 	ble.w	403fb8 <_svfprintf_r+0xa38>
  40436e:	e74a      	b.n	404206 <_svfprintf_r+0xc86>
  404370:	aa25      	add	r2, sp, #148	; 0x94
  404372:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404374:	980c      	ldr	r0, [sp, #48]	; 0x30
  404376:	f002 fa91 	bl	40689c <__ssprint_r>
  40437a:	2800      	cmp	r0, #0
  40437c:	f47f a9d2 	bne.w	403724 <_svfprintf_r+0x1a4>
  404380:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404382:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404384:	46c8      	mov	r8, r9
  404386:	e5f2      	b.n	403f6e <_svfprintf_r+0x9ee>
  404388:	aa25      	add	r2, sp, #148	; 0x94
  40438a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40438c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40438e:	f002 fa85 	bl	40689c <__ssprint_r>
  404392:	2800      	cmp	r0, #0
  404394:	f47f a9c6 	bne.w	403724 <_svfprintf_r+0x1a4>
  404398:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40439a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40439c:	46c8      	mov	r8, r9
  40439e:	e5f5      	b.n	403f8c <_svfprintf_r+0xa0c>
  4043a0:	464e      	mov	r6, r9
  4043a2:	f7ff b9fd 	b.w	4037a0 <_svfprintf_r+0x220>
  4043a6:	aa25      	add	r2, sp, #148	; 0x94
  4043a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043ac:	f002 fa76 	bl	40689c <__ssprint_r>
  4043b0:	2800      	cmp	r0, #0
  4043b2:	f47f a9b7 	bne.w	403724 <_svfprintf_r+0x1a4>
  4043b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043b8:	46c8      	mov	r8, r9
  4043ba:	f7ff ba72 	b.w	4038a2 <_svfprintf_r+0x322>
  4043be:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4043c0:	4622      	mov	r2, r4
  4043c2:	4620      	mov	r0, r4
  4043c4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4043c6:	4623      	mov	r3, r4
  4043c8:	4621      	mov	r1, r4
  4043ca:	f003 fb2d 	bl	407a28 <__aeabi_dcmpun>
  4043ce:	2800      	cmp	r0, #0
  4043d0:	f040 8286 	bne.w	4048e0 <_svfprintf_r+0x1360>
  4043d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043d6:	3301      	adds	r3, #1
  4043d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043da:	f023 0320 	bic.w	r3, r3, #32
  4043de:	930e      	str	r3, [sp, #56]	; 0x38
  4043e0:	f000 81e2 	beq.w	4047a8 <_svfprintf_r+0x1228>
  4043e4:	2b47      	cmp	r3, #71	; 0x47
  4043e6:	f000 811e 	beq.w	404626 <_svfprintf_r+0x10a6>
  4043ea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4043ee:	9307      	str	r3, [sp, #28]
  4043f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4043f2:	1e1f      	subs	r7, r3, #0
  4043f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4043f6:	9308      	str	r3, [sp, #32]
  4043f8:	bfbb      	ittet	lt
  4043fa:	463b      	movlt	r3, r7
  4043fc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404400:	2300      	movge	r3, #0
  404402:	232d      	movlt	r3, #45	; 0x2d
  404404:	9310      	str	r3, [sp, #64]	; 0x40
  404406:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404408:	2b66      	cmp	r3, #102	; 0x66
  40440a:	f000 81bb 	beq.w	404784 <_svfprintf_r+0x1204>
  40440e:	2b46      	cmp	r3, #70	; 0x46
  404410:	f000 80df 	beq.w	4045d2 <_svfprintf_r+0x1052>
  404414:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404416:	9a08      	ldr	r2, [sp, #32]
  404418:	2b45      	cmp	r3, #69	; 0x45
  40441a:	bf0c      	ite	eq
  40441c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40441e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404420:	a823      	add	r0, sp, #140	; 0x8c
  404422:	a920      	add	r1, sp, #128	; 0x80
  404424:	bf08      	it	eq
  404426:	1c5d      	addeq	r5, r3, #1
  404428:	9004      	str	r0, [sp, #16]
  40442a:	9103      	str	r1, [sp, #12]
  40442c:	a81f      	add	r0, sp, #124	; 0x7c
  40442e:	2102      	movs	r1, #2
  404430:	463b      	mov	r3, r7
  404432:	9002      	str	r0, [sp, #8]
  404434:	9501      	str	r5, [sp, #4]
  404436:	9100      	str	r1, [sp, #0]
  404438:	980c      	ldr	r0, [sp, #48]	; 0x30
  40443a:	f000 fb75 	bl	404b28 <_dtoa_r>
  40443e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404440:	2b67      	cmp	r3, #103	; 0x67
  404442:	4606      	mov	r6, r0
  404444:	f040 81e0 	bne.w	404808 <_svfprintf_r+0x1288>
  404448:	f01b 0f01 	tst.w	fp, #1
  40444c:	f000 8246 	beq.w	4048dc <_svfprintf_r+0x135c>
  404450:	1974      	adds	r4, r6, r5
  404452:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404454:	9808      	ldr	r0, [sp, #32]
  404456:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404458:	4639      	mov	r1, r7
  40445a:	f003 fab3 	bl	4079c4 <__aeabi_dcmpeq>
  40445e:	2800      	cmp	r0, #0
  404460:	f040 8165 	bne.w	40472e <_svfprintf_r+0x11ae>
  404464:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404466:	42a3      	cmp	r3, r4
  404468:	d206      	bcs.n	404478 <_svfprintf_r+0xef8>
  40446a:	2130      	movs	r1, #48	; 0x30
  40446c:	1c5a      	adds	r2, r3, #1
  40446e:	9223      	str	r2, [sp, #140]	; 0x8c
  404470:	7019      	strb	r1, [r3, #0]
  404472:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404474:	429c      	cmp	r4, r3
  404476:	d8f9      	bhi.n	40446c <_svfprintf_r+0xeec>
  404478:	1b9b      	subs	r3, r3, r6
  40447a:	9313      	str	r3, [sp, #76]	; 0x4c
  40447c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40447e:	2b47      	cmp	r3, #71	; 0x47
  404480:	f000 80e9 	beq.w	404656 <_svfprintf_r+0x10d6>
  404484:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404486:	2b65      	cmp	r3, #101	; 0x65
  404488:	f340 81cd 	ble.w	404826 <_svfprintf_r+0x12a6>
  40448c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40448e:	2b66      	cmp	r3, #102	; 0x66
  404490:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404492:	9312      	str	r3, [sp, #72]	; 0x48
  404494:	f000 819e 	beq.w	4047d4 <_svfprintf_r+0x1254>
  404498:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40449a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40449c:	4619      	mov	r1, r3
  40449e:	4291      	cmp	r1, r2
  4044a0:	f300 818a 	bgt.w	4047b8 <_svfprintf_r+0x1238>
  4044a4:	f01b 0f01 	tst.w	fp, #1
  4044a8:	f040 8213 	bne.w	4048d2 <_svfprintf_r+0x1352>
  4044ac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4044b0:	9308      	str	r3, [sp, #32]
  4044b2:	2367      	movs	r3, #103	; 0x67
  4044b4:	920e      	str	r2, [sp, #56]	; 0x38
  4044b6:	9311      	str	r3, [sp, #68]	; 0x44
  4044b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4044ba:	2b00      	cmp	r3, #0
  4044bc:	f040 80c4 	bne.w	404648 <_svfprintf_r+0x10c8>
  4044c0:	930a      	str	r3, [sp, #40]	; 0x28
  4044c2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4044c6:	f7ff b973 	b.w	4037b0 <_svfprintf_r+0x230>
  4044ca:	4635      	mov	r5, r6
  4044cc:	460c      	mov	r4, r1
  4044ce:	4646      	mov	r6, r8
  4044d0:	4690      	mov	r8, r2
  4044d2:	3301      	adds	r3, #1
  4044d4:	443c      	add	r4, r7
  4044d6:	2b07      	cmp	r3, #7
  4044d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4044da:	9326      	str	r3, [sp, #152]	; 0x98
  4044dc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4044e0:	f73f aed1 	bgt.w	404286 <_svfprintf_r+0xd06>
  4044e4:	f108 0808 	add.w	r8, r8, #8
  4044e8:	e6d7      	b.n	40429a <_svfprintf_r+0xd1a>
  4044ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4044ec:	6813      	ldr	r3, [r2, #0]
  4044ee:	3204      	adds	r2, #4
  4044f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4044f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4044f4:	601a      	str	r2, [r3, #0]
  4044f6:	f7ff b86a 	b.w	4035ce <_svfprintf_r+0x4e>
  4044fa:	aa25      	add	r2, sp, #148	; 0x94
  4044fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4044fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  404500:	f002 f9cc 	bl	40689c <__ssprint_r>
  404504:	2800      	cmp	r0, #0
  404506:	f47f a90d 	bne.w	403724 <_svfprintf_r+0x1a4>
  40450a:	46c8      	mov	r8, r9
  40450c:	e48d      	b.n	403e2a <_svfprintf_r+0x8aa>
  40450e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404510:	4a27      	ldr	r2, [pc, #156]	; (4045b0 <_svfprintf_r+0x1030>)
  404512:	f8c8 2000 	str.w	r2, [r8]
  404516:	3301      	adds	r3, #1
  404518:	3401      	adds	r4, #1
  40451a:	2201      	movs	r2, #1
  40451c:	2b07      	cmp	r3, #7
  40451e:	9427      	str	r4, [sp, #156]	; 0x9c
  404520:	9326      	str	r3, [sp, #152]	; 0x98
  404522:	f8c8 2004 	str.w	r2, [r8, #4]
  404526:	dc72      	bgt.n	40460e <_svfprintf_r+0x108e>
  404528:	f108 0808 	add.w	r8, r8, #8
  40452c:	b929      	cbnz	r1, 40453a <_svfprintf_r+0xfba>
  40452e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404530:	b91b      	cbnz	r3, 40453a <_svfprintf_r+0xfba>
  404532:	9b07      	ldr	r3, [sp, #28]
  404534:	07d8      	lsls	r0, r3, #31
  404536:	f57f aa03 	bpl.w	403940 <_svfprintf_r+0x3c0>
  40453a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40453c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40453e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404540:	f8c8 2000 	str.w	r2, [r8]
  404544:	3301      	adds	r3, #1
  404546:	4602      	mov	r2, r0
  404548:	4422      	add	r2, r4
  40454a:	2b07      	cmp	r3, #7
  40454c:	9227      	str	r2, [sp, #156]	; 0x9c
  40454e:	f8c8 0004 	str.w	r0, [r8, #4]
  404552:	9326      	str	r3, [sp, #152]	; 0x98
  404554:	f300 818d 	bgt.w	404872 <_svfprintf_r+0x12f2>
  404558:	f108 0808 	add.w	r8, r8, #8
  40455c:	2900      	cmp	r1, #0
  40455e:	f2c0 8165 	blt.w	40482c <_svfprintf_r+0x12ac>
  404562:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404564:	f8c8 6000 	str.w	r6, [r8]
  404568:	3301      	adds	r3, #1
  40456a:	188c      	adds	r4, r1, r2
  40456c:	2b07      	cmp	r3, #7
  40456e:	9427      	str	r4, [sp, #156]	; 0x9c
  404570:	9326      	str	r3, [sp, #152]	; 0x98
  404572:	f8c8 1004 	str.w	r1, [r8, #4]
  404576:	f77f a9e1 	ble.w	40393c <_svfprintf_r+0x3bc>
  40457a:	e52c      	b.n	403fd6 <_svfprintf_r+0xa56>
  40457c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40457e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404580:	6813      	ldr	r3, [r2, #0]
  404582:	17cd      	asrs	r5, r1, #31
  404584:	4608      	mov	r0, r1
  404586:	3204      	adds	r2, #4
  404588:	4629      	mov	r1, r5
  40458a:	920f      	str	r2, [sp, #60]	; 0x3c
  40458c:	e9c3 0100 	strd	r0, r1, [r3]
  404590:	f7ff b81d 	b.w	4035ce <_svfprintf_r+0x4e>
  404594:	aa25      	add	r2, sp, #148	; 0x94
  404596:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404598:	980c      	ldr	r0, [sp, #48]	; 0x30
  40459a:	f002 f97f 	bl	40689c <__ssprint_r>
  40459e:	2800      	cmp	r0, #0
  4045a0:	f47f a8c0 	bne.w	403724 <_svfprintf_r+0x1a4>
  4045a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045a6:	46c8      	mov	r8, r9
  4045a8:	e458      	b.n	403e5c <_svfprintf_r+0x8dc>
  4045aa:	bf00      	nop
  4045ac:	00407cc4 	.word	0x00407cc4
  4045b0:	00407cb0 	.word	0x00407cb0
  4045b4:	2140      	movs	r1, #64	; 0x40
  4045b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045b8:	f001 fa0c 	bl	4059d4 <_malloc_r>
  4045bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4045be:	6010      	str	r0, [r2, #0]
  4045c0:	6110      	str	r0, [r2, #16]
  4045c2:	2800      	cmp	r0, #0
  4045c4:	f000 81f2 	beq.w	4049ac <_svfprintf_r+0x142c>
  4045c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4045ca:	2340      	movs	r3, #64	; 0x40
  4045cc:	6153      	str	r3, [r2, #20]
  4045ce:	f7fe bfee 	b.w	4035ae <_svfprintf_r+0x2e>
  4045d2:	a823      	add	r0, sp, #140	; 0x8c
  4045d4:	a920      	add	r1, sp, #128	; 0x80
  4045d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4045d8:	9004      	str	r0, [sp, #16]
  4045da:	9103      	str	r1, [sp, #12]
  4045dc:	a81f      	add	r0, sp, #124	; 0x7c
  4045de:	2103      	movs	r1, #3
  4045e0:	9002      	str	r0, [sp, #8]
  4045e2:	9a08      	ldr	r2, [sp, #32]
  4045e4:	9401      	str	r4, [sp, #4]
  4045e6:	463b      	mov	r3, r7
  4045e8:	9100      	str	r1, [sp, #0]
  4045ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045ec:	f000 fa9c 	bl	404b28 <_dtoa_r>
  4045f0:	4625      	mov	r5, r4
  4045f2:	4606      	mov	r6, r0
  4045f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045f6:	2b46      	cmp	r3, #70	; 0x46
  4045f8:	eb06 0405 	add.w	r4, r6, r5
  4045fc:	f47f af29 	bne.w	404452 <_svfprintf_r+0xed2>
  404600:	7833      	ldrb	r3, [r6, #0]
  404602:	2b30      	cmp	r3, #48	; 0x30
  404604:	f000 8178 	beq.w	4048f8 <_svfprintf_r+0x1378>
  404608:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40460a:	442c      	add	r4, r5
  40460c:	e721      	b.n	404452 <_svfprintf_r+0xed2>
  40460e:	aa25      	add	r2, sp, #148	; 0x94
  404610:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404612:	980c      	ldr	r0, [sp, #48]	; 0x30
  404614:	f002 f942 	bl	40689c <__ssprint_r>
  404618:	2800      	cmp	r0, #0
  40461a:	f47f a883 	bne.w	403724 <_svfprintf_r+0x1a4>
  40461e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404620:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404622:	46c8      	mov	r8, r9
  404624:	e782      	b.n	40452c <_svfprintf_r+0xfac>
  404626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404628:	2b00      	cmp	r3, #0
  40462a:	bf08      	it	eq
  40462c:	2301      	moveq	r3, #1
  40462e:	930a      	str	r3, [sp, #40]	; 0x28
  404630:	e6db      	b.n	4043ea <_svfprintf_r+0xe6a>
  404632:	4630      	mov	r0, r6
  404634:	940a      	str	r4, [sp, #40]	; 0x28
  404636:	f002 f8c3 	bl	4067c0 <strlen>
  40463a:	950f      	str	r5, [sp, #60]	; 0x3c
  40463c:	900e      	str	r0, [sp, #56]	; 0x38
  40463e:	f8cd b01c 	str.w	fp, [sp, #28]
  404642:	4603      	mov	r3, r0
  404644:	f7ff b9f9 	b.w	403a3a <_svfprintf_r+0x4ba>
  404648:	272d      	movs	r7, #45	; 0x2d
  40464a:	2300      	movs	r3, #0
  40464c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404650:	930a      	str	r3, [sp, #40]	; 0x28
  404652:	f7ff b8ae 	b.w	4037b2 <_svfprintf_r+0x232>
  404656:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404658:	9312      	str	r3, [sp, #72]	; 0x48
  40465a:	461a      	mov	r2, r3
  40465c:	3303      	adds	r3, #3
  40465e:	db04      	blt.n	40466a <_svfprintf_r+0x10ea>
  404660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404662:	4619      	mov	r1, r3
  404664:	4291      	cmp	r1, r2
  404666:	f6bf af17 	bge.w	404498 <_svfprintf_r+0xf18>
  40466a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40466c:	3b02      	subs	r3, #2
  40466e:	9311      	str	r3, [sp, #68]	; 0x44
  404670:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404674:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404678:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40467a:	3b01      	subs	r3, #1
  40467c:	2b00      	cmp	r3, #0
  40467e:	931f      	str	r3, [sp, #124]	; 0x7c
  404680:	bfbd      	ittte	lt
  404682:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404684:	f1c3 0301 	rsblt	r3, r3, #1
  404688:	222d      	movlt	r2, #45	; 0x2d
  40468a:	222b      	movge	r2, #43	; 0x2b
  40468c:	2b09      	cmp	r3, #9
  40468e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404692:	f340 8116 	ble.w	4048c2 <_svfprintf_r+0x1342>
  404696:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40469a:	4620      	mov	r0, r4
  40469c:	4dab      	ldr	r5, [pc, #684]	; (40494c <_svfprintf_r+0x13cc>)
  40469e:	e000      	b.n	4046a2 <_svfprintf_r+0x1122>
  4046a0:	4610      	mov	r0, r2
  4046a2:	fb85 1203 	smull	r1, r2, r5, r3
  4046a6:	17d9      	asrs	r1, r3, #31
  4046a8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4046ac:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4046b0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4046b4:	3230      	adds	r2, #48	; 0x30
  4046b6:	2909      	cmp	r1, #9
  4046b8:	f800 2c01 	strb.w	r2, [r0, #-1]
  4046bc:	460b      	mov	r3, r1
  4046be:	f100 32ff 	add.w	r2, r0, #4294967295
  4046c2:	dced      	bgt.n	4046a0 <_svfprintf_r+0x1120>
  4046c4:	3330      	adds	r3, #48	; 0x30
  4046c6:	3802      	subs	r0, #2
  4046c8:	b2d9      	uxtb	r1, r3
  4046ca:	4284      	cmp	r4, r0
  4046cc:	f802 1c01 	strb.w	r1, [r2, #-1]
  4046d0:	f240 8165 	bls.w	40499e <_svfprintf_r+0x141e>
  4046d4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4046d8:	4613      	mov	r3, r2
  4046da:	e001      	b.n	4046e0 <_svfprintf_r+0x1160>
  4046dc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4046e0:	f800 1b01 	strb.w	r1, [r0], #1
  4046e4:	42a3      	cmp	r3, r4
  4046e6:	d1f9      	bne.n	4046dc <_svfprintf_r+0x115c>
  4046e8:	3301      	adds	r3, #1
  4046ea:	1a9b      	subs	r3, r3, r2
  4046ec:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4046f0:	4413      	add	r3, r2
  4046f2:	aa21      	add	r2, sp, #132	; 0x84
  4046f4:	1a9b      	subs	r3, r3, r2
  4046f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4046f8:	931b      	str	r3, [sp, #108]	; 0x6c
  4046fa:	2a01      	cmp	r2, #1
  4046fc:	4413      	add	r3, r2
  4046fe:	930e      	str	r3, [sp, #56]	; 0x38
  404700:	f340 8119 	ble.w	404936 <_svfprintf_r+0x13b6>
  404704:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404706:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404708:	4413      	add	r3, r2
  40470a:	930e      	str	r3, [sp, #56]	; 0x38
  40470c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404710:	9308      	str	r3, [sp, #32]
  404712:	2300      	movs	r3, #0
  404714:	9312      	str	r3, [sp, #72]	; 0x48
  404716:	e6cf      	b.n	4044b8 <_svfprintf_r+0xf38>
  404718:	aa25      	add	r2, sp, #148	; 0x94
  40471a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40471c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40471e:	f002 f8bd 	bl	40689c <__ssprint_r>
  404722:	2800      	cmp	r0, #0
  404724:	f47e affe 	bne.w	403724 <_svfprintf_r+0x1a4>
  404728:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40472a:	46c8      	mov	r8, r9
  40472c:	e4d7      	b.n	4040de <_svfprintf_r+0xb5e>
  40472e:	4623      	mov	r3, r4
  404730:	e6a2      	b.n	404478 <_svfprintf_r+0xef8>
  404732:	aa25      	add	r2, sp, #148	; 0x94
  404734:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404736:	980c      	ldr	r0, [sp, #48]	; 0x30
  404738:	f002 f8b0 	bl	40689c <__ssprint_r>
  40473c:	2800      	cmp	r0, #0
  40473e:	f47e aff1 	bne.w	403724 <_svfprintf_r+0x1a4>
  404742:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404744:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404746:	46c8      	mov	r8, r9
  404748:	e5ae      	b.n	4042a8 <_svfprintf_r+0xd28>
  40474a:	aa25      	add	r2, sp, #148	; 0x94
  40474c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40474e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404750:	f002 f8a4 	bl	40689c <__ssprint_r>
  404754:	2800      	cmp	r0, #0
  404756:	f47e afe5 	bne.w	403724 <_svfprintf_r+0x1a4>
  40475a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40475c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40475e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404760:	1a9a      	subs	r2, r3, r2
  404762:	46c8      	mov	r8, r9
  404764:	e5b8      	b.n	4042d8 <_svfprintf_r+0xd58>
  404766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404768:	9612      	str	r6, [sp, #72]	; 0x48
  40476a:	2b06      	cmp	r3, #6
  40476c:	bf28      	it	cs
  40476e:	2306      	movcs	r3, #6
  404770:	960a      	str	r6, [sp, #40]	; 0x28
  404772:	4637      	mov	r7, r6
  404774:	9308      	str	r3, [sp, #32]
  404776:	950f      	str	r5, [sp, #60]	; 0x3c
  404778:	f8cd b01c 	str.w	fp, [sp, #28]
  40477c:	930e      	str	r3, [sp, #56]	; 0x38
  40477e:	4e74      	ldr	r6, [pc, #464]	; (404950 <_svfprintf_r+0x13d0>)
  404780:	f7ff b816 	b.w	4037b0 <_svfprintf_r+0x230>
  404784:	a823      	add	r0, sp, #140	; 0x8c
  404786:	a920      	add	r1, sp, #128	; 0x80
  404788:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40478a:	9004      	str	r0, [sp, #16]
  40478c:	9103      	str	r1, [sp, #12]
  40478e:	a81f      	add	r0, sp, #124	; 0x7c
  404790:	2103      	movs	r1, #3
  404792:	9002      	str	r0, [sp, #8]
  404794:	9a08      	ldr	r2, [sp, #32]
  404796:	9501      	str	r5, [sp, #4]
  404798:	463b      	mov	r3, r7
  40479a:	9100      	str	r1, [sp, #0]
  40479c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40479e:	f000 f9c3 	bl	404b28 <_dtoa_r>
  4047a2:	4606      	mov	r6, r0
  4047a4:	1944      	adds	r4, r0, r5
  4047a6:	e72b      	b.n	404600 <_svfprintf_r+0x1080>
  4047a8:	2306      	movs	r3, #6
  4047aa:	930a      	str	r3, [sp, #40]	; 0x28
  4047ac:	e61d      	b.n	4043ea <_svfprintf_r+0xe6a>
  4047ae:	272d      	movs	r7, #45	; 0x2d
  4047b0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4047b4:	f7ff bacd 	b.w	403d52 <_svfprintf_r+0x7d2>
  4047b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4047bc:	4413      	add	r3, r2
  4047be:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4047c0:	930e      	str	r3, [sp, #56]	; 0x38
  4047c2:	2a00      	cmp	r2, #0
  4047c4:	f340 80b0 	ble.w	404928 <_svfprintf_r+0x13a8>
  4047c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4047cc:	9308      	str	r3, [sp, #32]
  4047ce:	2367      	movs	r3, #103	; 0x67
  4047d0:	9311      	str	r3, [sp, #68]	; 0x44
  4047d2:	e671      	b.n	4044b8 <_svfprintf_r+0xf38>
  4047d4:	2b00      	cmp	r3, #0
  4047d6:	f340 80c3 	ble.w	404960 <_svfprintf_r+0x13e0>
  4047da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4047dc:	2a00      	cmp	r2, #0
  4047de:	f040 8099 	bne.w	404914 <_svfprintf_r+0x1394>
  4047e2:	f01b 0f01 	tst.w	fp, #1
  4047e6:	f040 8095 	bne.w	404914 <_svfprintf_r+0x1394>
  4047ea:	9308      	str	r3, [sp, #32]
  4047ec:	930e      	str	r3, [sp, #56]	; 0x38
  4047ee:	e663      	b.n	4044b8 <_svfprintf_r+0xf38>
  4047f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4047f2:	9308      	str	r3, [sp, #32]
  4047f4:	930e      	str	r3, [sp, #56]	; 0x38
  4047f6:	900a      	str	r0, [sp, #40]	; 0x28
  4047f8:	950f      	str	r5, [sp, #60]	; 0x3c
  4047fa:	f8cd b01c 	str.w	fp, [sp, #28]
  4047fe:	9012      	str	r0, [sp, #72]	; 0x48
  404800:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404804:	f7fe bfd4 	b.w	4037b0 <_svfprintf_r+0x230>
  404808:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40480a:	2b47      	cmp	r3, #71	; 0x47
  40480c:	f47f ae20 	bne.w	404450 <_svfprintf_r+0xed0>
  404810:	f01b 0f01 	tst.w	fp, #1
  404814:	f47f aeee 	bne.w	4045f4 <_svfprintf_r+0x1074>
  404818:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40481a:	1b9b      	subs	r3, r3, r6
  40481c:	9313      	str	r3, [sp, #76]	; 0x4c
  40481e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404820:	2b47      	cmp	r3, #71	; 0x47
  404822:	f43f af18 	beq.w	404656 <_svfprintf_r+0x10d6>
  404826:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404828:	9312      	str	r3, [sp, #72]	; 0x48
  40482a:	e721      	b.n	404670 <_svfprintf_r+0x10f0>
  40482c:	424f      	negs	r7, r1
  40482e:	3110      	adds	r1, #16
  404830:	4d48      	ldr	r5, [pc, #288]	; (404954 <_svfprintf_r+0x13d4>)
  404832:	da2f      	bge.n	404894 <_svfprintf_r+0x1314>
  404834:	2410      	movs	r4, #16
  404836:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40483a:	e004      	b.n	404846 <_svfprintf_r+0x12c6>
  40483c:	f108 0808 	add.w	r8, r8, #8
  404840:	3f10      	subs	r7, #16
  404842:	2f10      	cmp	r7, #16
  404844:	dd26      	ble.n	404894 <_svfprintf_r+0x1314>
  404846:	3301      	adds	r3, #1
  404848:	3210      	adds	r2, #16
  40484a:	2b07      	cmp	r3, #7
  40484c:	9227      	str	r2, [sp, #156]	; 0x9c
  40484e:	9326      	str	r3, [sp, #152]	; 0x98
  404850:	f8c8 5000 	str.w	r5, [r8]
  404854:	f8c8 4004 	str.w	r4, [r8, #4]
  404858:	ddf0      	ble.n	40483c <_svfprintf_r+0x12bc>
  40485a:	aa25      	add	r2, sp, #148	; 0x94
  40485c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40485e:	4658      	mov	r0, fp
  404860:	f002 f81c 	bl	40689c <__ssprint_r>
  404864:	2800      	cmp	r0, #0
  404866:	f47e af5d 	bne.w	403724 <_svfprintf_r+0x1a4>
  40486a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40486c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40486e:	46c8      	mov	r8, r9
  404870:	e7e6      	b.n	404840 <_svfprintf_r+0x12c0>
  404872:	aa25      	add	r2, sp, #148	; 0x94
  404874:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404876:	980c      	ldr	r0, [sp, #48]	; 0x30
  404878:	f002 f810 	bl	40689c <__ssprint_r>
  40487c:	2800      	cmp	r0, #0
  40487e:	f47e af51 	bne.w	403724 <_svfprintf_r+0x1a4>
  404882:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404884:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404886:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404888:	46c8      	mov	r8, r9
  40488a:	e667      	b.n	40455c <_svfprintf_r+0xfdc>
  40488c:	2000      	movs	r0, #0
  40488e:	900a      	str	r0, [sp, #40]	; 0x28
  404890:	f7fe bed0 	b.w	403634 <_svfprintf_r+0xb4>
  404894:	3301      	adds	r3, #1
  404896:	443a      	add	r2, r7
  404898:	2b07      	cmp	r3, #7
  40489a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40489e:	9227      	str	r2, [sp, #156]	; 0x9c
  4048a0:	9326      	str	r3, [sp, #152]	; 0x98
  4048a2:	f108 0808 	add.w	r8, r8, #8
  4048a6:	f77f ae5c 	ble.w	404562 <_svfprintf_r+0xfe2>
  4048aa:	aa25      	add	r2, sp, #148	; 0x94
  4048ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048b0:	f001 fff4 	bl	40689c <__ssprint_r>
  4048b4:	2800      	cmp	r0, #0
  4048b6:	f47e af35 	bne.w	403724 <_svfprintf_r+0x1a4>
  4048ba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4048bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048be:	46c8      	mov	r8, r9
  4048c0:	e64f      	b.n	404562 <_svfprintf_r+0xfe2>
  4048c2:	3330      	adds	r3, #48	; 0x30
  4048c4:	2230      	movs	r2, #48	; 0x30
  4048c6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4048ca:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4048ce:	ab22      	add	r3, sp, #136	; 0x88
  4048d0:	e70f      	b.n	4046f2 <_svfprintf_r+0x1172>
  4048d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4048d6:	4413      	add	r3, r2
  4048d8:	930e      	str	r3, [sp, #56]	; 0x38
  4048da:	e775      	b.n	4047c8 <_svfprintf_r+0x1248>
  4048dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4048de:	e5cb      	b.n	404478 <_svfprintf_r+0xef8>
  4048e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4048e2:	4e1d      	ldr	r6, [pc, #116]	; (404958 <_svfprintf_r+0x13d8>)
  4048e4:	2b00      	cmp	r3, #0
  4048e6:	bfb6      	itet	lt
  4048e8:	272d      	movlt	r7, #45	; 0x2d
  4048ea:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4048ee:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4048f2:	4b1a      	ldr	r3, [pc, #104]	; (40495c <_svfprintf_r+0x13dc>)
  4048f4:	f7ff ba2f 	b.w	403d56 <_svfprintf_r+0x7d6>
  4048f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4048fa:	9808      	ldr	r0, [sp, #32]
  4048fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4048fe:	4639      	mov	r1, r7
  404900:	f003 f860 	bl	4079c4 <__aeabi_dcmpeq>
  404904:	2800      	cmp	r0, #0
  404906:	f47f ae7f 	bne.w	404608 <_svfprintf_r+0x1088>
  40490a:	f1c5 0501 	rsb	r5, r5, #1
  40490e:	951f      	str	r5, [sp, #124]	; 0x7c
  404910:	442c      	add	r4, r5
  404912:	e59e      	b.n	404452 <_svfprintf_r+0xed2>
  404914:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404916:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404918:	4413      	add	r3, r2
  40491a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40491c:	441a      	add	r2, r3
  40491e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404922:	920e      	str	r2, [sp, #56]	; 0x38
  404924:	9308      	str	r3, [sp, #32]
  404926:	e5c7      	b.n	4044b8 <_svfprintf_r+0xf38>
  404928:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40492a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40492c:	f1c3 0301 	rsb	r3, r3, #1
  404930:	441a      	add	r2, r3
  404932:	4613      	mov	r3, r2
  404934:	e7d0      	b.n	4048d8 <_svfprintf_r+0x1358>
  404936:	f01b 0301 	ands.w	r3, fp, #1
  40493a:	9312      	str	r3, [sp, #72]	; 0x48
  40493c:	f47f aee2 	bne.w	404704 <_svfprintf_r+0x1184>
  404940:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404942:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404946:	9308      	str	r3, [sp, #32]
  404948:	e5b6      	b.n	4044b8 <_svfprintf_r+0xf38>
  40494a:	bf00      	nop
  40494c:	66666667 	.word	0x66666667
  404950:	00407ca8 	.word	0x00407ca8
  404954:	00407cc4 	.word	0x00407cc4
  404958:	00407c7c 	.word	0x00407c7c
  40495c:	00407c78 	.word	0x00407c78
  404960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404962:	b913      	cbnz	r3, 40496a <_svfprintf_r+0x13ea>
  404964:	f01b 0f01 	tst.w	fp, #1
  404968:	d002      	beq.n	404970 <_svfprintf_r+0x13f0>
  40496a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40496c:	3301      	adds	r3, #1
  40496e:	e7d4      	b.n	40491a <_svfprintf_r+0x139a>
  404970:	2301      	movs	r3, #1
  404972:	e73a      	b.n	4047ea <_svfprintf_r+0x126a>
  404974:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404976:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40497a:	6828      	ldr	r0, [r5, #0]
  40497c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404980:	900a      	str	r0, [sp, #40]	; 0x28
  404982:	4628      	mov	r0, r5
  404984:	3004      	adds	r0, #4
  404986:	46a2      	mov	sl, r4
  404988:	900f      	str	r0, [sp, #60]	; 0x3c
  40498a:	f7fe be51 	b.w	403630 <_svfprintf_r+0xb0>
  40498e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404992:	f7ff b867 	b.w	403a64 <_svfprintf_r+0x4e4>
  404996:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40499a:	f7ff ba15 	b.w	403dc8 <_svfprintf_r+0x848>
  40499e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4049a2:	e6a6      	b.n	4046f2 <_svfprintf_r+0x1172>
  4049a4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4049a8:	f7ff b8eb 	b.w	403b82 <_svfprintf_r+0x602>
  4049ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4049ae:	230c      	movs	r3, #12
  4049b0:	6013      	str	r3, [r2, #0]
  4049b2:	f04f 33ff 	mov.w	r3, #4294967295
  4049b6:	9309      	str	r3, [sp, #36]	; 0x24
  4049b8:	f7fe bebd 	b.w	403736 <_svfprintf_r+0x1b6>
  4049bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4049c0:	f7ff b99a 	b.w	403cf8 <_svfprintf_r+0x778>
  4049c4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4049c8:	f7ff b976 	b.w	403cb8 <_svfprintf_r+0x738>
  4049cc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4049d0:	f7ff b959 	b.w	403c86 <_svfprintf_r+0x706>
  4049d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4049d8:	f7ff b912 	b.w	403c00 <_svfprintf_r+0x680>

004049dc <register_fini>:
  4049dc:	4b02      	ldr	r3, [pc, #8]	; (4049e8 <register_fini+0xc>)
  4049de:	b113      	cbz	r3, 4049e6 <register_fini+0xa>
  4049e0:	4802      	ldr	r0, [pc, #8]	; (4049ec <register_fini+0x10>)
  4049e2:	f000 b805 	b.w	4049f0 <atexit>
  4049e6:	4770      	bx	lr
  4049e8:	00000000 	.word	0x00000000
  4049ec:	0040597d 	.word	0x0040597d

004049f0 <atexit>:
  4049f0:	2300      	movs	r3, #0
  4049f2:	4601      	mov	r1, r0
  4049f4:	461a      	mov	r2, r3
  4049f6:	4618      	mov	r0, r3
  4049f8:	f001 bfce 	b.w	406998 <__register_exitproc>

004049fc <quorem>:
  4049fc:	6902      	ldr	r2, [r0, #16]
  4049fe:	690b      	ldr	r3, [r1, #16]
  404a00:	4293      	cmp	r3, r2
  404a02:	f300 808d 	bgt.w	404b20 <quorem+0x124>
  404a06:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a0a:	f103 38ff 	add.w	r8, r3, #4294967295
  404a0e:	f101 0714 	add.w	r7, r1, #20
  404a12:	f100 0b14 	add.w	fp, r0, #20
  404a16:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404a1a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404a1e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404a22:	b083      	sub	sp, #12
  404a24:	3201      	adds	r2, #1
  404a26:	fbb3 f9f2 	udiv	r9, r3, r2
  404a2a:	eb0b 0304 	add.w	r3, fp, r4
  404a2e:	9400      	str	r4, [sp, #0]
  404a30:	eb07 0a04 	add.w	sl, r7, r4
  404a34:	9301      	str	r3, [sp, #4]
  404a36:	f1b9 0f00 	cmp.w	r9, #0
  404a3a:	d039      	beq.n	404ab0 <quorem+0xb4>
  404a3c:	2500      	movs	r5, #0
  404a3e:	462e      	mov	r6, r5
  404a40:	46bc      	mov	ip, r7
  404a42:	46de      	mov	lr, fp
  404a44:	f85c 4b04 	ldr.w	r4, [ip], #4
  404a48:	f8de 3000 	ldr.w	r3, [lr]
  404a4c:	b2a2      	uxth	r2, r4
  404a4e:	fb09 5502 	mla	r5, r9, r2, r5
  404a52:	0c22      	lsrs	r2, r4, #16
  404a54:	0c2c      	lsrs	r4, r5, #16
  404a56:	fb09 4202 	mla	r2, r9, r2, r4
  404a5a:	b2ad      	uxth	r5, r5
  404a5c:	1b75      	subs	r5, r6, r5
  404a5e:	b296      	uxth	r6, r2
  404a60:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404a64:	fa15 f383 	uxtah	r3, r5, r3
  404a68:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404a6c:	b29b      	uxth	r3, r3
  404a6e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404a72:	45e2      	cmp	sl, ip
  404a74:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404a78:	f84e 3b04 	str.w	r3, [lr], #4
  404a7c:	ea4f 4626 	mov.w	r6, r6, asr #16
  404a80:	d2e0      	bcs.n	404a44 <quorem+0x48>
  404a82:	9b00      	ldr	r3, [sp, #0]
  404a84:	f85b 3003 	ldr.w	r3, [fp, r3]
  404a88:	b993      	cbnz	r3, 404ab0 <quorem+0xb4>
  404a8a:	9c01      	ldr	r4, [sp, #4]
  404a8c:	1f23      	subs	r3, r4, #4
  404a8e:	459b      	cmp	fp, r3
  404a90:	d20c      	bcs.n	404aac <quorem+0xb0>
  404a92:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404a96:	b94b      	cbnz	r3, 404aac <quorem+0xb0>
  404a98:	f1a4 0308 	sub.w	r3, r4, #8
  404a9c:	e002      	b.n	404aa4 <quorem+0xa8>
  404a9e:	681a      	ldr	r2, [r3, #0]
  404aa0:	3b04      	subs	r3, #4
  404aa2:	b91a      	cbnz	r2, 404aac <quorem+0xb0>
  404aa4:	459b      	cmp	fp, r3
  404aa6:	f108 38ff 	add.w	r8, r8, #4294967295
  404aaa:	d3f8      	bcc.n	404a9e <quorem+0xa2>
  404aac:	f8c0 8010 	str.w	r8, [r0, #16]
  404ab0:	4604      	mov	r4, r0
  404ab2:	f001 fd69 	bl	406588 <__mcmp>
  404ab6:	2800      	cmp	r0, #0
  404ab8:	db2e      	blt.n	404b18 <quorem+0x11c>
  404aba:	f109 0901 	add.w	r9, r9, #1
  404abe:	465d      	mov	r5, fp
  404ac0:	2300      	movs	r3, #0
  404ac2:	f857 1b04 	ldr.w	r1, [r7], #4
  404ac6:	6828      	ldr	r0, [r5, #0]
  404ac8:	b28a      	uxth	r2, r1
  404aca:	1a9a      	subs	r2, r3, r2
  404acc:	0c0b      	lsrs	r3, r1, #16
  404ace:	fa12 f280 	uxtah	r2, r2, r0
  404ad2:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404ad6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404ada:	b292      	uxth	r2, r2
  404adc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404ae0:	45ba      	cmp	sl, r7
  404ae2:	f845 2b04 	str.w	r2, [r5], #4
  404ae6:	ea4f 4323 	mov.w	r3, r3, asr #16
  404aea:	d2ea      	bcs.n	404ac2 <quorem+0xc6>
  404aec:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404af0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404af4:	b982      	cbnz	r2, 404b18 <quorem+0x11c>
  404af6:	1f1a      	subs	r2, r3, #4
  404af8:	4593      	cmp	fp, r2
  404afa:	d20b      	bcs.n	404b14 <quorem+0x118>
  404afc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404b00:	b942      	cbnz	r2, 404b14 <quorem+0x118>
  404b02:	3b08      	subs	r3, #8
  404b04:	e002      	b.n	404b0c <quorem+0x110>
  404b06:	681a      	ldr	r2, [r3, #0]
  404b08:	3b04      	subs	r3, #4
  404b0a:	b91a      	cbnz	r2, 404b14 <quorem+0x118>
  404b0c:	459b      	cmp	fp, r3
  404b0e:	f108 38ff 	add.w	r8, r8, #4294967295
  404b12:	d3f8      	bcc.n	404b06 <quorem+0x10a>
  404b14:	f8c4 8010 	str.w	r8, [r4, #16]
  404b18:	4648      	mov	r0, r9
  404b1a:	b003      	add	sp, #12
  404b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b20:	2000      	movs	r0, #0
  404b22:	4770      	bx	lr
  404b24:	0000      	movs	r0, r0
	...

00404b28 <_dtoa_r>:
  404b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b2c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404b2e:	b09b      	sub	sp, #108	; 0x6c
  404b30:	4604      	mov	r4, r0
  404b32:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404b34:	4692      	mov	sl, r2
  404b36:	469b      	mov	fp, r3
  404b38:	b141      	cbz	r1, 404b4c <_dtoa_r+0x24>
  404b3a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404b3c:	604a      	str	r2, [r1, #4]
  404b3e:	2301      	movs	r3, #1
  404b40:	4093      	lsls	r3, r2
  404b42:	608b      	str	r3, [r1, #8]
  404b44:	f001 fb48 	bl	4061d8 <_Bfree>
  404b48:	2300      	movs	r3, #0
  404b4a:	6423      	str	r3, [r4, #64]	; 0x40
  404b4c:	f1bb 0f00 	cmp.w	fp, #0
  404b50:	465d      	mov	r5, fp
  404b52:	db35      	blt.n	404bc0 <_dtoa_r+0x98>
  404b54:	2300      	movs	r3, #0
  404b56:	6033      	str	r3, [r6, #0]
  404b58:	4b9d      	ldr	r3, [pc, #628]	; (404dd0 <_dtoa_r+0x2a8>)
  404b5a:	43ab      	bics	r3, r5
  404b5c:	d015      	beq.n	404b8a <_dtoa_r+0x62>
  404b5e:	4650      	mov	r0, sl
  404b60:	4659      	mov	r1, fp
  404b62:	2200      	movs	r2, #0
  404b64:	2300      	movs	r3, #0
  404b66:	f002 ff2d 	bl	4079c4 <__aeabi_dcmpeq>
  404b6a:	4680      	mov	r8, r0
  404b6c:	2800      	cmp	r0, #0
  404b6e:	d02d      	beq.n	404bcc <_dtoa_r+0xa4>
  404b70:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404b72:	2301      	movs	r3, #1
  404b74:	6013      	str	r3, [r2, #0]
  404b76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404b78:	2b00      	cmp	r3, #0
  404b7a:	f000 80bd 	beq.w	404cf8 <_dtoa_r+0x1d0>
  404b7e:	4895      	ldr	r0, [pc, #596]	; (404dd4 <_dtoa_r+0x2ac>)
  404b80:	6018      	str	r0, [r3, #0]
  404b82:	3801      	subs	r0, #1
  404b84:	b01b      	add	sp, #108	; 0x6c
  404b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b8a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404b8c:	f242 730f 	movw	r3, #9999	; 0x270f
  404b90:	6013      	str	r3, [r2, #0]
  404b92:	f1ba 0f00 	cmp.w	sl, #0
  404b96:	d10d      	bne.n	404bb4 <_dtoa_r+0x8c>
  404b98:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404b9c:	b955      	cbnz	r5, 404bb4 <_dtoa_r+0x8c>
  404b9e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404ba0:	488d      	ldr	r0, [pc, #564]	; (404dd8 <_dtoa_r+0x2b0>)
  404ba2:	2b00      	cmp	r3, #0
  404ba4:	d0ee      	beq.n	404b84 <_dtoa_r+0x5c>
  404ba6:	f100 0308 	add.w	r3, r0, #8
  404baa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404bac:	6013      	str	r3, [r2, #0]
  404bae:	b01b      	add	sp, #108	; 0x6c
  404bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404bb6:	4889      	ldr	r0, [pc, #548]	; (404ddc <_dtoa_r+0x2b4>)
  404bb8:	2b00      	cmp	r3, #0
  404bba:	d0e3      	beq.n	404b84 <_dtoa_r+0x5c>
  404bbc:	1cc3      	adds	r3, r0, #3
  404bbe:	e7f4      	b.n	404baa <_dtoa_r+0x82>
  404bc0:	2301      	movs	r3, #1
  404bc2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404bc6:	6033      	str	r3, [r6, #0]
  404bc8:	46ab      	mov	fp, r5
  404bca:	e7c5      	b.n	404b58 <_dtoa_r+0x30>
  404bcc:	aa18      	add	r2, sp, #96	; 0x60
  404bce:	ab19      	add	r3, sp, #100	; 0x64
  404bd0:	9201      	str	r2, [sp, #4]
  404bd2:	9300      	str	r3, [sp, #0]
  404bd4:	4652      	mov	r2, sl
  404bd6:	465b      	mov	r3, fp
  404bd8:	4620      	mov	r0, r4
  404bda:	f001 fd75 	bl	4066c8 <__d2b>
  404bde:	0d2b      	lsrs	r3, r5, #20
  404be0:	4681      	mov	r9, r0
  404be2:	d071      	beq.n	404cc8 <_dtoa_r+0x1a0>
  404be4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404be8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404bec:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404bee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404bf2:	4650      	mov	r0, sl
  404bf4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404bf8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404bfc:	2200      	movs	r2, #0
  404bfe:	4b78      	ldr	r3, [pc, #480]	; (404de0 <_dtoa_r+0x2b8>)
  404c00:	f002 fac4 	bl	40718c <__aeabi_dsub>
  404c04:	a36c      	add	r3, pc, #432	; (adr r3, 404db8 <_dtoa_r+0x290>)
  404c06:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c0a:	f002 fc73 	bl	4074f4 <__aeabi_dmul>
  404c0e:	a36c      	add	r3, pc, #432	; (adr r3, 404dc0 <_dtoa_r+0x298>)
  404c10:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c14:	f002 fabc 	bl	407190 <__adddf3>
  404c18:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404c1c:	4630      	mov	r0, r6
  404c1e:	f002 fc03 	bl	407428 <__aeabi_i2d>
  404c22:	a369      	add	r3, pc, #420	; (adr r3, 404dc8 <_dtoa_r+0x2a0>)
  404c24:	e9d3 2300 	ldrd	r2, r3, [r3]
  404c28:	f002 fc64 	bl	4074f4 <__aeabi_dmul>
  404c2c:	4602      	mov	r2, r0
  404c2e:	460b      	mov	r3, r1
  404c30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404c34:	f002 faac 	bl	407190 <__adddf3>
  404c38:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404c3c:	f002 ff0a 	bl	407a54 <__aeabi_d2iz>
  404c40:	2200      	movs	r2, #0
  404c42:	9002      	str	r0, [sp, #8]
  404c44:	2300      	movs	r3, #0
  404c46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404c4a:	f002 fec5 	bl	4079d8 <__aeabi_dcmplt>
  404c4e:	2800      	cmp	r0, #0
  404c50:	f040 8173 	bne.w	404f3a <_dtoa_r+0x412>
  404c54:	9d02      	ldr	r5, [sp, #8]
  404c56:	2d16      	cmp	r5, #22
  404c58:	f200 815d 	bhi.w	404f16 <_dtoa_r+0x3ee>
  404c5c:	4b61      	ldr	r3, [pc, #388]	; (404de4 <_dtoa_r+0x2bc>)
  404c5e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  404c62:	e9d3 0100 	ldrd	r0, r1, [r3]
  404c66:	4652      	mov	r2, sl
  404c68:	465b      	mov	r3, fp
  404c6a:	f002 fed3 	bl	407a14 <__aeabi_dcmpgt>
  404c6e:	2800      	cmp	r0, #0
  404c70:	f000 81c5 	beq.w	404ffe <_dtoa_r+0x4d6>
  404c74:	1e6b      	subs	r3, r5, #1
  404c76:	9302      	str	r3, [sp, #8]
  404c78:	2300      	movs	r3, #0
  404c7a:	930e      	str	r3, [sp, #56]	; 0x38
  404c7c:	1bbf      	subs	r7, r7, r6
  404c7e:	1e7b      	subs	r3, r7, #1
  404c80:	9306      	str	r3, [sp, #24]
  404c82:	f100 8154 	bmi.w	404f2e <_dtoa_r+0x406>
  404c86:	2300      	movs	r3, #0
  404c88:	9308      	str	r3, [sp, #32]
  404c8a:	9b02      	ldr	r3, [sp, #8]
  404c8c:	2b00      	cmp	r3, #0
  404c8e:	f2c0 8145 	blt.w	404f1c <_dtoa_r+0x3f4>
  404c92:	9a06      	ldr	r2, [sp, #24]
  404c94:	930d      	str	r3, [sp, #52]	; 0x34
  404c96:	4611      	mov	r1, r2
  404c98:	4419      	add	r1, r3
  404c9a:	2300      	movs	r3, #0
  404c9c:	9106      	str	r1, [sp, #24]
  404c9e:	930c      	str	r3, [sp, #48]	; 0x30
  404ca0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ca2:	2b09      	cmp	r3, #9
  404ca4:	d82a      	bhi.n	404cfc <_dtoa_r+0x1d4>
  404ca6:	2b05      	cmp	r3, #5
  404ca8:	f340 865b 	ble.w	405962 <_dtoa_r+0xe3a>
  404cac:	3b04      	subs	r3, #4
  404cae:	9324      	str	r3, [sp, #144]	; 0x90
  404cb0:	2500      	movs	r5, #0
  404cb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cb4:	3b02      	subs	r3, #2
  404cb6:	2b03      	cmp	r3, #3
  404cb8:	f200 8642 	bhi.w	405940 <_dtoa_r+0xe18>
  404cbc:	e8df f013 	tbh	[pc, r3, lsl #1]
  404cc0:	02c903d4 	.word	0x02c903d4
  404cc4:	046103df 	.word	0x046103df
  404cc8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404cca:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404ccc:	443e      	add	r6, r7
  404cce:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404cd2:	2b20      	cmp	r3, #32
  404cd4:	f340 818e 	ble.w	404ff4 <_dtoa_r+0x4cc>
  404cd8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404cdc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404ce0:	409d      	lsls	r5, r3
  404ce2:	fa2a f000 	lsr.w	r0, sl, r0
  404ce6:	4328      	orrs	r0, r5
  404ce8:	f002 fb8e 	bl	407408 <__aeabi_ui2d>
  404cec:	2301      	movs	r3, #1
  404cee:	3e01      	subs	r6, #1
  404cf0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404cf4:	9314      	str	r3, [sp, #80]	; 0x50
  404cf6:	e781      	b.n	404bfc <_dtoa_r+0xd4>
  404cf8:	483b      	ldr	r0, [pc, #236]	; (404de8 <_dtoa_r+0x2c0>)
  404cfa:	e743      	b.n	404b84 <_dtoa_r+0x5c>
  404cfc:	2100      	movs	r1, #0
  404cfe:	6461      	str	r1, [r4, #68]	; 0x44
  404d00:	4620      	mov	r0, r4
  404d02:	9125      	str	r1, [sp, #148]	; 0x94
  404d04:	f001 fa42 	bl	40618c <_Balloc>
  404d08:	f04f 33ff 	mov.w	r3, #4294967295
  404d0c:	930a      	str	r3, [sp, #40]	; 0x28
  404d0e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404d10:	930f      	str	r3, [sp, #60]	; 0x3c
  404d12:	2301      	movs	r3, #1
  404d14:	9004      	str	r0, [sp, #16]
  404d16:	6420      	str	r0, [r4, #64]	; 0x40
  404d18:	9224      	str	r2, [sp, #144]	; 0x90
  404d1a:	930b      	str	r3, [sp, #44]	; 0x2c
  404d1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404d1e:	2b00      	cmp	r3, #0
  404d20:	f2c0 80d9 	blt.w	404ed6 <_dtoa_r+0x3ae>
  404d24:	9a02      	ldr	r2, [sp, #8]
  404d26:	2a0e      	cmp	r2, #14
  404d28:	f300 80d5 	bgt.w	404ed6 <_dtoa_r+0x3ae>
  404d2c:	4b2d      	ldr	r3, [pc, #180]	; (404de4 <_dtoa_r+0x2bc>)
  404d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404d32:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d36:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404d3a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d3c:	2b00      	cmp	r3, #0
  404d3e:	f2c0 83ba 	blt.w	4054b6 <_dtoa_r+0x98e>
  404d42:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  404d46:	4650      	mov	r0, sl
  404d48:	462a      	mov	r2, r5
  404d4a:	4633      	mov	r3, r6
  404d4c:	4659      	mov	r1, fp
  404d4e:	f002 fcfb 	bl	407748 <__aeabi_ddiv>
  404d52:	f002 fe7f 	bl	407a54 <__aeabi_d2iz>
  404d56:	4680      	mov	r8, r0
  404d58:	f002 fb66 	bl	407428 <__aeabi_i2d>
  404d5c:	462a      	mov	r2, r5
  404d5e:	4633      	mov	r3, r6
  404d60:	f002 fbc8 	bl	4074f4 <__aeabi_dmul>
  404d64:	460b      	mov	r3, r1
  404d66:	4602      	mov	r2, r0
  404d68:	4659      	mov	r1, fp
  404d6a:	4650      	mov	r0, sl
  404d6c:	f002 fa0e 	bl	40718c <__aeabi_dsub>
  404d70:	9d04      	ldr	r5, [sp, #16]
  404d72:	f108 0330 	add.w	r3, r8, #48	; 0x30
  404d76:	702b      	strb	r3, [r5, #0]
  404d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d7a:	2b01      	cmp	r3, #1
  404d7c:	4606      	mov	r6, r0
  404d7e:	460f      	mov	r7, r1
  404d80:	f105 0501 	add.w	r5, r5, #1
  404d84:	d068      	beq.n	404e58 <_dtoa_r+0x330>
  404d86:	2200      	movs	r2, #0
  404d88:	4b18      	ldr	r3, [pc, #96]	; (404dec <_dtoa_r+0x2c4>)
  404d8a:	f002 fbb3 	bl	4074f4 <__aeabi_dmul>
  404d8e:	2200      	movs	r2, #0
  404d90:	2300      	movs	r3, #0
  404d92:	4606      	mov	r6, r0
  404d94:	460f      	mov	r7, r1
  404d96:	f002 fe15 	bl	4079c4 <__aeabi_dcmpeq>
  404d9a:	2800      	cmp	r0, #0
  404d9c:	f040 8088 	bne.w	404eb0 <_dtoa_r+0x388>
  404da0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  404da4:	f04f 0a00 	mov.w	sl, #0
  404da8:	f8df b040 	ldr.w	fp, [pc, #64]	; 404dec <_dtoa_r+0x2c4>
  404dac:	940c      	str	r4, [sp, #48]	; 0x30
  404dae:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404db2:	e028      	b.n	404e06 <_dtoa_r+0x2de>
  404db4:	f3af 8000 	nop.w
  404db8:	636f4361 	.word	0x636f4361
  404dbc:	3fd287a7 	.word	0x3fd287a7
  404dc0:	8b60c8b3 	.word	0x8b60c8b3
  404dc4:	3fc68a28 	.word	0x3fc68a28
  404dc8:	509f79fb 	.word	0x509f79fb
  404dcc:	3fd34413 	.word	0x3fd34413
  404dd0:	7ff00000 	.word	0x7ff00000
  404dd4:	00407cb1 	.word	0x00407cb1
  404dd8:	00407cd4 	.word	0x00407cd4
  404ddc:	00407ce0 	.word	0x00407ce0
  404de0:	3ff80000 	.word	0x3ff80000
  404de4:	00407d10 	.word	0x00407d10
  404de8:	00407cb0 	.word	0x00407cb0
  404dec:	40240000 	.word	0x40240000
  404df0:	f002 fb80 	bl	4074f4 <__aeabi_dmul>
  404df4:	2200      	movs	r2, #0
  404df6:	2300      	movs	r3, #0
  404df8:	4606      	mov	r6, r0
  404dfa:	460f      	mov	r7, r1
  404dfc:	f002 fde2 	bl	4079c4 <__aeabi_dcmpeq>
  404e00:	2800      	cmp	r0, #0
  404e02:	f040 83c1 	bne.w	405588 <_dtoa_r+0xa60>
  404e06:	4642      	mov	r2, r8
  404e08:	464b      	mov	r3, r9
  404e0a:	4630      	mov	r0, r6
  404e0c:	4639      	mov	r1, r7
  404e0e:	f002 fc9b 	bl	407748 <__aeabi_ddiv>
  404e12:	f002 fe1f 	bl	407a54 <__aeabi_d2iz>
  404e16:	4604      	mov	r4, r0
  404e18:	f002 fb06 	bl	407428 <__aeabi_i2d>
  404e1c:	4642      	mov	r2, r8
  404e1e:	464b      	mov	r3, r9
  404e20:	f002 fb68 	bl	4074f4 <__aeabi_dmul>
  404e24:	4602      	mov	r2, r0
  404e26:	460b      	mov	r3, r1
  404e28:	4630      	mov	r0, r6
  404e2a:	4639      	mov	r1, r7
  404e2c:	f002 f9ae 	bl	40718c <__aeabi_dsub>
  404e30:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  404e34:	9e04      	ldr	r6, [sp, #16]
  404e36:	f805 eb01 	strb.w	lr, [r5], #1
  404e3a:	eba5 0e06 	sub.w	lr, r5, r6
  404e3e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404e40:	45b6      	cmp	lr, r6
  404e42:	e9cd 0106 	strd	r0, r1, [sp, #24]
  404e46:	4652      	mov	r2, sl
  404e48:	465b      	mov	r3, fp
  404e4a:	d1d1      	bne.n	404df0 <_dtoa_r+0x2c8>
  404e4c:	46a0      	mov	r8, r4
  404e4e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404e52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404e54:	4606      	mov	r6, r0
  404e56:	460f      	mov	r7, r1
  404e58:	4632      	mov	r2, r6
  404e5a:	463b      	mov	r3, r7
  404e5c:	4630      	mov	r0, r6
  404e5e:	4639      	mov	r1, r7
  404e60:	f002 f996 	bl	407190 <__adddf3>
  404e64:	4606      	mov	r6, r0
  404e66:	460f      	mov	r7, r1
  404e68:	4602      	mov	r2, r0
  404e6a:	460b      	mov	r3, r1
  404e6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404e70:	f002 fdb2 	bl	4079d8 <__aeabi_dcmplt>
  404e74:	b948      	cbnz	r0, 404e8a <_dtoa_r+0x362>
  404e76:	4632      	mov	r2, r6
  404e78:	463b      	mov	r3, r7
  404e7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404e7e:	f002 fda1 	bl	4079c4 <__aeabi_dcmpeq>
  404e82:	b1a8      	cbz	r0, 404eb0 <_dtoa_r+0x388>
  404e84:	f018 0f01 	tst.w	r8, #1
  404e88:	d012      	beq.n	404eb0 <_dtoa_r+0x388>
  404e8a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404e8e:	9a04      	ldr	r2, [sp, #16]
  404e90:	1e6b      	subs	r3, r5, #1
  404e92:	e004      	b.n	404e9e <_dtoa_r+0x376>
  404e94:	429a      	cmp	r2, r3
  404e96:	f000 8401 	beq.w	40569c <_dtoa_r+0xb74>
  404e9a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404e9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404ea2:	f103 0501 	add.w	r5, r3, #1
  404ea6:	d0f5      	beq.n	404e94 <_dtoa_r+0x36c>
  404ea8:	f108 0801 	add.w	r8, r8, #1
  404eac:	f883 8000 	strb.w	r8, [r3]
  404eb0:	4649      	mov	r1, r9
  404eb2:	4620      	mov	r0, r4
  404eb4:	f001 f990 	bl	4061d8 <_Bfree>
  404eb8:	2200      	movs	r2, #0
  404eba:	9b02      	ldr	r3, [sp, #8]
  404ebc:	702a      	strb	r2, [r5, #0]
  404ebe:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404ec0:	3301      	adds	r3, #1
  404ec2:	6013      	str	r3, [r2, #0]
  404ec4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404ec6:	2b00      	cmp	r3, #0
  404ec8:	f000 839e 	beq.w	405608 <_dtoa_r+0xae0>
  404ecc:	9804      	ldr	r0, [sp, #16]
  404ece:	601d      	str	r5, [r3, #0]
  404ed0:	b01b      	add	sp, #108	; 0x6c
  404ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ed6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404ed8:	2a00      	cmp	r2, #0
  404eda:	d03e      	beq.n	404f5a <_dtoa_r+0x432>
  404edc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404ede:	2a01      	cmp	r2, #1
  404ee0:	f340 8311 	ble.w	405506 <_dtoa_r+0x9de>
  404ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ee6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404ee8:	1e5f      	subs	r7, r3, #1
  404eea:	42ba      	cmp	r2, r7
  404eec:	f2c0 838f 	blt.w	40560e <_dtoa_r+0xae6>
  404ef0:	1bd7      	subs	r7, r2, r7
  404ef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ef4:	2b00      	cmp	r3, #0
  404ef6:	f2c0 848b 	blt.w	405810 <_dtoa_r+0xce8>
  404efa:	9d08      	ldr	r5, [sp, #32]
  404efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404efe:	9a08      	ldr	r2, [sp, #32]
  404f00:	441a      	add	r2, r3
  404f02:	9208      	str	r2, [sp, #32]
  404f04:	9a06      	ldr	r2, [sp, #24]
  404f06:	2101      	movs	r1, #1
  404f08:	441a      	add	r2, r3
  404f0a:	4620      	mov	r0, r4
  404f0c:	9206      	str	r2, [sp, #24]
  404f0e:	f001 f9fd 	bl	40630c <__i2b>
  404f12:	4606      	mov	r6, r0
  404f14:	e024      	b.n	404f60 <_dtoa_r+0x438>
  404f16:	2301      	movs	r3, #1
  404f18:	930e      	str	r3, [sp, #56]	; 0x38
  404f1a:	e6af      	b.n	404c7c <_dtoa_r+0x154>
  404f1c:	9a08      	ldr	r2, [sp, #32]
  404f1e:	9b02      	ldr	r3, [sp, #8]
  404f20:	1ad2      	subs	r2, r2, r3
  404f22:	425b      	negs	r3, r3
  404f24:	930c      	str	r3, [sp, #48]	; 0x30
  404f26:	2300      	movs	r3, #0
  404f28:	9208      	str	r2, [sp, #32]
  404f2a:	930d      	str	r3, [sp, #52]	; 0x34
  404f2c:	e6b8      	b.n	404ca0 <_dtoa_r+0x178>
  404f2e:	f1c7 0301 	rsb	r3, r7, #1
  404f32:	9308      	str	r3, [sp, #32]
  404f34:	2300      	movs	r3, #0
  404f36:	9306      	str	r3, [sp, #24]
  404f38:	e6a7      	b.n	404c8a <_dtoa_r+0x162>
  404f3a:	9d02      	ldr	r5, [sp, #8]
  404f3c:	4628      	mov	r0, r5
  404f3e:	f002 fa73 	bl	407428 <__aeabi_i2d>
  404f42:	4602      	mov	r2, r0
  404f44:	460b      	mov	r3, r1
  404f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404f4a:	f002 fd3b 	bl	4079c4 <__aeabi_dcmpeq>
  404f4e:	2800      	cmp	r0, #0
  404f50:	f47f ae80 	bne.w	404c54 <_dtoa_r+0x12c>
  404f54:	1e6b      	subs	r3, r5, #1
  404f56:	9302      	str	r3, [sp, #8]
  404f58:	e67c      	b.n	404c54 <_dtoa_r+0x12c>
  404f5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404f5c:	9d08      	ldr	r5, [sp, #32]
  404f5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404f60:	2d00      	cmp	r5, #0
  404f62:	dd0c      	ble.n	404f7e <_dtoa_r+0x456>
  404f64:	9906      	ldr	r1, [sp, #24]
  404f66:	2900      	cmp	r1, #0
  404f68:	460b      	mov	r3, r1
  404f6a:	dd08      	ble.n	404f7e <_dtoa_r+0x456>
  404f6c:	42a9      	cmp	r1, r5
  404f6e:	9a08      	ldr	r2, [sp, #32]
  404f70:	bfa8      	it	ge
  404f72:	462b      	movge	r3, r5
  404f74:	1ad2      	subs	r2, r2, r3
  404f76:	1aed      	subs	r5, r5, r3
  404f78:	1acb      	subs	r3, r1, r3
  404f7a:	9208      	str	r2, [sp, #32]
  404f7c:	9306      	str	r3, [sp, #24]
  404f7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404f80:	b1d3      	cbz	r3, 404fb8 <_dtoa_r+0x490>
  404f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404f84:	2b00      	cmp	r3, #0
  404f86:	f000 82b7 	beq.w	4054f8 <_dtoa_r+0x9d0>
  404f8a:	2f00      	cmp	r7, #0
  404f8c:	dd10      	ble.n	404fb0 <_dtoa_r+0x488>
  404f8e:	4631      	mov	r1, r6
  404f90:	463a      	mov	r2, r7
  404f92:	4620      	mov	r0, r4
  404f94:	f001 fa56 	bl	406444 <__pow5mult>
  404f98:	464a      	mov	r2, r9
  404f9a:	4601      	mov	r1, r0
  404f9c:	4606      	mov	r6, r0
  404f9e:	4620      	mov	r0, r4
  404fa0:	f001 f9be 	bl	406320 <__multiply>
  404fa4:	4649      	mov	r1, r9
  404fa6:	4680      	mov	r8, r0
  404fa8:	4620      	mov	r0, r4
  404faa:	f001 f915 	bl	4061d8 <_Bfree>
  404fae:	46c1      	mov	r9, r8
  404fb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404fb2:	1bda      	subs	r2, r3, r7
  404fb4:	f040 82a1 	bne.w	4054fa <_dtoa_r+0x9d2>
  404fb8:	2101      	movs	r1, #1
  404fba:	4620      	mov	r0, r4
  404fbc:	f001 f9a6 	bl	40630c <__i2b>
  404fc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404fc2:	2b00      	cmp	r3, #0
  404fc4:	4680      	mov	r8, r0
  404fc6:	dd1c      	ble.n	405002 <_dtoa_r+0x4da>
  404fc8:	4601      	mov	r1, r0
  404fca:	461a      	mov	r2, r3
  404fcc:	4620      	mov	r0, r4
  404fce:	f001 fa39 	bl	406444 <__pow5mult>
  404fd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fd4:	2b01      	cmp	r3, #1
  404fd6:	4680      	mov	r8, r0
  404fd8:	f340 8254 	ble.w	405484 <_dtoa_r+0x95c>
  404fdc:	2300      	movs	r3, #0
  404fde:	930c      	str	r3, [sp, #48]	; 0x30
  404fe0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404fe4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404fe8:	6918      	ldr	r0, [r3, #16]
  404fea:	f001 f93f 	bl	40626c <__hi0bits>
  404fee:	f1c0 0020 	rsb	r0, r0, #32
  404ff2:	e010      	b.n	405016 <_dtoa_r+0x4ee>
  404ff4:	f1c3 0520 	rsb	r5, r3, #32
  404ff8:	fa0a f005 	lsl.w	r0, sl, r5
  404ffc:	e674      	b.n	404ce8 <_dtoa_r+0x1c0>
  404ffe:	900e      	str	r0, [sp, #56]	; 0x38
  405000:	e63c      	b.n	404c7c <_dtoa_r+0x154>
  405002:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405004:	2b01      	cmp	r3, #1
  405006:	f340 8287 	ble.w	405518 <_dtoa_r+0x9f0>
  40500a:	2300      	movs	r3, #0
  40500c:	930c      	str	r3, [sp, #48]	; 0x30
  40500e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405010:	2001      	movs	r0, #1
  405012:	2b00      	cmp	r3, #0
  405014:	d1e4      	bne.n	404fe0 <_dtoa_r+0x4b8>
  405016:	9a06      	ldr	r2, [sp, #24]
  405018:	4410      	add	r0, r2
  40501a:	f010 001f 	ands.w	r0, r0, #31
  40501e:	f000 80a1 	beq.w	405164 <_dtoa_r+0x63c>
  405022:	f1c0 0320 	rsb	r3, r0, #32
  405026:	2b04      	cmp	r3, #4
  405028:	f340 849e 	ble.w	405968 <_dtoa_r+0xe40>
  40502c:	9b08      	ldr	r3, [sp, #32]
  40502e:	f1c0 001c 	rsb	r0, r0, #28
  405032:	4403      	add	r3, r0
  405034:	9308      	str	r3, [sp, #32]
  405036:	4613      	mov	r3, r2
  405038:	4403      	add	r3, r0
  40503a:	4405      	add	r5, r0
  40503c:	9306      	str	r3, [sp, #24]
  40503e:	9b08      	ldr	r3, [sp, #32]
  405040:	2b00      	cmp	r3, #0
  405042:	dd05      	ble.n	405050 <_dtoa_r+0x528>
  405044:	4649      	mov	r1, r9
  405046:	461a      	mov	r2, r3
  405048:	4620      	mov	r0, r4
  40504a:	f001 fa4b 	bl	4064e4 <__lshift>
  40504e:	4681      	mov	r9, r0
  405050:	9b06      	ldr	r3, [sp, #24]
  405052:	2b00      	cmp	r3, #0
  405054:	dd05      	ble.n	405062 <_dtoa_r+0x53a>
  405056:	4641      	mov	r1, r8
  405058:	461a      	mov	r2, r3
  40505a:	4620      	mov	r0, r4
  40505c:	f001 fa42 	bl	4064e4 <__lshift>
  405060:	4680      	mov	r8, r0
  405062:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405064:	2b00      	cmp	r3, #0
  405066:	f040 8086 	bne.w	405176 <_dtoa_r+0x64e>
  40506a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40506c:	2b00      	cmp	r3, #0
  40506e:	f340 8266 	ble.w	40553e <_dtoa_r+0xa16>
  405072:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405074:	2b00      	cmp	r3, #0
  405076:	f000 8098 	beq.w	4051aa <_dtoa_r+0x682>
  40507a:	2d00      	cmp	r5, #0
  40507c:	dd05      	ble.n	40508a <_dtoa_r+0x562>
  40507e:	4631      	mov	r1, r6
  405080:	462a      	mov	r2, r5
  405082:	4620      	mov	r0, r4
  405084:	f001 fa2e 	bl	4064e4 <__lshift>
  405088:	4606      	mov	r6, r0
  40508a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40508c:	2b00      	cmp	r3, #0
  40508e:	f040 8337 	bne.w	405700 <_dtoa_r+0xbd8>
  405092:	9606      	str	r6, [sp, #24]
  405094:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405096:	9a04      	ldr	r2, [sp, #16]
  405098:	f8dd b018 	ldr.w	fp, [sp, #24]
  40509c:	3b01      	subs	r3, #1
  40509e:	18d3      	adds	r3, r2, r3
  4050a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4050a2:	f00a 0301 	and.w	r3, sl, #1
  4050a6:	930c      	str	r3, [sp, #48]	; 0x30
  4050a8:	4617      	mov	r7, r2
  4050aa:	46c2      	mov	sl, r8
  4050ac:	4651      	mov	r1, sl
  4050ae:	4648      	mov	r0, r9
  4050b0:	f7ff fca4 	bl	4049fc <quorem>
  4050b4:	4631      	mov	r1, r6
  4050b6:	4605      	mov	r5, r0
  4050b8:	4648      	mov	r0, r9
  4050ba:	f001 fa65 	bl	406588 <__mcmp>
  4050be:	465a      	mov	r2, fp
  4050c0:	900a      	str	r0, [sp, #40]	; 0x28
  4050c2:	4651      	mov	r1, sl
  4050c4:	4620      	mov	r0, r4
  4050c6:	f001 fa7b 	bl	4065c0 <__mdiff>
  4050ca:	68c2      	ldr	r2, [r0, #12]
  4050cc:	4680      	mov	r8, r0
  4050ce:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4050d2:	2a00      	cmp	r2, #0
  4050d4:	f040 822b 	bne.w	40552e <_dtoa_r+0xa06>
  4050d8:	4601      	mov	r1, r0
  4050da:	4648      	mov	r0, r9
  4050dc:	9308      	str	r3, [sp, #32]
  4050de:	f001 fa53 	bl	406588 <__mcmp>
  4050e2:	4641      	mov	r1, r8
  4050e4:	9006      	str	r0, [sp, #24]
  4050e6:	4620      	mov	r0, r4
  4050e8:	f001 f876 	bl	4061d8 <_Bfree>
  4050ec:	9a06      	ldr	r2, [sp, #24]
  4050ee:	9b08      	ldr	r3, [sp, #32]
  4050f0:	b932      	cbnz	r2, 405100 <_dtoa_r+0x5d8>
  4050f2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4050f4:	b921      	cbnz	r1, 405100 <_dtoa_r+0x5d8>
  4050f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4050f8:	2a00      	cmp	r2, #0
  4050fa:	f000 83ef 	beq.w	4058dc <_dtoa_r+0xdb4>
  4050fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405100:	990a      	ldr	r1, [sp, #40]	; 0x28
  405102:	2900      	cmp	r1, #0
  405104:	f2c0 829f 	blt.w	405646 <_dtoa_r+0xb1e>
  405108:	d105      	bne.n	405116 <_dtoa_r+0x5ee>
  40510a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40510c:	b919      	cbnz	r1, 405116 <_dtoa_r+0x5ee>
  40510e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405110:	2900      	cmp	r1, #0
  405112:	f000 8298 	beq.w	405646 <_dtoa_r+0xb1e>
  405116:	2a00      	cmp	r2, #0
  405118:	f300 8306 	bgt.w	405728 <_dtoa_r+0xc00>
  40511c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40511e:	703b      	strb	r3, [r7, #0]
  405120:	f107 0801 	add.w	r8, r7, #1
  405124:	4297      	cmp	r7, r2
  405126:	4645      	mov	r5, r8
  405128:	f000 830c 	beq.w	405744 <_dtoa_r+0xc1c>
  40512c:	4649      	mov	r1, r9
  40512e:	2300      	movs	r3, #0
  405130:	220a      	movs	r2, #10
  405132:	4620      	mov	r0, r4
  405134:	f001 f85a 	bl	4061ec <__multadd>
  405138:	455e      	cmp	r6, fp
  40513a:	4681      	mov	r9, r0
  40513c:	4631      	mov	r1, r6
  40513e:	f04f 0300 	mov.w	r3, #0
  405142:	f04f 020a 	mov.w	r2, #10
  405146:	4620      	mov	r0, r4
  405148:	f000 81eb 	beq.w	405522 <_dtoa_r+0x9fa>
  40514c:	f001 f84e 	bl	4061ec <__multadd>
  405150:	4659      	mov	r1, fp
  405152:	4606      	mov	r6, r0
  405154:	2300      	movs	r3, #0
  405156:	220a      	movs	r2, #10
  405158:	4620      	mov	r0, r4
  40515a:	f001 f847 	bl	4061ec <__multadd>
  40515e:	4647      	mov	r7, r8
  405160:	4683      	mov	fp, r0
  405162:	e7a3      	b.n	4050ac <_dtoa_r+0x584>
  405164:	201c      	movs	r0, #28
  405166:	9b08      	ldr	r3, [sp, #32]
  405168:	4403      	add	r3, r0
  40516a:	9308      	str	r3, [sp, #32]
  40516c:	9b06      	ldr	r3, [sp, #24]
  40516e:	4403      	add	r3, r0
  405170:	4405      	add	r5, r0
  405172:	9306      	str	r3, [sp, #24]
  405174:	e763      	b.n	40503e <_dtoa_r+0x516>
  405176:	4641      	mov	r1, r8
  405178:	4648      	mov	r0, r9
  40517a:	f001 fa05 	bl	406588 <__mcmp>
  40517e:	2800      	cmp	r0, #0
  405180:	f6bf af73 	bge.w	40506a <_dtoa_r+0x542>
  405184:	9f02      	ldr	r7, [sp, #8]
  405186:	4649      	mov	r1, r9
  405188:	2300      	movs	r3, #0
  40518a:	220a      	movs	r2, #10
  40518c:	4620      	mov	r0, r4
  40518e:	3f01      	subs	r7, #1
  405190:	9702      	str	r7, [sp, #8]
  405192:	f001 f82b 	bl	4061ec <__multadd>
  405196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405198:	4681      	mov	r9, r0
  40519a:	2b00      	cmp	r3, #0
  40519c:	f040 83b6 	bne.w	40590c <_dtoa_r+0xde4>
  4051a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4051a2:	2b00      	cmp	r3, #0
  4051a4:	f340 83bf 	ble.w	405926 <_dtoa_r+0xdfe>
  4051a8:	930a      	str	r3, [sp, #40]	; 0x28
  4051aa:	f8dd b010 	ldr.w	fp, [sp, #16]
  4051ae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4051b0:	465d      	mov	r5, fp
  4051b2:	e002      	b.n	4051ba <_dtoa_r+0x692>
  4051b4:	f001 f81a 	bl	4061ec <__multadd>
  4051b8:	4681      	mov	r9, r0
  4051ba:	4641      	mov	r1, r8
  4051bc:	4648      	mov	r0, r9
  4051be:	f7ff fc1d 	bl	4049fc <quorem>
  4051c2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4051c6:	f805 ab01 	strb.w	sl, [r5], #1
  4051ca:	eba5 030b 	sub.w	r3, r5, fp
  4051ce:	42bb      	cmp	r3, r7
  4051d0:	f04f 020a 	mov.w	r2, #10
  4051d4:	f04f 0300 	mov.w	r3, #0
  4051d8:	4649      	mov	r1, r9
  4051da:	4620      	mov	r0, r4
  4051dc:	dbea      	blt.n	4051b4 <_dtoa_r+0x68c>
  4051de:	9b04      	ldr	r3, [sp, #16]
  4051e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051e2:	2a01      	cmp	r2, #1
  4051e4:	bfac      	ite	ge
  4051e6:	189b      	addge	r3, r3, r2
  4051e8:	3301      	addlt	r3, #1
  4051ea:	461d      	mov	r5, r3
  4051ec:	f04f 0b00 	mov.w	fp, #0
  4051f0:	4649      	mov	r1, r9
  4051f2:	2201      	movs	r2, #1
  4051f4:	4620      	mov	r0, r4
  4051f6:	f001 f975 	bl	4064e4 <__lshift>
  4051fa:	4641      	mov	r1, r8
  4051fc:	4681      	mov	r9, r0
  4051fe:	f001 f9c3 	bl	406588 <__mcmp>
  405202:	2800      	cmp	r0, #0
  405204:	f340 823d 	ble.w	405682 <_dtoa_r+0xb5a>
  405208:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40520c:	9904      	ldr	r1, [sp, #16]
  40520e:	1e6b      	subs	r3, r5, #1
  405210:	e004      	b.n	40521c <_dtoa_r+0x6f4>
  405212:	428b      	cmp	r3, r1
  405214:	f000 81ae 	beq.w	405574 <_dtoa_r+0xa4c>
  405218:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40521c:	2a39      	cmp	r2, #57	; 0x39
  40521e:	f103 0501 	add.w	r5, r3, #1
  405222:	d0f6      	beq.n	405212 <_dtoa_r+0x6ea>
  405224:	3201      	adds	r2, #1
  405226:	701a      	strb	r2, [r3, #0]
  405228:	4641      	mov	r1, r8
  40522a:	4620      	mov	r0, r4
  40522c:	f000 ffd4 	bl	4061d8 <_Bfree>
  405230:	2e00      	cmp	r6, #0
  405232:	f43f ae3d 	beq.w	404eb0 <_dtoa_r+0x388>
  405236:	f1bb 0f00 	cmp.w	fp, #0
  40523a:	d005      	beq.n	405248 <_dtoa_r+0x720>
  40523c:	45b3      	cmp	fp, r6
  40523e:	d003      	beq.n	405248 <_dtoa_r+0x720>
  405240:	4659      	mov	r1, fp
  405242:	4620      	mov	r0, r4
  405244:	f000 ffc8 	bl	4061d8 <_Bfree>
  405248:	4631      	mov	r1, r6
  40524a:	4620      	mov	r0, r4
  40524c:	f000 ffc4 	bl	4061d8 <_Bfree>
  405250:	e62e      	b.n	404eb0 <_dtoa_r+0x388>
  405252:	2300      	movs	r3, #0
  405254:	930b      	str	r3, [sp, #44]	; 0x2c
  405256:	9b02      	ldr	r3, [sp, #8]
  405258:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40525a:	4413      	add	r3, r2
  40525c:	930f      	str	r3, [sp, #60]	; 0x3c
  40525e:	3301      	adds	r3, #1
  405260:	2b01      	cmp	r3, #1
  405262:	461f      	mov	r7, r3
  405264:	461e      	mov	r6, r3
  405266:	930a      	str	r3, [sp, #40]	; 0x28
  405268:	bfb8      	it	lt
  40526a:	2701      	movlt	r7, #1
  40526c:	2100      	movs	r1, #0
  40526e:	2f17      	cmp	r7, #23
  405270:	6461      	str	r1, [r4, #68]	; 0x44
  405272:	d90a      	bls.n	40528a <_dtoa_r+0x762>
  405274:	2201      	movs	r2, #1
  405276:	2304      	movs	r3, #4
  405278:	005b      	lsls	r3, r3, #1
  40527a:	f103 0014 	add.w	r0, r3, #20
  40527e:	4287      	cmp	r7, r0
  405280:	4611      	mov	r1, r2
  405282:	f102 0201 	add.w	r2, r2, #1
  405286:	d2f7      	bcs.n	405278 <_dtoa_r+0x750>
  405288:	6461      	str	r1, [r4, #68]	; 0x44
  40528a:	4620      	mov	r0, r4
  40528c:	f000 ff7e 	bl	40618c <_Balloc>
  405290:	2e0e      	cmp	r6, #14
  405292:	9004      	str	r0, [sp, #16]
  405294:	6420      	str	r0, [r4, #64]	; 0x40
  405296:	f63f ad41 	bhi.w	404d1c <_dtoa_r+0x1f4>
  40529a:	2d00      	cmp	r5, #0
  40529c:	f43f ad3e 	beq.w	404d1c <_dtoa_r+0x1f4>
  4052a0:	9902      	ldr	r1, [sp, #8]
  4052a2:	2900      	cmp	r1, #0
  4052a4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4052a8:	f340 8202 	ble.w	4056b0 <_dtoa_r+0xb88>
  4052ac:	4bb8      	ldr	r3, [pc, #736]	; (405590 <_dtoa_r+0xa68>)
  4052ae:	f001 020f 	and.w	r2, r1, #15
  4052b2:	110d      	asrs	r5, r1, #4
  4052b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4052b8:	06e9      	lsls	r1, r5, #27
  4052ba:	e9d3 6700 	ldrd	r6, r7, [r3]
  4052be:	f140 81ae 	bpl.w	40561e <_dtoa_r+0xaf6>
  4052c2:	4bb4      	ldr	r3, [pc, #720]	; (405594 <_dtoa_r+0xa6c>)
  4052c4:	4650      	mov	r0, sl
  4052c6:	4659      	mov	r1, fp
  4052c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4052cc:	f002 fa3c 	bl	407748 <__aeabi_ddiv>
  4052d0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4052d4:	f005 050f 	and.w	r5, r5, #15
  4052d8:	f04f 0a03 	mov.w	sl, #3
  4052dc:	b18d      	cbz	r5, 405302 <_dtoa_r+0x7da>
  4052de:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405594 <_dtoa_r+0xa6c>
  4052e2:	07ea      	lsls	r2, r5, #31
  4052e4:	d509      	bpl.n	4052fa <_dtoa_r+0x7d2>
  4052e6:	4630      	mov	r0, r6
  4052e8:	4639      	mov	r1, r7
  4052ea:	e9d8 2300 	ldrd	r2, r3, [r8]
  4052ee:	f002 f901 	bl	4074f4 <__aeabi_dmul>
  4052f2:	f10a 0a01 	add.w	sl, sl, #1
  4052f6:	4606      	mov	r6, r0
  4052f8:	460f      	mov	r7, r1
  4052fa:	106d      	asrs	r5, r5, #1
  4052fc:	f108 0808 	add.w	r8, r8, #8
  405300:	d1ef      	bne.n	4052e2 <_dtoa_r+0x7ba>
  405302:	463b      	mov	r3, r7
  405304:	4632      	mov	r2, r6
  405306:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40530a:	f002 fa1d 	bl	407748 <__aeabi_ddiv>
  40530e:	4607      	mov	r7, r0
  405310:	4688      	mov	r8, r1
  405312:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405314:	b143      	cbz	r3, 405328 <_dtoa_r+0x800>
  405316:	2200      	movs	r2, #0
  405318:	4b9f      	ldr	r3, [pc, #636]	; (405598 <_dtoa_r+0xa70>)
  40531a:	4638      	mov	r0, r7
  40531c:	4641      	mov	r1, r8
  40531e:	f002 fb5b 	bl	4079d8 <__aeabi_dcmplt>
  405322:	2800      	cmp	r0, #0
  405324:	f040 8286 	bne.w	405834 <_dtoa_r+0xd0c>
  405328:	4650      	mov	r0, sl
  40532a:	f002 f87d 	bl	407428 <__aeabi_i2d>
  40532e:	463a      	mov	r2, r7
  405330:	4643      	mov	r3, r8
  405332:	f002 f8df 	bl	4074f4 <__aeabi_dmul>
  405336:	4b99      	ldr	r3, [pc, #612]	; (40559c <_dtoa_r+0xa74>)
  405338:	2200      	movs	r2, #0
  40533a:	f001 ff29 	bl	407190 <__adddf3>
  40533e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405340:	4605      	mov	r5, r0
  405342:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405346:	2b00      	cmp	r3, #0
  405348:	f000 813e 	beq.w	4055c8 <_dtoa_r+0xaa0>
  40534c:	9b02      	ldr	r3, [sp, #8]
  40534e:	9315      	str	r3, [sp, #84]	; 0x54
  405350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405352:	9312      	str	r3, [sp, #72]	; 0x48
  405354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405356:	2b00      	cmp	r3, #0
  405358:	f000 81fa 	beq.w	405750 <_dtoa_r+0xc28>
  40535c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40535e:	4b8c      	ldr	r3, [pc, #560]	; (405590 <_dtoa_r+0xa68>)
  405360:	498f      	ldr	r1, [pc, #572]	; (4055a0 <_dtoa_r+0xa78>)
  405362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405366:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40536a:	2000      	movs	r0, #0
  40536c:	f002 f9ec 	bl	407748 <__aeabi_ddiv>
  405370:	462a      	mov	r2, r5
  405372:	4633      	mov	r3, r6
  405374:	f001 ff0a 	bl	40718c <__aeabi_dsub>
  405378:	4682      	mov	sl, r0
  40537a:	468b      	mov	fp, r1
  40537c:	4638      	mov	r0, r7
  40537e:	4641      	mov	r1, r8
  405380:	f002 fb68 	bl	407a54 <__aeabi_d2iz>
  405384:	4605      	mov	r5, r0
  405386:	f002 f84f 	bl	407428 <__aeabi_i2d>
  40538a:	4602      	mov	r2, r0
  40538c:	460b      	mov	r3, r1
  40538e:	4638      	mov	r0, r7
  405390:	4641      	mov	r1, r8
  405392:	f001 fefb 	bl	40718c <__aeabi_dsub>
  405396:	3530      	adds	r5, #48	; 0x30
  405398:	fa5f f885 	uxtb.w	r8, r5
  40539c:	9d04      	ldr	r5, [sp, #16]
  40539e:	4606      	mov	r6, r0
  4053a0:	460f      	mov	r7, r1
  4053a2:	f885 8000 	strb.w	r8, [r5]
  4053a6:	4602      	mov	r2, r0
  4053a8:	460b      	mov	r3, r1
  4053aa:	4650      	mov	r0, sl
  4053ac:	4659      	mov	r1, fp
  4053ae:	3501      	adds	r5, #1
  4053b0:	f002 fb30 	bl	407a14 <__aeabi_dcmpgt>
  4053b4:	2800      	cmp	r0, #0
  4053b6:	d154      	bne.n	405462 <_dtoa_r+0x93a>
  4053b8:	4632      	mov	r2, r6
  4053ba:	463b      	mov	r3, r7
  4053bc:	2000      	movs	r0, #0
  4053be:	4976      	ldr	r1, [pc, #472]	; (405598 <_dtoa_r+0xa70>)
  4053c0:	f001 fee4 	bl	40718c <__aeabi_dsub>
  4053c4:	4602      	mov	r2, r0
  4053c6:	460b      	mov	r3, r1
  4053c8:	4650      	mov	r0, sl
  4053ca:	4659      	mov	r1, fp
  4053cc:	f002 fb22 	bl	407a14 <__aeabi_dcmpgt>
  4053d0:	2800      	cmp	r0, #0
  4053d2:	f040 8270 	bne.w	4058b6 <_dtoa_r+0xd8e>
  4053d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4053d8:	2a01      	cmp	r2, #1
  4053da:	f000 8111 	beq.w	405600 <_dtoa_r+0xad8>
  4053de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4053e0:	9a04      	ldr	r2, [sp, #16]
  4053e2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4053e6:	4413      	add	r3, r2
  4053e8:	4699      	mov	r9, r3
  4053ea:	e00d      	b.n	405408 <_dtoa_r+0x8e0>
  4053ec:	2000      	movs	r0, #0
  4053ee:	496a      	ldr	r1, [pc, #424]	; (405598 <_dtoa_r+0xa70>)
  4053f0:	f001 fecc 	bl	40718c <__aeabi_dsub>
  4053f4:	4652      	mov	r2, sl
  4053f6:	465b      	mov	r3, fp
  4053f8:	f002 faee 	bl	4079d8 <__aeabi_dcmplt>
  4053fc:	2800      	cmp	r0, #0
  4053fe:	f040 8258 	bne.w	4058b2 <_dtoa_r+0xd8a>
  405402:	454d      	cmp	r5, r9
  405404:	f000 80fa 	beq.w	4055fc <_dtoa_r+0xad4>
  405408:	4650      	mov	r0, sl
  40540a:	4659      	mov	r1, fp
  40540c:	2200      	movs	r2, #0
  40540e:	4b65      	ldr	r3, [pc, #404]	; (4055a4 <_dtoa_r+0xa7c>)
  405410:	f002 f870 	bl	4074f4 <__aeabi_dmul>
  405414:	2200      	movs	r2, #0
  405416:	4b63      	ldr	r3, [pc, #396]	; (4055a4 <_dtoa_r+0xa7c>)
  405418:	4682      	mov	sl, r0
  40541a:	468b      	mov	fp, r1
  40541c:	4630      	mov	r0, r6
  40541e:	4639      	mov	r1, r7
  405420:	f002 f868 	bl	4074f4 <__aeabi_dmul>
  405424:	460f      	mov	r7, r1
  405426:	4606      	mov	r6, r0
  405428:	f002 fb14 	bl	407a54 <__aeabi_d2iz>
  40542c:	4680      	mov	r8, r0
  40542e:	f001 fffb 	bl	407428 <__aeabi_i2d>
  405432:	4602      	mov	r2, r0
  405434:	460b      	mov	r3, r1
  405436:	4630      	mov	r0, r6
  405438:	4639      	mov	r1, r7
  40543a:	f001 fea7 	bl	40718c <__aeabi_dsub>
  40543e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405442:	fa5f f888 	uxtb.w	r8, r8
  405446:	4652      	mov	r2, sl
  405448:	465b      	mov	r3, fp
  40544a:	f805 8b01 	strb.w	r8, [r5], #1
  40544e:	4606      	mov	r6, r0
  405450:	460f      	mov	r7, r1
  405452:	f002 fac1 	bl	4079d8 <__aeabi_dcmplt>
  405456:	4632      	mov	r2, r6
  405458:	463b      	mov	r3, r7
  40545a:	2800      	cmp	r0, #0
  40545c:	d0c6      	beq.n	4053ec <_dtoa_r+0x8c4>
  40545e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405462:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405464:	9302      	str	r3, [sp, #8]
  405466:	e523      	b.n	404eb0 <_dtoa_r+0x388>
  405468:	2300      	movs	r3, #0
  40546a:	930b      	str	r3, [sp, #44]	; 0x2c
  40546c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40546e:	2b00      	cmp	r3, #0
  405470:	f340 80dc 	ble.w	40562c <_dtoa_r+0xb04>
  405474:	461f      	mov	r7, r3
  405476:	461e      	mov	r6, r3
  405478:	930f      	str	r3, [sp, #60]	; 0x3c
  40547a:	930a      	str	r3, [sp, #40]	; 0x28
  40547c:	e6f6      	b.n	40526c <_dtoa_r+0x744>
  40547e:	2301      	movs	r3, #1
  405480:	930b      	str	r3, [sp, #44]	; 0x2c
  405482:	e7f3      	b.n	40546c <_dtoa_r+0x944>
  405484:	f1ba 0f00 	cmp.w	sl, #0
  405488:	f47f ada8 	bne.w	404fdc <_dtoa_r+0x4b4>
  40548c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405490:	2b00      	cmp	r3, #0
  405492:	f47f adba 	bne.w	40500a <_dtoa_r+0x4e2>
  405496:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40549a:	0d3f      	lsrs	r7, r7, #20
  40549c:	053f      	lsls	r7, r7, #20
  40549e:	2f00      	cmp	r7, #0
  4054a0:	f000 820d 	beq.w	4058be <_dtoa_r+0xd96>
  4054a4:	9b08      	ldr	r3, [sp, #32]
  4054a6:	3301      	adds	r3, #1
  4054a8:	9308      	str	r3, [sp, #32]
  4054aa:	9b06      	ldr	r3, [sp, #24]
  4054ac:	3301      	adds	r3, #1
  4054ae:	9306      	str	r3, [sp, #24]
  4054b0:	2301      	movs	r3, #1
  4054b2:	930c      	str	r3, [sp, #48]	; 0x30
  4054b4:	e5ab      	b.n	40500e <_dtoa_r+0x4e6>
  4054b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054b8:	2b00      	cmp	r3, #0
  4054ba:	f73f ac42 	bgt.w	404d42 <_dtoa_r+0x21a>
  4054be:	f040 8221 	bne.w	405904 <_dtoa_r+0xddc>
  4054c2:	2200      	movs	r2, #0
  4054c4:	4b38      	ldr	r3, [pc, #224]	; (4055a8 <_dtoa_r+0xa80>)
  4054c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4054ca:	f002 f813 	bl	4074f4 <__aeabi_dmul>
  4054ce:	4652      	mov	r2, sl
  4054d0:	465b      	mov	r3, fp
  4054d2:	f002 fa95 	bl	407a00 <__aeabi_dcmpge>
  4054d6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4054da:	4646      	mov	r6, r8
  4054dc:	2800      	cmp	r0, #0
  4054de:	d041      	beq.n	405564 <_dtoa_r+0xa3c>
  4054e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4054e2:	9d04      	ldr	r5, [sp, #16]
  4054e4:	43db      	mvns	r3, r3
  4054e6:	9302      	str	r3, [sp, #8]
  4054e8:	4641      	mov	r1, r8
  4054ea:	4620      	mov	r0, r4
  4054ec:	f000 fe74 	bl	4061d8 <_Bfree>
  4054f0:	2e00      	cmp	r6, #0
  4054f2:	f43f acdd 	beq.w	404eb0 <_dtoa_r+0x388>
  4054f6:	e6a7      	b.n	405248 <_dtoa_r+0x720>
  4054f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4054fa:	4649      	mov	r1, r9
  4054fc:	4620      	mov	r0, r4
  4054fe:	f000 ffa1 	bl	406444 <__pow5mult>
  405502:	4681      	mov	r9, r0
  405504:	e558      	b.n	404fb8 <_dtoa_r+0x490>
  405506:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405508:	2a00      	cmp	r2, #0
  40550a:	f000 8187 	beq.w	40581c <_dtoa_r+0xcf4>
  40550e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405512:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405514:	9d08      	ldr	r5, [sp, #32]
  405516:	e4f2      	b.n	404efe <_dtoa_r+0x3d6>
  405518:	f1ba 0f00 	cmp.w	sl, #0
  40551c:	f47f ad75 	bne.w	40500a <_dtoa_r+0x4e2>
  405520:	e7b4      	b.n	40548c <_dtoa_r+0x964>
  405522:	f000 fe63 	bl	4061ec <__multadd>
  405526:	4647      	mov	r7, r8
  405528:	4606      	mov	r6, r0
  40552a:	4683      	mov	fp, r0
  40552c:	e5be      	b.n	4050ac <_dtoa_r+0x584>
  40552e:	4601      	mov	r1, r0
  405530:	4620      	mov	r0, r4
  405532:	9306      	str	r3, [sp, #24]
  405534:	f000 fe50 	bl	4061d8 <_Bfree>
  405538:	2201      	movs	r2, #1
  40553a:	9b06      	ldr	r3, [sp, #24]
  40553c:	e5e0      	b.n	405100 <_dtoa_r+0x5d8>
  40553e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405540:	2b02      	cmp	r3, #2
  405542:	f77f ad96 	ble.w	405072 <_dtoa_r+0x54a>
  405546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405548:	2b00      	cmp	r3, #0
  40554a:	d1c9      	bne.n	4054e0 <_dtoa_r+0x9b8>
  40554c:	4641      	mov	r1, r8
  40554e:	2205      	movs	r2, #5
  405550:	4620      	mov	r0, r4
  405552:	f000 fe4b 	bl	4061ec <__multadd>
  405556:	4601      	mov	r1, r0
  405558:	4680      	mov	r8, r0
  40555a:	4648      	mov	r0, r9
  40555c:	f001 f814 	bl	406588 <__mcmp>
  405560:	2800      	cmp	r0, #0
  405562:	ddbd      	ble.n	4054e0 <_dtoa_r+0x9b8>
  405564:	9a02      	ldr	r2, [sp, #8]
  405566:	9904      	ldr	r1, [sp, #16]
  405568:	2331      	movs	r3, #49	; 0x31
  40556a:	3201      	adds	r2, #1
  40556c:	9202      	str	r2, [sp, #8]
  40556e:	700b      	strb	r3, [r1, #0]
  405570:	1c4d      	adds	r5, r1, #1
  405572:	e7b9      	b.n	4054e8 <_dtoa_r+0x9c0>
  405574:	9a02      	ldr	r2, [sp, #8]
  405576:	3201      	adds	r2, #1
  405578:	9202      	str	r2, [sp, #8]
  40557a:	9a04      	ldr	r2, [sp, #16]
  40557c:	2331      	movs	r3, #49	; 0x31
  40557e:	7013      	strb	r3, [r2, #0]
  405580:	e652      	b.n	405228 <_dtoa_r+0x700>
  405582:	2301      	movs	r3, #1
  405584:	930b      	str	r3, [sp, #44]	; 0x2c
  405586:	e666      	b.n	405256 <_dtoa_r+0x72e>
  405588:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40558c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40558e:	e48f      	b.n	404eb0 <_dtoa_r+0x388>
  405590:	00407d10 	.word	0x00407d10
  405594:	00407ce8 	.word	0x00407ce8
  405598:	3ff00000 	.word	0x3ff00000
  40559c:	401c0000 	.word	0x401c0000
  4055a0:	3fe00000 	.word	0x3fe00000
  4055a4:	40240000 	.word	0x40240000
  4055a8:	40140000 	.word	0x40140000
  4055ac:	4650      	mov	r0, sl
  4055ae:	f001 ff3b 	bl	407428 <__aeabi_i2d>
  4055b2:	463a      	mov	r2, r7
  4055b4:	4643      	mov	r3, r8
  4055b6:	f001 ff9d 	bl	4074f4 <__aeabi_dmul>
  4055ba:	2200      	movs	r2, #0
  4055bc:	4bc1      	ldr	r3, [pc, #772]	; (4058c4 <_dtoa_r+0xd9c>)
  4055be:	f001 fde7 	bl	407190 <__adddf3>
  4055c2:	4605      	mov	r5, r0
  4055c4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4055c8:	4641      	mov	r1, r8
  4055ca:	2200      	movs	r2, #0
  4055cc:	4bbe      	ldr	r3, [pc, #760]	; (4058c8 <_dtoa_r+0xda0>)
  4055ce:	4638      	mov	r0, r7
  4055d0:	f001 fddc 	bl	40718c <__aeabi_dsub>
  4055d4:	462a      	mov	r2, r5
  4055d6:	4633      	mov	r3, r6
  4055d8:	4682      	mov	sl, r0
  4055da:	468b      	mov	fp, r1
  4055dc:	f002 fa1a 	bl	407a14 <__aeabi_dcmpgt>
  4055e0:	4680      	mov	r8, r0
  4055e2:	2800      	cmp	r0, #0
  4055e4:	f040 8110 	bne.w	405808 <_dtoa_r+0xce0>
  4055e8:	462a      	mov	r2, r5
  4055ea:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4055ee:	4650      	mov	r0, sl
  4055f0:	4659      	mov	r1, fp
  4055f2:	f002 f9f1 	bl	4079d8 <__aeabi_dcmplt>
  4055f6:	b118      	cbz	r0, 405600 <_dtoa_r+0xad8>
  4055f8:	4646      	mov	r6, r8
  4055fa:	e771      	b.n	4054e0 <_dtoa_r+0x9b8>
  4055fc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405600:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405604:	f7ff bb8a 	b.w	404d1c <_dtoa_r+0x1f4>
  405608:	9804      	ldr	r0, [sp, #16]
  40560a:	f7ff babb 	b.w	404b84 <_dtoa_r+0x5c>
  40560e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405610:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405612:	970c      	str	r7, [sp, #48]	; 0x30
  405614:	1afb      	subs	r3, r7, r3
  405616:	441a      	add	r2, r3
  405618:	920d      	str	r2, [sp, #52]	; 0x34
  40561a:	2700      	movs	r7, #0
  40561c:	e469      	b.n	404ef2 <_dtoa_r+0x3ca>
  40561e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405622:	f04f 0a02 	mov.w	sl, #2
  405626:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40562a:	e657      	b.n	4052dc <_dtoa_r+0x7b4>
  40562c:	2100      	movs	r1, #0
  40562e:	2301      	movs	r3, #1
  405630:	6461      	str	r1, [r4, #68]	; 0x44
  405632:	4620      	mov	r0, r4
  405634:	9325      	str	r3, [sp, #148]	; 0x94
  405636:	f000 fda9 	bl	40618c <_Balloc>
  40563a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40563c:	9004      	str	r0, [sp, #16]
  40563e:	6420      	str	r0, [r4, #64]	; 0x40
  405640:	930a      	str	r3, [sp, #40]	; 0x28
  405642:	930f      	str	r3, [sp, #60]	; 0x3c
  405644:	e629      	b.n	40529a <_dtoa_r+0x772>
  405646:	2a00      	cmp	r2, #0
  405648:	46d0      	mov	r8, sl
  40564a:	f8cd b018 	str.w	fp, [sp, #24]
  40564e:	469a      	mov	sl, r3
  405650:	dd11      	ble.n	405676 <_dtoa_r+0xb4e>
  405652:	4649      	mov	r1, r9
  405654:	2201      	movs	r2, #1
  405656:	4620      	mov	r0, r4
  405658:	f000 ff44 	bl	4064e4 <__lshift>
  40565c:	4641      	mov	r1, r8
  40565e:	4681      	mov	r9, r0
  405660:	f000 ff92 	bl	406588 <__mcmp>
  405664:	2800      	cmp	r0, #0
  405666:	f340 8146 	ble.w	4058f6 <_dtoa_r+0xdce>
  40566a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40566e:	f000 8106 	beq.w	40587e <_dtoa_r+0xd56>
  405672:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405676:	46b3      	mov	fp, r6
  405678:	f887 a000 	strb.w	sl, [r7]
  40567c:	1c7d      	adds	r5, r7, #1
  40567e:	9e06      	ldr	r6, [sp, #24]
  405680:	e5d2      	b.n	405228 <_dtoa_r+0x700>
  405682:	d104      	bne.n	40568e <_dtoa_r+0xb66>
  405684:	f01a 0f01 	tst.w	sl, #1
  405688:	d001      	beq.n	40568e <_dtoa_r+0xb66>
  40568a:	e5bd      	b.n	405208 <_dtoa_r+0x6e0>
  40568c:	4615      	mov	r5, r2
  40568e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405692:	2b30      	cmp	r3, #48	; 0x30
  405694:	f105 32ff 	add.w	r2, r5, #4294967295
  405698:	d0f8      	beq.n	40568c <_dtoa_r+0xb64>
  40569a:	e5c5      	b.n	405228 <_dtoa_r+0x700>
  40569c:	9904      	ldr	r1, [sp, #16]
  40569e:	2230      	movs	r2, #48	; 0x30
  4056a0:	700a      	strb	r2, [r1, #0]
  4056a2:	9a02      	ldr	r2, [sp, #8]
  4056a4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4056a8:	3201      	adds	r2, #1
  4056aa:	9202      	str	r2, [sp, #8]
  4056ac:	f7ff bbfc 	b.w	404ea8 <_dtoa_r+0x380>
  4056b0:	f000 80bb 	beq.w	40582a <_dtoa_r+0xd02>
  4056b4:	9b02      	ldr	r3, [sp, #8]
  4056b6:	425d      	negs	r5, r3
  4056b8:	4b84      	ldr	r3, [pc, #528]	; (4058cc <_dtoa_r+0xda4>)
  4056ba:	f005 020f 	and.w	r2, r5, #15
  4056be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4056c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4056ca:	f001 ff13 	bl	4074f4 <__aeabi_dmul>
  4056ce:	112d      	asrs	r5, r5, #4
  4056d0:	4607      	mov	r7, r0
  4056d2:	4688      	mov	r8, r1
  4056d4:	f000 812c 	beq.w	405930 <_dtoa_r+0xe08>
  4056d8:	4e7d      	ldr	r6, [pc, #500]	; (4058d0 <_dtoa_r+0xda8>)
  4056da:	f04f 0a02 	mov.w	sl, #2
  4056de:	07eb      	lsls	r3, r5, #31
  4056e0:	d509      	bpl.n	4056f6 <_dtoa_r+0xbce>
  4056e2:	4638      	mov	r0, r7
  4056e4:	4641      	mov	r1, r8
  4056e6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4056ea:	f001 ff03 	bl	4074f4 <__aeabi_dmul>
  4056ee:	f10a 0a01 	add.w	sl, sl, #1
  4056f2:	4607      	mov	r7, r0
  4056f4:	4688      	mov	r8, r1
  4056f6:	106d      	asrs	r5, r5, #1
  4056f8:	f106 0608 	add.w	r6, r6, #8
  4056fc:	d1ef      	bne.n	4056de <_dtoa_r+0xbb6>
  4056fe:	e608      	b.n	405312 <_dtoa_r+0x7ea>
  405700:	6871      	ldr	r1, [r6, #4]
  405702:	4620      	mov	r0, r4
  405704:	f000 fd42 	bl	40618c <_Balloc>
  405708:	6933      	ldr	r3, [r6, #16]
  40570a:	3302      	adds	r3, #2
  40570c:	009a      	lsls	r2, r3, #2
  40570e:	4605      	mov	r5, r0
  405710:	f106 010c 	add.w	r1, r6, #12
  405714:	300c      	adds	r0, #12
  405716:	f000 fc93 	bl	406040 <memcpy>
  40571a:	4629      	mov	r1, r5
  40571c:	2201      	movs	r2, #1
  40571e:	4620      	mov	r0, r4
  405720:	f000 fee0 	bl	4064e4 <__lshift>
  405724:	9006      	str	r0, [sp, #24]
  405726:	e4b5      	b.n	405094 <_dtoa_r+0x56c>
  405728:	2b39      	cmp	r3, #57	; 0x39
  40572a:	f8cd b018 	str.w	fp, [sp, #24]
  40572e:	46d0      	mov	r8, sl
  405730:	f000 80a5 	beq.w	40587e <_dtoa_r+0xd56>
  405734:	f103 0a01 	add.w	sl, r3, #1
  405738:	46b3      	mov	fp, r6
  40573a:	f887 a000 	strb.w	sl, [r7]
  40573e:	1c7d      	adds	r5, r7, #1
  405740:	9e06      	ldr	r6, [sp, #24]
  405742:	e571      	b.n	405228 <_dtoa_r+0x700>
  405744:	465a      	mov	r2, fp
  405746:	46d0      	mov	r8, sl
  405748:	46b3      	mov	fp, r6
  40574a:	469a      	mov	sl, r3
  40574c:	4616      	mov	r6, r2
  40574e:	e54f      	b.n	4051f0 <_dtoa_r+0x6c8>
  405750:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405752:	495e      	ldr	r1, [pc, #376]	; (4058cc <_dtoa_r+0xda4>)
  405754:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405758:	462a      	mov	r2, r5
  40575a:	4633      	mov	r3, r6
  40575c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405760:	f001 fec8 	bl	4074f4 <__aeabi_dmul>
  405764:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405768:	4638      	mov	r0, r7
  40576a:	4641      	mov	r1, r8
  40576c:	f002 f972 	bl	407a54 <__aeabi_d2iz>
  405770:	4605      	mov	r5, r0
  405772:	f001 fe59 	bl	407428 <__aeabi_i2d>
  405776:	460b      	mov	r3, r1
  405778:	4602      	mov	r2, r0
  40577a:	4641      	mov	r1, r8
  40577c:	4638      	mov	r0, r7
  40577e:	f001 fd05 	bl	40718c <__aeabi_dsub>
  405782:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405784:	460f      	mov	r7, r1
  405786:	9904      	ldr	r1, [sp, #16]
  405788:	3530      	adds	r5, #48	; 0x30
  40578a:	2b01      	cmp	r3, #1
  40578c:	700d      	strb	r5, [r1, #0]
  40578e:	4606      	mov	r6, r0
  405790:	f101 0501 	add.w	r5, r1, #1
  405794:	d026      	beq.n	4057e4 <_dtoa_r+0xcbc>
  405796:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405798:	9a04      	ldr	r2, [sp, #16]
  40579a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4058d8 <_dtoa_r+0xdb0>
  40579e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4057a2:	4413      	add	r3, r2
  4057a4:	f04f 0a00 	mov.w	sl, #0
  4057a8:	4699      	mov	r9, r3
  4057aa:	4652      	mov	r2, sl
  4057ac:	465b      	mov	r3, fp
  4057ae:	4630      	mov	r0, r6
  4057b0:	4639      	mov	r1, r7
  4057b2:	f001 fe9f 	bl	4074f4 <__aeabi_dmul>
  4057b6:	460f      	mov	r7, r1
  4057b8:	4606      	mov	r6, r0
  4057ba:	f002 f94b 	bl	407a54 <__aeabi_d2iz>
  4057be:	4680      	mov	r8, r0
  4057c0:	f001 fe32 	bl	407428 <__aeabi_i2d>
  4057c4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4057c8:	4602      	mov	r2, r0
  4057ca:	460b      	mov	r3, r1
  4057cc:	4630      	mov	r0, r6
  4057ce:	4639      	mov	r1, r7
  4057d0:	f001 fcdc 	bl	40718c <__aeabi_dsub>
  4057d4:	f805 8b01 	strb.w	r8, [r5], #1
  4057d8:	454d      	cmp	r5, r9
  4057da:	4606      	mov	r6, r0
  4057dc:	460f      	mov	r7, r1
  4057de:	d1e4      	bne.n	4057aa <_dtoa_r+0xc82>
  4057e0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4057e4:	4b3b      	ldr	r3, [pc, #236]	; (4058d4 <_dtoa_r+0xdac>)
  4057e6:	2200      	movs	r2, #0
  4057e8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4057ec:	f001 fcd0 	bl	407190 <__adddf3>
  4057f0:	4632      	mov	r2, r6
  4057f2:	463b      	mov	r3, r7
  4057f4:	f002 f8f0 	bl	4079d8 <__aeabi_dcmplt>
  4057f8:	2800      	cmp	r0, #0
  4057fa:	d046      	beq.n	40588a <_dtoa_r+0xd62>
  4057fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4057fe:	9302      	str	r3, [sp, #8]
  405800:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405804:	f7ff bb43 	b.w	404e8e <_dtoa_r+0x366>
  405808:	f04f 0800 	mov.w	r8, #0
  40580c:	4646      	mov	r6, r8
  40580e:	e6a9      	b.n	405564 <_dtoa_r+0xa3c>
  405810:	9b08      	ldr	r3, [sp, #32]
  405812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405814:	1a9d      	subs	r5, r3, r2
  405816:	2300      	movs	r3, #0
  405818:	f7ff bb71 	b.w	404efe <_dtoa_r+0x3d6>
  40581c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40581e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405820:	9d08      	ldr	r5, [sp, #32]
  405822:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405826:	f7ff bb6a 	b.w	404efe <_dtoa_r+0x3d6>
  40582a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40582e:	f04f 0a02 	mov.w	sl, #2
  405832:	e56e      	b.n	405312 <_dtoa_r+0x7ea>
  405834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405836:	2b00      	cmp	r3, #0
  405838:	f43f aeb8 	beq.w	4055ac <_dtoa_r+0xa84>
  40583c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40583e:	2b00      	cmp	r3, #0
  405840:	f77f aede 	ble.w	405600 <_dtoa_r+0xad8>
  405844:	2200      	movs	r2, #0
  405846:	4b24      	ldr	r3, [pc, #144]	; (4058d8 <_dtoa_r+0xdb0>)
  405848:	4638      	mov	r0, r7
  40584a:	4641      	mov	r1, r8
  40584c:	f001 fe52 	bl	4074f4 <__aeabi_dmul>
  405850:	4607      	mov	r7, r0
  405852:	4688      	mov	r8, r1
  405854:	f10a 0001 	add.w	r0, sl, #1
  405858:	f001 fde6 	bl	407428 <__aeabi_i2d>
  40585c:	463a      	mov	r2, r7
  40585e:	4643      	mov	r3, r8
  405860:	f001 fe48 	bl	4074f4 <__aeabi_dmul>
  405864:	2200      	movs	r2, #0
  405866:	4b17      	ldr	r3, [pc, #92]	; (4058c4 <_dtoa_r+0xd9c>)
  405868:	f001 fc92 	bl	407190 <__adddf3>
  40586c:	9a02      	ldr	r2, [sp, #8]
  40586e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405870:	9312      	str	r3, [sp, #72]	; 0x48
  405872:	3a01      	subs	r2, #1
  405874:	4605      	mov	r5, r0
  405876:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40587a:	9215      	str	r2, [sp, #84]	; 0x54
  40587c:	e56a      	b.n	405354 <_dtoa_r+0x82c>
  40587e:	2239      	movs	r2, #57	; 0x39
  405880:	46b3      	mov	fp, r6
  405882:	703a      	strb	r2, [r7, #0]
  405884:	9e06      	ldr	r6, [sp, #24]
  405886:	1c7d      	adds	r5, r7, #1
  405888:	e4c0      	b.n	40520c <_dtoa_r+0x6e4>
  40588a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40588e:	2000      	movs	r0, #0
  405890:	4910      	ldr	r1, [pc, #64]	; (4058d4 <_dtoa_r+0xdac>)
  405892:	f001 fc7b 	bl	40718c <__aeabi_dsub>
  405896:	4632      	mov	r2, r6
  405898:	463b      	mov	r3, r7
  40589a:	f002 f8bb 	bl	407a14 <__aeabi_dcmpgt>
  40589e:	b908      	cbnz	r0, 4058a4 <_dtoa_r+0xd7c>
  4058a0:	e6ae      	b.n	405600 <_dtoa_r+0xad8>
  4058a2:	4615      	mov	r5, r2
  4058a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4058a8:	2b30      	cmp	r3, #48	; 0x30
  4058aa:	f105 32ff 	add.w	r2, r5, #4294967295
  4058ae:	d0f8      	beq.n	4058a2 <_dtoa_r+0xd7a>
  4058b0:	e5d7      	b.n	405462 <_dtoa_r+0x93a>
  4058b2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4058b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4058b8:	9302      	str	r3, [sp, #8]
  4058ba:	f7ff bae8 	b.w	404e8e <_dtoa_r+0x366>
  4058be:	970c      	str	r7, [sp, #48]	; 0x30
  4058c0:	f7ff bba5 	b.w	40500e <_dtoa_r+0x4e6>
  4058c4:	401c0000 	.word	0x401c0000
  4058c8:	40140000 	.word	0x40140000
  4058cc:	00407d10 	.word	0x00407d10
  4058d0:	00407ce8 	.word	0x00407ce8
  4058d4:	3fe00000 	.word	0x3fe00000
  4058d8:	40240000 	.word	0x40240000
  4058dc:	2b39      	cmp	r3, #57	; 0x39
  4058de:	f8cd b018 	str.w	fp, [sp, #24]
  4058e2:	46d0      	mov	r8, sl
  4058e4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4058e8:	469a      	mov	sl, r3
  4058ea:	d0c8      	beq.n	40587e <_dtoa_r+0xd56>
  4058ec:	f1bb 0f00 	cmp.w	fp, #0
  4058f0:	f73f aebf 	bgt.w	405672 <_dtoa_r+0xb4a>
  4058f4:	e6bf      	b.n	405676 <_dtoa_r+0xb4e>
  4058f6:	f47f aebe 	bne.w	405676 <_dtoa_r+0xb4e>
  4058fa:	f01a 0f01 	tst.w	sl, #1
  4058fe:	f43f aeba 	beq.w	405676 <_dtoa_r+0xb4e>
  405902:	e6b2      	b.n	40566a <_dtoa_r+0xb42>
  405904:	f04f 0800 	mov.w	r8, #0
  405908:	4646      	mov	r6, r8
  40590a:	e5e9      	b.n	4054e0 <_dtoa_r+0x9b8>
  40590c:	4631      	mov	r1, r6
  40590e:	2300      	movs	r3, #0
  405910:	220a      	movs	r2, #10
  405912:	4620      	mov	r0, r4
  405914:	f000 fc6a 	bl	4061ec <__multadd>
  405918:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40591a:	2b00      	cmp	r3, #0
  40591c:	4606      	mov	r6, r0
  40591e:	dd0a      	ble.n	405936 <_dtoa_r+0xe0e>
  405920:	930a      	str	r3, [sp, #40]	; 0x28
  405922:	f7ff bbaa 	b.w	40507a <_dtoa_r+0x552>
  405926:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405928:	2b02      	cmp	r3, #2
  40592a:	dc23      	bgt.n	405974 <_dtoa_r+0xe4c>
  40592c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40592e:	e43b      	b.n	4051a8 <_dtoa_r+0x680>
  405930:	f04f 0a02 	mov.w	sl, #2
  405934:	e4ed      	b.n	405312 <_dtoa_r+0x7ea>
  405936:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405938:	2b02      	cmp	r3, #2
  40593a:	dc1b      	bgt.n	405974 <_dtoa_r+0xe4c>
  40593c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40593e:	e7ef      	b.n	405920 <_dtoa_r+0xdf8>
  405940:	2500      	movs	r5, #0
  405942:	6465      	str	r5, [r4, #68]	; 0x44
  405944:	4629      	mov	r1, r5
  405946:	4620      	mov	r0, r4
  405948:	f000 fc20 	bl	40618c <_Balloc>
  40594c:	f04f 33ff 	mov.w	r3, #4294967295
  405950:	930a      	str	r3, [sp, #40]	; 0x28
  405952:	930f      	str	r3, [sp, #60]	; 0x3c
  405954:	2301      	movs	r3, #1
  405956:	9004      	str	r0, [sp, #16]
  405958:	9525      	str	r5, [sp, #148]	; 0x94
  40595a:	6420      	str	r0, [r4, #64]	; 0x40
  40595c:	930b      	str	r3, [sp, #44]	; 0x2c
  40595e:	f7ff b9dd 	b.w	404d1c <_dtoa_r+0x1f4>
  405962:	2501      	movs	r5, #1
  405964:	f7ff b9a5 	b.w	404cb2 <_dtoa_r+0x18a>
  405968:	f43f ab69 	beq.w	40503e <_dtoa_r+0x516>
  40596c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405970:	f7ff bbf9 	b.w	405166 <_dtoa_r+0x63e>
  405974:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405976:	930a      	str	r3, [sp, #40]	; 0x28
  405978:	e5e5      	b.n	405546 <_dtoa_r+0xa1e>
  40597a:	bf00      	nop

0040597c <__libc_fini_array>:
  40597c:	b538      	push	{r3, r4, r5, lr}
  40597e:	4c0a      	ldr	r4, [pc, #40]	; (4059a8 <__libc_fini_array+0x2c>)
  405980:	4d0a      	ldr	r5, [pc, #40]	; (4059ac <__libc_fini_array+0x30>)
  405982:	1b64      	subs	r4, r4, r5
  405984:	10a4      	asrs	r4, r4, #2
  405986:	d00a      	beq.n	40599e <__libc_fini_array+0x22>
  405988:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40598c:	3b01      	subs	r3, #1
  40598e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405992:	3c01      	subs	r4, #1
  405994:	f855 3904 	ldr.w	r3, [r5], #-4
  405998:	4798      	blx	r3
  40599a:	2c00      	cmp	r4, #0
  40599c:	d1f9      	bne.n	405992 <__libc_fini_array+0x16>
  40599e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4059a2:	f002 bab3 	b.w	407f0c <_fini>
  4059a6:	bf00      	nop
  4059a8:	00407f1c 	.word	0x00407f1c
  4059ac:	00407f18 	.word	0x00407f18

004059b0 <_localeconv_r>:
  4059b0:	4a04      	ldr	r2, [pc, #16]	; (4059c4 <_localeconv_r+0x14>)
  4059b2:	4b05      	ldr	r3, [pc, #20]	; (4059c8 <_localeconv_r+0x18>)
  4059b4:	6812      	ldr	r2, [r2, #0]
  4059b6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4059b8:	2800      	cmp	r0, #0
  4059ba:	bf08      	it	eq
  4059bc:	4618      	moveq	r0, r3
  4059be:	30f0      	adds	r0, #240	; 0xf0
  4059c0:	4770      	bx	lr
  4059c2:	bf00      	nop
  4059c4:	200061b8 	.word	0x200061b8
  4059c8:	200069fc 	.word	0x200069fc

004059cc <__retarget_lock_acquire_recursive>:
  4059cc:	4770      	bx	lr
  4059ce:	bf00      	nop

004059d0 <__retarget_lock_release_recursive>:
  4059d0:	4770      	bx	lr
  4059d2:	bf00      	nop

004059d4 <_malloc_r>:
  4059d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059d8:	f101 060b 	add.w	r6, r1, #11
  4059dc:	2e16      	cmp	r6, #22
  4059de:	b083      	sub	sp, #12
  4059e0:	4605      	mov	r5, r0
  4059e2:	f240 809e 	bls.w	405b22 <_malloc_r+0x14e>
  4059e6:	f036 0607 	bics.w	r6, r6, #7
  4059ea:	f100 80bd 	bmi.w	405b68 <_malloc_r+0x194>
  4059ee:	42b1      	cmp	r1, r6
  4059f0:	f200 80ba 	bhi.w	405b68 <_malloc_r+0x194>
  4059f4:	f000 fbbe 	bl	406174 <__malloc_lock>
  4059f8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4059fc:	f0c0 8293 	bcc.w	405f26 <_malloc_r+0x552>
  405a00:	0a73      	lsrs	r3, r6, #9
  405a02:	f000 80b8 	beq.w	405b76 <_malloc_r+0x1a2>
  405a06:	2b04      	cmp	r3, #4
  405a08:	f200 8179 	bhi.w	405cfe <_malloc_r+0x32a>
  405a0c:	09b3      	lsrs	r3, r6, #6
  405a0e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405a12:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405a16:	00c3      	lsls	r3, r0, #3
  405a18:	4fbf      	ldr	r7, [pc, #764]	; (405d18 <_malloc_r+0x344>)
  405a1a:	443b      	add	r3, r7
  405a1c:	f1a3 0108 	sub.w	r1, r3, #8
  405a20:	685c      	ldr	r4, [r3, #4]
  405a22:	42a1      	cmp	r1, r4
  405a24:	d106      	bne.n	405a34 <_malloc_r+0x60>
  405a26:	e00c      	b.n	405a42 <_malloc_r+0x6e>
  405a28:	2a00      	cmp	r2, #0
  405a2a:	f280 80aa 	bge.w	405b82 <_malloc_r+0x1ae>
  405a2e:	68e4      	ldr	r4, [r4, #12]
  405a30:	42a1      	cmp	r1, r4
  405a32:	d006      	beq.n	405a42 <_malloc_r+0x6e>
  405a34:	6863      	ldr	r3, [r4, #4]
  405a36:	f023 0303 	bic.w	r3, r3, #3
  405a3a:	1b9a      	subs	r2, r3, r6
  405a3c:	2a0f      	cmp	r2, #15
  405a3e:	ddf3      	ble.n	405a28 <_malloc_r+0x54>
  405a40:	4670      	mov	r0, lr
  405a42:	693c      	ldr	r4, [r7, #16]
  405a44:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405d2c <_malloc_r+0x358>
  405a48:	4574      	cmp	r4, lr
  405a4a:	f000 81ab 	beq.w	405da4 <_malloc_r+0x3d0>
  405a4e:	6863      	ldr	r3, [r4, #4]
  405a50:	f023 0303 	bic.w	r3, r3, #3
  405a54:	1b9a      	subs	r2, r3, r6
  405a56:	2a0f      	cmp	r2, #15
  405a58:	f300 8190 	bgt.w	405d7c <_malloc_r+0x3a8>
  405a5c:	2a00      	cmp	r2, #0
  405a5e:	f8c7 e014 	str.w	lr, [r7, #20]
  405a62:	f8c7 e010 	str.w	lr, [r7, #16]
  405a66:	f280 809d 	bge.w	405ba4 <_malloc_r+0x1d0>
  405a6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405a6e:	f080 8161 	bcs.w	405d34 <_malloc_r+0x360>
  405a72:	08db      	lsrs	r3, r3, #3
  405a74:	f103 0c01 	add.w	ip, r3, #1
  405a78:	1099      	asrs	r1, r3, #2
  405a7a:	687a      	ldr	r2, [r7, #4]
  405a7c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405a80:	f8c4 8008 	str.w	r8, [r4, #8]
  405a84:	2301      	movs	r3, #1
  405a86:	408b      	lsls	r3, r1
  405a88:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405a8c:	4313      	orrs	r3, r2
  405a8e:	3908      	subs	r1, #8
  405a90:	60e1      	str	r1, [r4, #12]
  405a92:	607b      	str	r3, [r7, #4]
  405a94:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405a98:	f8c8 400c 	str.w	r4, [r8, #12]
  405a9c:	1082      	asrs	r2, r0, #2
  405a9e:	2401      	movs	r4, #1
  405aa0:	4094      	lsls	r4, r2
  405aa2:	429c      	cmp	r4, r3
  405aa4:	f200 808b 	bhi.w	405bbe <_malloc_r+0x1ea>
  405aa8:	421c      	tst	r4, r3
  405aaa:	d106      	bne.n	405aba <_malloc_r+0xe6>
  405aac:	f020 0003 	bic.w	r0, r0, #3
  405ab0:	0064      	lsls	r4, r4, #1
  405ab2:	421c      	tst	r4, r3
  405ab4:	f100 0004 	add.w	r0, r0, #4
  405ab8:	d0fa      	beq.n	405ab0 <_malloc_r+0xdc>
  405aba:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405abe:	46cc      	mov	ip, r9
  405ac0:	4680      	mov	r8, r0
  405ac2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405ac6:	459c      	cmp	ip, r3
  405ac8:	d107      	bne.n	405ada <_malloc_r+0x106>
  405aca:	e16d      	b.n	405da8 <_malloc_r+0x3d4>
  405acc:	2a00      	cmp	r2, #0
  405ace:	f280 817b 	bge.w	405dc8 <_malloc_r+0x3f4>
  405ad2:	68db      	ldr	r3, [r3, #12]
  405ad4:	459c      	cmp	ip, r3
  405ad6:	f000 8167 	beq.w	405da8 <_malloc_r+0x3d4>
  405ada:	6859      	ldr	r1, [r3, #4]
  405adc:	f021 0103 	bic.w	r1, r1, #3
  405ae0:	1b8a      	subs	r2, r1, r6
  405ae2:	2a0f      	cmp	r2, #15
  405ae4:	ddf2      	ble.n	405acc <_malloc_r+0xf8>
  405ae6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405aea:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405aee:	9300      	str	r3, [sp, #0]
  405af0:	199c      	adds	r4, r3, r6
  405af2:	4628      	mov	r0, r5
  405af4:	f046 0601 	orr.w	r6, r6, #1
  405af8:	f042 0501 	orr.w	r5, r2, #1
  405afc:	605e      	str	r6, [r3, #4]
  405afe:	f8c8 c00c 	str.w	ip, [r8, #12]
  405b02:	f8cc 8008 	str.w	r8, [ip, #8]
  405b06:	617c      	str	r4, [r7, #20]
  405b08:	613c      	str	r4, [r7, #16]
  405b0a:	f8c4 e00c 	str.w	lr, [r4, #12]
  405b0e:	f8c4 e008 	str.w	lr, [r4, #8]
  405b12:	6065      	str	r5, [r4, #4]
  405b14:	505a      	str	r2, [r3, r1]
  405b16:	f000 fb33 	bl	406180 <__malloc_unlock>
  405b1a:	9b00      	ldr	r3, [sp, #0]
  405b1c:	f103 0408 	add.w	r4, r3, #8
  405b20:	e01e      	b.n	405b60 <_malloc_r+0x18c>
  405b22:	2910      	cmp	r1, #16
  405b24:	d820      	bhi.n	405b68 <_malloc_r+0x194>
  405b26:	f000 fb25 	bl	406174 <__malloc_lock>
  405b2a:	2610      	movs	r6, #16
  405b2c:	2318      	movs	r3, #24
  405b2e:	2002      	movs	r0, #2
  405b30:	4f79      	ldr	r7, [pc, #484]	; (405d18 <_malloc_r+0x344>)
  405b32:	443b      	add	r3, r7
  405b34:	f1a3 0208 	sub.w	r2, r3, #8
  405b38:	685c      	ldr	r4, [r3, #4]
  405b3a:	4294      	cmp	r4, r2
  405b3c:	f000 813d 	beq.w	405dba <_malloc_r+0x3e6>
  405b40:	6863      	ldr	r3, [r4, #4]
  405b42:	68e1      	ldr	r1, [r4, #12]
  405b44:	68a6      	ldr	r6, [r4, #8]
  405b46:	f023 0303 	bic.w	r3, r3, #3
  405b4a:	4423      	add	r3, r4
  405b4c:	4628      	mov	r0, r5
  405b4e:	685a      	ldr	r2, [r3, #4]
  405b50:	60f1      	str	r1, [r6, #12]
  405b52:	f042 0201 	orr.w	r2, r2, #1
  405b56:	608e      	str	r6, [r1, #8]
  405b58:	605a      	str	r2, [r3, #4]
  405b5a:	f000 fb11 	bl	406180 <__malloc_unlock>
  405b5e:	3408      	adds	r4, #8
  405b60:	4620      	mov	r0, r4
  405b62:	b003      	add	sp, #12
  405b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b68:	2400      	movs	r4, #0
  405b6a:	230c      	movs	r3, #12
  405b6c:	4620      	mov	r0, r4
  405b6e:	602b      	str	r3, [r5, #0]
  405b70:	b003      	add	sp, #12
  405b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b76:	2040      	movs	r0, #64	; 0x40
  405b78:	f44f 7300 	mov.w	r3, #512	; 0x200
  405b7c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405b80:	e74a      	b.n	405a18 <_malloc_r+0x44>
  405b82:	4423      	add	r3, r4
  405b84:	68e1      	ldr	r1, [r4, #12]
  405b86:	685a      	ldr	r2, [r3, #4]
  405b88:	68a6      	ldr	r6, [r4, #8]
  405b8a:	f042 0201 	orr.w	r2, r2, #1
  405b8e:	60f1      	str	r1, [r6, #12]
  405b90:	4628      	mov	r0, r5
  405b92:	608e      	str	r6, [r1, #8]
  405b94:	605a      	str	r2, [r3, #4]
  405b96:	f000 faf3 	bl	406180 <__malloc_unlock>
  405b9a:	3408      	adds	r4, #8
  405b9c:	4620      	mov	r0, r4
  405b9e:	b003      	add	sp, #12
  405ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ba4:	4423      	add	r3, r4
  405ba6:	4628      	mov	r0, r5
  405ba8:	685a      	ldr	r2, [r3, #4]
  405baa:	f042 0201 	orr.w	r2, r2, #1
  405bae:	605a      	str	r2, [r3, #4]
  405bb0:	f000 fae6 	bl	406180 <__malloc_unlock>
  405bb4:	3408      	adds	r4, #8
  405bb6:	4620      	mov	r0, r4
  405bb8:	b003      	add	sp, #12
  405bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bbe:	68bc      	ldr	r4, [r7, #8]
  405bc0:	6863      	ldr	r3, [r4, #4]
  405bc2:	f023 0803 	bic.w	r8, r3, #3
  405bc6:	45b0      	cmp	r8, r6
  405bc8:	d304      	bcc.n	405bd4 <_malloc_r+0x200>
  405bca:	eba8 0306 	sub.w	r3, r8, r6
  405bce:	2b0f      	cmp	r3, #15
  405bd0:	f300 8085 	bgt.w	405cde <_malloc_r+0x30a>
  405bd4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405d30 <_malloc_r+0x35c>
  405bd8:	4b50      	ldr	r3, [pc, #320]	; (405d1c <_malloc_r+0x348>)
  405bda:	f8d9 2000 	ldr.w	r2, [r9]
  405bde:	681b      	ldr	r3, [r3, #0]
  405be0:	3201      	adds	r2, #1
  405be2:	4433      	add	r3, r6
  405be4:	eb04 0a08 	add.w	sl, r4, r8
  405be8:	f000 8155 	beq.w	405e96 <_malloc_r+0x4c2>
  405bec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405bf0:	330f      	adds	r3, #15
  405bf2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405bf6:	f02b 0b0f 	bic.w	fp, fp, #15
  405bfa:	4659      	mov	r1, fp
  405bfc:	4628      	mov	r0, r5
  405bfe:	f000 fdbf 	bl	406780 <_sbrk_r>
  405c02:	1c41      	adds	r1, r0, #1
  405c04:	4602      	mov	r2, r0
  405c06:	f000 80fc 	beq.w	405e02 <_malloc_r+0x42e>
  405c0a:	4582      	cmp	sl, r0
  405c0c:	f200 80f7 	bhi.w	405dfe <_malloc_r+0x42a>
  405c10:	4b43      	ldr	r3, [pc, #268]	; (405d20 <_malloc_r+0x34c>)
  405c12:	6819      	ldr	r1, [r3, #0]
  405c14:	4459      	add	r1, fp
  405c16:	6019      	str	r1, [r3, #0]
  405c18:	f000 814d 	beq.w	405eb6 <_malloc_r+0x4e2>
  405c1c:	f8d9 0000 	ldr.w	r0, [r9]
  405c20:	3001      	adds	r0, #1
  405c22:	bf1b      	ittet	ne
  405c24:	eba2 0a0a 	subne.w	sl, r2, sl
  405c28:	4451      	addne	r1, sl
  405c2a:	f8c9 2000 	streq.w	r2, [r9]
  405c2e:	6019      	strne	r1, [r3, #0]
  405c30:	f012 0107 	ands.w	r1, r2, #7
  405c34:	f000 8115 	beq.w	405e62 <_malloc_r+0x48e>
  405c38:	f1c1 0008 	rsb	r0, r1, #8
  405c3c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405c40:	4402      	add	r2, r0
  405c42:	3108      	adds	r1, #8
  405c44:	eb02 090b 	add.w	r9, r2, fp
  405c48:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405c4c:	eba1 0909 	sub.w	r9, r1, r9
  405c50:	4649      	mov	r1, r9
  405c52:	4628      	mov	r0, r5
  405c54:	9301      	str	r3, [sp, #4]
  405c56:	9200      	str	r2, [sp, #0]
  405c58:	f000 fd92 	bl	406780 <_sbrk_r>
  405c5c:	1c43      	adds	r3, r0, #1
  405c5e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405c62:	f000 8143 	beq.w	405eec <_malloc_r+0x518>
  405c66:	1a80      	subs	r0, r0, r2
  405c68:	4448      	add	r0, r9
  405c6a:	f040 0001 	orr.w	r0, r0, #1
  405c6e:	6819      	ldr	r1, [r3, #0]
  405c70:	60ba      	str	r2, [r7, #8]
  405c72:	4449      	add	r1, r9
  405c74:	42bc      	cmp	r4, r7
  405c76:	6050      	str	r0, [r2, #4]
  405c78:	6019      	str	r1, [r3, #0]
  405c7a:	d017      	beq.n	405cac <_malloc_r+0x2d8>
  405c7c:	f1b8 0f0f 	cmp.w	r8, #15
  405c80:	f240 80fb 	bls.w	405e7a <_malloc_r+0x4a6>
  405c84:	6860      	ldr	r0, [r4, #4]
  405c86:	f1a8 020c 	sub.w	r2, r8, #12
  405c8a:	f022 0207 	bic.w	r2, r2, #7
  405c8e:	eb04 0e02 	add.w	lr, r4, r2
  405c92:	f000 0001 	and.w	r0, r0, #1
  405c96:	f04f 0c05 	mov.w	ip, #5
  405c9a:	4310      	orrs	r0, r2
  405c9c:	2a0f      	cmp	r2, #15
  405c9e:	6060      	str	r0, [r4, #4]
  405ca0:	f8ce c004 	str.w	ip, [lr, #4]
  405ca4:	f8ce c008 	str.w	ip, [lr, #8]
  405ca8:	f200 8117 	bhi.w	405eda <_malloc_r+0x506>
  405cac:	4b1d      	ldr	r3, [pc, #116]	; (405d24 <_malloc_r+0x350>)
  405cae:	68bc      	ldr	r4, [r7, #8]
  405cb0:	681a      	ldr	r2, [r3, #0]
  405cb2:	4291      	cmp	r1, r2
  405cb4:	bf88      	it	hi
  405cb6:	6019      	strhi	r1, [r3, #0]
  405cb8:	4b1b      	ldr	r3, [pc, #108]	; (405d28 <_malloc_r+0x354>)
  405cba:	681a      	ldr	r2, [r3, #0]
  405cbc:	4291      	cmp	r1, r2
  405cbe:	6862      	ldr	r2, [r4, #4]
  405cc0:	bf88      	it	hi
  405cc2:	6019      	strhi	r1, [r3, #0]
  405cc4:	f022 0203 	bic.w	r2, r2, #3
  405cc8:	4296      	cmp	r6, r2
  405cca:	eba2 0306 	sub.w	r3, r2, r6
  405cce:	d801      	bhi.n	405cd4 <_malloc_r+0x300>
  405cd0:	2b0f      	cmp	r3, #15
  405cd2:	dc04      	bgt.n	405cde <_malloc_r+0x30a>
  405cd4:	4628      	mov	r0, r5
  405cd6:	f000 fa53 	bl	406180 <__malloc_unlock>
  405cda:	2400      	movs	r4, #0
  405cdc:	e740      	b.n	405b60 <_malloc_r+0x18c>
  405cde:	19a2      	adds	r2, r4, r6
  405ce0:	f043 0301 	orr.w	r3, r3, #1
  405ce4:	f046 0601 	orr.w	r6, r6, #1
  405ce8:	6066      	str	r6, [r4, #4]
  405cea:	4628      	mov	r0, r5
  405cec:	60ba      	str	r2, [r7, #8]
  405cee:	6053      	str	r3, [r2, #4]
  405cf0:	f000 fa46 	bl	406180 <__malloc_unlock>
  405cf4:	3408      	adds	r4, #8
  405cf6:	4620      	mov	r0, r4
  405cf8:	b003      	add	sp, #12
  405cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cfe:	2b14      	cmp	r3, #20
  405d00:	d971      	bls.n	405de6 <_malloc_r+0x412>
  405d02:	2b54      	cmp	r3, #84	; 0x54
  405d04:	f200 80a3 	bhi.w	405e4e <_malloc_r+0x47a>
  405d08:	0b33      	lsrs	r3, r6, #12
  405d0a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405d0e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405d12:	00c3      	lsls	r3, r0, #3
  405d14:	e680      	b.n	405a18 <_malloc_r+0x44>
  405d16:	bf00      	nop
  405d18:	200065ec 	.word	0x200065ec
  405d1c:	20006c5c 	.word	0x20006c5c
  405d20:	20006c2c 	.word	0x20006c2c
  405d24:	20006c54 	.word	0x20006c54
  405d28:	20006c58 	.word	0x20006c58
  405d2c:	200065f4 	.word	0x200065f4
  405d30:	200069f4 	.word	0x200069f4
  405d34:	0a5a      	lsrs	r2, r3, #9
  405d36:	2a04      	cmp	r2, #4
  405d38:	d95b      	bls.n	405df2 <_malloc_r+0x41e>
  405d3a:	2a14      	cmp	r2, #20
  405d3c:	f200 80ae 	bhi.w	405e9c <_malloc_r+0x4c8>
  405d40:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405d44:	00c9      	lsls	r1, r1, #3
  405d46:	325b      	adds	r2, #91	; 0x5b
  405d48:	eb07 0c01 	add.w	ip, r7, r1
  405d4c:	5879      	ldr	r1, [r7, r1]
  405d4e:	f1ac 0c08 	sub.w	ip, ip, #8
  405d52:	458c      	cmp	ip, r1
  405d54:	f000 8088 	beq.w	405e68 <_malloc_r+0x494>
  405d58:	684a      	ldr	r2, [r1, #4]
  405d5a:	f022 0203 	bic.w	r2, r2, #3
  405d5e:	4293      	cmp	r3, r2
  405d60:	d273      	bcs.n	405e4a <_malloc_r+0x476>
  405d62:	6889      	ldr	r1, [r1, #8]
  405d64:	458c      	cmp	ip, r1
  405d66:	d1f7      	bne.n	405d58 <_malloc_r+0x384>
  405d68:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405d6c:	687b      	ldr	r3, [r7, #4]
  405d6e:	60e2      	str	r2, [r4, #12]
  405d70:	f8c4 c008 	str.w	ip, [r4, #8]
  405d74:	6094      	str	r4, [r2, #8]
  405d76:	f8cc 400c 	str.w	r4, [ip, #12]
  405d7a:	e68f      	b.n	405a9c <_malloc_r+0xc8>
  405d7c:	19a1      	adds	r1, r4, r6
  405d7e:	f046 0c01 	orr.w	ip, r6, #1
  405d82:	f042 0601 	orr.w	r6, r2, #1
  405d86:	f8c4 c004 	str.w	ip, [r4, #4]
  405d8a:	4628      	mov	r0, r5
  405d8c:	6179      	str	r1, [r7, #20]
  405d8e:	6139      	str	r1, [r7, #16]
  405d90:	f8c1 e00c 	str.w	lr, [r1, #12]
  405d94:	f8c1 e008 	str.w	lr, [r1, #8]
  405d98:	604e      	str	r6, [r1, #4]
  405d9a:	50e2      	str	r2, [r4, r3]
  405d9c:	f000 f9f0 	bl	406180 <__malloc_unlock>
  405da0:	3408      	adds	r4, #8
  405da2:	e6dd      	b.n	405b60 <_malloc_r+0x18c>
  405da4:	687b      	ldr	r3, [r7, #4]
  405da6:	e679      	b.n	405a9c <_malloc_r+0xc8>
  405da8:	f108 0801 	add.w	r8, r8, #1
  405dac:	f018 0f03 	tst.w	r8, #3
  405db0:	f10c 0c08 	add.w	ip, ip, #8
  405db4:	f47f ae85 	bne.w	405ac2 <_malloc_r+0xee>
  405db8:	e02d      	b.n	405e16 <_malloc_r+0x442>
  405dba:	68dc      	ldr	r4, [r3, #12]
  405dbc:	42a3      	cmp	r3, r4
  405dbe:	bf08      	it	eq
  405dc0:	3002      	addeq	r0, #2
  405dc2:	f43f ae3e 	beq.w	405a42 <_malloc_r+0x6e>
  405dc6:	e6bb      	b.n	405b40 <_malloc_r+0x16c>
  405dc8:	4419      	add	r1, r3
  405dca:	461c      	mov	r4, r3
  405dcc:	684a      	ldr	r2, [r1, #4]
  405dce:	68db      	ldr	r3, [r3, #12]
  405dd0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405dd4:	f042 0201 	orr.w	r2, r2, #1
  405dd8:	604a      	str	r2, [r1, #4]
  405dda:	4628      	mov	r0, r5
  405ddc:	60f3      	str	r3, [r6, #12]
  405dde:	609e      	str	r6, [r3, #8]
  405de0:	f000 f9ce 	bl	406180 <__malloc_unlock>
  405de4:	e6bc      	b.n	405b60 <_malloc_r+0x18c>
  405de6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405dea:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405dee:	00c3      	lsls	r3, r0, #3
  405df0:	e612      	b.n	405a18 <_malloc_r+0x44>
  405df2:	099a      	lsrs	r2, r3, #6
  405df4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405df8:	00c9      	lsls	r1, r1, #3
  405dfa:	3238      	adds	r2, #56	; 0x38
  405dfc:	e7a4      	b.n	405d48 <_malloc_r+0x374>
  405dfe:	42bc      	cmp	r4, r7
  405e00:	d054      	beq.n	405eac <_malloc_r+0x4d8>
  405e02:	68bc      	ldr	r4, [r7, #8]
  405e04:	6862      	ldr	r2, [r4, #4]
  405e06:	f022 0203 	bic.w	r2, r2, #3
  405e0a:	e75d      	b.n	405cc8 <_malloc_r+0x2f4>
  405e0c:	f859 3908 	ldr.w	r3, [r9], #-8
  405e10:	4599      	cmp	r9, r3
  405e12:	f040 8086 	bne.w	405f22 <_malloc_r+0x54e>
  405e16:	f010 0f03 	tst.w	r0, #3
  405e1a:	f100 30ff 	add.w	r0, r0, #4294967295
  405e1e:	d1f5      	bne.n	405e0c <_malloc_r+0x438>
  405e20:	687b      	ldr	r3, [r7, #4]
  405e22:	ea23 0304 	bic.w	r3, r3, r4
  405e26:	607b      	str	r3, [r7, #4]
  405e28:	0064      	lsls	r4, r4, #1
  405e2a:	429c      	cmp	r4, r3
  405e2c:	f63f aec7 	bhi.w	405bbe <_malloc_r+0x1ea>
  405e30:	2c00      	cmp	r4, #0
  405e32:	f43f aec4 	beq.w	405bbe <_malloc_r+0x1ea>
  405e36:	421c      	tst	r4, r3
  405e38:	4640      	mov	r0, r8
  405e3a:	f47f ae3e 	bne.w	405aba <_malloc_r+0xe6>
  405e3e:	0064      	lsls	r4, r4, #1
  405e40:	421c      	tst	r4, r3
  405e42:	f100 0004 	add.w	r0, r0, #4
  405e46:	d0fa      	beq.n	405e3e <_malloc_r+0x46a>
  405e48:	e637      	b.n	405aba <_malloc_r+0xe6>
  405e4a:	468c      	mov	ip, r1
  405e4c:	e78c      	b.n	405d68 <_malloc_r+0x394>
  405e4e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405e52:	d815      	bhi.n	405e80 <_malloc_r+0x4ac>
  405e54:	0bf3      	lsrs	r3, r6, #15
  405e56:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405e5a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405e5e:	00c3      	lsls	r3, r0, #3
  405e60:	e5da      	b.n	405a18 <_malloc_r+0x44>
  405e62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405e66:	e6ed      	b.n	405c44 <_malloc_r+0x270>
  405e68:	687b      	ldr	r3, [r7, #4]
  405e6a:	1092      	asrs	r2, r2, #2
  405e6c:	2101      	movs	r1, #1
  405e6e:	fa01 f202 	lsl.w	r2, r1, r2
  405e72:	4313      	orrs	r3, r2
  405e74:	607b      	str	r3, [r7, #4]
  405e76:	4662      	mov	r2, ip
  405e78:	e779      	b.n	405d6e <_malloc_r+0x39a>
  405e7a:	2301      	movs	r3, #1
  405e7c:	6053      	str	r3, [r2, #4]
  405e7e:	e729      	b.n	405cd4 <_malloc_r+0x300>
  405e80:	f240 5254 	movw	r2, #1364	; 0x554
  405e84:	4293      	cmp	r3, r2
  405e86:	d822      	bhi.n	405ece <_malloc_r+0x4fa>
  405e88:	0cb3      	lsrs	r3, r6, #18
  405e8a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405e8e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405e92:	00c3      	lsls	r3, r0, #3
  405e94:	e5c0      	b.n	405a18 <_malloc_r+0x44>
  405e96:	f103 0b10 	add.w	fp, r3, #16
  405e9a:	e6ae      	b.n	405bfa <_malloc_r+0x226>
  405e9c:	2a54      	cmp	r2, #84	; 0x54
  405e9e:	d829      	bhi.n	405ef4 <_malloc_r+0x520>
  405ea0:	0b1a      	lsrs	r2, r3, #12
  405ea2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405ea6:	00c9      	lsls	r1, r1, #3
  405ea8:	326e      	adds	r2, #110	; 0x6e
  405eaa:	e74d      	b.n	405d48 <_malloc_r+0x374>
  405eac:	4b20      	ldr	r3, [pc, #128]	; (405f30 <_malloc_r+0x55c>)
  405eae:	6819      	ldr	r1, [r3, #0]
  405eb0:	4459      	add	r1, fp
  405eb2:	6019      	str	r1, [r3, #0]
  405eb4:	e6b2      	b.n	405c1c <_malloc_r+0x248>
  405eb6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405eba:	2800      	cmp	r0, #0
  405ebc:	f47f aeae 	bne.w	405c1c <_malloc_r+0x248>
  405ec0:	eb08 030b 	add.w	r3, r8, fp
  405ec4:	68ba      	ldr	r2, [r7, #8]
  405ec6:	f043 0301 	orr.w	r3, r3, #1
  405eca:	6053      	str	r3, [r2, #4]
  405ecc:	e6ee      	b.n	405cac <_malloc_r+0x2d8>
  405ece:	207f      	movs	r0, #127	; 0x7f
  405ed0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405ed4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405ed8:	e59e      	b.n	405a18 <_malloc_r+0x44>
  405eda:	f104 0108 	add.w	r1, r4, #8
  405ede:	4628      	mov	r0, r5
  405ee0:	9300      	str	r3, [sp, #0]
  405ee2:	f000 fe3b 	bl	406b5c <_free_r>
  405ee6:	9b00      	ldr	r3, [sp, #0]
  405ee8:	6819      	ldr	r1, [r3, #0]
  405eea:	e6df      	b.n	405cac <_malloc_r+0x2d8>
  405eec:	2001      	movs	r0, #1
  405eee:	f04f 0900 	mov.w	r9, #0
  405ef2:	e6bc      	b.n	405c6e <_malloc_r+0x29a>
  405ef4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405ef8:	d805      	bhi.n	405f06 <_malloc_r+0x532>
  405efa:	0bda      	lsrs	r2, r3, #15
  405efc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405f00:	00c9      	lsls	r1, r1, #3
  405f02:	3277      	adds	r2, #119	; 0x77
  405f04:	e720      	b.n	405d48 <_malloc_r+0x374>
  405f06:	f240 5154 	movw	r1, #1364	; 0x554
  405f0a:	428a      	cmp	r2, r1
  405f0c:	d805      	bhi.n	405f1a <_malloc_r+0x546>
  405f0e:	0c9a      	lsrs	r2, r3, #18
  405f10:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405f14:	00c9      	lsls	r1, r1, #3
  405f16:	327c      	adds	r2, #124	; 0x7c
  405f18:	e716      	b.n	405d48 <_malloc_r+0x374>
  405f1a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405f1e:	227e      	movs	r2, #126	; 0x7e
  405f20:	e712      	b.n	405d48 <_malloc_r+0x374>
  405f22:	687b      	ldr	r3, [r7, #4]
  405f24:	e780      	b.n	405e28 <_malloc_r+0x454>
  405f26:	08f0      	lsrs	r0, r6, #3
  405f28:	f106 0308 	add.w	r3, r6, #8
  405f2c:	e600      	b.n	405b30 <_malloc_r+0x15c>
  405f2e:	bf00      	nop
  405f30:	20006c2c 	.word	0x20006c2c
	...

00405f40 <memchr>:
  405f40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405f44:	2a10      	cmp	r2, #16
  405f46:	db2b      	blt.n	405fa0 <memchr+0x60>
  405f48:	f010 0f07 	tst.w	r0, #7
  405f4c:	d008      	beq.n	405f60 <memchr+0x20>
  405f4e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405f52:	3a01      	subs	r2, #1
  405f54:	428b      	cmp	r3, r1
  405f56:	d02d      	beq.n	405fb4 <memchr+0x74>
  405f58:	f010 0f07 	tst.w	r0, #7
  405f5c:	b342      	cbz	r2, 405fb0 <memchr+0x70>
  405f5e:	d1f6      	bne.n	405f4e <memchr+0xe>
  405f60:	b4f0      	push	{r4, r5, r6, r7}
  405f62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405f66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405f6a:	f022 0407 	bic.w	r4, r2, #7
  405f6e:	f07f 0700 	mvns.w	r7, #0
  405f72:	2300      	movs	r3, #0
  405f74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405f78:	3c08      	subs	r4, #8
  405f7a:	ea85 0501 	eor.w	r5, r5, r1
  405f7e:	ea86 0601 	eor.w	r6, r6, r1
  405f82:	fa85 f547 	uadd8	r5, r5, r7
  405f86:	faa3 f587 	sel	r5, r3, r7
  405f8a:	fa86 f647 	uadd8	r6, r6, r7
  405f8e:	faa5 f687 	sel	r6, r5, r7
  405f92:	b98e      	cbnz	r6, 405fb8 <memchr+0x78>
  405f94:	d1ee      	bne.n	405f74 <memchr+0x34>
  405f96:	bcf0      	pop	{r4, r5, r6, r7}
  405f98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405f9c:	f002 0207 	and.w	r2, r2, #7
  405fa0:	b132      	cbz	r2, 405fb0 <memchr+0x70>
  405fa2:	f810 3b01 	ldrb.w	r3, [r0], #1
  405fa6:	3a01      	subs	r2, #1
  405fa8:	ea83 0301 	eor.w	r3, r3, r1
  405fac:	b113      	cbz	r3, 405fb4 <memchr+0x74>
  405fae:	d1f8      	bne.n	405fa2 <memchr+0x62>
  405fb0:	2000      	movs	r0, #0
  405fb2:	4770      	bx	lr
  405fb4:	3801      	subs	r0, #1
  405fb6:	4770      	bx	lr
  405fb8:	2d00      	cmp	r5, #0
  405fba:	bf06      	itte	eq
  405fbc:	4635      	moveq	r5, r6
  405fbe:	3803      	subeq	r0, #3
  405fc0:	3807      	subne	r0, #7
  405fc2:	f015 0f01 	tst.w	r5, #1
  405fc6:	d107      	bne.n	405fd8 <memchr+0x98>
  405fc8:	3001      	adds	r0, #1
  405fca:	f415 7f80 	tst.w	r5, #256	; 0x100
  405fce:	bf02      	ittt	eq
  405fd0:	3001      	addeq	r0, #1
  405fd2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405fd6:	3001      	addeq	r0, #1
  405fd8:	bcf0      	pop	{r4, r5, r6, r7}
  405fda:	3801      	subs	r0, #1
  405fdc:	4770      	bx	lr
  405fde:	bf00      	nop

00405fe0 <memcmp>:
  405fe0:	2a03      	cmp	r2, #3
  405fe2:	b470      	push	{r4, r5, r6}
  405fe4:	d922      	bls.n	40602c <memcmp+0x4c>
  405fe6:	ea40 0301 	orr.w	r3, r0, r1
  405fea:	079b      	lsls	r3, r3, #30
  405fec:	d011      	beq.n	406012 <memcmp+0x32>
  405fee:	7803      	ldrb	r3, [r0, #0]
  405ff0:	780c      	ldrb	r4, [r1, #0]
  405ff2:	42a3      	cmp	r3, r4
  405ff4:	d11d      	bne.n	406032 <memcmp+0x52>
  405ff6:	440a      	add	r2, r1
  405ff8:	3101      	adds	r1, #1
  405ffa:	e005      	b.n	406008 <memcmp+0x28>
  405ffc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406000:	f811 4b01 	ldrb.w	r4, [r1], #1
  406004:	42a3      	cmp	r3, r4
  406006:	d114      	bne.n	406032 <memcmp+0x52>
  406008:	4291      	cmp	r1, r2
  40600a:	d1f7      	bne.n	405ffc <memcmp+0x1c>
  40600c:	2000      	movs	r0, #0
  40600e:	bc70      	pop	{r4, r5, r6}
  406010:	4770      	bx	lr
  406012:	680d      	ldr	r5, [r1, #0]
  406014:	6806      	ldr	r6, [r0, #0]
  406016:	42ae      	cmp	r6, r5
  406018:	460c      	mov	r4, r1
  40601a:	4603      	mov	r3, r0
  40601c:	f101 0104 	add.w	r1, r1, #4
  406020:	f100 0004 	add.w	r0, r0, #4
  406024:	d108      	bne.n	406038 <memcmp+0x58>
  406026:	3a04      	subs	r2, #4
  406028:	2a03      	cmp	r2, #3
  40602a:	d8f2      	bhi.n	406012 <memcmp+0x32>
  40602c:	2a00      	cmp	r2, #0
  40602e:	d1de      	bne.n	405fee <memcmp+0xe>
  406030:	e7ec      	b.n	40600c <memcmp+0x2c>
  406032:	1b18      	subs	r0, r3, r4
  406034:	bc70      	pop	{r4, r5, r6}
  406036:	4770      	bx	lr
  406038:	4621      	mov	r1, r4
  40603a:	4618      	mov	r0, r3
  40603c:	e7d7      	b.n	405fee <memcmp+0xe>
  40603e:	bf00      	nop

00406040 <memcpy>:
  406040:	4684      	mov	ip, r0
  406042:	ea41 0300 	orr.w	r3, r1, r0
  406046:	f013 0303 	ands.w	r3, r3, #3
  40604a:	d16d      	bne.n	406128 <memcpy+0xe8>
  40604c:	3a40      	subs	r2, #64	; 0x40
  40604e:	d341      	bcc.n	4060d4 <memcpy+0x94>
  406050:	f851 3b04 	ldr.w	r3, [r1], #4
  406054:	f840 3b04 	str.w	r3, [r0], #4
  406058:	f851 3b04 	ldr.w	r3, [r1], #4
  40605c:	f840 3b04 	str.w	r3, [r0], #4
  406060:	f851 3b04 	ldr.w	r3, [r1], #4
  406064:	f840 3b04 	str.w	r3, [r0], #4
  406068:	f851 3b04 	ldr.w	r3, [r1], #4
  40606c:	f840 3b04 	str.w	r3, [r0], #4
  406070:	f851 3b04 	ldr.w	r3, [r1], #4
  406074:	f840 3b04 	str.w	r3, [r0], #4
  406078:	f851 3b04 	ldr.w	r3, [r1], #4
  40607c:	f840 3b04 	str.w	r3, [r0], #4
  406080:	f851 3b04 	ldr.w	r3, [r1], #4
  406084:	f840 3b04 	str.w	r3, [r0], #4
  406088:	f851 3b04 	ldr.w	r3, [r1], #4
  40608c:	f840 3b04 	str.w	r3, [r0], #4
  406090:	f851 3b04 	ldr.w	r3, [r1], #4
  406094:	f840 3b04 	str.w	r3, [r0], #4
  406098:	f851 3b04 	ldr.w	r3, [r1], #4
  40609c:	f840 3b04 	str.w	r3, [r0], #4
  4060a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060a4:	f840 3b04 	str.w	r3, [r0], #4
  4060a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060ac:	f840 3b04 	str.w	r3, [r0], #4
  4060b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060b4:	f840 3b04 	str.w	r3, [r0], #4
  4060b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060bc:	f840 3b04 	str.w	r3, [r0], #4
  4060c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060c4:	f840 3b04 	str.w	r3, [r0], #4
  4060c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060cc:	f840 3b04 	str.w	r3, [r0], #4
  4060d0:	3a40      	subs	r2, #64	; 0x40
  4060d2:	d2bd      	bcs.n	406050 <memcpy+0x10>
  4060d4:	3230      	adds	r2, #48	; 0x30
  4060d6:	d311      	bcc.n	4060fc <memcpy+0xbc>
  4060d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060dc:	f840 3b04 	str.w	r3, [r0], #4
  4060e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060e4:	f840 3b04 	str.w	r3, [r0], #4
  4060e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4060ec:	f840 3b04 	str.w	r3, [r0], #4
  4060f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4060f4:	f840 3b04 	str.w	r3, [r0], #4
  4060f8:	3a10      	subs	r2, #16
  4060fa:	d2ed      	bcs.n	4060d8 <memcpy+0x98>
  4060fc:	320c      	adds	r2, #12
  4060fe:	d305      	bcc.n	40610c <memcpy+0xcc>
  406100:	f851 3b04 	ldr.w	r3, [r1], #4
  406104:	f840 3b04 	str.w	r3, [r0], #4
  406108:	3a04      	subs	r2, #4
  40610a:	d2f9      	bcs.n	406100 <memcpy+0xc0>
  40610c:	3204      	adds	r2, #4
  40610e:	d008      	beq.n	406122 <memcpy+0xe2>
  406110:	07d2      	lsls	r2, r2, #31
  406112:	bf1c      	itt	ne
  406114:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406118:	f800 3b01 	strbne.w	r3, [r0], #1
  40611c:	d301      	bcc.n	406122 <memcpy+0xe2>
  40611e:	880b      	ldrh	r3, [r1, #0]
  406120:	8003      	strh	r3, [r0, #0]
  406122:	4660      	mov	r0, ip
  406124:	4770      	bx	lr
  406126:	bf00      	nop
  406128:	2a08      	cmp	r2, #8
  40612a:	d313      	bcc.n	406154 <memcpy+0x114>
  40612c:	078b      	lsls	r3, r1, #30
  40612e:	d08d      	beq.n	40604c <memcpy+0xc>
  406130:	f010 0303 	ands.w	r3, r0, #3
  406134:	d08a      	beq.n	40604c <memcpy+0xc>
  406136:	f1c3 0304 	rsb	r3, r3, #4
  40613a:	1ad2      	subs	r2, r2, r3
  40613c:	07db      	lsls	r3, r3, #31
  40613e:	bf1c      	itt	ne
  406140:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406144:	f800 3b01 	strbne.w	r3, [r0], #1
  406148:	d380      	bcc.n	40604c <memcpy+0xc>
  40614a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40614e:	f820 3b02 	strh.w	r3, [r0], #2
  406152:	e77b      	b.n	40604c <memcpy+0xc>
  406154:	3a04      	subs	r2, #4
  406156:	d3d9      	bcc.n	40610c <memcpy+0xcc>
  406158:	3a01      	subs	r2, #1
  40615a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40615e:	f800 3b01 	strb.w	r3, [r0], #1
  406162:	d2f9      	bcs.n	406158 <memcpy+0x118>
  406164:	780b      	ldrb	r3, [r1, #0]
  406166:	7003      	strb	r3, [r0, #0]
  406168:	784b      	ldrb	r3, [r1, #1]
  40616a:	7043      	strb	r3, [r0, #1]
  40616c:	788b      	ldrb	r3, [r1, #2]
  40616e:	7083      	strb	r3, [r0, #2]
  406170:	4660      	mov	r0, ip
  406172:	4770      	bx	lr

00406174 <__malloc_lock>:
  406174:	4801      	ldr	r0, [pc, #4]	; (40617c <__malloc_lock+0x8>)
  406176:	f7ff bc29 	b.w	4059cc <__retarget_lock_acquire_recursive>
  40617a:	bf00      	nop
  40617c:	20007094 	.word	0x20007094

00406180 <__malloc_unlock>:
  406180:	4801      	ldr	r0, [pc, #4]	; (406188 <__malloc_unlock+0x8>)
  406182:	f7ff bc25 	b.w	4059d0 <__retarget_lock_release_recursive>
  406186:	bf00      	nop
  406188:	20007094 	.word	0x20007094

0040618c <_Balloc>:
  40618c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40618e:	b570      	push	{r4, r5, r6, lr}
  406190:	4605      	mov	r5, r0
  406192:	460c      	mov	r4, r1
  406194:	b14b      	cbz	r3, 4061aa <_Balloc+0x1e>
  406196:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40619a:	b180      	cbz	r0, 4061be <_Balloc+0x32>
  40619c:	6802      	ldr	r2, [r0, #0]
  40619e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4061a2:	2300      	movs	r3, #0
  4061a4:	6103      	str	r3, [r0, #16]
  4061a6:	60c3      	str	r3, [r0, #12]
  4061a8:	bd70      	pop	{r4, r5, r6, pc}
  4061aa:	2221      	movs	r2, #33	; 0x21
  4061ac:	2104      	movs	r1, #4
  4061ae:	f000 fc55 	bl	406a5c <_calloc_r>
  4061b2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4061b4:	4603      	mov	r3, r0
  4061b6:	2800      	cmp	r0, #0
  4061b8:	d1ed      	bne.n	406196 <_Balloc+0xa>
  4061ba:	2000      	movs	r0, #0
  4061bc:	bd70      	pop	{r4, r5, r6, pc}
  4061be:	2101      	movs	r1, #1
  4061c0:	fa01 f604 	lsl.w	r6, r1, r4
  4061c4:	1d72      	adds	r2, r6, #5
  4061c6:	4628      	mov	r0, r5
  4061c8:	0092      	lsls	r2, r2, #2
  4061ca:	f000 fc47 	bl	406a5c <_calloc_r>
  4061ce:	2800      	cmp	r0, #0
  4061d0:	d0f3      	beq.n	4061ba <_Balloc+0x2e>
  4061d2:	6044      	str	r4, [r0, #4]
  4061d4:	6086      	str	r6, [r0, #8]
  4061d6:	e7e4      	b.n	4061a2 <_Balloc+0x16>

004061d8 <_Bfree>:
  4061d8:	b131      	cbz	r1, 4061e8 <_Bfree+0x10>
  4061da:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4061dc:	684a      	ldr	r2, [r1, #4]
  4061de:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4061e2:	6008      	str	r0, [r1, #0]
  4061e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4061e8:	4770      	bx	lr
  4061ea:	bf00      	nop

004061ec <__multadd>:
  4061ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4061ee:	690c      	ldr	r4, [r1, #16]
  4061f0:	b083      	sub	sp, #12
  4061f2:	460d      	mov	r5, r1
  4061f4:	4606      	mov	r6, r0
  4061f6:	f101 0e14 	add.w	lr, r1, #20
  4061fa:	2700      	movs	r7, #0
  4061fc:	f8de 0000 	ldr.w	r0, [lr]
  406200:	b281      	uxth	r1, r0
  406202:	fb02 3301 	mla	r3, r2, r1, r3
  406206:	0c01      	lsrs	r1, r0, #16
  406208:	0c18      	lsrs	r0, r3, #16
  40620a:	fb02 0101 	mla	r1, r2, r1, r0
  40620e:	b29b      	uxth	r3, r3
  406210:	3701      	adds	r7, #1
  406212:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406216:	42bc      	cmp	r4, r7
  406218:	f84e 3b04 	str.w	r3, [lr], #4
  40621c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406220:	dcec      	bgt.n	4061fc <__multadd+0x10>
  406222:	b13b      	cbz	r3, 406234 <__multadd+0x48>
  406224:	68aa      	ldr	r2, [r5, #8]
  406226:	4294      	cmp	r4, r2
  406228:	da07      	bge.n	40623a <__multadd+0x4e>
  40622a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40622e:	3401      	adds	r4, #1
  406230:	6153      	str	r3, [r2, #20]
  406232:	612c      	str	r4, [r5, #16]
  406234:	4628      	mov	r0, r5
  406236:	b003      	add	sp, #12
  406238:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40623a:	6869      	ldr	r1, [r5, #4]
  40623c:	9301      	str	r3, [sp, #4]
  40623e:	3101      	adds	r1, #1
  406240:	4630      	mov	r0, r6
  406242:	f7ff ffa3 	bl	40618c <_Balloc>
  406246:	692a      	ldr	r2, [r5, #16]
  406248:	3202      	adds	r2, #2
  40624a:	f105 010c 	add.w	r1, r5, #12
  40624e:	4607      	mov	r7, r0
  406250:	0092      	lsls	r2, r2, #2
  406252:	300c      	adds	r0, #12
  406254:	f7ff fef4 	bl	406040 <memcpy>
  406258:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40625a:	6869      	ldr	r1, [r5, #4]
  40625c:	9b01      	ldr	r3, [sp, #4]
  40625e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406262:	6028      	str	r0, [r5, #0]
  406264:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406268:	463d      	mov	r5, r7
  40626a:	e7de      	b.n	40622a <__multadd+0x3e>

0040626c <__hi0bits>:
  40626c:	0c02      	lsrs	r2, r0, #16
  40626e:	0412      	lsls	r2, r2, #16
  406270:	4603      	mov	r3, r0
  406272:	b9b2      	cbnz	r2, 4062a2 <__hi0bits+0x36>
  406274:	0403      	lsls	r3, r0, #16
  406276:	2010      	movs	r0, #16
  406278:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40627c:	bf04      	itt	eq
  40627e:	021b      	lsleq	r3, r3, #8
  406280:	3008      	addeq	r0, #8
  406282:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406286:	bf04      	itt	eq
  406288:	011b      	lsleq	r3, r3, #4
  40628a:	3004      	addeq	r0, #4
  40628c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406290:	bf04      	itt	eq
  406292:	009b      	lsleq	r3, r3, #2
  406294:	3002      	addeq	r0, #2
  406296:	2b00      	cmp	r3, #0
  406298:	db02      	blt.n	4062a0 <__hi0bits+0x34>
  40629a:	005b      	lsls	r3, r3, #1
  40629c:	d403      	bmi.n	4062a6 <__hi0bits+0x3a>
  40629e:	2020      	movs	r0, #32
  4062a0:	4770      	bx	lr
  4062a2:	2000      	movs	r0, #0
  4062a4:	e7e8      	b.n	406278 <__hi0bits+0xc>
  4062a6:	3001      	adds	r0, #1
  4062a8:	4770      	bx	lr
  4062aa:	bf00      	nop

004062ac <__lo0bits>:
  4062ac:	6803      	ldr	r3, [r0, #0]
  4062ae:	f013 0207 	ands.w	r2, r3, #7
  4062b2:	4601      	mov	r1, r0
  4062b4:	d007      	beq.n	4062c6 <__lo0bits+0x1a>
  4062b6:	07da      	lsls	r2, r3, #31
  4062b8:	d421      	bmi.n	4062fe <__lo0bits+0x52>
  4062ba:	0798      	lsls	r0, r3, #30
  4062bc:	d421      	bmi.n	406302 <__lo0bits+0x56>
  4062be:	089b      	lsrs	r3, r3, #2
  4062c0:	600b      	str	r3, [r1, #0]
  4062c2:	2002      	movs	r0, #2
  4062c4:	4770      	bx	lr
  4062c6:	b298      	uxth	r0, r3
  4062c8:	b198      	cbz	r0, 4062f2 <__lo0bits+0x46>
  4062ca:	4610      	mov	r0, r2
  4062cc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4062d0:	bf04      	itt	eq
  4062d2:	0a1b      	lsreq	r3, r3, #8
  4062d4:	3008      	addeq	r0, #8
  4062d6:	071a      	lsls	r2, r3, #28
  4062d8:	bf04      	itt	eq
  4062da:	091b      	lsreq	r3, r3, #4
  4062dc:	3004      	addeq	r0, #4
  4062de:	079a      	lsls	r2, r3, #30
  4062e0:	bf04      	itt	eq
  4062e2:	089b      	lsreq	r3, r3, #2
  4062e4:	3002      	addeq	r0, #2
  4062e6:	07da      	lsls	r2, r3, #31
  4062e8:	d407      	bmi.n	4062fa <__lo0bits+0x4e>
  4062ea:	085b      	lsrs	r3, r3, #1
  4062ec:	d104      	bne.n	4062f8 <__lo0bits+0x4c>
  4062ee:	2020      	movs	r0, #32
  4062f0:	4770      	bx	lr
  4062f2:	0c1b      	lsrs	r3, r3, #16
  4062f4:	2010      	movs	r0, #16
  4062f6:	e7e9      	b.n	4062cc <__lo0bits+0x20>
  4062f8:	3001      	adds	r0, #1
  4062fa:	600b      	str	r3, [r1, #0]
  4062fc:	4770      	bx	lr
  4062fe:	2000      	movs	r0, #0
  406300:	4770      	bx	lr
  406302:	085b      	lsrs	r3, r3, #1
  406304:	600b      	str	r3, [r1, #0]
  406306:	2001      	movs	r0, #1
  406308:	4770      	bx	lr
  40630a:	bf00      	nop

0040630c <__i2b>:
  40630c:	b510      	push	{r4, lr}
  40630e:	460c      	mov	r4, r1
  406310:	2101      	movs	r1, #1
  406312:	f7ff ff3b 	bl	40618c <_Balloc>
  406316:	2201      	movs	r2, #1
  406318:	6144      	str	r4, [r0, #20]
  40631a:	6102      	str	r2, [r0, #16]
  40631c:	bd10      	pop	{r4, pc}
  40631e:	bf00      	nop

00406320 <__multiply>:
  406320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406324:	690c      	ldr	r4, [r1, #16]
  406326:	6915      	ldr	r5, [r2, #16]
  406328:	42ac      	cmp	r4, r5
  40632a:	b083      	sub	sp, #12
  40632c:	468b      	mov	fp, r1
  40632e:	4616      	mov	r6, r2
  406330:	da04      	bge.n	40633c <__multiply+0x1c>
  406332:	4622      	mov	r2, r4
  406334:	46b3      	mov	fp, r6
  406336:	462c      	mov	r4, r5
  406338:	460e      	mov	r6, r1
  40633a:	4615      	mov	r5, r2
  40633c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406340:	f8db 1004 	ldr.w	r1, [fp, #4]
  406344:	eb04 0805 	add.w	r8, r4, r5
  406348:	4598      	cmp	r8, r3
  40634a:	bfc8      	it	gt
  40634c:	3101      	addgt	r1, #1
  40634e:	f7ff ff1d 	bl	40618c <_Balloc>
  406352:	f100 0914 	add.w	r9, r0, #20
  406356:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40635a:	45d1      	cmp	r9, sl
  40635c:	9000      	str	r0, [sp, #0]
  40635e:	d205      	bcs.n	40636c <__multiply+0x4c>
  406360:	464b      	mov	r3, r9
  406362:	2100      	movs	r1, #0
  406364:	f843 1b04 	str.w	r1, [r3], #4
  406368:	459a      	cmp	sl, r3
  40636a:	d8fb      	bhi.n	406364 <__multiply+0x44>
  40636c:	f106 0c14 	add.w	ip, r6, #20
  406370:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406374:	f10b 0b14 	add.w	fp, fp, #20
  406378:	459c      	cmp	ip, r3
  40637a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40637e:	d24c      	bcs.n	40641a <__multiply+0xfa>
  406380:	f8cd a004 	str.w	sl, [sp, #4]
  406384:	469a      	mov	sl, r3
  406386:	f8dc 5000 	ldr.w	r5, [ip]
  40638a:	b2af      	uxth	r7, r5
  40638c:	b1ef      	cbz	r7, 4063ca <__multiply+0xaa>
  40638e:	2100      	movs	r1, #0
  406390:	464d      	mov	r5, r9
  406392:	465e      	mov	r6, fp
  406394:	460c      	mov	r4, r1
  406396:	f856 2b04 	ldr.w	r2, [r6], #4
  40639a:	6828      	ldr	r0, [r5, #0]
  40639c:	b293      	uxth	r3, r2
  40639e:	b281      	uxth	r1, r0
  4063a0:	fb07 1303 	mla	r3, r7, r3, r1
  4063a4:	0c12      	lsrs	r2, r2, #16
  4063a6:	0c01      	lsrs	r1, r0, #16
  4063a8:	4423      	add	r3, r4
  4063aa:	fb07 1102 	mla	r1, r7, r2, r1
  4063ae:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4063b2:	b29b      	uxth	r3, r3
  4063b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4063b8:	45b6      	cmp	lr, r6
  4063ba:	f845 3b04 	str.w	r3, [r5], #4
  4063be:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4063c2:	d8e8      	bhi.n	406396 <__multiply+0x76>
  4063c4:	602c      	str	r4, [r5, #0]
  4063c6:	f8dc 5000 	ldr.w	r5, [ip]
  4063ca:	0c2d      	lsrs	r5, r5, #16
  4063cc:	d01d      	beq.n	40640a <__multiply+0xea>
  4063ce:	f8d9 3000 	ldr.w	r3, [r9]
  4063d2:	4648      	mov	r0, r9
  4063d4:	461c      	mov	r4, r3
  4063d6:	4659      	mov	r1, fp
  4063d8:	2200      	movs	r2, #0
  4063da:	880e      	ldrh	r6, [r1, #0]
  4063dc:	0c24      	lsrs	r4, r4, #16
  4063de:	fb05 4406 	mla	r4, r5, r6, r4
  4063e2:	4422      	add	r2, r4
  4063e4:	b29b      	uxth	r3, r3
  4063e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4063ea:	f840 3b04 	str.w	r3, [r0], #4
  4063ee:	f851 3b04 	ldr.w	r3, [r1], #4
  4063f2:	6804      	ldr	r4, [r0, #0]
  4063f4:	0c1b      	lsrs	r3, r3, #16
  4063f6:	b2a6      	uxth	r6, r4
  4063f8:	fb05 6303 	mla	r3, r5, r3, r6
  4063fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406400:	458e      	cmp	lr, r1
  406402:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406406:	d8e8      	bhi.n	4063da <__multiply+0xba>
  406408:	6003      	str	r3, [r0, #0]
  40640a:	f10c 0c04 	add.w	ip, ip, #4
  40640e:	45e2      	cmp	sl, ip
  406410:	f109 0904 	add.w	r9, r9, #4
  406414:	d8b7      	bhi.n	406386 <__multiply+0x66>
  406416:	f8dd a004 	ldr.w	sl, [sp, #4]
  40641a:	f1b8 0f00 	cmp.w	r8, #0
  40641e:	dd0b      	ble.n	406438 <__multiply+0x118>
  406420:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406424:	f1aa 0a04 	sub.w	sl, sl, #4
  406428:	b11b      	cbz	r3, 406432 <__multiply+0x112>
  40642a:	e005      	b.n	406438 <__multiply+0x118>
  40642c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406430:	b913      	cbnz	r3, 406438 <__multiply+0x118>
  406432:	f1b8 0801 	subs.w	r8, r8, #1
  406436:	d1f9      	bne.n	40642c <__multiply+0x10c>
  406438:	9800      	ldr	r0, [sp, #0]
  40643a:	f8c0 8010 	str.w	r8, [r0, #16]
  40643e:	b003      	add	sp, #12
  406440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406444 <__pow5mult>:
  406444:	f012 0303 	ands.w	r3, r2, #3
  406448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40644c:	4614      	mov	r4, r2
  40644e:	4607      	mov	r7, r0
  406450:	d12e      	bne.n	4064b0 <__pow5mult+0x6c>
  406452:	460d      	mov	r5, r1
  406454:	10a4      	asrs	r4, r4, #2
  406456:	d01c      	beq.n	406492 <__pow5mult+0x4e>
  406458:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40645a:	b396      	cbz	r6, 4064c2 <__pow5mult+0x7e>
  40645c:	07e3      	lsls	r3, r4, #31
  40645e:	f04f 0800 	mov.w	r8, #0
  406462:	d406      	bmi.n	406472 <__pow5mult+0x2e>
  406464:	1064      	asrs	r4, r4, #1
  406466:	d014      	beq.n	406492 <__pow5mult+0x4e>
  406468:	6830      	ldr	r0, [r6, #0]
  40646a:	b1a8      	cbz	r0, 406498 <__pow5mult+0x54>
  40646c:	4606      	mov	r6, r0
  40646e:	07e3      	lsls	r3, r4, #31
  406470:	d5f8      	bpl.n	406464 <__pow5mult+0x20>
  406472:	4632      	mov	r2, r6
  406474:	4629      	mov	r1, r5
  406476:	4638      	mov	r0, r7
  406478:	f7ff ff52 	bl	406320 <__multiply>
  40647c:	b1b5      	cbz	r5, 4064ac <__pow5mult+0x68>
  40647e:	686a      	ldr	r2, [r5, #4]
  406480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406482:	1064      	asrs	r4, r4, #1
  406484:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406488:	6029      	str	r1, [r5, #0]
  40648a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40648e:	4605      	mov	r5, r0
  406490:	d1ea      	bne.n	406468 <__pow5mult+0x24>
  406492:	4628      	mov	r0, r5
  406494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406498:	4632      	mov	r2, r6
  40649a:	4631      	mov	r1, r6
  40649c:	4638      	mov	r0, r7
  40649e:	f7ff ff3f 	bl	406320 <__multiply>
  4064a2:	6030      	str	r0, [r6, #0]
  4064a4:	f8c0 8000 	str.w	r8, [r0]
  4064a8:	4606      	mov	r6, r0
  4064aa:	e7e0      	b.n	40646e <__pow5mult+0x2a>
  4064ac:	4605      	mov	r5, r0
  4064ae:	e7d9      	b.n	406464 <__pow5mult+0x20>
  4064b0:	1e5a      	subs	r2, r3, #1
  4064b2:	4d0b      	ldr	r5, [pc, #44]	; (4064e0 <__pow5mult+0x9c>)
  4064b4:	2300      	movs	r3, #0
  4064b6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4064ba:	f7ff fe97 	bl	4061ec <__multadd>
  4064be:	4605      	mov	r5, r0
  4064c0:	e7c8      	b.n	406454 <__pow5mult+0x10>
  4064c2:	2101      	movs	r1, #1
  4064c4:	4638      	mov	r0, r7
  4064c6:	f7ff fe61 	bl	40618c <_Balloc>
  4064ca:	f240 2171 	movw	r1, #625	; 0x271
  4064ce:	2201      	movs	r2, #1
  4064d0:	2300      	movs	r3, #0
  4064d2:	6141      	str	r1, [r0, #20]
  4064d4:	6102      	str	r2, [r0, #16]
  4064d6:	4606      	mov	r6, r0
  4064d8:	64b8      	str	r0, [r7, #72]	; 0x48
  4064da:	6003      	str	r3, [r0, #0]
  4064dc:	e7be      	b.n	40645c <__pow5mult+0x18>
  4064de:	bf00      	nop
  4064e0:	00407dd8 	.word	0x00407dd8

004064e4 <__lshift>:
  4064e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4064e8:	4691      	mov	r9, r2
  4064ea:	690a      	ldr	r2, [r1, #16]
  4064ec:	688b      	ldr	r3, [r1, #8]
  4064ee:	ea4f 1469 	mov.w	r4, r9, asr #5
  4064f2:	eb04 0802 	add.w	r8, r4, r2
  4064f6:	f108 0501 	add.w	r5, r8, #1
  4064fa:	429d      	cmp	r5, r3
  4064fc:	460e      	mov	r6, r1
  4064fe:	4607      	mov	r7, r0
  406500:	6849      	ldr	r1, [r1, #4]
  406502:	dd04      	ble.n	40650e <__lshift+0x2a>
  406504:	005b      	lsls	r3, r3, #1
  406506:	429d      	cmp	r5, r3
  406508:	f101 0101 	add.w	r1, r1, #1
  40650c:	dcfa      	bgt.n	406504 <__lshift+0x20>
  40650e:	4638      	mov	r0, r7
  406510:	f7ff fe3c 	bl	40618c <_Balloc>
  406514:	2c00      	cmp	r4, #0
  406516:	f100 0314 	add.w	r3, r0, #20
  40651a:	dd06      	ble.n	40652a <__lshift+0x46>
  40651c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406520:	2100      	movs	r1, #0
  406522:	f843 1b04 	str.w	r1, [r3], #4
  406526:	429a      	cmp	r2, r3
  406528:	d1fb      	bne.n	406522 <__lshift+0x3e>
  40652a:	6934      	ldr	r4, [r6, #16]
  40652c:	f106 0114 	add.w	r1, r6, #20
  406530:	f019 091f 	ands.w	r9, r9, #31
  406534:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406538:	d01d      	beq.n	406576 <__lshift+0x92>
  40653a:	f1c9 0c20 	rsb	ip, r9, #32
  40653e:	2200      	movs	r2, #0
  406540:	680c      	ldr	r4, [r1, #0]
  406542:	fa04 f409 	lsl.w	r4, r4, r9
  406546:	4314      	orrs	r4, r2
  406548:	f843 4b04 	str.w	r4, [r3], #4
  40654c:	f851 2b04 	ldr.w	r2, [r1], #4
  406550:	458e      	cmp	lr, r1
  406552:	fa22 f20c 	lsr.w	r2, r2, ip
  406556:	d8f3      	bhi.n	406540 <__lshift+0x5c>
  406558:	601a      	str	r2, [r3, #0]
  40655a:	b10a      	cbz	r2, 406560 <__lshift+0x7c>
  40655c:	f108 0502 	add.w	r5, r8, #2
  406560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406562:	6872      	ldr	r2, [r6, #4]
  406564:	3d01      	subs	r5, #1
  406566:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40656a:	6105      	str	r5, [r0, #16]
  40656c:	6031      	str	r1, [r6, #0]
  40656e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406576:	3b04      	subs	r3, #4
  406578:	f851 2b04 	ldr.w	r2, [r1], #4
  40657c:	f843 2f04 	str.w	r2, [r3, #4]!
  406580:	458e      	cmp	lr, r1
  406582:	d8f9      	bhi.n	406578 <__lshift+0x94>
  406584:	e7ec      	b.n	406560 <__lshift+0x7c>
  406586:	bf00      	nop

00406588 <__mcmp>:
  406588:	b430      	push	{r4, r5}
  40658a:	690b      	ldr	r3, [r1, #16]
  40658c:	4605      	mov	r5, r0
  40658e:	6900      	ldr	r0, [r0, #16]
  406590:	1ac0      	subs	r0, r0, r3
  406592:	d10f      	bne.n	4065b4 <__mcmp+0x2c>
  406594:	009b      	lsls	r3, r3, #2
  406596:	3514      	adds	r5, #20
  406598:	3114      	adds	r1, #20
  40659a:	4419      	add	r1, r3
  40659c:	442b      	add	r3, r5
  40659e:	e001      	b.n	4065a4 <__mcmp+0x1c>
  4065a0:	429d      	cmp	r5, r3
  4065a2:	d207      	bcs.n	4065b4 <__mcmp+0x2c>
  4065a4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4065a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4065ac:	4294      	cmp	r4, r2
  4065ae:	d0f7      	beq.n	4065a0 <__mcmp+0x18>
  4065b0:	d302      	bcc.n	4065b8 <__mcmp+0x30>
  4065b2:	2001      	movs	r0, #1
  4065b4:	bc30      	pop	{r4, r5}
  4065b6:	4770      	bx	lr
  4065b8:	f04f 30ff 	mov.w	r0, #4294967295
  4065bc:	e7fa      	b.n	4065b4 <__mcmp+0x2c>
  4065be:	bf00      	nop

004065c0 <__mdiff>:
  4065c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4065c4:	690f      	ldr	r7, [r1, #16]
  4065c6:	460e      	mov	r6, r1
  4065c8:	6911      	ldr	r1, [r2, #16]
  4065ca:	1a7f      	subs	r7, r7, r1
  4065cc:	2f00      	cmp	r7, #0
  4065ce:	4690      	mov	r8, r2
  4065d0:	d117      	bne.n	406602 <__mdiff+0x42>
  4065d2:	0089      	lsls	r1, r1, #2
  4065d4:	f106 0514 	add.w	r5, r6, #20
  4065d8:	f102 0e14 	add.w	lr, r2, #20
  4065dc:	186b      	adds	r3, r5, r1
  4065de:	4471      	add	r1, lr
  4065e0:	e001      	b.n	4065e6 <__mdiff+0x26>
  4065e2:	429d      	cmp	r5, r3
  4065e4:	d25c      	bcs.n	4066a0 <__mdiff+0xe0>
  4065e6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4065ea:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4065ee:	42a2      	cmp	r2, r4
  4065f0:	d0f7      	beq.n	4065e2 <__mdiff+0x22>
  4065f2:	d25e      	bcs.n	4066b2 <__mdiff+0xf2>
  4065f4:	4633      	mov	r3, r6
  4065f6:	462c      	mov	r4, r5
  4065f8:	4646      	mov	r6, r8
  4065fa:	4675      	mov	r5, lr
  4065fc:	4698      	mov	r8, r3
  4065fe:	2701      	movs	r7, #1
  406600:	e005      	b.n	40660e <__mdiff+0x4e>
  406602:	db58      	blt.n	4066b6 <__mdiff+0xf6>
  406604:	f106 0514 	add.w	r5, r6, #20
  406608:	f108 0414 	add.w	r4, r8, #20
  40660c:	2700      	movs	r7, #0
  40660e:	6871      	ldr	r1, [r6, #4]
  406610:	f7ff fdbc 	bl	40618c <_Balloc>
  406614:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406618:	6936      	ldr	r6, [r6, #16]
  40661a:	60c7      	str	r7, [r0, #12]
  40661c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406620:	46a6      	mov	lr, r4
  406622:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406626:	f100 0414 	add.w	r4, r0, #20
  40662a:	2300      	movs	r3, #0
  40662c:	f85e 1b04 	ldr.w	r1, [lr], #4
  406630:	f855 8b04 	ldr.w	r8, [r5], #4
  406634:	b28a      	uxth	r2, r1
  406636:	fa13 f388 	uxtah	r3, r3, r8
  40663a:	0c09      	lsrs	r1, r1, #16
  40663c:	1a9a      	subs	r2, r3, r2
  40663e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406642:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406646:	b292      	uxth	r2, r2
  406648:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40664c:	45f4      	cmp	ip, lr
  40664e:	f844 2b04 	str.w	r2, [r4], #4
  406652:	ea4f 4323 	mov.w	r3, r3, asr #16
  406656:	d8e9      	bhi.n	40662c <__mdiff+0x6c>
  406658:	42af      	cmp	r7, r5
  40665a:	d917      	bls.n	40668c <__mdiff+0xcc>
  40665c:	46a4      	mov	ip, r4
  40665e:	46ae      	mov	lr, r5
  406660:	f85e 2b04 	ldr.w	r2, [lr], #4
  406664:	fa13 f382 	uxtah	r3, r3, r2
  406668:	1419      	asrs	r1, r3, #16
  40666a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40666e:	b29b      	uxth	r3, r3
  406670:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406674:	4577      	cmp	r7, lr
  406676:	f84c 2b04 	str.w	r2, [ip], #4
  40667a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40667e:	d8ef      	bhi.n	406660 <__mdiff+0xa0>
  406680:	43ed      	mvns	r5, r5
  406682:	442f      	add	r7, r5
  406684:	f027 0703 	bic.w	r7, r7, #3
  406688:	3704      	adds	r7, #4
  40668a:	443c      	add	r4, r7
  40668c:	3c04      	subs	r4, #4
  40668e:	b922      	cbnz	r2, 40669a <__mdiff+0xda>
  406690:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406694:	3e01      	subs	r6, #1
  406696:	2b00      	cmp	r3, #0
  406698:	d0fa      	beq.n	406690 <__mdiff+0xd0>
  40669a:	6106      	str	r6, [r0, #16]
  40669c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066a0:	2100      	movs	r1, #0
  4066a2:	f7ff fd73 	bl	40618c <_Balloc>
  4066a6:	2201      	movs	r2, #1
  4066a8:	2300      	movs	r3, #0
  4066aa:	6102      	str	r2, [r0, #16]
  4066ac:	6143      	str	r3, [r0, #20]
  4066ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066b2:	4674      	mov	r4, lr
  4066b4:	e7ab      	b.n	40660e <__mdiff+0x4e>
  4066b6:	4633      	mov	r3, r6
  4066b8:	f106 0414 	add.w	r4, r6, #20
  4066bc:	f102 0514 	add.w	r5, r2, #20
  4066c0:	4616      	mov	r6, r2
  4066c2:	2701      	movs	r7, #1
  4066c4:	4698      	mov	r8, r3
  4066c6:	e7a2      	b.n	40660e <__mdiff+0x4e>

004066c8 <__d2b>:
  4066c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4066cc:	b082      	sub	sp, #8
  4066ce:	2101      	movs	r1, #1
  4066d0:	461c      	mov	r4, r3
  4066d2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4066d6:	4615      	mov	r5, r2
  4066d8:	9e08      	ldr	r6, [sp, #32]
  4066da:	f7ff fd57 	bl	40618c <_Balloc>
  4066de:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4066e2:	4680      	mov	r8, r0
  4066e4:	b10f      	cbz	r7, 4066ea <__d2b+0x22>
  4066e6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4066ea:	9401      	str	r4, [sp, #4]
  4066ec:	b31d      	cbz	r5, 406736 <__d2b+0x6e>
  4066ee:	a802      	add	r0, sp, #8
  4066f0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4066f4:	f7ff fdda 	bl	4062ac <__lo0bits>
  4066f8:	2800      	cmp	r0, #0
  4066fa:	d134      	bne.n	406766 <__d2b+0x9e>
  4066fc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406700:	f8c8 2014 	str.w	r2, [r8, #20]
  406704:	2b00      	cmp	r3, #0
  406706:	bf0c      	ite	eq
  406708:	2101      	moveq	r1, #1
  40670a:	2102      	movne	r1, #2
  40670c:	f8c8 3018 	str.w	r3, [r8, #24]
  406710:	f8c8 1010 	str.w	r1, [r8, #16]
  406714:	b9df      	cbnz	r7, 40674e <__d2b+0x86>
  406716:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40671a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40671e:	6030      	str	r0, [r6, #0]
  406720:	6918      	ldr	r0, [r3, #16]
  406722:	f7ff fda3 	bl	40626c <__hi0bits>
  406726:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406728:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40672c:	6018      	str	r0, [r3, #0]
  40672e:	4640      	mov	r0, r8
  406730:	b002      	add	sp, #8
  406732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406736:	a801      	add	r0, sp, #4
  406738:	f7ff fdb8 	bl	4062ac <__lo0bits>
  40673c:	9b01      	ldr	r3, [sp, #4]
  40673e:	f8c8 3014 	str.w	r3, [r8, #20]
  406742:	2101      	movs	r1, #1
  406744:	3020      	adds	r0, #32
  406746:	f8c8 1010 	str.w	r1, [r8, #16]
  40674a:	2f00      	cmp	r7, #0
  40674c:	d0e3      	beq.n	406716 <__d2b+0x4e>
  40674e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406750:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406754:	4407      	add	r7, r0
  406756:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40675a:	6037      	str	r7, [r6, #0]
  40675c:	6018      	str	r0, [r3, #0]
  40675e:	4640      	mov	r0, r8
  406760:	b002      	add	sp, #8
  406762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406766:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40676a:	f1c0 0220 	rsb	r2, r0, #32
  40676e:	fa03 f202 	lsl.w	r2, r3, r2
  406772:	430a      	orrs	r2, r1
  406774:	40c3      	lsrs	r3, r0
  406776:	9301      	str	r3, [sp, #4]
  406778:	f8c8 2014 	str.w	r2, [r8, #20]
  40677c:	e7c2      	b.n	406704 <__d2b+0x3c>
  40677e:	bf00      	nop

00406780 <_sbrk_r>:
  406780:	b538      	push	{r3, r4, r5, lr}
  406782:	4c07      	ldr	r4, [pc, #28]	; (4067a0 <_sbrk_r+0x20>)
  406784:	2300      	movs	r3, #0
  406786:	4605      	mov	r5, r0
  406788:	4608      	mov	r0, r1
  40678a:	6023      	str	r3, [r4, #0]
  40678c:	f7fc f892 	bl	4028b4 <_sbrk>
  406790:	1c43      	adds	r3, r0, #1
  406792:	d000      	beq.n	406796 <_sbrk_r+0x16>
  406794:	bd38      	pop	{r3, r4, r5, pc}
  406796:	6823      	ldr	r3, [r4, #0]
  406798:	2b00      	cmp	r3, #0
  40679a:	d0fb      	beq.n	406794 <_sbrk_r+0x14>
  40679c:	602b      	str	r3, [r5, #0]
  40679e:	bd38      	pop	{r3, r4, r5, pc}
  4067a0:	200070a8 	.word	0x200070a8
	...

004067c0 <strlen>:
  4067c0:	f890 f000 	pld	[r0]
  4067c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4067c8:	f020 0107 	bic.w	r1, r0, #7
  4067cc:	f06f 0c00 	mvn.w	ip, #0
  4067d0:	f010 0407 	ands.w	r4, r0, #7
  4067d4:	f891 f020 	pld	[r1, #32]
  4067d8:	f040 8049 	bne.w	40686e <strlen+0xae>
  4067dc:	f04f 0400 	mov.w	r4, #0
  4067e0:	f06f 0007 	mvn.w	r0, #7
  4067e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4067e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4067ec:	f100 0008 	add.w	r0, r0, #8
  4067f0:	fa82 f24c 	uadd8	r2, r2, ip
  4067f4:	faa4 f28c 	sel	r2, r4, ip
  4067f8:	fa83 f34c 	uadd8	r3, r3, ip
  4067fc:	faa2 f38c 	sel	r3, r2, ip
  406800:	bb4b      	cbnz	r3, 406856 <strlen+0x96>
  406802:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406806:	fa82 f24c 	uadd8	r2, r2, ip
  40680a:	f100 0008 	add.w	r0, r0, #8
  40680e:	faa4 f28c 	sel	r2, r4, ip
  406812:	fa83 f34c 	uadd8	r3, r3, ip
  406816:	faa2 f38c 	sel	r3, r2, ip
  40681a:	b9e3      	cbnz	r3, 406856 <strlen+0x96>
  40681c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406820:	fa82 f24c 	uadd8	r2, r2, ip
  406824:	f100 0008 	add.w	r0, r0, #8
  406828:	faa4 f28c 	sel	r2, r4, ip
  40682c:	fa83 f34c 	uadd8	r3, r3, ip
  406830:	faa2 f38c 	sel	r3, r2, ip
  406834:	b97b      	cbnz	r3, 406856 <strlen+0x96>
  406836:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40683a:	f101 0120 	add.w	r1, r1, #32
  40683e:	fa82 f24c 	uadd8	r2, r2, ip
  406842:	f100 0008 	add.w	r0, r0, #8
  406846:	faa4 f28c 	sel	r2, r4, ip
  40684a:	fa83 f34c 	uadd8	r3, r3, ip
  40684e:	faa2 f38c 	sel	r3, r2, ip
  406852:	2b00      	cmp	r3, #0
  406854:	d0c6      	beq.n	4067e4 <strlen+0x24>
  406856:	2a00      	cmp	r2, #0
  406858:	bf04      	itt	eq
  40685a:	3004      	addeq	r0, #4
  40685c:	461a      	moveq	r2, r3
  40685e:	ba12      	rev	r2, r2
  406860:	fab2 f282 	clz	r2, r2
  406864:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406868:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40686c:	4770      	bx	lr
  40686e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406872:	f004 0503 	and.w	r5, r4, #3
  406876:	f1c4 0000 	rsb	r0, r4, #0
  40687a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40687e:	f014 0f04 	tst.w	r4, #4
  406882:	f891 f040 	pld	[r1, #64]	; 0x40
  406886:	fa0c f505 	lsl.w	r5, ip, r5
  40688a:	ea62 0205 	orn	r2, r2, r5
  40688e:	bf1c      	itt	ne
  406890:	ea63 0305 	ornne	r3, r3, r5
  406894:	4662      	movne	r2, ip
  406896:	f04f 0400 	mov.w	r4, #0
  40689a:	e7a9      	b.n	4067f0 <strlen+0x30>

0040689c <__ssprint_r>:
  40689c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4068a0:	6893      	ldr	r3, [r2, #8]
  4068a2:	b083      	sub	sp, #12
  4068a4:	4690      	mov	r8, r2
  4068a6:	2b00      	cmp	r3, #0
  4068a8:	d070      	beq.n	40698c <__ssprint_r+0xf0>
  4068aa:	4682      	mov	sl, r0
  4068ac:	460c      	mov	r4, r1
  4068ae:	6817      	ldr	r7, [r2, #0]
  4068b0:	688d      	ldr	r5, [r1, #8]
  4068b2:	6808      	ldr	r0, [r1, #0]
  4068b4:	e042      	b.n	40693c <__ssprint_r+0xa0>
  4068b6:	89a3      	ldrh	r3, [r4, #12]
  4068b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4068bc:	d02e      	beq.n	40691c <__ssprint_r+0x80>
  4068be:	6965      	ldr	r5, [r4, #20]
  4068c0:	6921      	ldr	r1, [r4, #16]
  4068c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4068c6:	eba0 0b01 	sub.w	fp, r0, r1
  4068ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4068ce:	f10b 0001 	add.w	r0, fp, #1
  4068d2:	106d      	asrs	r5, r5, #1
  4068d4:	4430      	add	r0, r6
  4068d6:	42a8      	cmp	r0, r5
  4068d8:	462a      	mov	r2, r5
  4068da:	bf84      	itt	hi
  4068dc:	4605      	movhi	r5, r0
  4068de:	462a      	movhi	r2, r5
  4068e0:	055b      	lsls	r3, r3, #21
  4068e2:	d538      	bpl.n	406956 <__ssprint_r+0xba>
  4068e4:	4611      	mov	r1, r2
  4068e6:	4650      	mov	r0, sl
  4068e8:	f7ff f874 	bl	4059d4 <_malloc_r>
  4068ec:	2800      	cmp	r0, #0
  4068ee:	d03c      	beq.n	40696a <__ssprint_r+0xce>
  4068f0:	465a      	mov	r2, fp
  4068f2:	6921      	ldr	r1, [r4, #16]
  4068f4:	9001      	str	r0, [sp, #4]
  4068f6:	f7ff fba3 	bl	406040 <memcpy>
  4068fa:	89a2      	ldrh	r2, [r4, #12]
  4068fc:	9b01      	ldr	r3, [sp, #4]
  4068fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406902:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406906:	81a2      	strh	r2, [r4, #12]
  406908:	eba5 020b 	sub.w	r2, r5, fp
  40690c:	eb03 000b 	add.w	r0, r3, fp
  406910:	6165      	str	r5, [r4, #20]
  406912:	6123      	str	r3, [r4, #16]
  406914:	6020      	str	r0, [r4, #0]
  406916:	60a2      	str	r2, [r4, #8]
  406918:	4635      	mov	r5, r6
  40691a:	46b3      	mov	fp, r6
  40691c:	465a      	mov	r2, fp
  40691e:	4649      	mov	r1, r9
  406920:	f000 fa18 	bl	406d54 <memmove>
  406924:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406928:	68a2      	ldr	r2, [r4, #8]
  40692a:	6820      	ldr	r0, [r4, #0]
  40692c:	1b55      	subs	r5, r2, r5
  40692e:	4458      	add	r0, fp
  406930:	1b9e      	subs	r6, r3, r6
  406932:	60a5      	str	r5, [r4, #8]
  406934:	6020      	str	r0, [r4, #0]
  406936:	f8c8 6008 	str.w	r6, [r8, #8]
  40693a:	b33e      	cbz	r6, 40698c <__ssprint_r+0xf0>
  40693c:	687e      	ldr	r6, [r7, #4]
  40693e:	463b      	mov	r3, r7
  406940:	3708      	adds	r7, #8
  406942:	2e00      	cmp	r6, #0
  406944:	d0fa      	beq.n	40693c <__ssprint_r+0xa0>
  406946:	42ae      	cmp	r6, r5
  406948:	f8d3 9000 	ldr.w	r9, [r3]
  40694c:	46ab      	mov	fp, r5
  40694e:	d2b2      	bcs.n	4068b6 <__ssprint_r+0x1a>
  406950:	4635      	mov	r5, r6
  406952:	46b3      	mov	fp, r6
  406954:	e7e2      	b.n	40691c <__ssprint_r+0x80>
  406956:	4650      	mov	r0, sl
  406958:	f000 fa60 	bl	406e1c <_realloc_r>
  40695c:	4603      	mov	r3, r0
  40695e:	2800      	cmp	r0, #0
  406960:	d1d2      	bne.n	406908 <__ssprint_r+0x6c>
  406962:	6921      	ldr	r1, [r4, #16]
  406964:	4650      	mov	r0, sl
  406966:	f000 f8f9 	bl	406b5c <_free_r>
  40696a:	230c      	movs	r3, #12
  40696c:	f8ca 3000 	str.w	r3, [sl]
  406970:	89a3      	ldrh	r3, [r4, #12]
  406972:	2200      	movs	r2, #0
  406974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406978:	f04f 30ff 	mov.w	r0, #4294967295
  40697c:	81a3      	strh	r3, [r4, #12]
  40697e:	f8c8 2008 	str.w	r2, [r8, #8]
  406982:	f8c8 2004 	str.w	r2, [r8, #4]
  406986:	b003      	add	sp, #12
  406988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40698c:	2000      	movs	r0, #0
  40698e:	f8c8 0004 	str.w	r0, [r8, #4]
  406992:	b003      	add	sp, #12
  406994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406998 <__register_exitproc>:
  406998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40699c:	4d2c      	ldr	r5, [pc, #176]	; (406a50 <__register_exitproc+0xb8>)
  40699e:	4606      	mov	r6, r0
  4069a0:	6828      	ldr	r0, [r5, #0]
  4069a2:	4698      	mov	r8, r3
  4069a4:	460f      	mov	r7, r1
  4069a6:	4691      	mov	r9, r2
  4069a8:	f7ff f810 	bl	4059cc <__retarget_lock_acquire_recursive>
  4069ac:	4b29      	ldr	r3, [pc, #164]	; (406a54 <__register_exitproc+0xbc>)
  4069ae:	681c      	ldr	r4, [r3, #0]
  4069b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4069b4:	2b00      	cmp	r3, #0
  4069b6:	d03e      	beq.n	406a36 <__register_exitproc+0x9e>
  4069b8:	685a      	ldr	r2, [r3, #4]
  4069ba:	2a1f      	cmp	r2, #31
  4069bc:	dc1c      	bgt.n	4069f8 <__register_exitproc+0x60>
  4069be:	f102 0e01 	add.w	lr, r2, #1
  4069c2:	b176      	cbz	r6, 4069e2 <__register_exitproc+0x4a>
  4069c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4069c8:	2401      	movs	r4, #1
  4069ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4069ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4069d2:	4094      	lsls	r4, r2
  4069d4:	4320      	orrs	r0, r4
  4069d6:	2e02      	cmp	r6, #2
  4069d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4069dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4069e0:	d023      	beq.n	406a2a <__register_exitproc+0x92>
  4069e2:	3202      	adds	r2, #2
  4069e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4069e8:	6828      	ldr	r0, [r5, #0]
  4069ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4069ee:	f7fe ffef 	bl	4059d0 <__retarget_lock_release_recursive>
  4069f2:	2000      	movs	r0, #0
  4069f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069f8:	4b17      	ldr	r3, [pc, #92]	; (406a58 <__register_exitproc+0xc0>)
  4069fa:	b30b      	cbz	r3, 406a40 <__register_exitproc+0xa8>
  4069fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406a00:	f3af 8000 	nop.w
  406a04:	4603      	mov	r3, r0
  406a06:	b1d8      	cbz	r0, 406a40 <__register_exitproc+0xa8>
  406a08:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406a0c:	6002      	str	r2, [r0, #0]
  406a0e:	2100      	movs	r1, #0
  406a10:	6041      	str	r1, [r0, #4]
  406a12:	460a      	mov	r2, r1
  406a14:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406a18:	f04f 0e01 	mov.w	lr, #1
  406a1c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406a20:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406a24:	2e00      	cmp	r6, #0
  406a26:	d0dc      	beq.n	4069e2 <__register_exitproc+0x4a>
  406a28:	e7cc      	b.n	4069c4 <__register_exitproc+0x2c>
  406a2a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406a2e:	430c      	orrs	r4, r1
  406a30:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406a34:	e7d5      	b.n	4069e2 <__register_exitproc+0x4a>
  406a36:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406a3a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406a3e:	e7bb      	b.n	4069b8 <__register_exitproc+0x20>
  406a40:	6828      	ldr	r0, [r5, #0]
  406a42:	f7fe ffc5 	bl	4059d0 <__retarget_lock_release_recursive>
  406a46:	f04f 30ff 	mov.w	r0, #4294967295
  406a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a4e:	bf00      	nop
  406a50:	200065e8 	.word	0x200065e8
  406a54:	00407c6c 	.word	0x00407c6c
  406a58:	00000000 	.word	0x00000000

00406a5c <_calloc_r>:
  406a5c:	b510      	push	{r4, lr}
  406a5e:	fb02 f101 	mul.w	r1, r2, r1
  406a62:	f7fe ffb7 	bl	4059d4 <_malloc_r>
  406a66:	4604      	mov	r4, r0
  406a68:	b1d8      	cbz	r0, 406aa2 <_calloc_r+0x46>
  406a6a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406a6e:	f022 0203 	bic.w	r2, r2, #3
  406a72:	3a04      	subs	r2, #4
  406a74:	2a24      	cmp	r2, #36	; 0x24
  406a76:	d818      	bhi.n	406aaa <_calloc_r+0x4e>
  406a78:	2a13      	cmp	r2, #19
  406a7a:	d914      	bls.n	406aa6 <_calloc_r+0x4a>
  406a7c:	2300      	movs	r3, #0
  406a7e:	2a1b      	cmp	r2, #27
  406a80:	6003      	str	r3, [r0, #0]
  406a82:	6043      	str	r3, [r0, #4]
  406a84:	d916      	bls.n	406ab4 <_calloc_r+0x58>
  406a86:	2a24      	cmp	r2, #36	; 0x24
  406a88:	6083      	str	r3, [r0, #8]
  406a8a:	60c3      	str	r3, [r0, #12]
  406a8c:	bf11      	iteee	ne
  406a8e:	f100 0210 	addne.w	r2, r0, #16
  406a92:	6103      	streq	r3, [r0, #16]
  406a94:	6143      	streq	r3, [r0, #20]
  406a96:	f100 0218 	addeq.w	r2, r0, #24
  406a9a:	2300      	movs	r3, #0
  406a9c:	6013      	str	r3, [r2, #0]
  406a9e:	6053      	str	r3, [r2, #4]
  406aa0:	6093      	str	r3, [r2, #8]
  406aa2:	4620      	mov	r0, r4
  406aa4:	bd10      	pop	{r4, pc}
  406aa6:	4602      	mov	r2, r0
  406aa8:	e7f7      	b.n	406a9a <_calloc_r+0x3e>
  406aaa:	2100      	movs	r1, #0
  406aac:	f7fc f9be 	bl	402e2c <memset>
  406ab0:	4620      	mov	r0, r4
  406ab2:	bd10      	pop	{r4, pc}
  406ab4:	f100 0208 	add.w	r2, r0, #8
  406ab8:	e7ef      	b.n	406a9a <_calloc_r+0x3e>
  406aba:	bf00      	nop

00406abc <_malloc_trim_r>:
  406abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406abe:	4f24      	ldr	r7, [pc, #144]	; (406b50 <_malloc_trim_r+0x94>)
  406ac0:	460c      	mov	r4, r1
  406ac2:	4606      	mov	r6, r0
  406ac4:	f7ff fb56 	bl	406174 <__malloc_lock>
  406ac8:	68bb      	ldr	r3, [r7, #8]
  406aca:	685d      	ldr	r5, [r3, #4]
  406acc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406ad0:	310f      	adds	r1, #15
  406ad2:	f025 0503 	bic.w	r5, r5, #3
  406ad6:	4429      	add	r1, r5
  406ad8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406adc:	f021 010f 	bic.w	r1, r1, #15
  406ae0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406ae4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406ae8:	db07      	blt.n	406afa <_malloc_trim_r+0x3e>
  406aea:	2100      	movs	r1, #0
  406aec:	4630      	mov	r0, r6
  406aee:	f7ff fe47 	bl	406780 <_sbrk_r>
  406af2:	68bb      	ldr	r3, [r7, #8]
  406af4:	442b      	add	r3, r5
  406af6:	4298      	cmp	r0, r3
  406af8:	d004      	beq.n	406b04 <_malloc_trim_r+0x48>
  406afa:	4630      	mov	r0, r6
  406afc:	f7ff fb40 	bl	406180 <__malloc_unlock>
  406b00:	2000      	movs	r0, #0
  406b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406b04:	4261      	negs	r1, r4
  406b06:	4630      	mov	r0, r6
  406b08:	f7ff fe3a 	bl	406780 <_sbrk_r>
  406b0c:	3001      	adds	r0, #1
  406b0e:	d00d      	beq.n	406b2c <_malloc_trim_r+0x70>
  406b10:	4b10      	ldr	r3, [pc, #64]	; (406b54 <_malloc_trim_r+0x98>)
  406b12:	68ba      	ldr	r2, [r7, #8]
  406b14:	6819      	ldr	r1, [r3, #0]
  406b16:	1b2d      	subs	r5, r5, r4
  406b18:	f045 0501 	orr.w	r5, r5, #1
  406b1c:	4630      	mov	r0, r6
  406b1e:	1b09      	subs	r1, r1, r4
  406b20:	6055      	str	r5, [r2, #4]
  406b22:	6019      	str	r1, [r3, #0]
  406b24:	f7ff fb2c 	bl	406180 <__malloc_unlock>
  406b28:	2001      	movs	r0, #1
  406b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406b2c:	2100      	movs	r1, #0
  406b2e:	4630      	mov	r0, r6
  406b30:	f7ff fe26 	bl	406780 <_sbrk_r>
  406b34:	68ba      	ldr	r2, [r7, #8]
  406b36:	1a83      	subs	r3, r0, r2
  406b38:	2b0f      	cmp	r3, #15
  406b3a:	ddde      	ble.n	406afa <_malloc_trim_r+0x3e>
  406b3c:	4c06      	ldr	r4, [pc, #24]	; (406b58 <_malloc_trim_r+0x9c>)
  406b3e:	4905      	ldr	r1, [pc, #20]	; (406b54 <_malloc_trim_r+0x98>)
  406b40:	6824      	ldr	r4, [r4, #0]
  406b42:	f043 0301 	orr.w	r3, r3, #1
  406b46:	1b00      	subs	r0, r0, r4
  406b48:	6053      	str	r3, [r2, #4]
  406b4a:	6008      	str	r0, [r1, #0]
  406b4c:	e7d5      	b.n	406afa <_malloc_trim_r+0x3e>
  406b4e:	bf00      	nop
  406b50:	200065ec 	.word	0x200065ec
  406b54:	20006c2c 	.word	0x20006c2c
  406b58:	200069f4 	.word	0x200069f4

00406b5c <_free_r>:
  406b5c:	2900      	cmp	r1, #0
  406b5e:	d044      	beq.n	406bea <_free_r+0x8e>
  406b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b64:	460d      	mov	r5, r1
  406b66:	4680      	mov	r8, r0
  406b68:	f7ff fb04 	bl	406174 <__malloc_lock>
  406b6c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406b70:	4969      	ldr	r1, [pc, #420]	; (406d18 <_free_r+0x1bc>)
  406b72:	f027 0301 	bic.w	r3, r7, #1
  406b76:	f1a5 0408 	sub.w	r4, r5, #8
  406b7a:	18e2      	adds	r2, r4, r3
  406b7c:	688e      	ldr	r6, [r1, #8]
  406b7e:	6850      	ldr	r0, [r2, #4]
  406b80:	42b2      	cmp	r2, r6
  406b82:	f020 0003 	bic.w	r0, r0, #3
  406b86:	d05e      	beq.n	406c46 <_free_r+0xea>
  406b88:	07fe      	lsls	r6, r7, #31
  406b8a:	6050      	str	r0, [r2, #4]
  406b8c:	d40b      	bmi.n	406ba6 <_free_r+0x4a>
  406b8e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406b92:	1be4      	subs	r4, r4, r7
  406b94:	f101 0e08 	add.w	lr, r1, #8
  406b98:	68a5      	ldr	r5, [r4, #8]
  406b9a:	4575      	cmp	r5, lr
  406b9c:	443b      	add	r3, r7
  406b9e:	d06d      	beq.n	406c7c <_free_r+0x120>
  406ba0:	68e7      	ldr	r7, [r4, #12]
  406ba2:	60ef      	str	r7, [r5, #12]
  406ba4:	60bd      	str	r5, [r7, #8]
  406ba6:	1815      	adds	r5, r2, r0
  406ba8:	686d      	ldr	r5, [r5, #4]
  406baa:	07ed      	lsls	r5, r5, #31
  406bac:	d53e      	bpl.n	406c2c <_free_r+0xd0>
  406bae:	f043 0201 	orr.w	r2, r3, #1
  406bb2:	6062      	str	r2, [r4, #4]
  406bb4:	50e3      	str	r3, [r4, r3]
  406bb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406bba:	d217      	bcs.n	406bec <_free_r+0x90>
  406bbc:	08db      	lsrs	r3, r3, #3
  406bbe:	1c58      	adds	r0, r3, #1
  406bc0:	109a      	asrs	r2, r3, #2
  406bc2:	684d      	ldr	r5, [r1, #4]
  406bc4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406bc8:	60a7      	str	r7, [r4, #8]
  406bca:	2301      	movs	r3, #1
  406bcc:	4093      	lsls	r3, r2
  406bce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406bd2:	432b      	orrs	r3, r5
  406bd4:	3a08      	subs	r2, #8
  406bd6:	60e2      	str	r2, [r4, #12]
  406bd8:	604b      	str	r3, [r1, #4]
  406bda:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406bde:	60fc      	str	r4, [r7, #12]
  406be0:	4640      	mov	r0, r8
  406be2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406be6:	f7ff bacb 	b.w	406180 <__malloc_unlock>
  406bea:	4770      	bx	lr
  406bec:	0a5a      	lsrs	r2, r3, #9
  406bee:	2a04      	cmp	r2, #4
  406bf0:	d852      	bhi.n	406c98 <_free_r+0x13c>
  406bf2:	099a      	lsrs	r2, r3, #6
  406bf4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406bf8:	00ff      	lsls	r7, r7, #3
  406bfa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406bfe:	19c8      	adds	r0, r1, r7
  406c00:	59ca      	ldr	r2, [r1, r7]
  406c02:	3808      	subs	r0, #8
  406c04:	4290      	cmp	r0, r2
  406c06:	d04f      	beq.n	406ca8 <_free_r+0x14c>
  406c08:	6851      	ldr	r1, [r2, #4]
  406c0a:	f021 0103 	bic.w	r1, r1, #3
  406c0e:	428b      	cmp	r3, r1
  406c10:	d232      	bcs.n	406c78 <_free_r+0x11c>
  406c12:	6892      	ldr	r2, [r2, #8]
  406c14:	4290      	cmp	r0, r2
  406c16:	d1f7      	bne.n	406c08 <_free_r+0xac>
  406c18:	68c3      	ldr	r3, [r0, #12]
  406c1a:	60a0      	str	r0, [r4, #8]
  406c1c:	60e3      	str	r3, [r4, #12]
  406c1e:	609c      	str	r4, [r3, #8]
  406c20:	60c4      	str	r4, [r0, #12]
  406c22:	4640      	mov	r0, r8
  406c24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406c28:	f7ff baaa 	b.w	406180 <__malloc_unlock>
  406c2c:	6895      	ldr	r5, [r2, #8]
  406c2e:	4f3b      	ldr	r7, [pc, #236]	; (406d1c <_free_r+0x1c0>)
  406c30:	42bd      	cmp	r5, r7
  406c32:	4403      	add	r3, r0
  406c34:	d040      	beq.n	406cb8 <_free_r+0x15c>
  406c36:	68d0      	ldr	r0, [r2, #12]
  406c38:	60e8      	str	r0, [r5, #12]
  406c3a:	f043 0201 	orr.w	r2, r3, #1
  406c3e:	6085      	str	r5, [r0, #8]
  406c40:	6062      	str	r2, [r4, #4]
  406c42:	50e3      	str	r3, [r4, r3]
  406c44:	e7b7      	b.n	406bb6 <_free_r+0x5a>
  406c46:	07ff      	lsls	r7, r7, #31
  406c48:	4403      	add	r3, r0
  406c4a:	d407      	bmi.n	406c5c <_free_r+0x100>
  406c4c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406c50:	1aa4      	subs	r4, r4, r2
  406c52:	4413      	add	r3, r2
  406c54:	68a0      	ldr	r0, [r4, #8]
  406c56:	68e2      	ldr	r2, [r4, #12]
  406c58:	60c2      	str	r2, [r0, #12]
  406c5a:	6090      	str	r0, [r2, #8]
  406c5c:	4a30      	ldr	r2, [pc, #192]	; (406d20 <_free_r+0x1c4>)
  406c5e:	6812      	ldr	r2, [r2, #0]
  406c60:	f043 0001 	orr.w	r0, r3, #1
  406c64:	4293      	cmp	r3, r2
  406c66:	6060      	str	r0, [r4, #4]
  406c68:	608c      	str	r4, [r1, #8]
  406c6a:	d3b9      	bcc.n	406be0 <_free_r+0x84>
  406c6c:	4b2d      	ldr	r3, [pc, #180]	; (406d24 <_free_r+0x1c8>)
  406c6e:	4640      	mov	r0, r8
  406c70:	6819      	ldr	r1, [r3, #0]
  406c72:	f7ff ff23 	bl	406abc <_malloc_trim_r>
  406c76:	e7b3      	b.n	406be0 <_free_r+0x84>
  406c78:	4610      	mov	r0, r2
  406c7a:	e7cd      	b.n	406c18 <_free_r+0xbc>
  406c7c:	1811      	adds	r1, r2, r0
  406c7e:	6849      	ldr	r1, [r1, #4]
  406c80:	07c9      	lsls	r1, r1, #31
  406c82:	d444      	bmi.n	406d0e <_free_r+0x1b2>
  406c84:	6891      	ldr	r1, [r2, #8]
  406c86:	68d2      	ldr	r2, [r2, #12]
  406c88:	60ca      	str	r2, [r1, #12]
  406c8a:	4403      	add	r3, r0
  406c8c:	f043 0001 	orr.w	r0, r3, #1
  406c90:	6091      	str	r1, [r2, #8]
  406c92:	6060      	str	r0, [r4, #4]
  406c94:	50e3      	str	r3, [r4, r3]
  406c96:	e7a3      	b.n	406be0 <_free_r+0x84>
  406c98:	2a14      	cmp	r2, #20
  406c9a:	d816      	bhi.n	406cca <_free_r+0x16e>
  406c9c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406ca0:	00ff      	lsls	r7, r7, #3
  406ca2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406ca6:	e7aa      	b.n	406bfe <_free_r+0xa2>
  406ca8:	10aa      	asrs	r2, r5, #2
  406caa:	2301      	movs	r3, #1
  406cac:	684d      	ldr	r5, [r1, #4]
  406cae:	4093      	lsls	r3, r2
  406cb0:	432b      	orrs	r3, r5
  406cb2:	604b      	str	r3, [r1, #4]
  406cb4:	4603      	mov	r3, r0
  406cb6:	e7b0      	b.n	406c1a <_free_r+0xbe>
  406cb8:	f043 0201 	orr.w	r2, r3, #1
  406cbc:	614c      	str	r4, [r1, #20]
  406cbe:	610c      	str	r4, [r1, #16]
  406cc0:	60e5      	str	r5, [r4, #12]
  406cc2:	60a5      	str	r5, [r4, #8]
  406cc4:	6062      	str	r2, [r4, #4]
  406cc6:	50e3      	str	r3, [r4, r3]
  406cc8:	e78a      	b.n	406be0 <_free_r+0x84>
  406cca:	2a54      	cmp	r2, #84	; 0x54
  406ccc:	d806      	bhi.n	406cdc <_free_r+0x180>
  406cce:	0b1a      	lsrs	r2, r3, #12
  406cd0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406cd4:	00ff      	lsls	r7, r7, #3
  406cd6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406cda:	e790      	b.n	406bfe <_free_r+0xa2>
  406cdc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406ce0:	d806      	bhi.n	406cf0 <_free_r+0x194>
  406ce2:	0bda      	lsrs	r2, r3, #15
  406ce4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406ce8:	00ff      	lsls	r7, r7, #3
  406cea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406cee:	e786      	b.n	406bfe <_free_r+0xa2>
  406cf0:	f240 5054 	movw	r0, #1364	; 0x554
  406cf4:	4282      	cmp	r2, r0
  406cf6:	d806      	bhi.n	406d06 <_free_r+0x1aa>
  406cf8:	0c9a      	lsrs	r2, r3, #18
  406cfa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406cfe:	00ff      	lsls	r7, r7, #3
  406d00:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406d04:	e77b      	b.n	406bfe <_free_r+0xa2>
  406d06:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406d0a:	257e      	movs	r5, #126	; 0x7e
  406d0c:	e777      	b.n	406bfe <_free_r+0xa2>
  406d0e:	f043 0101 	orr.w	r1, r3, #1
  406d12:	6061      	str	r1, [r4, #4]
  406d14:	6013      	str	r3, [r2, #0]
  406d16:	e763      	b.n	406be0 <_free_r+0x84>
  406d18:	200065ec 	.word	0x200065ec
  406d1c:	200065f4 	.word	0x200065f4
  406d20:	200069f8 	.word	0x200069f8
  406d24:	20006c5c 	.word	0x20006c5c

00406d28 <__ascii_mbtowc>:
  406d28:	b082      	sub	sp, #8
  406d2a:	b149      	cbz	r1, 406d40 <__ascii_mbtowc+0x18>
  406d2c:	b15a      	cbz	r2, 406d46 <__ascii_mbtowc+0x1e>
  406d2e:	b16b      	cbz	r3, 406d4c <__ascii_mbtowc+0x24>
  406d30:	7813      	ldrb	r3, [r2, #0]
  406d32:	600b      	str	r3, [r1, #0]
  406d34:	7812      	ldrb	r2, [r2, #0]
  406d36:	1c10      	adds	r0, r2, #0
  406d38:	bf18      	it	ne
  406d3a:	2001      	movne	r0, #1
  406d3c:	b002      	add	sp, #8
  406d3e:	4770      	bx	lr
  406d40:	a901      	add	r1, sp, #4
  406d42:	2a00      	cmp	r2, #0
  406d44:	d1f3      	bne.n	406d2e <__ascii_mbtowc+0x6>
  406d46:	4610      	mov	r0, r2
  406d48:	b002      	add	sp, #8
  406d4a:	4770      	bx	lr
  406d4c:	f06f 0001 	mvn.w	r0, #1
  406d50:	e7f4      	b.n	406d3c <__ascii_mbtowc+0x14>
  406d52:	bf00      	nop

00406d54 <memmove>:
  406d54:	4288      	cmp	r0, r1
  406d56:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d58:	d90d      	bls.n	406d76 <memmove+0x22>
  406d5a:	188b      	adds	r3, r1, r2
  406d5c:	4298      	cmp	r0, r3
  406d5e:	d20a      	bcs.n	406d76 <memmove+0x22>
  406d60:	1884      	adds	r4, r0, r2
  406d62:	2a00      	cmp	r2, #0
  406d64:	d051      	beq.n	406e0a <memmove+0xb6>
  406d66:	4622      	mov	r2, r4
  406d68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406d70:	4299      	cmp	r1, r3
  406d72:	d1f9      	bne.n	406d68 <memmove+0x14>
  406d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d76:	2a0f      	cmp	r2, #15
  406d78:	d948      	bls.n	406e0c <memmove+0xb8>
  406d7a:	ea41 0300 	orr.w	r3, r1, r0
  406d7e:	079b      	lsls	r3, r3, #30
  406d80:	d146      	bne.n	406e10 <memmove+0xbc>
  406d82:	f100 0410 	add.w	r4, r0, #16
  406d86:	f101 0310 	add.w	r3, r1, #16
  406d8a:	4615      	mov	r5, r2
  406d8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406d90:	f844 6c10 	str.w	r6, [r4, #-16]
  406d94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d98:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406da0:	f844 6c08 	str.w	r6, [r4, #-8]
  406da4:	3d10      	subs	r5, #16
  406da6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406daa:	f844 6c04 	str.w	r6, [r4, #-4]
  406dae:	2d0f      	cmp	r5, #15
  406db0:	f103 0310 	add.w	r3, r3, #16
  406db4:	f104 0410 	add.w	r4, r4, #16
  406db8:	d8e8      	bhi.n	406d8c <memmove+0x38>
  406dba:	f1a2 0310 	sub.w	r3, r2, #16
  406dbe:	f023 030f 	bic.w	r3, r3, #15
  406dc2:	f002 0e0f 	and.w	lr, r2, #15
  406dc6:	3310      	adds	r3, #16
  406dc8:	f1be 0f03 	cmp.w	lr, #3
  406dcc:	4419      	add	r1, r3
  406dce:	4403      	add	r3, r0
  406dd0:	d921      	bls.n	406e16 <memmove+0xc2>
  406dd2:	1f1e      	subs	r6, r3, #4
  406dd4:	460d      	mov	r5, r1
  406dd6:	4674      	mov	r4, lr
  406dd8:	3c04      	subs	r4, #4
  406dda:	f855 7b04 	ldr.w	r7, [r5], #4
  406dde:	f846 7f04 	str.w	r7, [r6, #4]!
  406de2:	2c03      	cmp	r4, #3
  406de4:	d8f8      	bhi.n	406dd8 <memmove+0x84>
  406de6:	f1ae 0404 	sub.w	r4, lr, #4
  406dea:	f024 0403 	bic.w	r4, r4, #3
  406dee:	3404      	adds	r4, #4
  406df0:	4421      	add	r1, r4
  406df2:	4423      	add	r3, r4
  406df4:	f002 0203 	and.w	r2, r2, #3
  406df8:	b162      	cbz	r2, 406e14 <memmove+0xc0>
  406dfa:	3b01      	subs	r3, #1
  406dfc:	440a      	add	r2, r1
  406dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
  406e02:	f803 4f01 	strb.w	r4, [r3, #1]!
  406e06:	428a      	cmp	r2, r1
  406e08:	d1f9      	bne.n	406dfe <memmove+0xaa>
  406e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e0c:	4603      	mov	r3, r0
  406e0e:	e7f3      	b.n	406df8 <memmove+0xa4>
  406e10:	4603      	mov	r3, r0
  406e12:	e7f2      	b.n	406dfa <memmove+0xa6>
  406e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e16:	4672      	mov	r2, lr
  406e18:	e7ee      	b.n	406df8 <memmove+0xa4>
  406e1a:	bf00      	nop

00406e1c <_realloc_r>:
  406e1c:	2900      	cmp	r1, #0
  406e1e:	f000 8095 	beq.w	406f4c <_realloc_r+0x130>
  406e22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e26:	460d      	mov	r5, r1
  406e28:	4616      	mov	r6, r2
  406e2a:	b083      	sub	sp, #12
  406e2c:	4680      	mov	r8, r0
  406e2e:	f106 070b 	add.w	r7, r6, #11
  406e32:	f7ff f99f 	bl	406174 <__malloc_lock>
  406e36:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406e3a:	2f16      	cmp	r7, #22
  406e3c:	f02e 0403 	bic.w	r4, lr, #3
  406e40:	f1a5 0908 	sub.w	r9, r5, #8
  406e44:	d83c      	bhi.n	406ec0 <_realloc_r+0xa4>
  406e46:	2210      	movs	r2, #16
  406e48:	4617      	mov	r7, r2
  406e4a:	42be      	cmp	r6, r7
  406e4c:	d83d      	bhi.n	406eca <_realloc_r+0xae>
  406e4e:	4294      	cmp	r4, r2
  406e50:	da43      	bge.n	406eda <_realloc_r+0xbe>
  406e52:	4bc4      	ldr	r3, [pc, #784]	; (407164 <_realloc_r+0x348>)
  406e54:	6899      	ldr	r1, [r3, #8]
  406e56:	eb09 0004 	add.w	r0, r9, r4
  406e5a:	4288      	cmp	r0, r1
  406e5c:	f000 80b4 	beq.w	406fc8 <_realloc_r+0x1ac>
  406e60:	6843      	ldr	r3, [r0, #4]
  406e62:	f023 0101 	bic.w	r1, r3, #1
  406e66:	4401      	add	r1, r0
  406e68:	6849      	ldr	r1, [r1, #4]
  406e6a:	07c9      	lsls	r1, r1, #31
  406e6c:	d54c      	bpl.n	406f08 <_realloc_r+0xec>
  406e6e:	f01e 0f01 	tst.w	lr, #1
  406e72:	f000 809b 	beq.w	406fac <_realloc_r+0x190>
  406e76:	4631      	mov	r1, r6
  406e78:	4640      	mov	r0, r8
  406e7a:	f7fe fdab 	bl	4059d4 <_malloc_r>
  406e7e:	4606      	mov	r6, r0
  406e80:	2800      	cmp	r0, #0
  406e82:	d03a      	beq.n	406efa <_realloc_r+0xde>
  406e84:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406e88:	f023 0301 	bic.w	r3, r3, #1
  406e8c:	444b      	add	r3, r9
  406e8e:	f1a0 0208 	sub.w	r2, r0, #8
  406e92:	429a      	cmp	r2, r3
  406e94:	f000 8121 	beq.w	4070da <_realloc_r+0x2be>
  406e98:	1f22      	subs	r2, r4, #4
  406e9a:	2a24      	cmp	r2, #36	; 0x24
  406e9c:	f200 8107 	bhi.w	4070ae <_realloc_r+0x292>
  406ea0:	2a13      	cmp	r2, #19
  406ea2:	f200 80db 	bhi.w	40705c <_realloc_r+0x240>
  406ea6:	4603      	mov	r3, r0
  406ea8:	462a      	mov	r2, r5
  406eaa:	6811      	ldr	r1, [r2, #0]
  406eac:	6019      	str	r1, [r3, #0]
  406eae:	6851      	ldr	r1, [r2, #4]
  406eb0:	6059      	str	r1, [r3, #4]
  406eb2:	6892      	ldr	r2, [r2, #8]
  406eb4:	609a      	str	r2, [r3, #8]
  406eb6:	4629      	mov	r1, r5
  406eb8:	4640      	mov	r0, r8
  406eba:	f7ff fe4f 	bl	406b5c <_free_r>
  406ebe:	e01c      	b.n	406efa <_realloc_r+0xde>
  406ec0:	f027 0707 	bic.w	r7, r7, #7
  406ec4:	2f00      	cmp	r7, #0
  406ec6:	463a      	mov	r2, r7
  406ec8:	dabf      	bge.n	406e4a <_realloc_r+0x2e>
  406eca:	2600      	movs	r6, #0
  406ecc:	230c      	movs	r3, #12
  406ece:	4630      	mov	r0, r6
  406ed0:	f8c8 3000 	str.w	r3, [r8]
  406ed4:	b003      	add	sp, #12
  406ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406eda:	462e      	mov	r6, r5
  406edc:	1be3      	subs	r3, r4, r7
  406ede:	2b0f      	cmp	r3, #15
  406ee0:	d81e      	bhi.n	406f20 <_realloc_r+0x104>
  406ee2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406ee6:	f003 0301 	and.w	r3, r3, #1
  406eea:	4323      	orrs	r3, r4
  406eec:	444c      	add	r4, r9
  406eee:	f8c9 3004 	str.w	r3, [r9, #4]
  406ef2:	6863      	ldr	r3, [r4, #4]
  406ef4:	f043 0301 	orr.w	r3, r3, #1
  406ef8:	6063      	str	r3, [r4, #4]
  406efa:	4640      	mov	r0, r8
  406efc:	f7ff f940 	bl	406180 <__malloc_unlock>
  406f00:	4630      	mov	r0, r6
  406f02:	b003      	add	sp, #12
  406f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f08:	f023 0303 	bic.w	r3, r3, #3
  406f0c:	18e1      	adds	r1, r4, r3
  406f0e:	4291      	cmp	r1, r2
  406f10:	db1f      	blt.n	406f52 <_realloc_r+0x136>
  406f12:	68c3      	ldr	r3, [r0, #12]
  406f14:	6882      	ldr	r2, [r0, #8]
  406f16:	462e      	mov	r6, r5
  406f18:	60d3      	str	r3, [r2, #12]
  406f1a:	460c      	mov	r4, r1
  406f1c:	609a      	str	r2, [r3, #8]
  406f1e:	e7dd      	b.n	406edc <_realloc_r+0xc0>
  406f20:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406f24:	eb09 0107 	add.w	r1, r9, r7
  406f28:	f002 0201 	and.w	r2, r2, #1
  406f2c:	444c      	add	r4, r9
  406f2e:	f043 0301 	orr.w	r3, r3, #1
  406f32:	4317      	orrs	r7, r2
  406f34:	f8c9 7004 	str.w	r7, [r9, #4]
  406f38:	604b      	str	r3, [r1, #4]
  406f3a:	6863      	ldr	r3, [r4, #4]
  406f3c:	f043 0301 	orr.w	r3, r3, #1
  406f40:	3108      	adds	r1, #8
  406f42:	6063      	str	r3, [r4, #4]
  406f44:	4640      	mov	r0, r8
  406f46:	f7ff fe09 	bl	406b5c <_free_r>
  406f4a:	e7d6      	b.n	406efa <_realloc_r+0xde>
  406f4c:	4611      	mov	r1, r2
  406f4e:	f7fe bd41 	b.w	4059d4 <_malloc_r>
  406f52:	f01e 0f01 	tst.w	lr, #1
  406f56:	d18e      	bne.n	406e76 <_realloc_r+0x5a>
  406f58:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406f5c:	eba9 0a01 	sub.w	sl, r9, r1
  406f60:	f8da 1004 	ldr.w	r1, [sl, #4]
  406f64:	f021 0103 	bic.w	r1, r1, #3
  406f68:	440b      	add	r3, r1
  406f6a:	4423      	add	r3, r4
  406f6c:	4293      	cmp	r3, r2
  406f6e:	db25      	blt.n	406fbc <_realloc_r+0x1a0>
  406f70:	68c2      	ldr	r2, [r0, #12]
  406f72:	6881      	ldr	r1, [r0, #8]
  406f74:	4656      	mov	r6, sl
  406f76:	60ca      	str	r2, [r1, #12]
  406f78:	6091      	str	r1, [r2, #8]
  406f7a:	f8da 100c 	ldr.w	r1, [sl, #12]
  406f7e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406f82:	1f22      	subs	r2, r4, #4
  406f84:	2a24      	cmp	r2, #36	; 0x24
  406f86:	60c1      	str	r1, [r0, #12]
  406f88:	6088      	str	r0, [r1, #8]
  406f8a:	f200 8094 	bhi.w	4070b6 <_realloc_r+0x29a>
  406f8e:	2a13      	cmp	r2, #19
  406f90:	d96f      	bls.n	407072 <_realloc_r+0x256>
  406f92:	6829      	ldr	r1, [r5, #0]
  406f94:	f8ca 1008 	str.w	r1, [sl, #8]
  406f98:	6869      	ldr	r1, [r5, #4]
  406f9a:	f8ca 100c 	str.w	r1, [sl, #12]
  406f9e:	2a1b      	cmp	r2, #27
  406fa0:	f200 80a2 	bhi.w	4070e8 <_realloc_r+0x2cc>
  406fa4:	3508      	adds	r5, #8
  406fa6:	f10a 0210 	add.w	r2, sl, #16
  406faa:	e063      	b.n	407074 <_realloc_r+0x258>
  406fac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406fb0:	eba9 0a03 	sub.w	sl, r9, r3
  406fb4:	f8da 1004 	ldr.w	r1, [sl, #4]
  406fb8:	f021 0103 	bic.w	r1, r1, #3
  406fbc:	1863      	adds	r3, r4, r1
  406fbe:	4293      	cmp	r3, r2
  406fc0:	f6ff af59 	blt.w	406e76 <_realloc_r+0x5a>
  406fc4:	4656      	mov	r6, sl
  406fc6:	e7d8      	b.n	406f7a <_realloc_r+0x15e>
  406fc8:	6841      	ldr	r1, [r0, #4]
  406fca:	f021 0b03 	bic.w	fp, r1, #3
  406fce:	44a3      	add	fp, r4
  406fd0:	f107 0010 	add.w	r0, r7, #16
  406fd4:	4583      	cmp	fp, r0
  406fd6:	da56      	bge.n	407086 <_realloc_r+0x26a>
  406fd8:	f01e 0f01 	tst.w	lr, #1
  406fdc:	f47f af4b 	bne.w	406e76 <_realloc_r+0x5a>
  406fe0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406fe4:	eba9 0a01 	sub.w	sl, r9, r1
  406fe8:	f8da 1004 	ldr.w	r1, [sl, #4]
  406fec:	f021 0103 	bic.w	r1, r1, #3
  406ff0:	448b      	add	fp, r1
  406ff2:	4558      	cmp	r0, fp
  406ff4:	dce2      	bgt.n	406fbc <_realloc_r+0x1a0>
  406ff6:	4656      	mov	r6, sl
  406ff8:	f8da 100c 	ldr.w	r1, [sl, #12]
  406ffc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407000:	1f22      	subs	r2, r4, #4
  407002:	2a24      	cmp	r2, #36	; 0x24
  407004:	60c1      	str	r1, [r0, #12]
  407006:	6088      	str	r0, [r1, #8]
  407008:	f200 808f 	bhi.w	40712a <_realloc_r+0x30e>
  40700c:	2a13      	cmp	r2, #19
  40700e:	f240 808a 	bls.w	407126 <_realloc_r+0x30a>
  407012:	6829      	ldr	r1, [r5, #0]
  407014:	f8ca 1008 	str.w	r1, [sl, #8]
  407018:	6869      	ldr	r1, [r5, #4]
  40701a:	f8ca 100c 	str.w	r1, [sl, #12]
  40701e:	2a1b      	cmp	r2, #27
  407020:	f200 808a 	bhi.w	407138 <_realloc_r+0x31c>
  407024:	3508      	adds	r5, #8
  407026:	f10a 0210 	add.w	r2, sl, #16
  40702a:	6829      	ldr	r1, [r5, #0]
  40702c:	6011      	str	r1, [r2, #0]
  40702e:	6869      	ldr	r1, [r5, #4]
  407030:	6051      	str	r1, [r2, #4]
  407032:	68a9      	ldr	r1, [r5, #8]
  407034:	6091      	str	r1, [r2, #8]
  407036:	eb0a 0107 	add.w	r1, sl, r7
  40703a:	ebab 0207 	sub.w	r2, fp, r7
  40703e:	f042 0201 	orr.w	r2, r2, #1
  407042:	6099      	str	r1, [r3, #8]
  407044:	604a      	str	r2, [r1, #4]
  407046:	f8da 3004 	ldr.w	r3, [sl, #4]
  40704a:	f003 0301 	and.w	r3, r3, #1
  40704e:	431f      	orrs	r7, r3
  407050:	4640      	mov	r0, r8
  407052:	f8ca 7004 	str.w	r7, [sl, #4]
  407056:	f7ff f893 	bl	406180 <__malloc_unlock>
  40705a:	e751      	b.n	406f00 <_realloc_r+0xe4>
  40705c:	682b      	ldr	r3, [r5, #0]
  40705e:	6003      	str	r3, [r0, #0]
  407060:	686b      	ldr	r3, [r5, #4]
  407062:	6043      	str	r3, [r0, #4]
  407064:	2a1b      	cmp	r2, #27
  407066:	d82d      	bhi.n	4070c4 <_realloc_r+0x2a8>
  407068:	f100 0308 	add.w	r3, r0, #8
  40706c:	f105 0208 	add.w	r2, r5, #8
  407070:	e71b      	b.n	406eaa <_realloc_r+0x8e>
  407072:	4632      	mov	r2, r6
  407074:	6829      	ldr	r1, [r5, #0]
  407076:	6011      	str	r1, [r2, #0]
  407078:	6869      	ldr	r1, [r5, #4]
  40707a:	6051      	str	r1, [r2, #4]
  40707c:	68a9      	ldr	r1, [r5, #8]
  40707e:	6091      	str	r1, [r2, #8]
  407080:	461c      	mov	r4, r3
  407082:	46d1      	mov	r9, sl
  407084:	e72a      	b.n	406edc <_realloc_r+0xc0>
  407086:	eb09 0107 	add.w	r1, r9, r7
  40708a:	ebab 0b07 	sub.w	fp, fp, r7
  40708e:	f04b 0201 	orr.w	r2, fp, #1
  407092:	6099      	str	r1, [r3, #8]
  407094:	604a      	str	r2, [r1, #4]
  407096:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40709a:	f003 0301 	and.w	r3, r3, #1
  40709e:	431f      	orrs	r7, r3
  4070a0:	4640      	mov	r0, r8
  4070a2:	f845 7c04 	str.w	r7, [r5, #-4]
  4070a6:	f7ff f86b 	bl	406180 <__malloc_unlock>
  4070aa:	462e      	mov	r6, r5
  4070ac:	e728      	b.n	406f00 <_realloc_r+0xe4>
  4070ae:	4629      	mov	r1, r5
  4070b0:	f7ff fe50 	bl	406d54 <memmove>
  4070b4:	e6ff      	b.n	406eb6 <_realloc_r+0x9a>
  4070b6:	4629      	mov	r1, r5
  4070b8:	4630      	mov	r0, r6
  4070ba:	461c      	mov	r4, r3
  4070bc:	46d1      	mov	r9, sl
  4070be:	f7ff fe49 	bl	406d54 <memmove>
  4070c2:	e70b      	b.n	406edc <_realloc_r+0xc0>
  4070c4:	68ab      	ldr	r3, [r5, #8]
  4070c6:	6083      	str	r3, [r0, #8]
  4070c8:	68eb      	ldr	r3, [r5, #12]
  4070ca:	60c3      	str	r3, [r0, #12]
  4070cc:	2a24      	cmp	r2, #36	; 0x24
  4070ce:	d017      	beq.n	407100 <_realloc_r+0x2e4>
  4070d0:	f100 0310 	add.w	r3, r0, #16
  4070d4:	f105 0210 	add.w	r2, r5, #16
  4070d8:	e6e7      	b.n	406eaa <_realloc_r+0x8e>
  4070da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4070de:	f023 0303 	bic.w	r3, r3, #3
  4070e2:	441c      	add	r4, r3
  4070e4:	462e      	mov	r6, r5
  4070e6:	e6f9      	b.n	406edc <_realloc_r+0xc0>
  4070e8:	68a9      	ldr	r1, [r5, #8]
  4070ea:	f8ca 1010 	str.w	r1, [sl, #16]
  4070ee:	68e9      	ldr	r1, [r5, #12]
  4070f0:	f8ca 1014 	str.w	r1, [sl, #20]
  4070f4:	2a24      	cmp	r2, #36	; 0x24
  4070f6:	d00c      	beq.n	407112 <_realloc_r+0x2f6>
  4070f8:	3510      	adds	r5, #16
  4070fa:	f10a 0218 	add.w	r2, sl, #24
  4070fe:	e7b9      	b.n	407074 <_realloc_r+0x258>
  407100:	692b      	ldr	r3, [r5, #16]
  407102:	6103      	str	r3, [r0, #16]
  407104:	696b      	ldr	r3, [r5, #20]
  407106:	6143      	str	r3, [r0, #20]
  407108:	f105 0218 	add.w	r2, r5, #24
  40710c:	f100 0318 	add.w	r3, r0, #24
  407110:	e6cb      	b.n	406eaa <_realloc_r+0x8e>
  407112:	692a      	ldr	r2, [r5, #16]
  407114:	f8ca 2018 	str.w	r2, [sl, #24]
  407118:	696a      	ldr	r2, [r5, #20]
  40711a:	f8ca 201c 	str.w	r2, [sl, #28]
  40711e:	3518      	adds	r5, #24
  407120:	f10a 0220 	add.w	r2, sl, #32
  407124:	e7a6      	b.n	407074 <_realloc_r+0x258>
  407126:	4632      	mov	r2, r6
  407128:	e77f      	b.n	40702a <_realloc_r+0x20e>
  40712a:	4629      	mov	r1, r5
  40712c:	4630      	mov	r0, r6
  40712e:	9301      	str	r3, [sp, #4]
  407130:	f7ff fe10 	bl	406d54 <memmove>
  407134:	9b01      	ldr	r3, [sp, #4]
  407136:	e77e      	b.n	407036 <_realloc_r+0x21a>
  407138:	68a9      	ldr	r1, [r5, #8]
  40713a:	f8ca 1010 	str.w	r1, [sl, #16]
  40713e:	68e9      	ldr	r1, [r5, #12]
  407140:	f8ca 1014 	str.w	r1, [sl, #20]
  407144:	2a24      	cmp	r2, #36	; 0x24
  407146:	d003      	beq.n	407150 <_realloc_r+0x334>
  407148:	3510      	adds	r5, #16
  40714a:	f10a 0218 	add.w	r2, sl, #24
  40714e:	e76c      	b.n	40702a <_realloc_r+0x20e>
  407150:	692a      	ldr	r2, [r5, #16]
  407152:	f8ca 2018 	str.w	r2, [sl, #24]
  407156:	696a      	ldr	r2, [r5, #20]
  407158:	f8ca 201c 	str.w	r2, [sl, #28]
  40715c:	3518      	adds	r5, #24
  40715e:	f10a 0220 	add.w	r2, sl, #32
  407162:	e762      	b.n	40702a <_realloc_r+0x20e>
  407164:	200065ec 	.word	0x200065ec

00407168 <__ascii_wctomb>:
  407168:	b121      	cbz	r1, 407174 <__ascii_wctomb+0xc>
  40716a:	2aff      	cmp	r2, #255	; 0xff
  40716c:	d804      	bhi.n	407178 <__ascii_wctomb+0x10>
  40716e:	700a      	strb	r2, [r1, #0]
  407170:	2001      	movs	r0, #1
  407172:	4770      	bx	lr
  407174:	4608      	mov	r0, r1
  407176:	4770      	bx	lr
  407178:	238a      	movs	r3, #138	; 0x8a
  40717a:	6003      	str	r3, [r0, #0]
  40717c:	f04f 30ff 	mov.w	r0, #4294967295
  407180:	4770      	bx	lr
  407182:	bf00      	nop

00407184 <__aeabi_drsub>:
  407184:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407188:	e002      	b.n	407190 <__adddf3>
  40718a:	bf00      	nop

0040718c <__aeabi_dsub>:
  40718c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407190 <__adddf3>:
  407190:	b530      	push	{r4, r5, lr}
  407192:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407196:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40719a:	ea94 0f05 	teq	r4, r5
  40719e:	bf08      	it	eq
  4071a0:	ea90 0f02 	teqeq	r0, r2
  4071a4:	bf1f      	itttt	ne
  4071a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4071aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4071ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4071b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4071b6:	f000 80e2 	beq.w	40737e <__adddf3+0x1ee>
  4071ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4071be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4071c2:	bfb8      	it	lt
  4071c4:	426d      	neglt	r5, r5
  4071c6:	dd0c      	ble.n	4071e2 <__adddf3+0x52>
  4071c8:	442c      	add	r4, r5
  4071ca:	ea80 0202 	eor.w	r2, r0, r2
  4071ce:	ea81 0303 	eor.w	r3, r1, r3
  4071d2:	ea82 0000 	eor.w	r0, r2, r0
  4071d6:	ea83 0101 	eor.w	r1, r3, r1
  4071da:	ea80 0202 	eor.w	r2, r0, r2
  4071de:	ea81 0303 	eor.w	r3, r1, r3
  4071e2:	2d36      	cmp	r5, #54	; 0x36
  4071e4:	bf88      	it	hi
  4071e6:	bd30      	pophi	{r4, r5, pc}
  4071e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4071ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4071f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4071f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4071f8:	d002      	beq.n	407200 <__adddf3+0x70>
  4071fa:	4240      	negs	r0, r0
  4071fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407200:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407204:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407208:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40720c:	d002      	beq.n	407214 <__adddf3+0x84>
  40720e:	4252      	negs	r2, r2
  407210:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407214:	ea94 0f05 	teq	r4, r5
  407218:	f000 80a7 	beq.w	40736a <__adddf3+0x1da>
  40721c:	f1a4 0401 	sub.w	r4, r4, #1
  407220:	f1d5 0e20 	rsbs	lr, r5, #32
  407224:	db0d      	blt.n	407242 <__adddf3+0xb2>
  407226:	fa02 fc0e 	lsl.w	ip, r2, lr
  40722a:	fa22 f205 	lsr.w	r2, r2, r5
  40722e:	1880      	adds	r0, r0, r2
  407230:	f141 0100 	adc.w	r1, r1, #0
  407234:	fa03 f20e 	lsl.w	r2, r3, lr
  407238:	1880      	adds	r0, r0, r2
  40723a:	fa43 f305 	asr.w	r3, r3, r5
  40723e:	4159      	adcs	r1, r3
  407240:	e00e      	b.n	407260 <__adddf3+0xd0>
  407242:	f1a5 0520 	sub.w	r5, r5, #32
  407246:	f10e 0e20 	add.w	lr, lr, #32
  40724a:	2a01      	cmp	r2, #1
  40724c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407250:	bf28      	it	cs
  407252:	f04c 0c02 	orrcs.w	ip, ip, #2
  407256:	fa43 f305 	asr.w	r3, r3, r5
  40725a:	18c0      	adds	r0, r0, r3
  40725c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407260:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407264:	d507      	bpl.n	407276 <__adddf3+0xe6>
  407266:	f04f 0e00 	mov.w	lr, #0
  40726a:	f1dc 0c00 	rsbs	ip, ip, #0
  40726e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407272:	eb6e 0101 	sbc.w	r1, lr, r1
  407276:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40727a:	d31b      	bcc.n	4072b4 <__adddf3+0x124>
  40727c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407280:	d30c      	bcc.n	40729c <__adddf3+0x10c>
  407282:	0849      	lsrs	r1, r1, #1
  407284:	ea5f 0030 	movs.w	r0, r0, rrx
  407288:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40728c:	f104 0401 	add.w	r4, r4, #1
  407290:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407294:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407298:	f080 809a 	bcs.w	4073d0 <__adddf3+0x240>
  40729c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4072a0:	bf08      	it	eq
  4072a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4072a6:	f150 0000 	adcs.w	r0, r0, #0
  4072aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4072ae:	ea41 0105 	orr.w	r1, r1, r5
  4072b2:	bd30      	pop	{r4, r5, pc}
  4072b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4072b8:	4140      	adcs	r0, r0
  4072ba:	eb41 0101 	adc.w	r1, r1, r1
  4072be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4072c2:	f1a4 0401 	sub.w	r4, r4, #1
  4072c6:	d1e9      	bne.n	40729c <__adddf3+0x10c>
  4072c8:	f091 0f00 	teq	r1, #0
  4072cc:	bf04      	itt	eq
  4072ce:	4601      	moveq	r1, r0
  4072d0:	2000      	moveq	r0, #0
  4072d2:	fab1 f381 	clz	r3, r1
  4072d6:	bf08      	it	eq
  4072d8:	3320      	addeq	r3, #32
  4072da:	f1a3 030b 	sub.w	r3, r3, #11
  4072de:	f1b3 0220 	subs.w	r2, r3, #32
  4072e2:	da0c      	bge.n	4072fe <__adddf3+0x16e>
  4072e4:	320c      	adds	r2, #12
  4072e6:	dd08      	ble.n	4072fa <__adddf3+0x16a>
  4072e8:	f102 0c14 	add.w	ip, r2, #20
  4072ec:	f1c2 020c 	rsb	r2, r2, #12
  4072f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4072f4:	fa21 f102 	lsr.w	r1, r1, r2
  4072f8:	e00c      	b.n	407314 <__adddf3+0x184>
  4072fa:	f102 0214 	add.w	r2, r2, #20
  4072fe:	bfd8      	it	le
  407300:	f1c2 0c20 	rsble	ip, r2, #32
  407304:	fa01 f102 	lsl.w	r1, r1, r2
  407308:	fa20 fc0c 	lsr.w	ip, r0, ip
  40730c:	bfdc      	itt	le
  40730e:	ea41 010c 	orrle.w	r1, r1, ip
  407312:	4090      	lslle	r0, r2
  407314:	1ae4      	subs	r4, r4, r3
  407316:	bfa2      	ittt	ge
  407318:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40731c:	4329      	orrge	r1, r5
  40731e:	bd30      	popge	{r4, r5, pc}
  407320:	ea6f 0404 	mvn.w	r4, r4
  407324:	3c1f      	subs	r4, #31
  407326:	da1c      	bge.n	407362 <__adddf3+0x1d2>
  407328:	340c      	adds	r4, #12
  40732a:	dc0e      	bgt.n	40734a <__adddf3+0x1ba>
  40732c:	f104 0414 	add.w	r4, r4, #20
  407330:	f1c4 0220 	rsb	r2, r4, #32
  407334:	fa20 f004 	lsr.w	r0, r0, r4
  407338:	fa01 f302 	lsl.w	r3, r1, r2
  40733c:	ea40 0003 	orr.w	r0, r0, r3
  407340:	fa21 f304 	lsr.w	r3, r1, r4
  407344:	ea45 0103 	orr.w	r1, r5, r3
  407348:	bd30      	pop	{r4, r5, pc}
  40734a:	f1c4 040c 	rsb	r4, r4, #12
  40734e:	f1c4 0220 	rsb	r2, r4, #32
  407352:	fa20 f002 	lsr.w	r0, r0, r2
  407356:	fa01 f304 	lsl.w	r3, r1, r4
  40735a:	ea40 0003 	orr.w	r0, r0, r3
  40735e:	4629      	mov	r1, r5
  407360:	bd30      	pop	{r4, r5, pc}
  407362:	fa21 f004 	lsr.w	r0, r1, r4
  407366:	4629      	mov	r1, r5
  407368:	bd30      	pop	{r4, r5, pc}
  40736a:	f094 0f00 	teq	r4, #0
  40736e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407372:	bf06      	itte	eq
  407374:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407378:	3401      	addeq	r4, #1
  40737a:	3d01      	subne	r5, #1
  40737c:	e74e      	b.n	40721c <__adddf3+0x8c>
  40737e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407382:	bf18      	it	ne
  407384:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407388:	d029      	beq.n	4073de <__adddf3+0x24e>
  40738a:	ea94 0f05 	teq	r4, r5
  40738e:	bf08      	it	eq
  407390:	ea90 0f02 	teqeq	r0, r2
  407394:	d005      	beq.n	4073a2 <__adddf3+0x212>
  407396:	ea54 0c00 	orrs.w	ip, r4, r0
  40739a:	bf04      	itt	eq
  40739c:	4619      	moveq	r1, r3
  40739e:	4610      	moveq	r0, r2
  4073a0:	bd30      	pop	{r4, r5, pc}
  4073a2:	ea91 0f03 	teq	r1, r3
  4073a6:	bf1e      	ittt	ne
  4073a8:	2100      	movne	r1, #0
  4073aa:	2000      	movne	r0, #0
  4073ac:	bd30      	popne	{r4, r5, pc}
  4073ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4073b2:	d105      	bne.n	4073c0 <__adddf3+0x230>
  4073b4:	0040      	lsls	r0, r0, #1
  4073b6:	4149      	adcs	r1, r1
  4073b8:	bf28      	it	cs
  4073ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4073be:	bd30      	pop	{r4, r5, pc}
  4073c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4073c4:	bf3c      	itt	cc
  4073c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4073ca:	bd30      	popcc	{r4, r5, pc}
  4073cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4073d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4073d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4073d8:	f04f 0000 	mov.w	r0, #0
  4073dc:	bd30      	pop	{r4, r5, pc}
  4073de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4073e2:	bf1a      	itte	ne
  4073e4:	4619      	movne	r1, r3
  4073e6:	4610      	movne	r0, r2
  4073e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4073ec:	bf1c      	itt	ne
  4073ee:	460b      	movne	r3, r1
  4073f0:	4602      	movne	r2, r0
  4073f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4073f6:	bf06      	itte	eq
  4073f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4073fc:	ea91 0f03 	teqeq	r1, r3
  407400:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407404:	bd30      	pop	{r4, r5, pc}
  407406:	bf00      	nop

00407408 <__aeabi_ui2d>:
  407408:	f090 0f00 	teq	r0, #0
  40740c:	bf04      	itt	eq
  40740e:	2100      	moveq	r1, #0
  407410:	4770      	bxeq	lr
  407412:	b530      	push	{r4, r5, lr}
  407414:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407418:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40741c:	f04f 0500 	mov.w	r5, #0
  407420:	f04f 0100 	mov.w	r1, #0
  407424:	e750      	b.n	4072c8 <__adddf3+0x138>
  407426:	bf00      	nop

00407428 <__aeabi_i2d>:
  407428:	f090 0f00 	teq	r0, #0
  40742c:	bf04      	itt	eq
  40742e:	2100      	moveq	r1, #0
  407430:	4770      	bxeq	lr
  407432:	b530      	push	{r4, r5, lr}
  407434:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407438:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40743c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407440:	bf48      	it	mi
  407442:	4240      	negmi	r0, r0
  407444:	f04f 0100 	mov.w	r1, #0
  407448:	e73e      	b.n	4072c8 <__adddf3+0x138>
  40744a:	bf00      	nop

0040744c <__aeabi_f2d>:
  40744c:	0042      	lsls	r2, r0, #1
  40744e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407452:	ea4f 0131 	mov.w	r1, r1, rrx
  407456:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40745a:	bf1f      	itttt	ne
  40745c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407460:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407464:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407468:	4770      	bxne	lr
  40746a:	f092 0f00 	teq	r2, #0
  40746e:	bf14      	ite	ne
  407470:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407474:	4770      	bxeq	lr
  407476:	b530      	push	{r4, r5, lr}
  407478:	f44f 7460 	mov.w	r4, #896	; 0x380
  40747c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407480:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407484:	e720      	b.n	4072c8 <__adddf3+0x138>
  407486:	bf00      	nop

00407488 <__aeabi_ul2d>:
  407488:	ea50 0201 	orrs.w	r2, r0, r1
  40748c:	bf08      	it	eq
  40748e:	4770      	bxeq	lr
  407490:	b530      	push	{r4, r5, lr}
  407492:	f04f 0500 	mov.w	r5, #0
  407496:	e00a      	b.n	4074ae <__aeabi_l2d+0x16>

00407498 <__aeabi_l2d>:
  407498:	ea50 0201 	orrs.w	r2, r0, r1
  40749c:	bf08      	it	eq
  40749e:	4770      	bxeq	lr
  4074a0:	b530      	push	{r4, r5, lr}
  4074a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4074a6:	d502      	bpl.n	4074ae <__aeabi_l2d+0x16>
  4074a8:	4240      	negs	r0, r0
  4074aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4074ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4074b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4074b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4074ba:	f43f aedc 	beq.w	407276 <__adddf3+0xe6>
  4074be:	f04f 0203 	mov.w	r2, #3
  4074c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4074c6:	bf18      	it	ne
  4074c8:	3203      	addne	r2, #3
  4074ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4074ce:	bf18      	it	ne
  4074d0:	3203      	addne	r2, #3
  4074d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4074d6:	f1c2 0320 	rsb	r3, r2, #32
  4074da:	fa00 fc03 	lsl.w	ip, r0, r3
  4074de:	fa20 f002 	lsr.w	r0, r0, r2
  4074e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4074e6:	ea40 000e 	orr.w	r0, r0, lr
  4074ea:	fa21 f102 	lsr.w	r1, r1, r2
  4074ee:	4414      	add	r4, r2
  4074f0:	e6c1      	b.n	407276 <__adddf3+0xe6>
  4074f2:	bf00      	nop

004074f4 <__aeabi_dmul>:
  4074f4:	b570      	push	{r4, r5, r6, lr}
  4074f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4074fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4074fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407502:	bf1d      	ittte	ne
  407504:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407508:	ea94 0f0c 	teqne	r4, ip
  40750c:	ea95 0f0c 	teqne	r5, ip
  407510:	f000 f8de 	bleq	4076d0 <__aeabi_dmul+0x1dc>
  407514:	442c      	add	r4, r5
  407516:	ea81 0603 	eor.w	r6, r1, r3
  40751a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40751e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407522:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407526:	bf18      	it	ne
  407528:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40752c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407534:	d038      	beq.n	4075a8 <__aeabi_dmul+0xb4>
  407536:	fba0 ce02 	umull	ip, lr, r0, r2
  40753a:	f04f 0500 	mov.w	r5, #0
  40753e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407542:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407546:	fbe0 e503 	umlal	lr, r5, r0, r3
  40754a:	f04f 0600 	mov.w	r6, #0
  40754e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407552:	f09c 0f00 	teq	ip, #0
  407556:	bf18      	it	ne
  407558:	f04e 0e01 	orrne.w	lr, lr, #1
  40755c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407560:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407564:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407568:	d204      	bcs.n	407574 <__aeabi_dmul+0x80>
  40756a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40756e:	416d      	adcs	r5, r5
  407570:	eb46 0606 	adc.w	r6, r6, r6
  407574:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407578:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40757c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407580:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407584:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407588:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40758c:	bf88      	it	hi
  40758e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407592:	d81e      	bhi.n	4075d2 <__aeabi_dmul+0xde>
  407594:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407598:	bf08      	it	eq
  40759a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40759e:	f150 0000 	adcs.w	r0, r0, #0
  4075a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4075a6:	bd70      	pop	{r4, r5, r6, pc}
  4075a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4075ac:	ea46 0101 	orr.w	r1, r6, r1
  4075b0:	ea40 0002 	orr.w	r0, r0, r2
  4075b4:	ea81 0103 	eor.w	r1, r1, r3
  4075b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4075bc:	bfc2      	ittt	gt
  4075be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4075c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4075c6:	bd70      	popgt	{r4, r5, r6, pc}
  4075c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4075cc:	f04f 0e00 	mov.w	lr, #0
  4075d0:	3c01      	subs	r4, #1
  4075d2:	f300 80ab 	bgt.w	40772c <__aeabi_dmul+0x238>
  4075d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4075da:	bfde      	ittt	le
  4075dc:	2000      	movle	r0, #0
  4075de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4075e2:	bd70      	pople	{r4, r5, r6, pc}
  4075e4:	f1c4 0400 	rsb	r4, r4, #0
  4075e8:	3c20      	subs	r4, #32
  4075ea:	da35      	bge.n	407658 <__aeabi_dmul+0x164>
  4075ec:	340c      	adds	r4, #12
  4075ee:	dc1b      	bgt.n	407628 <__aeabi_dmul+0x134>
  4075f0:	f104 0414 	add.w	r4, r4, #20
  4075f4:	f1c4 0520 	rsb	r5, r4, #32
  4075f8:	fa00 f305 	lsl.w	r3, r0, r5
  4075fc:	fa20 f004 	lsr.w	r0, r0, r4
  407600:	fa01 f205 	lsl.w	r2, r1, r5
  407604:	ea40 0002 	orr.w	r0, r0, r2
  407608:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40760c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407614:	fa21 f604 	lsr.w	r6, r1, r4
  407618:	eb42 0106 	adc.w	r1, r2, r6
  40761c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407620:	bf08      	it	eq
  407622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407626:	bd70      	pop	{r4, r5, r6, pc}
  407628:	f1c4 040c 	rsb	r4, r4, #12
  40762c:	f1c4 0520 	rsb	r5, r4, #32
  407630:	fa00 f304 	lsl.w	r3, r0, r4
  407634:	fa20 f005 	lsr.w	r0, r0, r5
  407638:	fa01 f204 	lsl.w	r2, r1, r4
  40763c:	ea40 0002 	orr.w	r0, r0, r2
  407640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407644:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407648:	f141 0100 	adc.w	r1, r1, #0
  40764c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407650:	bf08      	it	eq
  407652:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407656:	bd70      	pop	{r4, r5, r6, pc}
  407658:	f1c4 0520 	rsb	r5, r4, #32
  40765c:	fa00 f205 	lsl.w	r2, r0, r5
  407660:	ea4e 0e02 	orr.w	lr, lr, r2
  407664:	fa20 f304 	lsr.w	r3, r0, r4
  407668:	fa01 f205 	lsl.w	r2, r1, r5
  40766c:	ea43 0302 	orr.w	r3, r3, r2
  407670:	fa21 f004 	lsr.w	r0, r1, r4
  407674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407678:	fa21 f204 	lsr.w	r2, r1, r4
  40767c:	ea20 0002 	bic.w	r0, r0, r2
  407680:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407688:	bf08      	it	eq
  40768a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40768e:	bd70      	pop	{r4, r5, r6, pc}
  407690:	f094 0f00 	teq	r4, #0
  407694:	d10f      	bne.n	4076b6 <__aeabi_dmul+0x1c2>
  407696:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40769a:	0040      	lsls	r0, r0, #1
  40769c:	eb41 0101 	adc.w	r1, r1, r1
  4076a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4076a4:	bf08      	it	eq
  4076a6:	3c01      	subeq	r4, #1
  4076a8:	d0f7      	beq.n	40769a <__aeabi_dmul+0x1a6>
  4076aa:	ea41 0106 	orr.w	r1, r1, r6
  4076ae:	f095 0f00 	teq	r5, #0
  4076b2:	bf18      	it	ne
  4076b4:	4770      	bxne	lr
  4076b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4076ba:	0052      	lsls	r2, r2, #1
  4076bc:	eb43 0303 	adc.w	r3, r3, r3
  4076c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4076c4:	bf08      	it	eq
  4076c6:	3d01      	subeq	r5, #1
  4076c8:	d0f7      	beq.n	4076ba <__aeabi_dmul+0x1c6>
  4076ca:	ea43 0306 	orr.w	r3, r3, r6
  4076ce:	4770      	bx	lr
  4076d0:	ea94 0f0c 	teq	r4, ip
  4076d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4076d8:	bf18      	it	ne
  4076da:	ea95 0f0c 	teqne	r5, ip
  4076de:	d00c      	beq.n	4076fa <__aeabi_dmul+0x206>
  4076e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4076e4:	bf18      	it	ne
  4076e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4076ea:	d1d1      	bne.n	407690 <__aeabi_dmul+0x19c>
  4076ec:	ea81 0103 	eor.w	r1, r1, r3
  4076f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4076f4:	f04f 0000 	mov.w	r0, #0
  4076f8:	bd70      	pop	{r4, r5, r6, pc}
  4076fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4076fe:	bf06      	itte	eq
  407700:	4610      	moveq	r0, r2
  407702:	4619      	moveq	r1, r3
  407704:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407708:	d019      	beq.n	40773e <__aeabi_dmul+0x24a>
  40770a:	ea94 0f0c 	teq	r4, ip
  40770e:	d102      	bne.n	407716 <__aeabi_dmul+0x222>
  407710:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407714:	d113      	bne.n	40773e <__aeabi_dmul+0x24a>
  407716:	ea95 0f0c 	teq	r5, ip
  40771a:	d105      	bne.n	407728 <__aeabi_dmul+0x234>
  40771c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407720:	bf1c      	itt	ne
  407722:	4610      	movne	r0, r2
  407724:	4619      	movne	r1, r3
  407726:	d10a      	bne.n	40773e <__aeabi_dmul+0x24a>
  407728:	ea81 0103 	eor.w	r1, r1, r3
  40772c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407730:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407738:	f04f 0000 	mov.w	r0, #0
  40773c:	bd70      	pop	{r4, r5, r6, pc}
  40773e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407742:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407746:	bd70      	pop	{r4, r5, r6, pc}

00407748 <__aeabi_ddiv>:
  407748:	b570      	push	{r4, r5, r6, lr}
  40774a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40774e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407752:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407756:	bf1d      	ittte	ne
  407758:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40775c:	ea94 0f0c 	teqne	r4, ip
  407760:	ea95 0f0c 	teqne	r5, ip
  407764:	f000 f8a7 	bleq	4078b6 <__aeabi_ddiv+0x16e>
  407768:	eba4 0405 	sub.w	r4, r4, r5
  40776c:	ea81 0e03 	eor.w	lr, r1, r3
  407770:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407774:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407778:	f000 8088 	beq.w	40788c <__aeabi_ddiv+0x144>
  40777c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407780:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407784:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407788:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40778c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407790:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407794:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407798:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40779c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4077a0:	429d      	cmp	r5, r3
  4077a2:	bf08      	it	eq
  4077a4:	4296      	cmpeq	r6, r2
  4077a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4077aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4077ae:	d202      	bcs.n	4077b6 <__aeabi_ddiv+0x6e>
  4077b0:	085b      	lsrs	r3, r3, #1
  4077b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4077b6:	1ab6      	subs	r6, r6, r2
  4077b8:	eb65 0503 	sbc.w	r5, r5, r3
  4077bc:	085b      	lsrs	r3, r3, #1
  4077be:	ea4f 0232 	mov.w	r2, r2, rrx
  4077c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4077c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4077ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4077ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4077d2:	bf22      	ittt	cs
  4077d4:	1ab6      	subcs	r6, r6, r2
  4077d6:	4675      	movcs	r5, lr
  4077d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4077dc:	085b      	lsrs	r3, r3, #1
  4077de:	ea4f 0232 	mov.w	r2, r2, rrx
  4077e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4077e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4077ea:	bf22      	ittt	cs
  4077ec:	1ab6      	subcs	r6, r6, r2
  4077ee:	4675      	movcs	r5, lr
  4077f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4077f4:	085b      	lsrs	r3, r3, #1
  4077f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4077fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4077fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  407802:	bf22      	ittt	cs
  407804:	1ab6      	subcs	r6, r6, r2
  407806:	4675      	movcs	r5, lr
  407808:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40780c:	085b      	lsrs	r3, r3, #1
  40780e:	ea4f 0232 	mov.w	r2, r2, rrx
  407812:	ebb6 0e02 	subs.w	lr, r6, r2
  407816:	eb75 0e03 	sbcs.w	lr, r5, r3
  40781a:	bf22      	ittt	cs
  40781c:	1ab6      	subcs	r6, r6, r2
  40781e:	4675      	movcs	r5, lr
  407820:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407824:	ea55 0e06 	orrs.w	lr, r5, r6
  407828:	d018      	beq.n	40785c <__aeabi_ddiv+0x114>
  40782a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40782e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407832:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407836:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40783a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40783e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407842:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407846:	d1c0      	bne.n	4077ca <__aeabi_ddiv+0x82>
  407848:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40784c:	d10b      	bne.n	407866 <__aeabi_ddiv+0x11e>
  40784e:	ea41 0100 	orr.w	r1, r1, r0
  407852:	f04f 0000 	mov.w	r0, #0
  407856:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40785a:	e7b6      	b.n	4077ca <__aeabi_ddiv+0x82>
  40785c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407860:	bf04      	itt	eq
  407862:	4301      	orreq	r1, r0
  407864:	2000      	moveq	r0, #0
  407866:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40786a:	bf88      	it	hi
  40786c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407870:	f63f aeaf 	bhi.w	4075d2 <__aeabi_dmul+0xde>
  407874:	ebb5 0c03 	subs.w	ip, r5, r3
  407878:	bf04      	itt	eq
  40787a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40787e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407882:	f150 0000 	adcs.w	r0, r0, #0
  407886:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40788a:	bd70      	pop	{r4, r5, r6, pc}
  40788c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407890:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407894:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407898:	bfc2      	ittt	gt
  40789a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40789e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4078a2:	bd70      	popgt	{r4, r5, r6, pc}
  4078a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4078a8:	f04f 0e00 	mov.w	lr, #0
  4078ac:	3c01      	subs	r4, #1
  4078ae:	e690      	b.n	4075d2 <__aeabi_dmul+0xde>
  4078b0:	ea45 0e06 	orr.w	lr, r5, r6
  4078b4:	e68d      	b.n	4075d2 <__aeabi_dmul+0xde>
  4078b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4078ba:	ea94 0f0c 	teq	r4, ip
  4078be:	bf08      	it	eq
  4078c0:	ea95 0f0c 	teqeq	r5, ip
  4078c4:	f43f af3b 	beq.w	40773e <__aeabi_dmul+0x24a>
  4078c8:	ea94 0f0c 	teq	r4, ip
  4078cc:	d10a      	bne.n	4078e4 <__aeabi_ddiv+0x19c>
  4078ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4078d2:	f47f af34 	bne.w	40773e <__aeabi_dmul+0x24a>
  4078d6:	ea95 0f0c 	teq	r5, ip
  4078da:	f47f af25 	bne.w	407728 <__aeabi_dmul+0x234>
  4078de:	4610      	mov	r0, r2
  4078e0:	4619      	mov	r1, r3
  4078e2:	e72c      	b.n	40773e <__aeabi_dmul+0x24a>
  4078e4:	ea95 0f0c 	teq	r5, ip
  4078e8:	d106      	bne.n	4078f8 <__aeabi_ddiv+0x1b0>
  4078ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4078ee:	f43f aefd 	beq.w	4076ec <__aeabi_dmul+0x1f8>
  4078f2:	4610      	mov	r0, r2
  4078f4:	4619      	mov	r1, r3
  4078f6:	e722      	b.n	40773e <__aeabi_dmul+0x24a>
  4078f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4078fc:	bf18      	it	ne
  4078fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407902:	f47f aec5 	bne.w	407690 <__aeabi_dmul+0x19c>
  407906:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40790a:	f47f af0d 	bne.w	407728 <__aeabi_dmul+0x234>
  40790e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407912:	f47f aeeb 	bne.w	4076ec <__aeabi_dmul+0x1f8>
  407916:	e712      	b.n	40773e <__aeabi_dmul+0x24a>

00407918 <__gedf2>:
  407918:	f04f 3cff 	mov.w	ip, #4294967295
  40791c:	e006      	b.n	40792c <__cmpdf2+0x4>
  40791e:	bf00      	nop

00407920 <__ledf2>:
  407920:	f04f 0c01 	mov.w	ip, #1
  407924:	e002      	b.n	40792c <__cmpdf2+0x4>
  407926:	bf00      	nop

00407928 <__cmpdf2>:
  407928:	f04f 0c01 	mov.w	ip, #1
  40792c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407930:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407934:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407938:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40793c:	bf18      	it	ne
  40793e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407942:	d01b      	beq.n	40797c <__cmpdf2+0x54>
  407944:	b001      	add	sp, #4
  407946:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40794a:	bf0c      	ite	eq
  40794c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407950:	ea91 0f03 	teqne	r1, r3
  407954:	bf02      	ittt	eq
  407956:	ea90 0f02 	teqeq	r0, r2
  40795a:	2000      	moveq	r0, #0
  40795c:	4770      	bxeq	lr
  40795e:	f110 0f00 	cmn.w	r0, #0
  407962:	ea91 0f03 	teq	r1, r3
  407966:	bf58      	it	pl
  407968:	4299      	cmppl	r1, r3
  40796a:	bf08      	it	eq
  40796c:	4290      	cmpeq	r0, r2
  40796e:	bf2c      	ite	cs
  407970:	17d8      	asrcs	r0, r3, #31
  407972:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407976:	f040 0001 	orr.w	r0, r0, #1
  40797a:	4770      	bx	lr
  40797c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407984:	d102      	bne.n	40798c <__cmpdf2+0x64>
  407986:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40798a:	d107      	bne.n	40799c <__cmpdf2+0x74>
  40798c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407994:	d1d6      	bne.n	407944 <__cmpdf2+0x1c>
  407996:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40799a:	d0d3      	beq.n	407944 <__cmpdf2+0x1c>
  40799c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4079a0:	4770      	bx	lr
  4079a2:	bf00      	nop

004079a4 <__aeabi_cdrcmple>:
  4079a4:	4684      	mov	ip, r0
  4079a6:	4610      	mov	r0, r2
  4079a8:	4662      	mov	r2, ip
  4079aa:	468c      	mov	ip, r1
  4079ac:	4619      	mov	r1, r3
  4079ae:	4663      	mov	r3, ip
  4079b0:	e000      	b.n	4079b4 <__aeabi_cdcmpeq>
  4079b2:	bf00      	nop

004079b4 <__aeabi_cdcmpeq>:
  4079b4:	b501      	push	{r0, lr}
  4079b6:	f7ff ffb7 	bl	407928 <__cmpdf2>
  4079ba:	2800      	cmp	r0, #0
  4079bc:	bf48      	it	mi
  4079be:	f110 0f00 	cmnmi.w	r0, #0
  4079c2:	bd01      	pop	{r0, pc}

004079c4 <__aeabi_dcmpeq>:
  4079c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4079c8:	f7ff fff4 	bl	4079b4 <__aeabi_cdcmpeq>
  4079cc:	bf0c      	ite	eq
  4079ce:	2001      	moveq	r0, #1
  4079d0:	2000      	movne	r0, #0
  4079d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4079d6:	bf00      	nop

004079d8 <__aeabi_dcmplt>:
  4079d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4079dc:	f7ff ffea 	bl	4079b4 <__aeabi_cdcmpeq>
  4079e0:	bf34      	ite	cc
  4079e2:	2001      	movcc	r0, #1
  4079e4:	2000      	movcs	r0, #0
  4079e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4079ea:	bf00      	nop

004079ec <__aeabi_dcmple>:
  4079ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4079f0:	f7ff ffe0 	bl	4079b4 <__aeabi_cdcmpeq>
  4079f4:	bf94      	ite	ls
  4079f6:	2001      	movls	r0, #1
  4079f8:	2000      	movhi	r0, #0
  4079fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4079fe:	bf00      	nop

00407a00 <__aeabi_dcmpge>:
  407a00:	f84d ed08 	str.w	lr, [sp, #-8]!
  407a04:	f7ff ffce 	bl	4079a4 <__aeabi_cdrcmple>
  407a08:	bf94      	ite	ls
  407a0a:	2001      	movls	r0, #1
  407a0c:	2000      	movhi	r0, #0
  407a0e:	f85d fb08 	ldr.w	pc, [sp], #8
  407a12:	bf00      	nop

00407a14 <__aeabi_dcmpgt>:
  407a14:	f84d ed08 	str.w	lr, [sp, #-8]!
  407a18:	f7ff ffc4 	bl	4079a4 <__aeabi_cdrcmple>
  407a1c:	bf34      	ite	cc
  407a1e:	2001      	movcc	r0, #1
  407a20:	2000      	movcs	r0, #0
  407a22:	f85d fb08 	ldr.w	pc, [sp], #8
  407a26:	bf00      	nop

00407a28 <__aeabi_dcmpun>:
  407a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407a30:	d102      	bne.n	407a38 <__aeabi_dcmpun+0x10>
  407a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407a36:	d10a      	bne.n	407a4e <__aeabi_dcmpun+0x26>
  407a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407a40:	d102      	bne.n	407a48 <__aeabi_dcmpun+0x20>
  407a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407a46:	d102      	bne.n	407a4e <__aeabi_dcmpun+0x26>
  407a48:	f04f 0000 	mov.w	r0, #0
  407a4c:	4770      	bx	lr
  407a4e:	f04f 0001 	mov.w	r0, #1
  407a52:	4770      	bx	lr

00407a54 <__aeabi_d2iz>:
  407a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407a5c:	d215      	bcs.n	407a8a <__aeabi_d2iz+0x36>
  407a5e:	d511      	bpl.n	407a84 <__aeabi_d2iz+0x30>
  407a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407a68:	d912      	bls.n	407a90 <__aeabi_d2iz+0x3c>
  407a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407a76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407a7a:	fa23 f002 	lsr.w	r0, r3, r2
  407a7e:	bf18      	it	ne
  407a80:	4240      	negne	r0, r0
  407a82:	4770      	bx	lr
  407a84:	f04f 0000 	mov.w	r0, #0
  407a88:	4770      	bx	lr
  407a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407a8e:	d105      	bne.n	407a9c <__aeabi_d2iz+0x48>
  407a90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407a94:	bf08      	it	eq
  407a96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407a9a:	4770      	bx	lr
  407a9c:	f04f 0000 	mov.w	r0, #0
  407aa0:	4770      	bx	lr
  407aa2:	bf00      	nop
  407aa4:	00002354 	.word	0x00002354
  407aa8:	3630254f 	.word	0x3630254f
  407aac:	30252c78 	.word	0x30252c78
  407ab0:	00237832 	.word	0x00237832
  407ab4:	0001c200 	.word	0x0001c200
  407ab8:	000000c0 	.word	0x000000c0
  407abc:	00000800 	.word	0x00000800
	...
  407acc:	72617453 	.word	0x72617453
  407ad0:	72742074 	.word	0x72742074
  407ad4:	66736e61 	.word	0x66736e61
  407ad8:	00007265 	.word	0x00007265
  407adc:	65696c43 	.word	0x65696c43
  407ae0:	6e20746e 	.word	0x6e20746e
  407ae4:	6320746f 	.word	0x6320746f
  407ae8:	656e6e6f 	.word	0x656e6e6f
  407aec:	64657463 	.word	0x64657463
  407af0:	00000000 	.word	0x00000000
  407af4:	6d6d6f43 	.word	0x6d6d6f43
  407af8:	20646e61 	.word	0x20646e61
  407afc:	6c696166 	.word	0x6c696166
  407b00:	00006465 	.word	0x00006465
  407b04:	656e6f4e 	.word	0x656e6f4e
  407b08:	00000000 	.word	0x00000000
  407b0c:	0001c200 	.word	0x0001c200
  407b10:	000000c0 	.word	0x000000c0
  407b14:	00000800 	.word	0x00000800
	...
  407b24:	20746573 	.word	0x20746573
  407b28:	74737973 	.word	0x74737973
  407b2c:	632e6d65 	.word	0x632e6d65
  407b30:	652e646d 	.word	0x652e646d
  407b34:	206f6863 	.word	0x206f6863
  407b38:	0d66666f 	.word	0x0d66666f
  407b3c:	0000000a 	.word	0x0000000a
  407b40:	20746573 	.word	0x20746573
  407b44:	74726175 	.word	0x74726175
  407b48:	6f6c662e 	.word	0x6f6c662e
  407b4c:	20302077 	.word	0x20302077
  407b50:	0a0d6e6f 	.word	0x0a0d6e6f
  407b54:	00000000 	.word	0x00000000
  407b58:	20746573 	.word	0x20746573
  407b5c:	63207562 	.word	0x63207562
  407b60:	31207220 	.word	0x31207220
  407b64:	30303030 	.word	0x30303030
  407b68:	00000a0d 	.word	0x00000a0d
  407b6c:	20746573 	.word	0x20746573
  407b70:	74737973 	.word	0x74737973
  407b74:	692e6d65 	.word	0x692e6d65
  407b78:	6369646e 	.word	0x6369646e
  407b7c:	726f7461 	.word	0x726f7461
  407b80:	6970672e 	.word	0x6970672e
  407b84:	6c77206f 	.word	0x6c77206f
  407b88:	32206e61 	.word	0x32206e61
  407b8c:	000a0d30 	.word	0x000a0d30
  407b90:	20746573 	.word	0x20746573
  407b94:	74737973 	.word	0x74737973
  407b98:	692e6d65 	.word	0x692e6d65
  407b9c:	6369646e 	.word	0x6369646e
  407ba0:	726f7461 	.word	0x726f7461
  407ba4:	6970672e 	.word	0x6970672e
  407ba8:	656e206f 	.word	0x656e206f
  407bac:	726f7774 	.word	0x726f7774
  407bb0:	3831206b 	.word	0x3831206b
  407bb4:	00000a0d 	.word	0x00000a0d
  407bb8:	20746573 	.word	0x20746573
  407bbc:	74737973 	.word	0x74737973
  407bc0:	692e6d65 	.word	0x692e6d65
  407bc4:	6369646e 	.word	0x6369646e
  407bc8:	726f7461 	.word	0x726f7461
  407bcc:	6970672e 	.word	0x6970672e
  407bd0:	6f73206f 	.word	0x6f73206f
  407bd4:	70617466 	.word	0x70617466
  407bd8:	0d313220 	.word	0x0d313220
  407bdc:	0000000a 	.word	0x0000000a
  407be0:	20746573 	.word	0x20746573
  407be4:	74737973 	.word	0x74737973
  407be8:	632e6d65 	.word	0x632e6d65
  407bec:	672e646d 	.word	0x672e646d
  407bf0:	206f6970 	.word	0x206f6970
  407bf4:	0a0d3631 	.word	0x0a0d3631
  407bf8:	00000000 	.word	0x00000000
  407bfc:	20746573 	.word	0x20746573
  407c00:	6e616c77 	.word	0x6e616c77
  407c04:	74656e2e 	.word	0x74656e2e
  407c08:	6b726f77 	.word	0x6b726f77
  407c0c:	6174732e 	.word	0x6174732e
  407c10:	5f737574 	.word	0x5f737574
  407c14:	6f697067 	.word	0x6f697067
  407c18:	0d343120 	.word	0x0d343120
  407c1c:	0000000a 	.word	0x0000000a
  407c20:	65766173 	.word	0x65766173
  407c24:	00000a0d 	.word	0x00000a0d
  407c28:	75746573 	.word	0x75746573
  407c2c:	65772070 	.word	0x65772070
  407c30:	000a0d62 	.word	0x000a0d62
  407c34:	706d7562 	.word	0x706d7562
  407c38:	00000a0d 	.word	0x00000a0d
  407c3c:	20706f66 	.word	0x20706f66
  407c40:	74736574 	.word	0x74736574
  407c44:	7478742e 	.word	0x7478742e
  407c48:	00000a0d 	.word	0x00000a0d
  407c4c:	20747366 	.word	0x20747366
  407c50:	74736574 	.word	0x74736574
  407c54:	7478742e 	.word	0x7478742e
  407c58:	00000a0d 	.word	0x00000a0d
  407c5c:	64616572 	.word	0x64616572
  407c60:	00000020 	.word	0x00000020
  407c64:	72746550 	.word	0x72746550
  407c68:	00007361 	.word	0x00007361

00407c6c <_global_impure_ptr>:
  407c6c:	200061c0 00464e49 00666e69 004e414e     .a. INF.inf.NAN.
  407c7c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  407c8c:	46454443 00000000 33323130 37363534     CDEF....01234567
  407c9c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407cac:	0000296c 00000030                       l)..0...

00407cb4 <blanks.7223>:
  407cb4:	20202020 20202020 20202020 20202020                     

00407cc4 <zeroes.7224>:
  407cc4:	30303030 30303030 30303030 30303030     0000000000000000
  407cd4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407ce4:	00000000                                ....

00407ce8 <__mprec_bigtens>:
  407ce8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407cf8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407d08:	7f73bf3c 75154fdd                       <.s..O.u

00407d10 <__mprec_tens>:
  407d10:	00000000 3ff00000 00000000 40240000     .......?......$@
  407d20:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407d30:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407d40:	00000000 412e8480 00000000 416312d0     .......A......cA
  407d50:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407d60:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407d70:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407d80:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407d90:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407da0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407db0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407dc0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407dd0:	79d99db4 44ea7843                       ...yCx.D

00407dd8 <p05.6055>:
  407dd8:	00000005 00000019 0000007d 00000043     ........}...C...
  407de8:	49534f50 00000058 0000002e              POSIX.......

00407df4 <_ctype_>:
  407df4:	20202000 20202020 28282020 20282828     .         ((((( 
  407e04:	20202020 20202020 20202020 20202020                     
  407e14:	10108820 10101010 10101010 10101010      ...............
  407e24:	04040410 04040404 10040404 10101010     ................
  407e34:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407e44:	01010101 01010101 01010101 10101010     ................
  407e54:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407e64:	02020202 02020202 02020202 10101010     ................
  407e74:	00000020 00000000 00000000 00000000      ...............
	...

00407ef8 <_init>:
  407ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407efa:	bf00      	nop
  407efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407efe:	bc08      	pop	{r3}
  407f00:	469e      	mov	lr, r3
  407f02:	4770      	bx	lr

00407f04 <__init_array_start>:
  407f04:	004049dd 	.word	0x004049dd

00407f08 <__frame_dummy_init_array_entry>:
  407f08:	004000f1                                ..@.

00407f0c <_fini>:
  407f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407f0e:	bf00      	nop
  407f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407f12:	bc08      	pop	{r3}
  407f14:	469e      	mov	lr, r3
  407f16:	4770      	bx	lr

00407f18 <__fini_array_start>:
  407f18:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <buffer_program>:
2000000c:	303a 3032 3030 3030 3034 3430 4230 0d41     :020000040040BA.
2000001c:	3a0a 3031 3030 3030 3030 3030 3533 3030     .:10000000003500
2000002c:	3032 3138 4330 3034 3030 3934 4430 3034     20810C4000490D40
2000003c:	3030 3934 4430 3034 3030 3241 0a0d 313a     00490D4000A2..:1
2000004c:	3030 3130 3030 3430 3039 3444 3030 3430     0001000490D40004
2000005c:	3039 3444 3030 3430 3039 3444 3030 3030     90D4000490D40000
2000006c:	3030 3030 3030 3130 0d45 3a0a 3031 3030     00000001E..:1000
2000007c:	3032 3030 3030 3030 3030 3030 3030 3030     2000000000000000
2000008c:	3030 3030 3030 3030 3030 3030 3934 4430     000000000000490D
2000009c:	3034 3030 4133 0a0d 313a 3030 3330 3030     40003A..:1000300
200000ac:	3430 3039 3444 3030 3030 3030 3030 3030     0490D40000000000
200000bc:	3430 3039 3444 3030 3430 3039 3444 3030     0490D4000490D400
200000cc:	4630 0d45 3a0a 3031 3030 3034 3030 3934     0FE..:1000400049
200000dc:	4430 3034 3030 3934 4430 3034 3030 3934     0D4000490D400049
200000ec:	4430 3034 3030 3934 4430 3034 3030 3835     0D4000490D400058
200000fc:	0a0d 313a 3030 3530 3030 3430 3039 3444     ..:10005000490D4
2000010c:	3030 3430 3039 3444 3030 3430 3039 3444     000490D4000490D4
2000011c:	3030 3030 3030 3030 3030 4430 0d45 3a0a     00000000000DE..:
2000012c:	3031 3030 3036 3030 3934 4430 3034 3030     10006000490D4000
2000013c:	3934 4430 3034 3030 3030 3030 3030 3030     490D400000000000
2000014c:	4441 3230 3034 3030 3537 0a0d 313a 3030     AD02400075..:100
2000015c:	3730 3030 4330 3035 3432 3030 3030 3030     07000C5024000000
2000016c:	3030 3030 3430 3039 3444 3030 3430 3039     00000490D4000490
2000017c:	3444 3030 3430 0d44 3a0a 3031 3030 3038     D40004D..:100080
2000018c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000019c:	3030 3934 4430 3034 3030 3934 4430 3034     00490D4000490D40
200001ac:	3030 3434 0a0d 313a 3030 3930 3030 3430     0044..:100090004
200001bc:	3039 3444 3030 3430 3039 3444 3030 3430     90D4000490D40004
200001cc:	3039 3444 3030 3430 3039 3444 3030 3030     90D4000490D40000
200001dc:	0d38 3a0a 3031 3030 3041 3030 3934 4430     8..:1000A000490D
200001ec:	3034 3030 3934 4430 3034 3030 3030 3030     4000490D40000000
200001fc:	3030 3030 3030 3030 3030 3030 3432 0a0d     00000000000024..
2000020c:	313a 3030 4230 3030 3030 3030 3030 3030     :1000B0000000000
2000021c:	3430 3039 3444 3030 3430 3039 3444 3030     0490D4000490D400
2000022c:	3430 3039 3444 3030 3730 0d45 3a0a 3031     0490D40007E..:10
2000023c:	3030 3043 3030 3934 4430 3034 3030 3934     00C000490D400049
2000024c:	4430 3034 3030 3934 4430 3034 3030 3031     0D4000490D400010
2000025c:	3542 3530 4334 3835 0a0d 313a 3030 4430     B5054C58..:1000D
2000026c:	3030 3230 3733 3338 4233 3039 3434 3142     000237833B9044B1
2000027c:	4233 3031 3434 4138 4646 3033 3830 3030     3B10448AFF300800
2000028c:	3231 4633 0d34 3a0a 3031 3030 3045 3030     123F4..:1000E000
2000029c:	3332 3037 3031 4442 4333 3430 3030 3032     237010BD3C040020
200002ac:	3030 3030 3030 3030 3838 3731 3034 3030     0000000088174000
200002bc:	3137 0a0d 313a 3030 4630 3030 3030 3443     71..:1000F0000C4
200002cc:	3442 4233 3031 3443 3038 3444 3139 4230     B43B10C480D4910B
200002dc:	4135 4646 3033 3830 3030 3443 4438 0d30     5AFF300800C48D0.
200002ec:	3a0a 3031 3130 3030 3030 3330 3836 3332     .:10010000036823
200002fc:	3942 3031 4442 4130 3834 3330 3836 3333     B910BD0A48036833
2000030c:	3942 3037 3734 3930 4234 3732 0a0d 313a     B97047094B27..:1
2000031c:	3030 3131 3030 3030 3230 4642 4437 4230     0011000002BF7D0B
2000032c:	4544 3138 3430 3130 3438 3037 3436 3042     DE810401847064B0
2000033c:	3230 4642 4435 3530 0d38 3a0a 3031 3130     02BF5D058..:1001
2000034c:	3032 3030 3831 3734 3030 4642 3030 3030     2000184700BF0000
2000035c:	3030 3030 3838 3731 3034 3030 3034 3430     0000881740004004
2000036c:	3030 3032 4536 0a0d 313a 3030 3331 3030     00206E..:1001300
2000037c:	3830 3138 3437 3030 3030 3030 3030 3030     0881740000000000
2000038c:	3830 4230 3835 4234 3030 4130 3746 3638     080B584B000AF786
2000039c:	4630 0d30 3a0a 3031 3130 3034 3030 3933     0F0..:1001400039
200003ac:	3036 3837 3836 4332 4234 3839 3734 3846     6078682C4B9847F8
200003bc:	3036 3837 3836 4232 4234 3839 3734 3335     6078682B4B984753
200003cc:	0a0d 313a 3030 3531 3030 3030 3432 4636     ..:100150000246F
200003dc:	3642 3138 3433 4630 3642 4630 3642 3038     B681340FB60FB680
200003ec:	3230 3342 4443 3030 3230 3833 0d39 3a0a     02B3CD0002389..:
200003fc:	3031 3130 3036 3030 4242 3036 3433 3045     10016000BB6034E0
2000040c:	3632 4134 4242 3836 4231 3130 3331 3434     264ABB681B011344
2000041c:	4131 3836 4233 3836 3533 0a0d 313a 3030     1A683B6835..:100
2000042c:	3731 3030 3930 3441 3232 4436 3231 3432     170009A4226D1224
2000043c:	4241 3642 3138 3042 3131 3433 3034 3334     ABB681B011344043
2000044c:	3133 3641 4638 0d31 3a0a 3031 3130 3038     31A68F1..:100180
2000045c:	3030 4246 3836 3331 3034 3030 4232 4331     00FB681340002B1C
2000046c:	3044 4431 4134 4242 3836 4231 3130 3331     D01D4ABB681B0113
2000047c:	3434 3541 0a0d 313a 3030 3931 3030 3030     44A5..:100190000
2000048c:	3343 3133 3642 3138 3441 4239 3641 3138     C331B681A49BA681
2000049c:	3032 3031 3441 3134 3630 3138 3438 4439     2010A4410681849D
200004ac:	0d45 3a0a 3031 3130 3041 3030 4142 3836     E..:1001A000BA68
200004bc:	3231 3130 4130 3434 3430 3233 3231 3836     12010A4404321268
200004cc:	3131 3634 3839 3734 3431 4134 3838 0a0d     11469847144A88..
200004dc:	313a 3030 4231 3030 4230 3642 3138 3042     :1001B000BB681B0
200004ec:	3131 3433 3034 3334 3133 3642 4438 3442     1134404331B68DB4
200004fc:	4633 3641 3138 3433 3130 0d43 3a0a 3031     3FA6813401C..:10
2000050c:	3130 3043 3030 4246 3036 4242 3836 3130     01C000FB60BB6801
2000051c:	3333 4242 3036 4242 3836 3630 4232 3330     33BB60BB68062B03
2000052c:	3844 4246 3836 3044 0a0d 313a 3030 4431     D8FB68D0..:1001D
2000053c:	3030 3030 3230 4342 4437 3031 4530 3030     000002BC7D100E00
2000054c:	4230 3046 3441 3142 3642 3038 3230 3042     0BF0A4B1B68002B0
2000055c:	4437 4530 0d33 3a0a 3031 3130 3045 3030     7D0E3..:1001E000
2000056c:	3930 4234 4231 3836 3030 4232 3330 3044     094B1B68002B03D0
2000057c:	3730 4234 4231 3836 3837 3836 3839 3734     074B1B6878689847
2000058c:	3641 0a0d 313a 3030 4631 3030 3030 4230     A6..:1001F00000B
2000059c:	3146 3330 4237 3444 3836 4230 4544 3046     F1037BD4680BDEF0
200005ac:	3436 3030 3030 3035 3437 3030 3330 0d38     640000507400038.
200005bc:	3a0a 3031 3230 3030 3030 3835 3430 3030     .:10020000580400
200005cc:	3032 3444 3430 3030 3032 4343 3430 3030     20D4040020CC0400
200005dc:	3032 3038 3542 3638 3042 4631 0a0d 313a     2080B586B01F..:1
200005ec:	3030 3132 3030 3030 4130 4646 3638 4230     002100000AFF860B
200005fc:	3639 3730 3641 3330 3642 3230 3431 3142     9607A603B60214B1
2000060c:	3642 3038 3236 3242 0d39 3a0a 3031 3230     B68062B29..:1002
2000061c:	3032 3030 3130 3944 3130 3332 3833 3045     200001D9012338E0
2000062c:	3030 3332 4246 3537 3131 3045 4246 4437     0023FB7511E0FB7D
2000063c:	4231 3130 3041 0a0d 313a 3030 3332 3030     1B01A0..:1002300
2000064c:	3130 3443 3141 3433 3334 3642 3331 3642     01C4A13443B613B6
2000065c:	3139 3641 4238 3642 3938 3441 3032 4434     91A68BB689A4204D
2000066c:	3631 0d42 3a0a 3031 3230 3034 3030 4233     16B..:100240003B
2000067c:	3936 4135 3836 4237 3836 4139 3234 3830     695A687B689A4208
2000068c:	3044 4246 4437 3130 3333 4246 3537 3539     D0FB7D0133FB7595
2000069c:	0a0d 313a 3030 3532 3030 4630 3741 3144     ..:10025000FA7D1
200006ac:	3433 3142 3642 3938 3441 4532 4438 3039     34B1B689A42E8D90
200006bc:	4530 3030 4230 3346 3642 3639 0d36 3a0a     0E000BF3B6966..:
200006cc:	3031 3230 3036 3030 4142 3836 4131 3036     10026000BA681A60
200006dc:	4233 3936 4137 3836 4135 3036 4233 3936     3B697A685A603B69
200006ec:	4133 3836 4139 3036 3237 0a0d 313a 3030     3A689A6072..:100
200006fc:	3732 3030 3330 3642 3339 3641 4441 3641     270003B693A6ADA6
2000070c:	4630 3741 3044 3439 3142 3642 3038 3331     0FA7D094B1B68013
2000071c:	3933 3441 3932 0d45 3a0a 3031 3230 3038     39A429E..:100280
2000072c:	3030 3430 3144 3730 4234 4231 3836 3130     0004D1074B1B6801
2000073c:	3333 3530 4134 3331 3036 4133 3836 3937     33054A13603A6879
2000074c:	3836 4234 0a0d 313a 3030 3932 3030 4630     684B..:10029000F
2000075c:	3638 3038 3435 3942 3438 3037 3230 3133     868054B984700231
2000076c:	3438 3136 3338 4237 3444 3836 4230 4244     8461837BD4680BDB
2000077c:	0d46 3a0a 3031 3230 3041 3030 3843 3430     F..:1002A000C804
2000078c:	3030 3032 3835 3430 3030 3032 4236 3630     0020580400206B06
2000079c:	3034 3030 3038 3542 3030 4641 3135 0a0d     400080B500AF51..
200007ac:	313a 3030 4232 3030 3030 3242 3031 3432     :1002B0000B21024
200007bc:	3038 3432 3942 3438 3037 4230 3846 4230     8024B984700BF80B
200007cc:	3044 3030 3045 3445 3430 0d34 3a0a 3031     D000E0E4044..:10
200007dc:	3230 3043 3030 3933 3130 3034 3030 3038     02C0003901400080
200007ec:	3542 3030 4641 4330 3132 3230 3834 3230     B500AF0C21024802
200007fc:	4234 3839 3734 4432 0a0d 313a 3030 4432     4B98472D..:1002D
2000080c:	3030 3030 4230 3846 4230 3044 3130 3030     00000BF80BD00100
2000081c:	3445 3330 3039 3431 3030 3830 4230 3835     E403901400080B58
2000082c:	4232 4530 0d33 3a0a 3031 3230 3045 3030     2B0E3..:1002E000
2000083c:	3030 4641 3837 3036 4237 3836 3730 4232     00AF78607B68072B
2000084c:	3133 3844 3130 3241 3235 3846 3332 3046     31D801A252F823F0
2000085c:	3936 0a0d 313a 3030 4632 3030 3430 3044     69..:1002F0004D0
2000086c:	3433 3030 3130 3031 3433 3030 3130 3039     3400011034000190
2000087c:	3433 3030 3230 3031 3433 3030 3530 0d41     34000210340005A.
2000088c:	3a0a 3031 3330 3030 3030 3932 3330 3034     .:10030000290340
2000089c:	3030 3133 3330 3034 3030 3933 3330 3034     0031034000390340
200008ac:	3030 3334 3330 3034 3030 4230 0a0d 313a     00430340000B..:1
200008bc:	3030 3133 3030 3030 3230 3130 3431 3942     00310000020114B9
200008cc:	3438 3137 4541 3030 3231 3030 3446 3942     8471AE001200F4B9
200008dc:	3438 3137 4536 3330 0d38 3a0a 3031 3330     84716E038..:1003
200008ec:	3032 3030 3030 3032 4530 4234 3839 3734     200000200E4B9847
200008fc:	3231 3045 3031 3032 4330 4234 3839 3734     12E010200C4B9847
2000090c:	4530 3045 4632 0a0d 313a 3030 3333 3030     0EE02F..:1003300
2000091c:	3230 3230 3030 3441 3942 3438 3037 4541     020200A4B98470AE
2000092c:	3330 3245 3031 3230 3030 3438 3942 3438     03E210020084B984
2000093c:	4137 0d45 3a0a 3031 3330 3034 3030 3530     7AE..:1003400005
2000094c:	3045 4533 3132 3130 3032 3630 4234 3839     E03E210120064B98
2000095c:	3734 3030 3045 3030 4642 3030 4642 4142     4700E000BF00BFBA
2000096c:	0a0d 313a 3030 3533 3030 3030 3338 4237     ..:100350000837B
2000097c:	3444 3836 4230 3044 4230 3946 3044 3437     D4680BD00BF9D074
2000098c:	3030 3030 3039 3438 3030 3230 0d41 3a0a     000090840002A..:
2000099c:	3031 3330 3036 3030 3937 3830 3034 3030     1003600079084000
200009ac:	3038 3542 3238 3042 3030 4641 3837 3036     80B582B000AF7860
200009bc:	4237 3836 3730 4232 3943 0a0d 313a 3030     7B68072BC9..:100
200009cc:	3733 3030 3230 4436 3038 4131 3532 4632     3700026D801A252F
200009dc:	3238 4633 3930 3039 3433 3030 3930 3044     823F0990340009D0
200009ec:	3433 3030 4330 0d33 3a0a 3031 3330 3038     34000C3..:100380
200009fc:	3030 4439 3330 3034 3030 4641 3330 3034     009D034000AF0340
20000a0c:	3030 4641 3330 3034 3030 4641 3330 3034     00AF034000AF0340
20000a1c:	3030 3742 0a0d 313a 3030 3933 3030 4130     00B7..:10039000A
20000a2c:	3046 3433 3030 4130 3046 3433 3030 3030     F034000AF0340000
20000a3c:	3231 3133 4532 3030 3442 3942 3438 3237     12312E00B4B98472
20000a4c:	0d45 3a0a 3031 3330 3041 3030 3330 3634     E..:1003A0000346
20000a5c:	3030 4232 3431 4642 3130 3332 3030 3332     002B14BF01230023
20000a6c:	4244 3242 3930 3045 3830 4234 3646 0a0d     DBB209E0084BF6..
20000a7c:	313a 3030 4233 3030 3930 3438 3037 3433     :1003B0009847034
20000a8c:	3036 3230 3142 4234 3046 3231 3033 3230     6002B14BF0123002
20000a9c:	4433 4242 3032 4530 3630 0d33 3a0a 3031     3DBB200E063..:10
20000aac:	3330 3043 3030 3030 3332 3831 3634 3830     03C0000023184608
20000abc:	3733 4442 3634 3038 4442 3030 4642 3544     37BD4680BD00BFD5
20000acc:	3730 3034 3030 3235 0a0d 313a 3030 4433     07400052..:1003D
20000adc:	3030 4630 3031 3438 3030 3830 4230 3834     000F108400080B48
20000aec:	4233 3030 4130 3746 3638 3730 3642 3038     3B000AF78607B680
20000afc:	3237 4542 0d31 3a0a 3031 3330 3045 3030     72BE1..:1003E000
20000b0c:	3532 3844 3130 3241 3235 3846 3332 3046     25D801A252F823F0
20000b1c:	3930 3430 3034 3030 4630 3430 3034 3030     090440000F044000
20000b2c:	3037 0a0d 313a 3030 4633 3030 3130 3035     70..:1003F000150
20000b3c:	3434 3030 3130 3042 3434 3030 3130 3046     440001B0440001F0
20000b4c:	3434 3030 3230 3033 3434 3030 3730 0d42     44000230440007B.
20000b5c:	3a0a 3031 3430 3030 3030 3732 3430 3034     .:10040000270440
20000b6c:	3030 4232 3430 3034 3030 4634 3446 4146     002B0440004FF4FA
20000b7c:	3334 3031 3045 4634 3446 4635 0a0d 313a     4310E04FF45F..:1
20000b8c:	3030 3134 3030 3030 3430 3033 4544 3430     004100000430DE04
20000b9c:	4646 3034 3430 3033 4541 3030 3438 3042     FF400430AE0084B0
20000bac:	4538 3030 3438 4142 0d45 3a0a 3031 3430     8E0084BAE..:1004
20000bbc:	3032 3030 3630 3045 3830 4234 3430 3045     200006E0084B04E0
20000bcc:	3730 4234 3230 3045 3630 4234 3030 3045     074B02E0064B00E0
20000bdc:	3030 3332 3732 0a0d 313a 3030 3334 3030     002327..:1004300
20000bec:	3130 3438 3036 3343 4237 3444 3836 4230     018460C37BD4680B
20000bfc:	3743 3430 3037 4230 3046 3030 3339 3044     C704700BF00093D0
20000c0c:	3230 0d30 3a0a 3031 3430 3034 3030 3030     020..:1004400000
20000c1c:	3231 4137 3030 3030 4231 3742 3030 3038     127A00001BB70080
20000c2c:	3542 3238 3042 3030 4641 3330 3634 4645     B582B000AF0346EF
20000c3c:	0a0d 313a 3030 3534 3030 4630 3742 3031     ..:10045000FB710
20000c4c:	4230 4646 3742 3139 3438 3036 3435 3942     0BFFB791846054B9
20000c5c:	3438 3037 3433 3836 4633 4230 0d34 3a0a     847034683F0B4..:
20000c6c:	3031 3430 3036 3030 3130 3330 4244 3242     100460000103DBB2
20000c7c:	3030 4232 3546 3144 3030 4642 3830 3733     002BF5D100BF0837
20000c8c:	4442 3634 3038 4442 4343 0a0d 313a 3030     BD4680BDCC..:100
20000c9c:	3734 3030 3630 3035 3433 3030 3830 4230     470006503400080B
20000cac:	3835 4236 3030 4130 4646 3638 3730 3641     586B000AFF8607A6
20000cbc:	3330 3642 4530 0d44 3a0a 3031 3430 3038     03B60ED..:100480
20000ccc:	3030 4230 3634 4246 3237 4246 4137 3831     000B46FB72FB7A18
20000cdc:	3634 4430 4234 3839 3734 3230 3634 4237     460D4B984702467B
20000cec:	3836 3937 0a0d 313a 3030 3934 3030 4230     6879..:10049000B
20000cfc:	4632 4642 4633 3733 3642 3731 3642 3339     2FBF3F37B617B693
20000d0c:	3641 3038 4632 3042 4633 3733 3642 3931     A6802FB03F37B619
20000d1c:	0d38 3a0a 3031 3430 3041 3030 4233 3836     8..:1004A0003B68
20000d2c:	3130 4233 4131 3430 3730 4234 3331 3034     013B1A04074B1340
20000d3c:	4137 3836 3244 3242 3331 3334 4545 0a0d     7A68D2B21343EE..
20000d4c:	313a 3030 4234 3030 3430 4633 3734 3543     :1004B00043F47C5
20000d5c:	4632 3642 3138 3641 3030 4230 3146 3338     2FB681A6000BF183
20000d6c:	4237 3444 3836 4230 3044 0d43 3a0a 3031     7BD4680BD0C..:10
20000d7c:	3430 3043 3030 3544 3330 3034 3030 3030     04C000D503400000
20000d8c:	3030 4646 3730 3038 3542 3238 3042 3030     00FF0780B582B000
20000d9c:	4641 3837 3036 3032 0a0d 313a 3030 4434     AF786020..:1004D
20000dac:	3030 3330 3639 3330 3642 3038 3230 3042     00039603B68002B0
20000dbc:	4438 3031 3439 3942 3438 3037 3439 3741     8D1094B9847094A7
20000dcc:	3642 3738 0d33 3a0a 3031 3430 3045 3030     B6873..:1004E000
20000ddc:	4231 3836 3334 3046 3030 3335 3339 3236     1B6843F000539362
20000dec:	3530 3045 3730 4234 3839 3734 3530 4134     05E0074B9847054A
20000dfc:	3941 0a0d 313a 3030 4634 3030 3730 3642     A9..:1004F0007B6
20000e0c:	3138 3642 4438 3633 3032 4230 3046 3338     81B68D36200BF083
20000e1c:	4237 3444 3836 4230 3044 4230 3646 0d34     7BD4680BD00BF64.
20000e2c:	3a0a 3031 3530 3030 3030 3930 3930 3034     .:10050000090940
20000e3c:	3030 3030 3430 4530 3034 3933 3930 3034     0000040E40390940
20000e4c:	3030 3038 3542 3238 3042 4535 0a0d 313a     0080B582B05E..:1
20000e5c:	3030 3135 3030 3030 4130 3746 3638 3730     005100000AF78607
20000e6c:	3642 3038 3230 3042 4433 3031 3435 3942     B68002B03D1054B9
20000e7c:	3438 3037 3433 4636 0d41 3a0a 3031 3530     8470346FA..:1005
20000e8c:	3032 3030 3230 3045 3430 4234 3839 3734     200002E0044B9847
20000e9c:	3330 3634 3831 3634 3830 3733 4442 3634     034618460837BD46
20000eac:	3038 4442 3539 0a0d 313a 3030 3335 3030     80BD95..:1005300
20000ebc:	3230 3031 3439 3030 3530 3031 3439 3030     0210940005109400
20000ecc:	3830 4230 3835 4232 3030 4130 3046 3433     080B582B000AF034
20000edc:	3536 0d38 3a0a 3031 3530 3034 3030 4246     658..:10054000FB
20000eec:	3137 4246 3937 3330 4233 3430 4232 3830     71FB79033B042B08
20000efc:	3844 4246 3937 3831 3634 3630 4234 4235     D8FB791846064B5B
20000f0c:	0a0d 313a 3030 3535 3030 3930 3438 4637     ..:100550009847F
20000f1c:	3742 3139 3438 3036 3435 3942 3438 3037     B791846054B98470
20000f2c:	4530 3030 4230 3046 4230 3546 0d44 3a0a     0E000BF00BF5D..:
20000f3c:	3031 3530 3036 3030 3830 3733 4442 3634     100560000837BD46
20000f4c:	3038 4442 3030 4642 4444 3230 3034 3030     80BD00BFDD024000
20000f5c:	3934 3430 3034 3030 3141 0a0d 313a 3030     49044000A1..:100
20000f6c:	3735 3030 3830 4230 3835 4232 3030 4130     5700080B582B000A
20000f7c:	3746 3638 3030 4230 3746 3638 3038 3434     F786000BF7868044
20000f8c:	3942 3438 4337 0d30 3a0a 3031 3530 3038     B9847C0..:100580
20000f9c:	3030 3330 3634 3030 4232 3946 3044 3030     000346002BF9D000
20000fac:	3332 3831 3634 3830 3733 4442 3634 3038     2318460837BD4680
20000fbc:	4442 4532 0a0d 313a 3030 3935 3030 3030     BD2E..:100590000
20000fcc:	3044 3435 3030 3830 4230 3035 4130 3046     D05400080B500AF0
20000fdc:	3236 3030 3434 3942 3438 3037 3432 3836     620044B984702468
20000fec:	0d39 3a0a 3031 3530 3041 3030 3331 3634     9..:1005A0001346
20000ffc:	4239 3030 3331 3434 4239 3030 3831 3634     9B0013449B001846
2000100c:	3038 4442 3544 3330 3034 3030 3242 0a0d     80BDD5034000B2..
2000101c:	313a 3030 4235 3030 3830 4230 3035 4130     :1005B00080B500A
2000102c:	3046 3432 3942 3438 3037 3433 3536 3042     F024B984703465B0
2000103c:	3138 3438 3836 4230 4544 0d34 3a0a 3031     8184680BDE4..:10
2000104c:	3530 3043 3030 3539 3530 3034 3030 3039     05C0009505400090
2000105c:	3542 3338 3042 3030 4641 3131 3834 3131     B583B000AF114811
2000106c:	4234 3839 3734 3639 0a0d 313a 3030 4435     4B984796..:1005D
2000107c:	3030 3030 3236 3130 3431 3942 3438 3337     0000620114B98473
2000108c:	3138 3144 3234 3033 3231 3032 3236 3031     81D1423012206210
2000109c:	3446 3843 0d39 3a0a 3031 3530 3045 3030     F4C89..:1005E000
200010ac:	3041 3734 4233 4431 3030 3132 3831 3634     A0473B1D00211846
200010bc:	4430 4234 3839 3734 3030 3032 4430 4234     0D4B984700200D4B
200010cc:	4539 0a0d 313a 3030 4635 3030 3930 3438     9E..:1005F000984
200010dc:	3137 3230 3030 3443 3942 3438 3037 3443     710200C4B98470C4
200010ec:	3942 3438 3037 3443 3942 3438 3437 0d41     B98470C4B98474A.
200010fc:	3a0a 3031 3630 3030 3030 3330 3634 3831     .:10060000034618
2000110c:	3634 3330 4234 3839 3734 3030 4642 4330     46034B984700BF0C
2000111c:	3733 4442 3634 3039 4442 3443 0a0d 313a     37BD4690BDC4..:1
2000112c:	3030 3136 3030 3030 3030 3245 3037 4537     0061000000E2707E
2000113c:	3039 3445 3030 3330 3039 3435 3030 3730     90E4000390540007
2000114c:	3035 3434 3030 3330 0d30 3a0a 3031 3630     504400030..:1006
2000115c:	3032 3030 3943 3430 3034 3030 3137 3530     2000C90440007105
2000116c:	3034 3030 4431 3730 3034 3030 3135 4430     40001D074000510D
2000117c:	3034 3030 3530 0a0d 313a 3030 3336 3030     400005..:1006300
2000118c:	4230 3031 3435 3030 3830 4230 3834 4235     0B105400080B485B
2000119c:	3030 4130 4646 3638 4230 3639 3730 3641     000AFF860B9607A6
200011ac:	3630 0d31 3a0a 3031 3630 3034 3030 4246     061..:10064000FB
200011bc:	3836 4142 3836 3343 3846 3438 3032 4237     68BA68C3F884207B
200011cc:	3836 4235 3030 4634 3446 3030 3234 3330     685B004FF4004203
200011dc:	0a0d 313a 3030 3536 3030 4230 4632 4642     ..:10065000B2FBF
200011ec:	4633 3033 3331 4342 4633 3033 3044 4632     3F3013BC3F30D02F
200011fc:	3642 4338 4633 3838 3243 3330 0d43 3a0a     B68C3F88C203C..:
2000120c:	3031 3630 3036 3030 3030 4642 3431 3733     1006600000BF1437
2000121c:	4442 3634 3038 4342 3037 3734 3038 3442     BD4680BC704780B4
2000122c:	3538 3042 3030 4641 3237 0a0d 313a 3030     85B000AF72..:100
2000123c:	3736 3030 4630 3638 4230 3639 3730 3641     67000F860B9607A6
2000124c:	3730 3642 3038 4633 3130 3030 3033 3230     07B6803F01003002
2000125c:	3242 4430 3230 0d42 3a0a 3031 3630 3038     B20D02B..:100680
2000126c:	3030 4246 3836 4142 3836 3343 3846 3042     00FB68BA68C3F8B0
2000127c:	3032 4237 3836 3330 3046 3032 3330 3030     207B6803F0200300
2000128c:	4232 3633 0a0d 313a 3030 3936 3030 3030     2B36..:100690000
2000129c:	4434 4630 3642 4238 3641 4338 4633 4438     4D0FB68BA68C3F8D
200012ac:	3234 3030 4533 4630 3642 4238 3641 4538     42003E0FB68BA68E
200012bc:	0d41 3a0a 3031 3630 3041 3030 3343 3846     A..:1006A000C3F8
200012cc:	3044 3032 4237 3836 3330 3046 3034 3330     D0207B6803F04003
200012dc:	3030 4232 3430 3044 4246 3836 3432 0a0d     002B04D0FB6824..
200012ec:	313a 3030 4236 3030 4230 3641 4338 4633     :1006B000BA68C3F
200012fc:	4338 3230 3030 4538 4630 3642 4238 3641     8C02008E0FB68BA6
2000130c:	4338 4633 4338 3234 3730 0d31 3a0a 3031     8C3F8C42071..:10
2000131c:	3630 3043 3030 3330 3045 4246 3836 4142     06C00003E0FB68BA
2000132c:	3836 3343 3846 3442 3032 3030 4642 3431     68C3F8B42000BF14
2000133c:	3733 4442 3634 3632 0a0d 313a 3030 4436     37BD4626..:1006D
2000134c:	3030 3830 4230 3743 3430 3837 4230 3834     00080BC704780B48
2000135c:	4233 3030 4130 3746 3638 3330 3639 3730     3B000AF786039607
2000136c:	3642 4238 0d44 3a0a 3031 3630 3045 3030     B68BD..:1006E000
2000137c:	4133 3836 4131 3436 3030 4642 4330 3733     3A681A6400BF0C37
2000138c:	4442 3634 3038 4342 3037 3734 3038 3442     BD4680BC704780B4
2000139c:	4542 0a0d 313a 3030 4636 3030 3830 4233     BE..:1006F00083B
200013ac:	3030 4130 3746 3638 3730 3642 4438 3642     000AF78607B68DB6
200013bc:	3143 3438 3036 3343 4237 3444 3736 0d32     C18460C37BD4672.
200013cc:	3a0a 3031 3730 3030 3030 3038 4342 3037     .:1007000080BC70
200013dc:	3734 3038 3442 3338 3042 3030 4641 3837     4780B483B000AF78
200013ec:	3036 4237 3836 4239 4336 4531 0a0d 313a     607B689B6C1E..:1
200013fc:	3030 3137 3030 3130 3438 3036 3343 4237     007100018460C37B
2000140c:	3444 3836 4230 3743 3430 3037 3030 3830     D4680BC704700008
2000141c:	4230 3834 4235 4430 0d39 3a0a 3031 3730     0B485B0D9..:1007
2000142c:	3032 3030 3030 4641 3837 3036 4331 3934     200000AF78601C49
2000143c:	4331 4234 4231 4236 3332 3046 3037 3230     1C4B1B6B23F07002
2000144c:	4237 3836 3838 0a0d 313a 3030 3337 3030     7B6888..:1007300
2000145c:	3130 3433 3033 3642 3433 4646 3034 3630     013430B634FF4006
2000146c:	4633 3642 3030 4537 4630 3642 3038 3230     3FB6007E0FB68002
2000147c:	3742 0d46 3a0a 3031 3730 3034 3030 3130     B7F..:1007400001
2000148c:	3144 3130 3332 3332 3045 4246 3836 3130     D1012323E0FB6801
2000149c:	4233 4246 3036 3231 4234 4239 4536 3035     3BFB60124B9B6E50
200014ac:	0a0d 313a 3030 3537 3030 3030 4633 3030     ..:1007500003F00
200014bc:	3038 3033 3230 4642 4431 3030 3446 3041     803002BF1D00F4A0
200014cc:	3446 3142 3642 3242 4633 3630 0d33 3a0a     F4B1B6B23F063..:
200014dc:	3031 3730 3036 3030 3330 3330 3334 3046     10076000030343F0
200014ec:	3230 3330 3331 3336 4634 3446 3030 3336     020313634FF40063
200014fc:	4246 3036 3730 3045 4445 0a0d 313a 3030     FB6007E0ED..:100
2000150c:	3737 3030 4630 3642 3038 3230 3042 4431     77000FB68002B01D
2000151c:	3031 3231 3033 4539 4630 3642 3038 3331     1012309E0FB68013
2000152c:	4642 3642 3130 0d32 3a0a 3031 3730 3038     BFB6012..:100780
2000153c:	3030 3530 4234 4239 4536 3330 3046 3830     00054B9B6E03F008
2000154c:	3330 3030 4232 3146 3044 3030 3332 3831     03002BF1D0002318
2000155c:	3634 3541 0a0d 313a 3030 3937 3030 3130     46A5..:100790001
2000156c:	3334 4237 3444 3836 4230 3743 3430 3037     437BD4680BC70470
2000157c:	3030 3034 3445 3830 4230 3834 4233 3530     0040E4080B483B05
2000158c:	0d46 3a0a 3031 3730 3041 3030 3030 4641     F..:1007A00000AF
2000159c:	3837 3036 4237 3836 3130 4232 3730 3144     78607B68012B07D1
200015ac:	3830 4134 3730 4234 4239 3836 3433 0a0d     084A074B9B6834..
200015bc:	313a 3030 4237 3030 3430 4633 3230 3435     :1007B00043F0254
200015cc:	3433 4633 3834 3130 3933 3633 3030 3434     343F480139360044
200015dc:	3042 3434 3141 3641 4330 0d41 3a0a 3031     B044A1A60CA..:10
200015ec:	3730 3043 3030 3030 4642 4330 3733 4442     07C00000BF0C37BD
200015fc:	3634 3038 4342 3037 3734 3030 4642 3031     4680BC704700BF10
2000160c:	3431 4530 3034 3030 0a0d 313a 3030 4437     140E4000..:1007D
2000161c:	3030 3030 3038 3030 4130 3835 4230 3034     000080000A580B40
2000162c:	4130 3046 3439 3542 3642 3039 4633 3830     0AF094B5B6903F08
2000163c:	3030 4633 0d42 3a0a 3031 3730 3045 3030     003FB..:1007E000
2000164c:	3030 4232 3730 3044 3730 4234 4239 4536     002B07D0074B9B6E
2000165c:	3330 3046 3038 3330 3030 4232 3130 3044     03F08003002B01D0
2000166c:	4133 0a0d 313a 3030 4637 3030 3030 3231     3A..:1007F000012
2000167c:	3033 4530 3030 3230 3133 3438 4236 3444     300E000231846BD4
2000168c:	3836 4230 3743 3430 3037 4230 4246 0d46     680BC704700BFBF.
2000169c:	3a0a 3031 3830 3030 3030 3031 3431 4530     .:1008000010140E
200016ac:	3034 3030 3430 4530 3034 3038 3442 3338     4000040E4080B483
200016bc:	3042 3030 4641 3837 3036 3633 0a0d 313a     B000AF786036..:1
200016cc:	3030 3138 3030 3130 3438 3141 3438 3142     0081000184A184B1
200016dc:	3642 3441 4633 3534 3143 3433 4633 3030     B6A43F45C1343F00
200016ec:	3038 3133 3633 3332 0d35 3a0a 3031 3830     803136235..:1008
200016fc:	3032 3030 3030 4642 3431 4234 4239 4536     200000BF144B9B6E
2000170c:	3330 3446 3030 3333 3030 4232 3946 3044     03F40033002BF9D0
2000171c:	3131 3934 3932 0a0d 313a 3030 3338 3030     114929..:1008300
2000172c:	3130 3430 3142 3642 3241 4633 3534 3143     0104B1B6A23F45C1
2000173c:	3233 4633 3730 3030 3733 3641 3138 3433     323F070037A68134
2000174c:	3933 0d34 3a0a 3031 3830 3034 3030 3334     394..:1008400043
2000175c:	3446 4335 3331 4230 3236 3030 4642 4130     F45C130B6200BF0A
2000176c:	4234 4239 4536 3330 3446 3030 3333 4534     4B9B6E03F400334E
2000177c:	0a0d 313a 3030 3538 3030 3030 3230 4642     ..:10085000002BF
2000178c:	4439 3030 3437 3041 3437 3142 3642 3241     9D0074A074B1B6A2
2000179c:	4633 3930 3742 3233 4633 3434 0d34 3a0a     3F09B7323F444..:
200017ac:	3031 3830 3036 3030 3038 3333 3334 3446     10086000803343F4
200017bc:	4335 3331 3331 3236 3030 4642 4330 3733     5C13136200BF0C37
200017cc:	4442 3634 3038 4342 3937 0a0d 313a 3030     BD4680BC79..:100
200017dc:	3738 3030 3730 3430 3037 4230 3046 3030     87000704700BF000
200017ec:	3034 3445 3830 4230 3834 4233 3030 4130     40E4080B483B000A
200017fc:	3746 3638 4330 0d32 3a0a 3031 3830 3038     F7860C2..:100880
2000180c:	3030 3933 3036 4237 3836 3030 4232 3830     0039607B68002B08
2000181c:	3044 3631 3934 3631 4234 4231 4136 3631     D01649164B1B6A16
2000182c:	4134 3434 0a0d 313a 3030 3938 3030 3130     4A44..:100890001
2000183c:	3441 3130 3436 3142 3433 3033 3642 3132     A40164B13430B621
2000184c:	4545 3130 3432 3139 3431 3142 3642 4141     EE01249114B1B6AA
2000185c:	0d30 3a0a 3031 3830 3041 3030 3332 3446     0..:1008A00023F4
2000186c:	4335 3331 3332 3046 3330 3330 4133 3836     5C1323F003033A68
2000187c:	3231 3230 3239 3242 3331 3334 3935 0a0d     120292B2134359..
2000188c:	313a 3030 4238 3030 3430 4633 3534 3143     :1008B00043F45C1
2000189c:	3433 4633 3030 3031 3033 3642 3032 4230     343F001030B6200B
200018ac:	3046 3439 3942 3642 4445 0d32 3a0a 3031     F094B9B6ED2..:10
200018bc:	3830 3043 3030 3330 3046 3130 3330 3030     08C00003F0010300
200018cc:	4232 3946 3044 3630 4134 3630 4234 4231     2BF9D0064A064B1B
200018dc:	4136 3334 3046 3445 0a0d 313a 3030 4438     6A43F0E4..:1008D
200018ec:	3030 3930 3742 3433 4633 3834 3330 3133     0009B7343F480331
200018fc:	3633 3032 4230 3046 3343 4237 3444 3836     36200BF0C37BD468
2000190c:	4230 3643 0d41 3a0a 3031 3830 3045 3030     0BC6A..:1008E000
2000191c:	3037 3734 3030 4642 3030 3430 4530 3034     704700BF00040E40
2000192c:	4346 4646 3843 4546 3230 3030 3733 3130     FCFFC8FE02003701
2000193c:	3534 0a0d 313a 3030 4638 3030 3830 4230     45..:1008F00080B
2000194c:	3034 4130 3046 3433 3942 3642 3045 4633     400AF034B9B6E03F
2000195c:	3834 3330 3133 3438 4236 3444 4236 0d33     480331846BD46B3.
2000196c:	3a0a 3031 3930 3030 3030 3038 4342 3037     .:1009000080BC70
2000197c:	3734 3030 3430 4530 3034 3038 3442 3030     4700040E4080B400
2000198c:	4641 3330 4234 4634 3046 3233 0a0d 313a     AF034B4FF032..:1
2000199c:	3030 3139 3030 3030 3530 3932 3641 3032     009100000529A620
200019ac:	4230 4246 3444 3836 4230 3743 3430 3037     0BFBD4680BC70470
200019bc:	3030 3034 3445 3830 0d32 3a0a 3031 3930     0040E4082..:1009
200019cc:	3032 3030 3038 3442 3030 4641 3330 4234     200080B400AF034B
200019dc:	4239 4536 3330 3046 3230 3330 3831 3634     9B6E03F002031846
200019ec:	4442 3634 3433 0a0d 313a 3030 3339 3030     BD4634..:1009300
200019fc:	3830 4230 3743 3430 3037 3030 3034 3445     080BC704700040E4
20001a0c:	3830 4230 3034 4130 3046 3433 3042 3230     080B400AF034B002
20001a1c:	3132 0d46 3a0a 3031 3930 3034 3030 4144     21F..:10094000DA
20001a2c:	3236 3030 4642 4442 3634 3038 4342 3037     6200BFBD4680BC70
20001a3c:	3734 3030 4642 3030 3430 4530 3034 3541     4700BF00040E40A5
20001a4c:	0a0d 313a 3030 3539 3030 3830 4230 3034     ..:1009500080B40
20001a5c:	4130 3046 3433 3942 3642 3045 4633 3030     0AF034B9B6E03F00
20001a6c:	3034 3133 3438 4236 3444 3036 0d32 3a0a     4031846BD4602..:
20001a7c:	3031 3930 3036 3030 3038 4342 3037 3734     1009600080BC7047
20001a8c:	3030 3430 4530 3034 3038 3442 3338 3042     00040E4080B483B0
20001a9c:	3030 4641 3837 3036 3435 0a0d 313a 3030     00AF786054..:100
20001aac:	3739 3030 3730 3642 3238 3232 3042 4431     970007B68222B01D
20001abc:	3039 3231 3233 4546 3730 3642 3138 3246     901232FE07B681F2
20001acc:	3142 4433 3238 0d32 3a0a 3031 3930 3038     B13D822..:100980
20001adc:	3030 3831 4234 4139 3936 3130 3132 4237     00184B9A6901217B
20001aec:	3836 3130 4146 3330 3346 4131 3034 3130     6801FA03F31A4001
20001afc:	3132 4638 0a0d 313a 3030 3939 3030 3730     218F..:100990007
20001b0c:	3642 3038 4631 3041 4633 3933 3441 3132     B6801FA03F39A421
20001b1c:	4445 3130 3432 3041 3231 3731 3642 3538     ED0124A01217B685
20001b2c:	0d38 3a0a 3031 3930 3041 3030 3130 4146     8..:1009A00001FA
20001b3c:	3330 3346 3331 3136 3731 3045 4237 3836     03F3136117E07B68
20001b4c:	3032 4233 4237 3036 4430 4234 4137 0a0d     203B7B600D4B7A..
20001b5c:	313a 3030 4239 3030 4430 4633 3038 3238     :1009B000D3F8082
20001b6c:	3031 3231 3731 3642 3038 4631 3041 4633     101217B6801FA03F
20001b7c:	3133 3441 3030 3231 4431 0d31 3a0a 3031     31A400121D1..:10
20001b8c:	3930 3043 3030 4237 3836 3130 4146 3330     09C0007B6801FA03
20001b9c:	3346 4139 3234 3630 3044 3630 4134 3130     F39A4206D0064A01
20001bac:	3132 4237 3836 4334 0a0d 313a 3030 4439     217B684C..:1009D
20001bbc:	3030 3030 4631 3041 4633 4333 4632 3038     00001FA03F3C2F80
20001bcc:	3330 3031 3230 3133 3438 3036 3343 4237     031002318460C37B
20001bdc:	3444 3736 0d34 3a0a 3031 3930 3045 3030     D4674..:1009E000
20001bec:	3038 4342 3037 3734 3030 3430 4530 3034     80BC704700040E40
20001bfc:	3038 3542 3238 3042 3030 4641 3837 3036     80B582B000AF7860
20001c0c:	3444 0a0d 313a 3030 4639 3030 3730 3638     D4..:1009F000786
20001c1c:	3038 3433 3942 3438 3037 4230 3046 3338     8034B984700BF083
20001c2c:	4237 3444 3836 4230 3044 4230 4546 0d44     7BD4680BD00BFED.
20001c3c:	3a0a 3031 4130 3030 3030 3936 3930 3034     .:100A0000690940
20001c4c:	3030 3038 3542 3030 4641 4230 3032 3330     0080B500AF0B2003
20001c5c:	4234 3839 3734 4330 3032 4343 0a0d 313a     4B98470C20CC..:1
20001c6c:	3030 3141 3030 3030 3431 3942 3438 3037     00A1000014B98470
20001c7c:	4230 3846 4230 4544 3039 3439 3030 3830     0BF80BDE90940008
20001c8c:	4230 3834 4244 3030 0d43 3a0a 3031 4130     0B48DB00C..:100A
20001c9c:	3032 3030 3030 4641 3837 3036 3933 3036     200000AF78603960
20001cac:	4237 3836 4246 3236 4233 3836 4242 3236     7B68FB623B68BB62
20001cbc:	4246 4136 3134 0a0d 313a 3030 3341 3030     FB6A41..:100A300
20001ccc:	3730 3642 3732 3642 3541 3041 4639 3642     07B627B6A5A09FB6
20001cdc:	3341 3642 3332 3642 3041 4633 3130 3046     A3B623B6A03F01F0
20001cec:	4433 0d35 3a0a 3031 4130 3034 3030 3130     3D5..:100A400001
20001cfc:	3132 3130 4146 3330 3346 4146 3136 4242     2101FA03F3FA61BB
20001d0c:	3136 4242 4136 4237 3136 4246 3936 3742     61BB6A7B61FB69B7
20001d1c:	0a0d 313a 3030 3541 3030 3330 3642 3331     ..:100A50003B613
20001d2c:	3642 3039 4633 3035 3130 3033 4633 3032     B6903F5001303F20
20001d3c:	3737 3533 3042 4632 3642 3230 0d34 3a0a     7735B02FB6024..:
20001d4c:	3031 4130 3036 3030 4237 3936 3330 3046     100A60007B6903F0
20001d5c:	3830 3330 3030 4232 3330 3044 4246 3836     0803002B03D0FB68
20001d6c:	4142 3936 4135 3636 3036 0a0d 313a 3030     BA695A6660..:100
20001d7c:	3741 3030 3030 4532 4630 3642 4238 3641     A700002E0FB68BA6
20001d8c:	3139 3641 3736 3642 3039 4633 3130 3030     91A667B6903F0100
20001d9c:	3033 3230 3742 0d39 3a0a 3031 4130 3038     3002B79..:100A80
20001dac:	3030 3430 3044 4246 3836 4142 3936 3343     0004D0FB68BA69C3
20001dbc:	3846 3439 3032 3330 3045 4246 3836 4142     F8942003E0FB68BA
20001dcc:	3936 3433 0a0d 313a 3030 3941 3030 4330     6934..:100A9000C
20001ddc:	4633 3938 3230 3730 3642 3039 4633 3230     3F890207B6903F02
20001dec:	3030 3033 3230 3042 4433 4630 3642 3938     003002B03D0FB689
20001dfc:	0d30 3a0a 3031 4130 3041 3030 4142 3936     0..:100AA000BA69
20001e0c:	4131 3536 3230 3045 4246 3836 4142 3936     1A6502E0FB68BA69
20001e1c:	4135 3536 4237 3936 3330 3046 3641 0a0d     5A657B6903F0A6..
20001e2c:	313a 3030 4241 3030 4330 3030 3033 3230     :100AB000C003002
20001e3c:	3042 4433 4630 3642 4238 3641 3139 3641     B03D0FB68BA691A6
20001e4c:	3032 4532 4630 3642 3238 0d45 3a0a 3031     202E0FB682E..:10
20001e5c:	4130 3043 3030 4142 3936 4135 3236 4237     0AC000BA695A627B
20001e6c:	3936 3330 3046 3038 3330 3030 4232 3430     6903F08003002B04
20001e7c:	3044 4246 3836 4238 0a0d 313a 3030 4441     D0FB688B..:100AD
20001e8c:	3030 4230 3641 4339 4633 3838 3234 3030     000BA69C3F884200
20001e9c:	4533 4630 3642 4238 3641 4339 4633 3838     3E0FB68BA69C3F88
20001eac:	3230 4430 0d30 3a0a 3031 4130 3045 3030     020D0..:100AE000
20001ebc:	4237 3936 3330 3046 3130 3330 3030 4232     7B6903F00103002B
20001ecc:	3630 3044 4246 3836 4131 4636 4242 3936     06D0FB681A6FBB69
20001edc:	4131 0a0d 313a 3030 4641 3030 3130 3441     1A..:100AF0001A4
20001eec:	4633 3642 3138 3641 3037 4536 4630 3642     3FB681A6706E0FB6
20001efc:	3138 3641 4246 3642 4439 3442 4133 0d31     81A6FBB69DB43A1.
20001f0c:	3a0a 3031 4230 3030 3030 4131 3034 4246     .:100B00001A40FB
20001f1c:	3836 4131 3736 4237 3936 3330 3046 3230     681A677B6903F002
20001f2c:	3330 3030 4232 3630 3044 4143 0a0d 313a     03002B06D0CA..:1
20001f3c:	3030 3142 3030 4630 3642 3538 3641 4246     00B1000FB685A6FB
20001f4c:	3642 3139 3441 4633 3642 3538 3641 3037     B691A43FB685A670
20001f5c:	4536 4630 3642 4238 0d42 3a0a 3031 4230     6E0FB68BB..:100B
20001f6c:	3032 3030 4135 4636 4242 3936 4244 3334     20005A6FBB69DB43
20001f7c:	4131 3034 4246 3836 4135 3736 3030 4642     1A40FB685A6700BF
20001f8c:	3433 3733 3231 0a0d 313a 3030 3342 3030     343712..:100B300
20001f9c:	4230 3444 3836 4230 3743 3430 3837 4230     0BD4680BC704780B
20001fac:	3834 4244 3030 4130 3746 3638 3030 3442     48DB000AF78600B4
20001fbc:	3736 0d36 3a0a 3031 4230 3034 3030 4246     676..:100B4000FB
20001fcc:	3037 4237 3836 4246 3236 4246 3837 3738     707B68FB62FB7887
20001fdc:	3846 4232 3033 4246 4136 4237 3236 4236     F82B30FB6A7B626B
20001fec:	0a0d 313a 3030 3542 3030 3730 3642 3341     ..:100B50007B6A3
20001ffc:	3642 3332 3642 3541 3042 4639 3642 4631     B623B6A5B09FB61F
2000200c:	3642 3039 4633 3035 3130 3333 0d46 3a0a     B6903F500133F..:
2000201c:	3031 4230 3036 3030 3330 3246 3730 3337     100B600003F20773
2000202c:	4235 3230 4242 3136 3739 3846 4232 3033     5B02BB6197F82B30
2000203c:	3130 4232 3930 3144 4441 0a0d 313a 3030     012B09D1AD..:100
2000204c:	3742 3030 4630 3642 3741 3642 3731 3642     B7000FB6A7B617B6
2000205c:	3039 4633 3130 3046 3033 3231 3932 3441     903F01F0301229A4
2000206c:	4230 3642 3139 0d41 3a0a 3031 4230 3038     0BB691A..:100B80
2000207c:	3030 4131 3136 4330 3045 3739 3846 4232     001A610CE097F82B
2000208c:	3033 3030 4232 3830 3144 4246 4136 4233     30002B08D1FB6A3B
2000209c:	3136 4630 0a0d 313a 3030 3942 3030 3330     610F..:100B90003
200020ac:	3642 3039 4633 3130 3046 3033 3231 3932     B6903F01F0301229
200020bc:	3441 4230 3642 3539 3641 4631 3642 3541     A40BB695A61FB6A5
200020cc:	0d42 3a0a 3031 4230 3041 3030 4246 3036     B..:100BA000FB60
200020dc:	4246 3836 3330 3046 4631 3330 3130 3232     FB6803F01F030122
200020ec:	4139 3034 4242 3936 3343 3846 3639 0a0d     9A40BB69C3F896..
200020fc:	313a 3030 4242 3030 4130 3230 3030 4230     :100BB000A02000B
2000210c:	3346 3334 4237 3444 3836 4230 3743 3430     F3437BD4680BC704
2000211c:	3837 4230 3834 4242 4530 0d36 3a0a 3031     780B48BB0E6..:10
2000212c:	4230 3043 3030 3030 4641 3837 3036 4230     0BC00000AF78600B
2000213c:	3634 4246 3037 4237 3836 4237 3236 4246     46FB707B687B62FB
2000214c:	3837 3738 3846 3033 0a0d 313a 3030 4442     7887F830..:100BD
2000215c:	3030 3230 3333 3730 3642 4641 3642 4631     00023307B6AFB61F
2000216c:	3642 4239 3642 4231 3642 3539 3042 3739     B69BB61BB695B097
2000217c:	3642 3931 0d44 3a0a 3031 4230 3045 3030     B619D..:100BE000
2000218c:	4237 3936 3330 3546 3030 3331 3330 3246     7B6903F5001303F2
2000219c:	3730 3337 4235 3230 4233 3136 3739 3846     07735B023B6197F8
200021ac:	4631 0a0d 313a 3030 4642 3030 3230 3333     1F..:100BF000233
200021bc:	3030 3230 3042 4439 3730 3642 4641 3642     0002B09D07B6AFB6
200021cc:	4630 3642 3038 4633 3130 3046 4533 0d36     0FB6803F01F03E6.
200021dc:	3a0a 3031 4330 3030 3030 3130 3232 4139     .:100C000001229A
200021ec:	3034 4233 3936 4131 3336 3830 3045 4237     403B691A6308E07B
200021fc:	4136 4242 3036 4242 3836 4242 0a0d 313a     6ABB60BB68BB..:1
2000220c:	3030 3143 3030 3030 4633 3130 3046 3033     00C100003F01F030
2000221c:	3231 3932 3441 3330 3642 3539 3641 3033     1229A403B695A630
2000222c:	4230 3246 3343 3337 0d46 3a0a 3031 4330     0BF2C373F..:100C
2000223c:	3032 3030 4442 3634 3038 4342 3037 3734     2000BD4680BC7047
2000224c:	3030 3030 3038 3542 3030 4641 3930 4234     000080B500AF094B
2000225c:	3839 3734 3742 0a0d 313a 3030 3343 3030     9847B7..:100C300
2000226c:	3030 3231 3031 3230 3030 3438 3942 3438     001210020084B984
2000227c:	3037 3230 3031 3230 3030 3437 3942 3438     700210020074B984
2000228c:	4337 0d45 3a0a 3031 4330 3034 3030 3030     7CE..:100C400000
2000229c:	3132 3432 3032 3430 4234 3839 3734 3830     212420044B984708
200022ac:	3132 3432 3032 3430 4234 3839 3734 3637     212420044B984776
200022bc:	0a0d 313a 3030 3543 3030 3030 4230 3846     ..:100C500000BF8
200022cc:	4230 3044 3035 3441 3030 3330 3037 3442     0BD050A4000370B4
200022dc:	3030 4230 3044 3442 3030 4230 0d46 3a0a     000BD0B4000BF..:
200022ec:	3031 4330 3036 3030 4431 4130 3034 3030     100C60001D0A4000
200022fc:	3038 3442 3338 3042 3030 4641 3837 3036     80B483B000AF7860
2000230c:	4237 3836 4634 3446 3930 0a0d 313a 3030     7B684FF409..:100
2000231c:	3743 3030 3030 3430 3532 3641 3030 4230     C700000425A6000B
2000232c:	3046 3343 4237 3444 3836 4230 3743 3430     F0C37BD4680BC704
2000233c:	3037 3030 3830 0d30 3a0a 3031 4330 3038     7000080..:100C80
2000234c:	3030 3038 3542 3438 3042 3030 4641 3732     0080B584B000AF27
2000235c:	4234 4246 3036 3732 4234 4242 3036 4146     4BFB60274BBB60FA
2000236c:	3836 3039 0a0d 313a 3030 3943 3030 4230     6890..:100C9000B
2000237c:	3642 3938 3441 3032 4444 3039 4537 4230     B689A420DD907E0B
2000238c:	3642 3138 3141 4244 3641 4630 3641 4238     B681A1DBA60FA68B
2000239c:	0d32 3a0a 3031 4330 3041 3030 3131 4431     2..:100CA000111D
200023ac:	3946 3036 3231 3836 4131 3036 4242 3836     F96012681A60BB68
200023bc:	3032 4134 3339 3234 3346 3344 3141 0a0d     204A9342F3D3A1..
200023cc:	313a 3030 4243 3030 3230 4530 4630 3641     :100CB00020E0FA6
200023dc:	4238 3642 3938 3441 3132 4443 3132 3443     8BB689A421CD21C4
200023ec:	3141 3441 4442 3133 3241 0d44 3a0a 3031     A1A4BD31A2D..:10
200023fc:	4330 3043 3030 4237 3036 4146 3836 4237     0CC0007B60FA687B
2000240c:	3836 3331 3434 3430 4233 4246 3036 4142     681344043BFB60BA
2000241c:	3836 4237 3836 4530 0a0d 313a 3030 4443     687B680E..:100CD
2000242c:	3030 3130 3433 3034 3334 4242 3642 3030     0001344043BBB600
2000243c:	4541 4230 3642 3138 3141 4246 3641 4630     AE0BB681A1FBA60F
2000244c:	3641 4138 0d31 3a0a 3031 4330 3045 3030     A68A1..:100CE000
2000245c:	3131 4631 3946 3036 3231 3836 4131 3036     111FF96012681A60
2000246c:	4237 3836 3430 4233 4237 3036 4237 3836     7B68043B7B607B68
2000247c:	3741 0a0d 313a 3030 4643 3030 3030 3230     A7..:100CF000002
2000248c:	4642 4431 3031 4230 3046 3445 4242 3642     BF1D100BF0E4BBB6
2000249c:	3030 4534 4230 3642 3138 3141 3944 0d36     004E0BB681A1D96.
200024ac:	3a0a 3031 4430 3030 3030 4142 3036 3030     .:100D0000BA6000
200024bc:	3232 4131 3036 4242 3836 4130 4134 3339     221A60BB680A4A93
200024cc:	3234 3646 3344 4130 4234 3343 0a0d 313a     42F6D30A4BC3..:1
200024dc:	3030 3144 3030 4630 3642 3030 3441 4641     00D1000FB600A4AF
200024ec:	3642 3938 3633 3030 3439 3942 3438 3037     B689360094B98470
200024fc:	3439 3942 3438 3637 0d38 3a0a 3031 4430     94B984768..:100D
2000250c:	3032 3030 4546 3745 3030 4642 3838 3731     2000FEE700BF8817
2000251c:	3034 3030 3030 3030 3030 3032 4333 3430     4000000000203C04
2000252c:	3030 3032 3043 0a0d 313a 3030 3344 3030     0020C0..:100D300
2000253c:	3330 3043 3034 3230 4630 3043 3034 3230     03C040020FC04002
2000254c:	3030 3030 3430 3030 3030 4530 3044 4530     00000400000ED00E
2000255c:	3230 0d36 3a0a 3031 4430 3034 3030 3945     026..:100D4000E9
2000256c:	3531 3034 3030 4445 3131 3034 3030 3038     154000ED11400080
2000257c:	3442 3030 4641 4546 3745 3030 3030 4635     B400AFFEE700005F
2000258c:	0a0d 313a 3030 3544 3030 3830 4230 3034     ..:100D500080B40
2000259c:	4130 3546 3444 3142 3642 3042 4633 3030     0AF5D4B1B6B03F00
200025ac:	3033 3033 3233 3042 4630 3632 0d39 3a0a     303032B00F269..:
200025bc:	3031 4430 3036 3030 3639 3038 3130 3241     100D6000968001A2
200025cc:	3235 3846 3332 3046 3937 4430 3034 3030     52F823F0790D4000
200025dc:	3939 4430 3034 3030 3143 0a0d 313a 3030     990D4000C1..:100
200025ec:	3744 3030 4530 3033 3444 3030 4530 3033     D7000E30D4000E30
200025fc:	3444 3030 3530 3435 3542 3642 3039 4633     D4000554B5B6903F
2000260c:	3830 3030 3333 0d39 3a0a 3031 4430 3038     0800339..:100D80
2000261c:	3030 3030 4232 3430 3044 3335 4234 4634     00002B04D0534B4F
2000262c:	3446 3030 3234 4131 3036 3038 3045 3135     F400421A6080E051
2000263c:	4234 4243 0a0d 313a 3030 3944 3030 3430     4BCB..:100D90004
2000264c:	4646 4634 3441 3132 3641 3730 4542 3430     FF4FA421A607BE04
2000265c:	3443 3142 3642 3041 4633 3830 3730 4633     C4B1B6A03F08073F
2000266c:	0d44 3a0a 3031 4430 3041 3030 3030 4232     D..:100DA000002B
2000267c:	3330 3044 4234 4234 4334 4134 4131 3036     03D04B4B4C4A1A60
2000268c:	3137 3045 3934 4234 4234 4134 3532 0a0d     71E0494B4B4A25..
2000269c:	313a 3030 4244 3030 3130 3641 3430 3436     :100DB0001A60464
200026ac:	3142 3642 3041 4633 3730 3030 3133 3230     B1B6A03F07003102
200026bc:	3042 4438 3230 3230 4442 0d46 3a0a 3031     B08D0202BDF..:10
200026cc:	4430 3043 3030 4130 3044 3030 4232 3030     0DC0000AD0002B00
200026dc:	3044 4230 3045 3234 4234 3434 4134 4131     D00BE0424B444A1A
200026ec:	3036 3730 3045 3745 0a0d 313a 3030 4444     6007E0E7..:100DD
200026fc:	3030 3430 3430 3442 3433 3141 3641 3030     000404B434A1A600
2000270c:	4533 3330 3445 3342 3446 3141 3641 3030     3E03E4B3F4A1A600
2000271c:	4230 3546 0d33 3a0a 3031 4430 3045 3030     0BF53..:100DE000
2000272c:	3635 3045 4133 4234 4231 4136 3330 3046     56E03A4B1B6A03F0
2000273c:	3038 3337 3030 4232 3330 3044 3933 4234     8073002B03D0394B
2000274c:	4235 0a0d 313a 3030 4644 3030 3330 3439     5B..:100DF000394
2000275c:	3141 3641 3130 4539 3330 3437 3342 3438     A1A6019E0374B384
2000276c:	3141 3641 3330 3433 3142 3642 3741 0d43     A1A60334B1B6A7C.
2000277c:	3a0a 3031 4530 3030 3030 3330 3046 3037     .:100E000003F070
2000278c:	3330 3031 4232 3830 3044 3032 4232 4130     03102B08D0202B0A
2000279c:	3044 3030 4232 3030 3044 3934 0a0d 313a     D0002B00D049..:1
200027ac:	3030 3145 3030 3030 4542 3330 3430 3342     00E10000BE0304B3
200027bc:	3431 3141 3641 3030 4537 3230 3445 3342     14A1A6007E02E4B3
200027cc:	3430 3141 3641 3230 0d33 3a0a 3031 4530     04A1A6023..:100E
200027dc:	3032 3030 3330 3045 4332 4234 4332 4134     200003E02C4B2C4A
200027ec:	4131 3036 3030 4642 3832 4234 4231 4236     1A6000BF284B1B6B
200027fc:	3330 3046 4443 0a0d 313a 3030 3345 3030     03F0CD..:100E300
2000280c:	3030 3033 3033 3232 3142 4435 3231 3435     00303022B15D1254
2000281c:	3942 3642 3141 3042 4343 4633 3033 3041     B9B6A1B0CC3F30A0
2000282c:	3333 0d41 3a0a 3031 4530 3034 3030 3130     33A..:100E400001
2000283c:	3333 3432 4134 3231 3836 3230 4246 3330     33244A126802FB03
2000284c:	3346 3232 4134 3331 3036 4631 4234 4134     F3224A13601F4B4A
2000285c:	0a0d 313a 3030 3545 3030 3930 3642 4441     ..:100E50009B6AD
2000286c:	4242 3132 3446 3141 3632 4238 4632 4642     BB21F4A1268B2FBF
2000287c:	4633 3133 3444 3141 3633 4230 0d30 3a0a     3F31D4A1360B0..:
2000288c:	3031 4530 3036 3030 3631 3045 4131 4234     100E600016E01A4B
2000289c:	4244 4136 4231 4330 3343 3346 4130 3330     DB6A1B0CC3F30A03
200028ac:	3130 3333 3931 4134 3136 0a0d 313a 3030     0133194A61..:100
200028bc:	3745 3030 3130 3632 3038 4632 3042 4633     E7000126802FB03F
200028cc:	3133 3437 3141 3633 3130 3434 4442 3642     3174A1360144BDB6
200028dc:	4441 4242 3032 0d30 3a0a 3031 4530 3038     ADBB200..:100E80
200028ec:	3030 3431 4134 3231 3836 3242 4246 3346     00144A1268B2FBF3
200028fc:	3346 3231 4134 3331 3036 3030 3045 3030     F3124A136000E000
2000290c:	4642 3938 0a0d 313a 3030 3945 3030 3030     BF89..:100E90000
2000291c:	3445 3142 3642 3042 4633 3730 3030 3733     E4B1B6B03F070037
2000292c:	3230 3042 4438 3031 3444 3142 3642 4238     02B08D10D4B1B68B
2000293c:	0d45 3a0a 3031 4530 3041 3030 3031 4134     E..:100EA000104A
2000294c:	3241 4246 3330 3332 4235 3830 4130 4134     A2FB03235B080A4A
2000295c:	3331 3036 4130 3045 3730 4234 4642 0a0d     13600AE0074BBF..
2000296c:	313a 3030 4245 3030 3130 3642 3142 3042     :100EB0001B6B1B0
2000297c:	3039 4633 3030 3037 3033 3436 3141 3632     903F00703064A126
2000298c:	3238 4632 3041 4633 4133 0d46 3a0a 3031     822FA03F3AF..:10
2000299c:	4530 3043 3030 3430 4134 3331 3036 3030     0EC000044A136000
200029ac:	4642 4442 3634 3038 4342 3037 3734 3030     BFBD4680BC704700
200029bc:	3430 4530 3034 4135 0a0d 313a 3030 4445     040E405A..:100ED
200029cc:	3030 3130 3130 3034 3445 3030 3043 3030     00010140E400C000
200029dc:	3230 3030 3130 4242 3037 3030 3030 3339     020001BB70000093
200029ec:	3044 3530 0d43 3a0a 3031 4530 3045 3030     D005C..:100EE000
200029fc:	3030 3231 4137 3030 4241 4141 4141 4141     00127A00ABAAAAAA
20002a0c:	3038 3442 3338 3042 3030 4641 3837 3036     80B483B000AF7860
20002a1c:	4644 0a0d 313a 3030 4645 3030 3730 3642     DF..:100EF0007B6
20002a2c:	3138 3438 3941 3433 3032 4434 3138 3437     8184A934204D8174
20002a3c:	3442 4646 3830 3630 3132 3641 4630 0d46     B4FF080621A60FF.
20002a4c:	3a0a 3031 4630 3030 3030 3332 3045 4237     .:100F000023E07B
20002a5c:	3836 3531 4134 3339 3234 3330 3844 3331     68154A934203D813
20002a6c:	4234 3431 4134 4131 3036 3642 0a0d 313a     4B144A1A60B6..:1
20002a7c:	3030 3146 3030 3130 4542 3730 3642 3138     00F10001BE07B681
20002a8c:	3433 3941 3433 3032 4433 3038 3446 3142     34A934203D80F4B1
20002a9c:	3432 3141 3641 4230 0d36 3a0a 3031 4630     24A1A60B6..:100F
20002aac:	3032 3030 3331 3045 4237 3836 3131 4134     200013E07B68114A
20002abc:	3339 3234 3330 3844 4230 4234 3031 4134     934203D80B4B104A
20002acc:	4131 3036 3642 0a0d 313a 3030 3346 3030     1A60B6..:100F300
20002adc:	3030 4542 3730 3642 3038 3446 3941 3433     00BE07B680F4A934
20002aec:	3032 4434 3038 3437 3442 4646 3030 3234     204D8074B4FF0042
20002afc:	3232 0d32 3a0a 3031 4630 3034 3030 4131     222..:100F40001A
20002b0c:	3036 3230 3045 3430 4234 4330 4134 4131     6002E0044B0C4A1A
20002b1c:	3036 3030 4642 4330 3733 4442 3634 3132     6000BF0C37BD4621
20002b2c:	0a0d 313a 3030 3546 3030 3830 4230 3743     ..:100F500080BC7
20002b3c:	3430 4637 3246 3343 3031 3031 3030 3041     047FF2C3101000A0
20002b4c:	3445 4630 3546 3639 3032 3232 0d44 3a0a     E40FF5962022D..:
20002b5c:	3031 4630 3036 3030 3030 3130 3030 3430     100F600000010004
20002b6c:	4646 3638 3339 3330 3030 3230 3030 3430     FF86930300020004
20002b7c:	4646 3342 3443 3430 3145 0a0d 313a 3030     FFB3C404E1..:100
20002b8c:	3746 3030 3030 3030 3033 3030 4634 4546     F700000030004FFE
20002b9c:	4630 3035 3035 3030 3035 3030 3834 4230     0F5050005000480B
20002bac:	3834 4233 3230 0d31 3a0a 3031 4630 3038     483B021..:100F80
20002bbc:	3030 3030 4641 3330 3634 4246 3137 3830     0000AF0346FB7108
20002bcc:	3934 3739 3946 3730 3033 4235 3930 4146     4997F907305B09FA
20002bdc:	3937 4530 0a0d 313a 3030 3946 3030 3030     790E..:100F90000
20002bec:	4632 3130 3046 3032 3231 3030 4630 3041     2F01F02012000FA0
20002bfc:	4632 3432 4631 3238 3233 3030 4230 4646     2F241F8232000BFF
20002c0c:	0d34 3a0a 3031 4630 3041 3030 4330 3733     4..:100FA0000C37
20002c1c:	4442 3634 3038 4342 3037 3734 3030 3145     BD4680BC704700E1
20002c2c:	3030 3045 3038 3442 3338 3042 3045 0a0d     00E080B483B0E0..
20002c3c:	313a 3030 4246 3030 3030 4130 3746 3638     :100FB00000AF786
20002c4c:	3330 3639 3030 3434 3042 3231 3132 3641     03960044B01221A6
20002c5c:	3030 4230 3046 3343 3237 0d33 3a0a 3031     000BF0C3723..:10
20002c6c:	4630 3043 3030 4442 3634 3038 4342 3037     0FC000BD4680BC70
20002c7c:	3734 3030 4642 3044 3430 3030 3032 3039     4700BFD004002090
20002c8c:	3542 3338 3042 3030 0a0d 313a 3030 4446     B583B000..:100FD
20002c9c:	3030 3030 4132 3046 3243 3030 3443 3942     00002AF0C200C4B9
20002cac:	3438 3037 3241 3132 3230 3031 3442 3038     8470A2210210B480
20002cbc:	3443 4642 0d37 3a0a 3031 4630 3045 3030     C4BF7..:100FE000
20002ccc:	3839 3734 4330 4234 3030 3339 3934 3332     98470C4B00934923
20002cdc:	3031 3232 4330 3132 3730 3834 4130 4334     10220C2107480A4C
20002cec:	3843 0a0d 313a 3030 4646 3030 4130 3430     C8..:100FF000A04
20002cfc:	3037 3243 3030 3439 3942 3438 3137 3230     70C20094B9847102
20002d0c:	3031 3434 3038 3438 3942 3438 4637 0d43     10448084B9847FC.
20002d1c:	3a0a 3031 3031 3030 3030 3030 4642 3430     .:1010000000BF04
20002d2c:	3733 4442 3634 3039 4442 3936 3930 3034     37BD4690BD690940
20002d3c:	3030 3030 3031 4530 3034 3638 0a0d 313a     0000100E4086..:1
20002d4c:	3130 3130 3030 3330 3035 3436 3030 4130     010100035064000A
20002d5c:	3044 3446 3030 3030 3044 3432 3030 3730     D0F40000D0240007
20002d6c:	3044 3446 3030 3330 0d45 3a0a 3031 3031     D0F40003E..:1010
20002d7c:	3032 3030 3544 3630 3034 3030 3038 3442     2000D506400080B4
20002d8c:	3338 3042 3030 4641 3837 3036 4237 3836     83B000AF78607B68
20002d9c:	3730 4232 3241 0a0d 313a 3130 3330 3030     072BA2..:1010300
20002dac:	3230 4435 3038 4131 3532 4632 3238 4633     025D801A252F823F
20002dbc:	3530 3139 3430 3030 3530 3146 3430 3030     0591040005F10400
20002dcc:	3530 0d42 3a0a 3031 3031 3034 3030 3536     05B..:1010400065
20002ddc:	3031 3034 3030 4236 3031 3034 3030 4636     1040006B1040006F
20002dec:	3031 3034 3030 3337 3031 3034 3030 4541     10400073104000AE
20002dfc:	0a0d 313a 3130 3530 3030 3730 3137 3430     ..:1010500077104
20002e0c:	3030 3730 3142 3430 3030 3430 4646 4634     0007B1040004FF4F
20002e1c:	3441 3133 4530 3430 4646 3434 0d42 3a0a     A4310E04FF44B..:
20002e2c:	3031 3031 3036 3030 3030 3334 4430 3045     1010600000430DE0
20002e3c:	4634 3446 3030 3334 4130 3045 3830 4234     4FF400430AE0084B
20002e4c:	3830 3045 3830 4234 3235 0a0d 313a 3130     08E0084B52..:101
20002e5c:	3730 3030 3030 4536 3030 3438 3042 4534     0700006E0084B04E
20002e6c:	3030 3437 3042 4532 3030 3436 3042 4530     0074B02E0064B00E
20002e7c:	3030 3230 4333 0d42 3a0a 3031 3031 3038     00023CB..:101080
20002e8c:	3030 3831 3634 4330 3733 4442 3634 3038     0018460C37BD4680
20002e9c:	4342 3037 3734 3030 4642 3030 3930 4433     BC704700BF00093D
20002eac:	3030 3443 0a0d 313a 3130 3930 3030 3030     00C4..:101090000
20002ebc:	3130 3732 3041 3030 3130 4242 3037 3830     0127A00001BB7008
20002ecc:	4230 3035 4130 3046 3236 3030 3434 3942     0B500AF0620044B9
20002edc:	0d39 3a0a 3031 3031 3041 3030 3839 3734     9..:1010A0009847
20002eec:	3230 3634 3331 3634 4239 3030 3331 3434     024613469B001344
20002efc:	4239 3030 3831 3634 3038 4442 3839 0a0d     9B00184680BD98..
20002f0c:	313a 3130 4230 3030 3230 3135 3430 3030     :1010B0002510400
20002f1c:	3830 4230 3035 4130 3046 3432 3942 3438     080B500AF024B984
20002f2c:	3037 3433 3536 3042 4638 0d46 3a0a 3031     703465B08FF..:10
20002f3c:	3031 3043 3030 3831 3634 3038 4442 3939     10C000184680BD99
20002f4c:	3031 3034 3030 3038 3442 4238 3042 3030     10400080B48BB000
20002f5c:	4641 3837 3036 3641 0a0d 313a 3130 4430     AF7860A6..:1010D
20002f6c:	3030 3030 3442 4636 3742 3730 3642 3738     0000B46FB707B687
20002f7c:	3642 4632 3742 3838 4637 3238 3333 3730     B62FB7887F823307
20002f8c:	3642 3641 0d41 3a0a 3031 3031 3045 3030     B6A6A..:1010E000
20002f9c:	4246 3136 4246 3936 4242 3136 4242 3936     FB61FB69BB61BB69
20002fac:	4235 3930 4237 3136 4237 3936 3330 3546     5B097B617B6903F5
20002fbc:	3445 0a0d 313a 3130 4630 3030 3030 3130     E4..:1010F000001
20002fcc:	3033 4633 3032 3737 3533 3042 3332 3642     303F207735B023B6
20002fdc:	3931 4637 3238 3333 3030 3230 3642 0d38     197F82330002B68.
20002fec:	3a0a 3031 3131 3030 3030 3930 3044 4237     .:1011000009D07B
20002ffc:	4136 4246 3036 4246 3836 3330 3046 4631     6AFB60FB6803F01F
2000300c:	3330 3130 3232 4139 3034 3135 0a0d 313a     0301229A4051..:1
2000301c:	3130 3131 3030 3330 3642 3139 3641 3033     01110003B691A630
2000302c:	4538 3730 3642 4241 3642 4230 3642 3038     8E07B6ABB60BB680
2000303c:	4633 3130 3046 3833 0d45 3a0a 3031 3131     3F01F038E..:1011
2000304c:	3032 3030 3130 3232 4139 3034 4233 3936     200001229A403B69
2000305c:	4135 3336 3030 4642 4332 3733 4442 3634     5A6300BF2C37BD46
2000306c:	3038 4342 3030 0a0d 313a 3130 3331 3030     80BC00..:1011300
2000307c:	3730 3430 3837 4230 3834 4239 3030 4130     0704780B489B000A
2000308c:	3746 3638 3730 3642 4638 3642 4631 3642     F78607B68FB61FB6
2000309c:	3639 0d31 3a0a 3031 3131 3034 3030 4242     961..:10114000BB
200030ac:	3136 4242 3936 4237 3136 4237 3936 4235     61BB697B617B695B
200030bc:	3930 4233 3136 4233 3936 3330 3546 3330     093B613B6903F503
200030cc:	0a0d 313a 3130 3531 3030 3030 3130 3033     ..:1011500000130
200030dc:	4633 3032 3737 3533 3042 4432 3641 4642     3F207735B02DA6BF
200030ec:	3642 4639 3642 4630 3642 3438 0d39 3a0a     B69FB60FB6849..:
200030fc:	3031 3131 3036 3030 3330 3046 4631 3330     1011600003F01F03
2000310c:	3130 3132 3130 4146 3330 3346 3331 3034     012101FA03F31340
2000311c:	3030 4232 3431 4642 3630 0a0d 313a 3130     002B14BF06..:101
2000312c:	3731 3030 3030 3231 3033 3230 4433 4242     1700001230023DBB
2000313c:	3132 3438 3236 3334 4237 3444 3836 4230     218462437BD4680B
2000314c:	3743 3430 4537 0d43 3a0a 3031 3131 3038     C7047EC..:101180
2000315c:	3030 3038 3442 4238 3042 3030 4641 3837     0080B48BB000AF78
2000316c:	3036 4237 3836 4237 3236 4237 4136 4233     607B687B627B6A3B
2000317c:	3236 3732 0a0d 313a 3130 3931 3030 3330     6227..:101190003
2000318c:	3642 4641 3642 4631 3642 3539 3042 4239     B6AFB61FB695B09B
2000319c:	3642 4231 3642 3039 4633 3035 3130 3333     B61BB6903F500133
200031ac:	0d42 3a0a 3031 3131 3041 3030 3330 3246     B..:1011A00003F2
200031bc:	3730 3337 4235 3230 4237 3136 4237 4136     07735B027B617B6A
200031cc:	4233 3136 4233 3936 3330 3046 4637 0a0d     3B613B6903F07F..
200031dc:	313a 3130 4231 3030 3130 3046 3033 3231     :1011B0001F03012
200031ec:	3032 4632 3041 4633 4633 3642 3730 3642     202FA03F3FB607B6
200031fc:	4439 3641 3742 3642 3841 0d46 3a0a 3031     9DA6B7B6A8F..:10
2000320c:	3131 3043 3030 4242 3036 4242 3836 3330     11C000BB60BB6803
2000321c:	3046 4631 3330 3130 3132 3130 4146 3330     F01F03012101FA03
2000322c:	3346 3331 3034 3636 0a0d 313a 3130 4431     F3134066..:1011D
2000323c:	3030 3030 3230 3042 4433 3730 3642 4639     000002B03D07B69F
2000324c:	3641 3538 3641 3033 4532 3730 3642 4639     A685A6302E07B69F
2000325c:	3641 4538 0d36 3a0a 3031 3131 3045 3030     A68E6..:1011E000
2000326c:	4131 3336 3030 4642 4332 3733 4442 3634     1A6300BF2C37BD46
2000327c:	3038 4342 3037 3734 4432 3945 3046 3834     80BC70472DE9F048
2000328c:	4331 0a0d 313a 3130 4631 3030 3030 4130     1C..:1011F00000A
2000329c:	3246 3444 3942 3438 3237 3444 3238 3444     F2D4B98472D482D4
200032ac:	3942 3438 3237 3444 3942 3438 4337 0d36     B98472D4B9847C6.
200032bc:	3a0a 3031 3231 3030 3030 4432 4234 3839     .:101200002D4B98
200032cc:	3734 4432 4234 3030 3232 4131 3036 3432     472D4B00221A6024
200032dc:	3032 4332 4234 3839 3734 3944 0a0d 313a     202C4B9847D9..:1
200032ec:	3130 3132 3030 3030 3433 3036 3230 3142     01210000346002B1
200032fc:	4234 3046 3231 3033 3230 4433 4242 3832     4BF01230023DBB28
2000330c:	4633 3030 3031 3333 0d43 3a0a 3031 3231     3F001033C..:1012
2000331c:	3032 3030 4244 3242 3330 3046 3130 3330     2000DBB203F00103
2000332c:	4244 3242 3931 3634 3030 3032 3532 4234     DBB219460020254B
2000333c:	3839 3734 4644 0a0d 313a 3130 3332 3030     9847DF..:1012300
2000334c:	3030 3230 3230 3435 3942 3438 3237 3435     00020254B9847254
2000335c:	3942 3438 3037 3433 3136 3439 3436 4646     B9847034619464FF
2000336c:	3030 0d39 3a0a 3031 3231 3034 3030 3030     009..:1012400000
2000337c:	3230 4230 3634 3431 3634 4244 3831 3434     020B461446DB1844
2000338c:	4245 3430 3430 4235 3831 3434 4245 3532     EB04045B1844EB25
2000339c:	0a0d 313a 3130 3532 3030 3030 3032 3634     ..:1012500002046
200033ac:	3036 3431 4536 4441 3633 3536 3044 3531     60146EAD3665D015
200033bc:	3142 3439 4534 3042 3036 4134 0d44 3a0a     B1944EB0604AD..:
200033cc:	3031 3231 3036 3030 4235 3831 3434 4245     101260005B1844EB
200033dc:	3230 3430 3334 3246 4641 3136 4634 3046     020443F2AF614FF0
200033ec:	3030 3230 3331 4245 3235 0a0d 313a 3130     000213EB52..:101
200033fc:	3732 3030 3030 3031 3442 4534 3042 3032     27000010B44EB020
2000340c:	3543 3438 3636 3431 3136 3435 3443 4633     C58466146154C43F
2000341c:	4232 3630 3332 0d38 3a0a 3031 3231 3038     2B06238..:101280
2000342c:	3030 4634 3046 3030 3330 3041 3734 3330     004FF00003A04703
2000343c:	3634 4330 3634 3831 3634 3131 4234 3839     460C461846114B98
2000344c:	3734 3130 0a0d 313a 3130 3932 3030 3030     4701..:101290000
2000345c:	3441 3142 3642 3038 3230 4342 4442 3030     A4B1B68002BCBD00
2000346c:	3438 3042 3230 3132 3641 3030 3230 4130     84B00221A600020A
2000347c:	0d31 3a0a 3031 3231 3041 3030 3930 4234     1..:1012A000094B
2000348c:	3839 3734 3443 3745 3030 4642 3543 3530     9847C4E700BFC505
2000349c:	3034 3030 3035 3431 4530 3034 3545 0a0d     400050140E40E5..
200034ac:	313a 3130 4232 3030 3630 3035 3443 3030     :1012B000650C400
200034bc:	3230 3039 3443 3030 4330 3044 3446 3030     0290C4000CD0F400
200034cc:	4430 3030 3034 3230 4630 0d38 3a0a 3031     0D0040020F8..:10
200034dc:	3231 3043 3030 3333 3131 3034 3030 3943     12C00033114000C9
200034ec:	3031 3034 3030 3138 3131 3034 3030 3542     10400081114000B5
200034fc:	3031 3034 3030 4141 0a0d 313a 3130 4432     104000AA..:1012D
2000350c:	3030 4430 3139 3432 3030 3030 3031 3030     000D912400001000
2000351c:	3230 3530 4233 3439 4241 3039 3230 3039     02053B94AB900290
2000352c:	4238 4346 0d33 3a0a 3031 3231 3045 3030     8BFC3..:1012E000
2000353c:	3030 3832 4331 4642 4634 3046 4646 3133     00281CBF4FF0FF31
2000354c:	4634 3046 4646 3033 3030 3046 4137 3942     4FF0FF3000F07AB9
2000355c:	4246 0a0d 313a 3130 4632 3030 4130 4644     FB..:1012F000ADF
2000356c:	3031 3038 3643 4544 3039 4334 3045 4630     1080C6DE904CE00F
2000357c:	3030 4636 4438 4644 3038 4534 3630 0d44     006F8DDF804E06D.
2000358c:	3a0a 3031 3331 3030 3030 4444 3945 3230     .:10130000DDE902
2000359c:	3332 3430 3042 3037 3734 4432 3945 3046     2304B070472DE9F0
200035ac:	3734 4338 3634 4430 3634 3531 0a0d 313a     478C460D4615..:1
200035bc:	3130 3133 3030 3030 3434 3036 3938 3045     01310000446089E0
200035cc:	3230 3542 4431 3831 3441 3132 3437 3636     02B51D18A4217466
200035dc:	4444 4239 4632 3741 0d35 3a0a 3031 3331     DD9B2FA75..:1013
200035ec:	3032 3030 3238 4546 4542 3146 3030 4630     200082FEBEF1000F
200035fc:	4230 3044 4543 3146 3032 4330 3130 4146     0BD0CEF1200C01FA
2000360c:	4530 3546 4242 0a0d 313a 3130 3333 3030     0EF5BB..:1013300
2000361c:	3230 4630 3041 4643 3043 4632 3041 4645     020FA0CFC02FA0EF
2000362c:	3437 4543 3041 3035 3043 4630 3041 4645     74CEA050C00FA0EF
2000363c:	3434 0d37 3a0a 3031 3331 3034 3030 4634     447..:101340004F
2000364c:	4145 3731 4134 3532 4330 4342 4246 4146     EA174A250CBCFBFA
2000365c:	3846 4631 4146 3738 3946 4130 4246 4238     F81FFA87F90AFB8B
2000366c:	0a0d 313a 3130 3533 3030 3130 4338 3443     ..:1013500018CC4
2000367c:	4535 3041 3443 3035 4638 3042 4639 4133     5EA0C4508FB09F3A
2000368c:	3442 3032 4441 4539 3144 3539 0d34 3a0a     B420AD9ED1954..:
2000369c:	3031 3331 3036 3030 3830 3146 4646 3233     1013600008F1FF32
200036ac:	3038 3046 3332 3138 4241 3234 3034 3246     80F02381AB4240F2
200036bc:	3032 3138 3841 3146 3645 0a0d 313a 3130     2081A8F1E6..:101
200036cc:	3733 3030 3030 3032 3338 3444 4534 3144     3700002083D44ED1
200036dc:	4141 4234 4232 4635 4642 4641 3030 4641     AA4B2B5FBFAF00AF
200036ec:	3142 3530 3835 0d31 3a0a 3031 3331 3038     B105581..:101380
200036fc:	3030 3434 4145 3530 3434 3030 4246 3930     0044EA054400FB09
2000370c:	3946 3141 3534 3930 3944 3445 3931 3030     F9A14509D9E41900
2000371c:	3146 3333 0a0d 313a 3130 3933 3030 4630     F133..:10139000F
2000372c:	3346 3833 4630 3030 3841 4131 3431 3435     F3380F00A81A1454
2000373c:	4630 3032 3837 3031 3332 3338 3443 4334     0F2078102383C44C
2000374c:	0d36 3a0a 3031 3331 3041 3030 3441 4245     6..:1013A000A4EB
2000375c:	3930 3430 3034 4145 3830 3034 3030 3132     090440EA08400021
2000376c:	3030 4532 3136 3044 3432 4146 3139 0a0d     002E61D024FA91..
2000377c:	313a 3130 4233 3030 3030 4645 3034 3230     :1013B0000EF4002
2000378c:	3333 3634 3730 3633 4230 4544 4638 3830     334607360BDE8F08
2000379c:	3837 3442 3032 4437 4439 0d38 3a0a 3031     78B4207D9D8..:10
200037ac:	3331 3043 3030 3030 4532 3435 3044 3030     13C000002E54D000
200037bc:	3132 3638 3845 3132 3030 3830 3634 4442     2186E821000846BD
200037cc:	3845 3046 3738 3142 0a0d 313a 3130 4433     E8F087B1..:1013D
200037dc:	3030 4230 4633 3841 4633 3031 3230 3439     000B3FA83F100294
200037ec:	4630 3830 3845 4130 3442 3032 4432 3833     0F08E80AB4202D38
200037fc:	3432 4632 0d46 3a0a 3031 3331 3045 3030     242FF..:1013E000
2000380c:	3030 3246 4146 3038 3438 4131 3536 4245     00F2FA80841A65EB
2000381c:	3330 3530 3130 3032 4341 3634 3030 4532     03050120AC46002E
2000382c:	4135 0a0d 313a 3130 4633 3030 3330 4446     5A..:1013F0003FD
2000383c:	3830 4536 3138 3130 4230 4544 4638 3830     086E81010BDE8F08
2000384c:	3137 4232 3039 3231 4237 4637 3842 0d46     712B90127B7FB8F.
2000385c:	3a0a 3031 3431 3030 3030 3246 3746 3742     .:10140000F2F7B7
2000386c:	4146 3738 4546 4542 3146 3030 4630 3433     FA87FEBEF1000F34
2000387c:	3144 4245 4231 4133 4330 4541 0a0d 313a     D1EB1B3A0CAE..:1
2000388c:	3130 3134 3030 3130 4646 3841 4637 3043     01410001FFA87FC0
2000389c:	3231 4231 4633 4642 4632 3238 3035 3043     121B3FBF2F8250C0
200038ac:	4632 3142 3338 4633 0d44 3a0a 3031 3431     2FB1833FD..:1014
200038bc:	3032 3030 3534 4145 3330 3534 4330 4246     200045EA03450CFB
200038cc:	3830 3346 4241 3234 3730 3944 4445 3931     08F3AB4207D9ED19
200038dc:	3830 3146 3737 0a0d 313a 3130 3334 3030     08F177..:1014300
200038ec:	4630 3346 3030 4432 4132 3442 3032 4630     0FF3002D2AB4200F
200038fc:	4432 3831 3830 3430 4536 3144 4141 4233     2D1808046ED1AA3B
2000390c:	3532 0d37 3a0a 3031 3431 3034 3030 3542     257..:10144000B5
2000391c:	4246 3246 3046 3230 4246 3031 3535 3334     FBF2F002FB105543
2000392c:	4145 3530 3434 4330 4246 3030 4346 4632     EA05440CFB00FC2F
2000393c:	0a0d 313a 3130 3534 3030 4130 3434 3035     ..:10145000A4450
2000394c:	4437 4539 3134 3039 4630 4631 3346 3033     7D9E41900F1FF330
2000395c:	4432 4132 3434 3035 4630 4632 0d34 3a0a     2D2A44500F2F4..:
2000396c:	3031 3431 3036 3030 3842 3038 3831 3634     10146000B8801846
2000397c:	3441 4245 4330 3430 3034 4145 3830 3034     A4EB0C0440EA0840
2000398c:	4439 3745 3133 3634 4144 0a0d 313a 3130     9DE73146DA..:101
2000399c:	3734 3030 3330 3430 4236 4544 4638 3830     470003046BDE8F08
200039ac:	4337 4645 3231 3030 3034 4635 3041 4645     7CEF1200405FA0EF
200039bc:	3033 4637 4641 0d36 3a0a 3031 3431 3038     307FAF6..:101480
200039cc:	3030 4530 3746 3032 4146 3430 3846 4133     000EF720FA04F83A
200039dc:	4330 3532 4146 3430 3446 3834 4145 3330     0C25FA04F448EA03
200039ec:	3830 3741 0a0d 313a 3130 3934 3030 4230     08A7..:10149000B
200039fc:	4634 4642 4632 3431 4546 3141 3438 3035     4FBF2F14FEA18450
20003a0c:	4632 3142 3431 3134 4646 3841 4637 3343     2FB11441FFA87FC3
20003a1c:	0d36 3a0a 3031 3431 3041 3030 3534 4145     6..:1014A00045EA
20003a2c:	3430 3534 3130 4246 4330 3346 4241 3234     044501FB0CF3AB42
20003a3c:	3030 4146 4530 3446 3930 3944 4546 0a0d     00FA0EF409D9FE..
20003a4c:	313a 3130 4234 3030 4530 3144 3039 4631     :1014B000ED1901F
20003a5c:	4631 3346 3830 4630 3830 3841 4130 3442     1FF3080F08A80AB4
20003a6c:	3432 4630 3832 3837 3630 0d35 3a0a 3031     240F2878065..:10
20003a7c:	3431 3043 3030 3230 3933 4433 3434 4245     14C00002393D44EB
20003a8c:	4131 4631 4146 3838 3546 3342 4246 3246     1A1FFA88F5B3FBF2
20003a9c:	3046 3230 4246 3833 0a0d 313a 3130 4434     F002FB38..:1014D
20003aac:	3030 3130 3330 3433 4535 3041 3433 3035     000103345EA03450
20003abc:	4630 3042 4643 4133 3442 3032 4437 4539     0FB0CF3AB4207D9E
20003acc:	3144 3839 0d35 3a0a 3031 3431 3045 3030     D1985..:1014E000
20003adc:	3030 3146 4646 3833 4636 3244 4241 3234     00F1FF386FD2AB42
20003aec:	4436 3944 3230 3833 4433 3434 4245 4131     6DD902383D44EB1A
20003afc:	3041 0a0d 313a 3130 4634 3030 3430 4530     A0..:1014F00040E
20003b0c:	3041 3431 3831 4546 4337 4631 3231 3030     A01418FE7C1F1200
20003b1c:	3237 4632 3041 4637 3838 3442 3430 0d42     722FA07F88B404B.
20003b2c:	3a0a 3031 3531 3030 3030 3530 4146 3130     .:1015000005FA01
20003b3c:	3446 3834 4145 3330 3330 3032 4146 3730     F448EA030320FA07
20003b4c:	4546 4634 4145 3331 4334 3846 0a0d 313a     FE4FEA134CF8..:1
20003b5c:	3130 3135 3030 4630 3444 3430 4545 3041     0151000FD404EEA0
20003b6c:	3034 4245 4635 4642 4643 3439 4546 3141     40EB5FBFCF94FEA1
20003b7c:	3445 3034 4643 4642 0d44 3a0a 3031 3531     E440CFBFD..:1015
20003b8c:	3032 3030 3931 3535 4631 4146 3338 3846     200019551FFA83F8
20003b9c:	3434 4145 3530 3534 3930 4246 3830 3446     44EA054509FB08F4
20003bac:	4341 3234 3335 0a0d 313a 3130 3335 3030     AC4253..:1015300
20003bbc:	3030 4632 3041 4631 3032 4630 3041 4631     002FA01F200FA01F
20003bcc:	3041 4438 4539 3144 3038 4639 4631 3346     A08D9ED1809F1FF3
20003bdc:	4230 0d38 3a0a 3031 3531 3034 3030 3334     0B8..:1015400043
20003bec:	3244 4341 3234 3134 3944 3941 3146 3230     D2AC4241D9A9F102
20003bfc:	3930 4431 3434 4432 4231 4631 4146 3731     091D442D1B1FFA17
20003c0c:	0a0d 313a 3130 3535 3030 3830 4645 4245     ..:101550008EFEB
20003c1c:	4635 4642 4643 3030 4643 3142 3530 3435     5FBFCF00CFB10554
20003c2c:	4545 3041 3435 3034 4630 3742 0d42 3a0a     EEA054400FB7B..:
20003c3c:	3031 3531 3036 3030 3830 3846 3041 3534     1015600008F8A045
20003c4c:	3730 3944 3445 3831 3030 3146 4646 3533     07D9E41800F1FF35
20003c5c:	3932 3244 3041 3534 3542 0a0d 313a 3130     29D2A045B5..:101
20003c6c:	3735 3030 3230 4437 3039 3332 3138 3443     5700027D902381C4
20003c7c:	3434 4530 3041 3439 4130 4534 3042 3038     440EA0940A4EB080
20003c8c:	4134 4630 3242 0d38 3a0a 3031 3531 3038     4A0FB28..:101580
20003c9c:	3030 3230 3938 4334 3534 3643 3634 4434     0002894C45C6464D
20003cac:	3634 3531 3344 3231 3044 3635 3142 4142     4615D312D056B1BA
20003cbc:	4245 4132 0a0d 313a 3130 3935 3030 3030     EB2A..:101590000
20003ccc:	3045 3633 4534 3042 3035 3034 4634 3041     E0364EB050404FA0
20003cdc:	4637 4337 3442 3130 3446 4333 3443 3630     7F7CB401F43CC406
20003cec:	0d44 3a0a 3031 3531 3041 3030 3733 3036     D..:1015A0003760
20003cfc:	3437 3036 3030 3132 4442 3845 3046 3738     74600021BDE8F087
20003d0c:	3831 3634 3846 3645 3039 3634 3138 0a0d     1846F8E6904681..
20003d1c:	313a 3130 4235 3030 4530 4530 4336 3432     :1015B000E0E6C24
20003d2c:	4535 4441 4232 4538 3042 3032 3645 4539     5EAD2B8EB020E69E
20003d3c:	3042 3033 3035 3331 3538 0d41 3a0a 3031     B030501385A..:10
20003d4c:	3531 3043 3030 3445 3745 3832 3634 3744     15C000E4E72846D7
20003d5c:	3745 3034 3634 3139 3745 3138 3634 4542     E7404691E78146BE
20003d6c:	3745 3130 3634 3337 0a0d 313a 3130 4435     E7014673..:1015D
20003d7c:	3030 3730 4538 3037 3332 3338 3443 3434     00078E702383C444
20003d8c:	4535 3037 3438 3036 4538 4137 4638 3031     5E7084608E7A8F10
20003d9c:	3032 4538 0d36 3a0a 3031 3531 3045 3030     208E6..:1015E000
20003dac:	4433 3434 4232 3745 3037 3734 3030 4642     3D442BE7704700BF
20003dbc:	3037 3542 4630 4534 4630 4434 3637 4231     70B50F4E0F4D761B
20003dcc:	3338 0a0d 313a 3130 4635 3030 4230 3136     83..:1015F000B61
20003ddc:	3130 4238 3046 3230 3034 4435 3030 3331     018BF002405D0013
20003dec:	3534 4635 3038 3334 3942 3438 4237 0d35     455F8043B9847B5.
20003dfc:	3a0a 3031 3631 3030 3030 3641 3234 3946     .:10160000A642F9
20003e0c:	3144 4130 4534 4230 4434 3637 4231 3030     D10A4E0B4D761B00
20003e1c:	3046 3741 3846 3642 3031 3239 0a0d 313a     F0A7F8B61092..:1
20003e2c:	3130 3136 3030 3130 4238 3046 3230 3034     016100018BF00240
20003e3c:	4436 3030 3331 3534 4635 3038 3334 3942     6D0013455F8043B9
20003e4c:	3438 4137 3436 3732 0d31 3a0a 3031 3631     847A64271..:1016
20003e5c:	3032 3030 3946 3144 3037 4442 3037 4442     2000F9D170BD70BD
20003e6c:	3030 4642 3836 3731 3034 3030 3836 3731     00BF681740006817
20003e7c:	3034 3030 3935 0a0d 313a 3130 3336 3030     400059..:1016300
20003e8c:	3730 3130 3437 3030 3630 3138 3437 3030     0701740006817400
20003e9c:	3030 3432 3142 4233 3031 3432 3038 4630     0024B13B1024800F
20003eac:	4430 0d39 3a0a 3031 3631 3034 3030 3530     0D9..:1016400005
20003ebc:	3842 3037 3734 3030 3030 3030 3030 3935     B870470000000059
20003ecc:	3631 3034 3030 3030 3332 3130 3634 4430     164000002301460D
20003edc:	0a0d 313a 3130 3536 3030 3130 3441 3136     ..:101650001A461
20003eec:	3438 3036 4630 3130 4245 3338 4238 3035     84600F01EB838B50
20003efc:	3441 3043 3441 3644 3134 4542 0d44 3a0a     A4C0A4D641BED..:
20003f0c:	3031 3631 3036 3030 3441 3031 4130 3044     10166000A4100AD0
20003f1c:	3430 3146 3038 3334 3130 4233 3530 4245     04F18043013B05EB
20003f2c:	3338 3530 3130 4333 3334 0a0d 313a 3130     8305013C43..:101
20003f3c:	3736 3030 3530 4635 3038 3334 3939 3438     6700055F80439984
20003f4c:	3037 3230 4643 4439 4231 4544 3338 3438     7002CF9D1BDE8384
20003f5c:	3030 4630 4630 0d45 3a0a 3031 3631 3038     000F0FE..:101680
20003f6c:	3030 3737 3842 3030 4642 3038 3731 3034     0077B800BF801740
20003f7c:	3030 4337 3731 3034 3030 3037 3734 3030     007C174000704700
20003f8c:	4642 4334 0a0d 313a 3130 3936 3030 3730     BF4C..:101690007
20003f9c:	3430 3037 4230 3246 4544 4639 3438 3233     04700BF2DE9F8432
20003fac:	3443 3044 3436 3236 3638 3938 3438 3536     C4D0646286898465
20003fbc:	0d30 3a0a 3031 3631 3041 3030 4630 3634     0..:1016A0000F46
20003fcc:	3139 3634 4646 3746 3246 4646 3932 4234     9146FFF7F2FF294B
20003fdc:	4331 3836 3444 3846 3834 3133 4145 0a0d     1C68D4F84831EA..
20003fec:	313a 3130 4236 3030 3030 3230 3342 4445     :1016B000002B3ED
20003ffc:	3530 3641 3138 3246 3141 4443 3043 4632     05A681F2A1CDC02F
2000400c:	3031 3031 3745 4236 4331 0d35 3a0a 3031     1010E76B1C5..:10
2000401c:	3631 3043 3030 3330 4245 3238 3130 3130     16C00003EB820101
2000402c:	3432 3143 3846 3838 3039 3344 3846 3838     24C1F88890D3F888
2000403c:	3130 3439 3034 4238 0a0d 313a 3130 4436     0194408B..:1016D
2000404c:	3030 3230 3430 3033 3232 4345 4633 3838     0002043022EC3F88
2000405c:	3038 4331 4631 3038 3838 3231 4433 3030     801C1F8088123D00
2000406c:	3332 4332 0d41 3a0a 3031 3631 3045 3030     232CA..:1016E000
2000407c:	3343 3846 3430 3045 3832 3836 3334 3846     C3F804E0286843F8
2000408c:	3232 3037 4646 3746 3144 4646 3030 3032     2270FFF7D1FF0020
2000409c:	3831 0a0d 313a 3130 4636 3030 4230 4544     18..:1016F000BDE
200040ac:	4638 3838 3133 3437 3042 4242 3433 4646     8F883174B0BB34FF
200040bc:	4334 3738 4130 4646 3033 3830 3030 0d44     4C870AFF300800D.
200040cc:	3a0a 3031 3731 3030 3030 3330 3634 3844     .:101700000346D8
200040dc:	3142 3444 3846 3834 3132 3230 3036 3030     B1D4F84821026000
200040ec:	3132 3134 3036 4130 3634 4535 0a0d 313a     2141600A465E..:1
200040fc:	3130 3137 3030 4330 4634 3438 3038 3431     0171000C4F848014
2000410c:	4646 3030 3031 4345 4630 3838 3138 4331     FF0010EC0F88811C
2000411c:	4630 3838 3143 4431 0d30 3a0a 3031 3731     0F88C11D0..:1017
2000412c:	3032 3030 3030 4532 4344 3044 4343 3745     2000002EDCD0CCE7
2000413c:	3344 3846 4338 3131 4330 3334 3343 3846     D3F88C110C43C3F8
2000414c:	4338 3134 4445 0a0d 313a 3130 3337 3030     8C41ED..:1017300
2000415c:	4430 4535 3037 4634 4135 3736 4333 4634     0D5E704F5A673C4F
2000416c:	3438 3338 4231 4542 3237 3638 4638 4646     84831BBE72868FFF
2000417c:	3737 0d45 3a0a 3031 3731 3034 3030 3741     77E..:10174000A7
2000418c:	4646 4634 3046 4646 3033 4442 3845 3846     FF4FF0FF30BDE8F8
2000419c:	3338 3030 4642 3833 3430 3030 3032 4134     8300BF380400204A
200041ac:	0a0d 313a 3130 3537 3030 3530 3138 3437     ..:1017500058174
200041bc:	3030 3030 3030 3030 3030 3130 3030 3030     0000000000010000
200041cc:	3230 4630 4238 3035 4230 3346 0d45 3a0a     020F8B500BF3E..:
200041dc:	3031 3731 3036 3030 3846 4342 3830 4342     10176000F8BC08BC
200041ec:	4539 3634 3037 3734 3933 3631 3034 3030     9E46704739164000
200041fc:	3146 3030 3034 3030 3641 0a0d 313a 3130     F1004000A6..:101
2000420c:	3737 3030 4630 4238 3035 4230 4646 4238     77000F8B500BFF8B
2000421c:	3043 4238 3943 3445 3736 3430 4337 3044     C08BC9E467047CD0
2000422c:	3430 3030 4430 0d44 3a0a 3830 3731 3038     04000DD..:081780
2000423c:	3030 3838 4246 4646 4637 3130 3030 3030     0088FBFF7F010000
2000424c:	3030 4635 0a0d 313a 3130 3837 3038 4230     005F..:10178800B
2000425c:	4646 3533 3846 3046 3331 4638 4442 3731     FF35F8F0138FBD17
2000426c:	3430 3037 3030 3030 3030 3339 3044 4130     047000000093D00A
2000427c:	0d46 3a0a 3031 3731 3839 3030 3030 3030     F..:101798000000
2000428c:	3030 3030 4346 3230 3030 3032 3436 3330     0000FC0200206403
2000429c:	3030 3032 4343 3330 3030 3032 4441 0a0d     0020CC030020AD..
200042ac:	313a 3130 4137 3038 3030 3030 3030 3030     :1017A8000000000
200042bc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200042cc:	3030 3030 3030 3030 3330 0d31 3a0a 3031     00000000031..:10
200042dc:	3731 3842 3030 3030 3030 3030 3030 3030     17B8000000000000
200042ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200042fc:	3030 3030 3030 3132 0a0d 313a 3130 4337     00000021..:1017C
2000430c:	3038 3030 3030 3030 3030 3030 3030 3030     8000000000000000
2000431c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000432c:	3030 3130 0d31 3a0a 3031 3731 3844 3030     00011..:1017D800
2000433c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000434c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000435c:	3130 0a0d 313a 3130 4537 3038 3030 3030     01..:1017E800000
2000436c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000437c:	3030 3030 3030 3030 3030 3030 4630 0d31     0000000000000F1.
2000438c:	3a0a 3031 3731 3846 3030 3030 3030 3030     .:1017F800000000
2000439c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200043ac:	3030 3030 3030 3030 3030 3145 0a0d 313a     0000000000E1..:1
200043bc:	3130 3038 3038 3030 3030 3030 3030 3030     0180800000000000
200043cc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200043dc:	3030 3030 3030 4430 0d30 3a0a 3031 3831     0000000D0..:1018
200043ec:	3831 3030 3030 3030 3030 3030 3030 3030     1800000000000000
200043fc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000440c:	3030 3030 3043 0a0d 313a 3130 3238 3038     0000C0..:1018280
2000441c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000442c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000443c:	4230 0d30 3a0a 3031 3831 3833 3030 3030     0B0..:1018380000
2000444c:	3030 3030 3030 3030 3030 3030 3030 3130     0000000000000001
2000445c:	3030 3030 3030 3030 3030 3030 3030 4639     000000000000009F
2000446c:	0a0d 313a 3130 3438 3038 3030 3345 4333     ..:101848000E33C
2000447c:	4144 3342 3134 3632 4544 4536 4443 3045     DAB34126DE6ECDE0
2000448c:	3035 3030 3042 3030 3030 3630 0d34 3a0a     5000B00000064..:
2000449c:	3031 3831 3835 3030 3030 3030 3030 3030     1018580000000000
200044ac:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200044bc:	3030 3030 3030 3030 3038 0a0d 313a 3130     0000000080..:101
200044cc:	3638 3038 3030 3030 3030 3030 3030 3030     8680000000000000
200044dc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200044ec:	3030 3030 3730 0d30 3a0a 3031 3831 3837     0000070..:101878
200044fc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000450c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000451c:	3030 3036 0a0d 313a 3130 3838 3038 3030     0060..:101888000
2000452c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000453c:	3030 3030 3030 3030 3030 3030 3030 3530     0000000000000005
2000454c:	0d30 3a0a 3031 3831 3839 3030 3030 3030     0..:101898000000
2000455c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000456c:	3030 3030 3030 3030 3030 3030 3034 0a0d     00000000000040..
2000457c:	313a 3130 4138 3038 3030 3030 3030 3030     :1018A8000000000
2000458c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000459c:	3030 3030 3030 3030 3330 0d30 3a0a 3031     00000000030..:10
200045ac:	3831 3842 3030 3030 3030 3030 3030 3030     18B8000000000000
200045bc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200045cc:	3030 3030 3030 3032 0a0d 313a 3130 4338     00000020..:1018C
200045dc:	3038 3030 3030 3030 3030 3030 3030 3030     8000000000000000
200045ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200045fc:	3030 3130 0d30 3a0a 3031 3831 3844 3030     00010..:1018D800
2000460c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000461c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000462c:	3030 0a0d 313a 3130 4538 3038 3030 3030     00..:1018E800000
2000463c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000464c:	3030 3030 3030 3030 3030 3030 4630 0d30     0000000000000F0.
2000465c:	3a0a 3031 3831 3846 3030 3030 3030 3030     .:1018F800000000
2000466c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000467c:	3030 3030 3030 3030 3030 3045 0a0d 313a     0000000000E0..:1
2000468c:	3130 3039 3038 3030 3030 3030 3030 3030     0190800000000000
2000469c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200046ac:	3030 3030 3030 4330 0d46 3a0a 3031 3931     0000000CF..:1019
200046bc:	3831 3030 3030 3030 3030 3030 3030 3030     1800000000000000
200046cc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200046dc:	3030 3030 4642 0a0d 313a 3130 3239 3038     0000BF..:1019280
200046ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200046fc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000470c:	4130 0d46 3a0a 3031 3931 3833 3030 3030     0AF..:1019380000
2000471c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000472c:	3030 3030 3030 3030 3030 3030 3030 4639     000000000000009F
2000473c:	0a0d 313a 3130 3439 3038 3030 3030 3030     ..:1019480000000
2000474c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000475c:	3030 3030 3030 3030 3030 3830 0d46 3a0a     000000000008F..:
2000476c:	3031 3931 3835 3030 3030 3030 3030 3030     1019580000000000
2000477c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000478c:	3030 3030 3030 3030 4637 0a0d 313a 3130     000000007F..:101
2000479c:	3639 3038 3030 3030 3030 3030 3030 3030     9680000000000000
200047ac:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200047bc:	3030 3030 3630 0d46 3a0a 3031 3931 3837     000006F..:101978
200047cc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200047dc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200047ec:	3030 4635 0a0d 313a 3130 3839 3038 3030     005F..:101988000
200047fc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000480c:	3030 3030 3030 3030 3030 3030 3030 3430     0000000000000004
2000481c:	0d46 3a0a 3031 3931 3839 3030 3030 3030     F..:101998000000
2000482c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000483c:	3030 3030 3030 3030 3030 3030 4633 0a0d     0000000000003F..
2000484c:	313a 3130 4139 3038 3030 3030 3030 3030     :1019A8000000000
2000485c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000486c:	3030 3030 3030 3030 3230 0d46 3a0a 3031     0000000002F..:10
2000487c:	3931 3842 3030 3030 3030 3030 3030 3030     19B8000000000000
2000488c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000489c:	3030 3030 3030 4631 0a0d 313a 3130 4339     0000001F..:1019C
200048ac:	3038 3030 3030 3030 3030 3030 3030 3030     8000000000000000
200048bc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200048cc:	3030 3030 0d46 3a0a 3031 3931 3844 3030     0000F..:1019D800
200048dc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200048ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200048fc:	4646 0a0d 313a 3130 4539 3038 3030 3030     FF..:1019E800000
2000490c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000491c:	3030 3030 3030 3030 3030 3030 4530 0d46     0000000000000EF.
2000492c:	3a0a 3031 3931 3846 3030 3030 3030 3030     .:1019F800000000
2000493c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000494c:	3030 3030 3030 3030 3030 4644 0a0d 313a     0000000000DF..:1
2000495c:	3130 3041 3038 3030 3030 3030 3030 3030     01A0800000000000
2000496c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000497c:	3030 3030 3030 4330 0d45 3a0a 3031 4131     0000000CE..:101A
2000498c:	3831 3030 3030 3030 3030 3030 3030 3030     1800000000000000
2000499c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200049ac:	3030 3030 4542 0a0d 313a 3130 3241 3038     0000BE..:101A280
200049bc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200049cc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200049dc:	4130 0d45 3a0a 3031 4131 3833 3030 3030     0AE..:101A380000
200049ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
200049fc:	3030 3030 3030 3030 3030 3030 3030 4539     000000000000009E
20004a0c:	0a0d 313a 3130 3441 3038 3030 3030 3030     ..:101A480000000
20004a1c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004a2c:	3030 3030 3030 3030 3030 3830 0d45 3a0a     000000000008E..:
20004a3c:	3031 4131 3835 3030 3030 3030 3030 3030     101A580000000000
20004a4c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004a5c:	3030 3030 3030 3030 4537 0a0d 313a 3130     000000007E..:101
20004a6c:	3641 3038 3030 3030 3030 3030 3030 3030     A680000000000000
20004a7c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004a8c:	3030 3030 3630 0d45 3a0a 3031 4131 3837     000006E..:101A78
20004a9c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004aac:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004abc:	3030 4535 0a0d 313a 3130 3841 3038 3030     005E..:101A88000
20004acc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004adc:	3030 3030 3030 3030 3030 3030 3030 3430     0000000000000004
20004aec:	0d45 3a0a 3031 4131 3839 3030 3030 3030     E..:101A98000000
20004afc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004b0c:	3030 3030 3030 3030 3030 3030 4533 0a0d     0000000000003E..
20004b1c:	313a 3130 4141 3038 3030 3030 3030 3030     :101AA8000000000
20004b2c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004b3c:	3030 3030 3030 3030 3230 0d45 3a0a 3031     0000000002E..:10
20004b4c:	4131 3842 3030 3030 3030 3030 3030 3030     1AB8000000000000
20004b5c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004b6c:	3030 3030 3030 4531 0a0d 313a 3130 4341     0000001E..:101AC
20004b7c:	3038 3030 3030 3030 3030 3030 3030 3030     8000000000000000
20004b8c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004b9c:	3030 3030 0d45 3a0a 3031 4131 3844 3030     0000E..:101AD800
20004bac:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004bbc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004bcc:	4546 0a0d 313a 3130 4541 3038 3030 3030     FE..:101AE800000
20004bdc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004bec:	3030 3030 3030 3030 3030 3030 4530 0d45     0000000000000EE.
20004bfc:	3a0a 3031 4131 3846 3030 3030 3030 3030     .:101AF800000000
20004c0c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004c1c:	3030 3030 3030 3030 3030 4544 0a0d 313a     0000000000DE..:1
20004c2c:	3130 3042 3038 3030 3030 3030 3030 3030     01B0800000000000
20004c3c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004c4c:	3030 3030 3030 4330 0d44 3a0a 3031 4231     0000000CD..:101B
20004c5c:	3831 3030 3030 3030 3030 3030 3030 3030     1800000000000000
20004c6c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004c7c:	3030 3030 4442 0a0d 313a 3130 3242 3038     0000BD..:101B280
20004c8c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004c9c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004cac:	4130 0d44 3a0a 3031 4231 3833 3030 3030     0AD..:101B380000
20004cbc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004ccc:	3030 3030 3030 3030 3030 3030 3030 4439     000000000000009D
20004cdc:	0a0d 313a 3130 3442 3038 3030 3030 3030     ..:101B480000000
20004cec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004cfc:	3030 3030 3030 3030 3030 3830 0d44 3a0a     000000000008D..:
20004d0c:	3031 4231 3835 3030 3030 3030 3030 3030     101B580000000000
20004d1c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004d2c:	3030 3030 3030 3030 4437 0a0d 313a 3130     000000007D..:101
20004d3c:	3642 3038 3030 3030 3030 3030 3030 3030     B680000000000000
20004d4c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004d5c:	3030 3030 3630 0d44 3a0a 3031 4231 3837     000006D..:101B78
20004d6c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004d7c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004d8c:	3030 4435 0a0d 313a 3130 3842 3038 3030     005D..:101B88000
20004d9c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004dac:	3030 3030 3030 3030 3030 3030 3030 3430     0000000000000004
20004dbc:	0d44 3a0a 3031 4231 3839 3030 3030 3030     D..:101B98000000
20004dcc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004ddc:	3030 3030 3030 3030 3030 3030 4433 0a0d     0000000000003D..
20004dec:	313a 3130 4142 3038 3030 3030 3030 3030     :101BA8000000000
20004dfc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20004e0c:	3030 3030 3030 3030 3230 0d44 3a0a 4330     0000000002D..:0C
20004e1c:	4231 3842 3030 3030 3030 3030 3030 3030     1BB8000000000000
20004e2c:	3030 3030 3030 3844 3430 3030 3032 3532     000000D804002025
20004e3c:	0a0d 303a 3034 3030 3030 3035 3430 3030     ..:0400000500400
20004e4c:	3843 3231 0d41 3a0a 3030 3030 3030 3130     C812A..:00000001
20004e5c:	4646 0a0d 0000 0000 0000 0000 0000 0000     FF..............
	...

200061b4 <SystemCoreClock>:
200061b4:	0900 003d                                   ..=.

200061b8 <_impure_ptr>:
200061b8:	61c0 2000 0000 0000                         .a. ....

200061c0 <impure_data>:
200061c0:	0000 0000 64ac 2000 6514 2000 657c 2000     .....d. .e. |e. 
	...
20006268:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20006278:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

200065e8 <__atexit_recursive_mutex>:
200065e8:	7084 2000                                   .p. 

200065ec <__malloc_av_>:
	...
200065f4:	65ec 2000 65ec 2000 65f4 2000 65f4 2000     .e. .e. .e. .e. 
20006604:	65fc 2000 65fc 2000 6604 2000 6604 2000     .e. .e. .f. .f. 
20006614:	660c 2000 660c 2000 6614 2000 6614 2000     .f. .f. .f. .f. 
20006624:	661c 2000 661c 2000 6624 2000 6624 2000     .f. .f. $f. $f. 
20006634:	662c 2000 662c 2000 6634 2000 6634 2000     ,f. ,f. 4f. 4f. 
20006644:	663c 2000 663c 2000 6644 2000 6644 2000     <f. <f. Df. Df. 
20006654:	664c 2000 664c 2000 6654 2000 6654 2000     Lf. Lf. Tf. Tf. 
20006664:	665c 2000 665c 2000 6664 2000 6664 2000     \f. \f. df. df. 
20006674:	666c 2000 666c 2000 6674 2000 6674 2000     lf. lf. tf. tf. 
20006684:	667c 2000 667c 2000 6684 2000 6684 2000     |f. |f. .f. .f. 
20006694:	668c 2000 668c 2000 6694 2000 6694 2000     .f. .f. .f. .f. 
200066a4:	669c 2000 669c 2000 66a4 2000 66a4 2000     .f. .f. .f. .f. 
200066b4:	66ac 2000 66ac 2000 66b4 2000 66b4 2000     .f. .f. .f. .f. 
200066c4:	66bc 2000 66bc 2000 66c4 2000 66c4 2000     .f. .f. .f. .f. 
200066d4:	66cc 2000 66cc 2000 66d4 2000 66d4 2000     .f. .f. .f. .f. 
200066e4:	66dc 2000 66dc 2000 66e4 2000 66e4 2000     .f. .f. .f. .f. 
200066f4:	66ec 2000 66ec 2000 66f4 2000 66f4 2000     .f. .f. .f. .f. 
20006704:	66fc 2000 66fc 2000 6704 2000 6704 2000     .f. .f. .g. .g. 
20006714:	670c 2000 670c 2000 6714 2000 6714 2000     .g. .g. .g. .g. 
20006724:	671c 2000 671c 2000 6724 2000 6724 2000     .g. .g. $g. $g. 
20006734:	672c 2000 672c 2000 6734 2000 6734 2000     ,g. ,g. 4g. 4g. 
20006744:	673c 2000 673c 2000 6744 2000 6744 2000     <g. <g. Dg. Dg. 
20006754:	674c 2000 674c 2000 6754 2000 6754 2000     Lg. Lg. Tg. Tg. 
20006764:	675c 2000 675c 2000 6764 2000 6764 2000     \g. \g. dg. dg. 
20006774:	676c 2000 676c 2000 6774 2000 6774 2000     lg. lg. tg. tg. 
20006784:	677c 2000 677c 2000 6784 2000 6784 2000     |g. |g. .g. .g. 
20006794:	678c 2000 678c 2000 6794 2000 6794 2000     .g. .g. .g. .g. 
200067a4:	679c 2000 679c 2000 67a4 2000 67a4 2000     .g. .g. .g. .g. 
200067b4:	67ac 2000 67ac 2000 67b4 2000 67b4 2000     .g. .g. .g. .g. 
200067c4:	67bc 2000 67bc 2000 67c4 2000 67c4 2000     .g. .g. .g. .g. 
200067d4:	67cc 2000 67cc 2000 67d4 2000 67d4 2000     .g. .g. .g. .g. 
200067e4:	67dc 2000 67dc 2000 67e4 2000 67e4 2000     .g. .g. .g. .g. 
200067f4:	67ec 2000 67ec 2000 67f4 2000 67f4 2000     .g. .g. .g. .g. 
20006804:	67fc 2000 67fc 2000 6804 2000 6804 2000     .g. .g. .h. .h. 
20006814:	680c 2000 680c 2000 6814 2000 6814 2000     .h. .h. .h. .h. 
20006824:	681c 2000 681c 2000 6824 2000 6824 2000     .h. .h. $h. $h. 
20006834:	682c 2000 682c 2000 6834 2000 6834 2000     ,h. ,h. 4h. 4h. 
20006844:	683c 2000 683c 2000 6844 2000 6844 2000     <h. <h. Dh. Dh. 
20006854:	684c 2000 684c 2000 6854 2000 6854 2000     Lh. Lh. Th. Th. 
20006864:	685c 2000 685c 2000 6864 2000 6864 2000     \h. \h. dh. dh. 
20006874:	686c 2000 686c 2000 6874 2000 6874 2000     lh. lh. th. th. 
20006884:	687c 2000 687c 2000 6884 2000 6884 2000     |h. |h. .h. .h. 
20006894:	688c 2000 688c 2000 6894 2000 6894 2000     .h. .h. .h. .h. 
200068a4:	689c 2000 689c 2000 68a4 2000 68a4 2000     .h. .h. .h. .h. 
200068b4:	68ac 2000 68ac 2000 68b4 2000 68b4 2000     .h. .h. .h. .h. 
200068c4:	68bc 2000 68bc 2000 68c4 2000 68c4 2000     .h. .h. .h. .h. 
200068d4:	68cc 2000 68cc 2000 68d4 2000 68d4 2000     .h. .h. .h. .h. 
200068e4:	68dc 2000 68dc 2000 68e4 2000 68e4 2000     .h. .h. .h. .h. 
200068f4:	68ec 2000 68ec 2000 68f4 2000 68f4 2000     .h. .h. .h. .h. 
20006904:	68fc 2000 68fc 2000 6904 2000 6904 2000     .h. .h. .i. .i. 
20006914:	690c 2000 690c 2000 6914 2000 6914 2000     .i. .i. .i. .i. 
20006924:	691c 2000 691c 2000 6924 2000 6924 2000     .i. .i. $i. $i. 
20006934:	692c 2000 692c 2000 6934 2000 6934 2000     ,i. ,i. 4i. 4i. 
20006944:	693c 2000 693c 2000 6944 2000 6944 2000     <i. <i. Di. Di. 
20006954:	694c 2000 694c 2000 6954 2000 6954 2000     Li. Li. Ti. Ti. 
20006964:	695c 2000 695c 2000 6964 2000 6964 2000     \i. \i. di. di. 
20006974:	696c 2000 696c 2000 6974 2000 6974 2000     li. li. ti. ti. 
20006984:	697c 2000 697c 2000 6984 2000 6984 2000     |i. |i. .i. .i. 
20006994:	698c 2000 698c 2000 6994 2000 6994 2000     .i. .i. .i. .i. 
200069a4:	699c 2000 699c 2000 69a4 2000 69a4 2000     .i. .i. .i. .i. 
200069b4:	69ac 2000 69ac 2000 69b4 2000 69b4 2000     .i. .i. .i. .i. 
200069c4:	69bc 2000 69bc 2000 69c4 2000 69c4 2000     .i. .i. .i. .i. 
200069d4:	69cc 2000 69cc 2000 69d4 2000 69d4 2000     .i. .i. .i. .i. 
200069e4:	69dc 2000 69dc 2000 69e4 2000 69e4 2000     .i. .i. .i. .i. 

200069f4 <__malloc_sbrk_base>:
200069f4:	ffff ffff                                   ....

200069f8 <__malloc_trim_threshold>:
200069f8:	0000 0002                                   ....

200069fc <__global_locale>:
200069fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006a1c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006a3c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006a5c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006a7c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006a9c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006abc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20006adc:	7169 0040 6d29 0040 0000 0000 7df4 0040     iq@.)m@......}@.
20006aec:	7df0 0040 7c90 0040 7c90 0040 7c90 0040     .}@..|@..|@..|@.
20006afc:	7c90 0040 7c90 0040 7c90 0040 7c90 0040     .|@..|@..|@..|@.
20006b0c:	7c90 0040 7c90 0040 ffff ffff ffff ffff     .|@..|@.........
20006b1c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20006b44:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
