<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>edgeDetection</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>edgeDetection_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_ecc_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7958996e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>edgeDetection_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ecc_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7958996e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cbd79d31</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cordic_0/cordic_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HECC/HECC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRC.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/packge_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/edgeDetection_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter_applier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter_px.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/multiplier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/edgeDetection_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4fadd158</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cordic" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_ecc_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ecc" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cordic_0/cordic_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HECC/HECC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRC.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/packge_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/edgeDetection_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter_applier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filter_px.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/multiplier.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/edgeDetection_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cordic" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_ecc_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ecc" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/edgeDetection_v1_0/data/edgeDetection.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/edgeDetection_v1_0/data/edgeDetection.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/edgeDetection_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/edgeDetection_v1_0/src/edgeDetection.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/edgeDetection_v1_0/src/edgeDetection.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/edgeDetection_v1_0/src/edgeDetection_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/edgeDetection_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">edgeDetection_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>edgeDetection_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-11T12:22:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae86d9e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1837fd_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483d6e52_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e36c8ba_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19961c7f_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5f1366_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8b4e4f_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413dbb41_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bbaba3_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d000710_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dbdcea_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f77e9b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5a1b83_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23dadf72_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439d88f0_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5974125e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ad5ed_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48226fdc_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2683432c_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4498f335_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9e1525_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e3e012_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d946a7_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4648bfc6_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a03528e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b237637_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edaad70_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d13fd66_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e92f8d1_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a90b95_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ad031d_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e18867b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6a683b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a8e1cc_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b70e417_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e9e2f3_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca04892_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5d188a_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409b9786_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c951965_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f81bbd_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f693e8_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2160b0b5_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b43c192_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2318bbb6_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8085c4d_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719e3cec_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38dd1952_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa2b7a0_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc8014b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c04344_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a40b34e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43012dbe_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af66d1b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453a3b7_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0e3985_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6824fe_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72213f9b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21821348_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684bac0d_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666dd7d9_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292d88c2_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7480f35_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba8bdb4_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19aeb12f_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dde1195_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0a244b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237d81f8_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71216b61_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c199556_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea3214e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6820224_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43317421_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db71acf_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd31b60_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32939f69_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e49c96d_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cf417b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa0ca14_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2108989_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a703ab8_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fa1a78_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57291e63_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd50910_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff1acf9_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0bf1ef_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4191fbc5_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161cf1ca_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102b2c9_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0b30c8_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c271b21_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a29c887_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33179a2a_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6374cba8_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1e49f1_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d36445e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616f1705_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7966c2c7_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eeeb0e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adf8279_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55521e2a_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5e0899_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f1d24e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bce01e6_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204a73a0_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac13a2f_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33090dfa_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9b64a_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a332a2c_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d473d1_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5b4ac3_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e55444_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51caf26a_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3c0978_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf6741f_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8407863_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4462cb_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba9b14d_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fab5ba_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcfb0c9_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b791e95_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc04dc1_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b04f38a_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b83c6b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9a7cc5_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429bfcfc_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd5514_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193c340f_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a503e46_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643de4b1_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3421f767_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449fc1de_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236598bd_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bcc04b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42968dc6_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403521e0_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434667bf_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4cd85b_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353f65be_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c292342_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a0ee34_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141b6cb7_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c818ff_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4f5813_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17839826_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643464c3_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207498d2_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b6676e_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ddf2c5_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc4f986_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6322d8b7_ARCHIVE_LOCATION">c:/Users/asus/Desktop/finalFPGA/ip_repo/edgeDetection_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="77eb01d5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fb85b070"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ffd61430"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b7473a1f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
