#ifndef TMC262_REGISTER_H
#define TMC262_REGISTER_H

	// addresses out auf address bits from write datagrams
	#define TMC262_DRVCTRL   0
	#define TMC262_CHOPCONF  4
	#define TMC262_SMARTEN   5
	#define TMC262_SGCSCONF  6
	#define TMC262_DRVCONF   7

	#define TMC262_DRVCTRL_SDOFF_MASK  (0xFFFFF)
	#define TMC262_DRVCTRL_MASK        (0xFFFFF & ~((0x0F<<4) | (0x7F <<10)))
	#define TMC262_CHOPCONF_MASK       (0xFFFFF)
	#define TMC262_SMARTEN_MASK        (0xFFFFF & ~((0x01<<4) | (0x01<<7) | (0x01<<12)))
	#define TMC262_SGCSCONF_MASK       (0xFFFFF & ~((0x07<<5) | (0x01<<15)))
	#define TMC262_DRVCONF_MASK        (0xFFFFF & ~((0x0F<<0) | (0x01<<11)))

	// makro function to determine register address out of write datagram
	#define TMC262_GET_ADDRESS(X)  ((uint8) ((((X) >> 18) ? ((X)>>17) : 0) & 0x07))
	#define TMC262_WRITE           (1<<3)


	// makro function to shift register data fields to correct position with masking to add them to a write datagram like :
	// write &= ~TMC262_SET_CB(-1);  // clearing CB field of write datagram to DRVCTRL register
	// write |= TMC262_SET_CB(5);    // setting value 5 to CB field of  write datagram to DRVCTRL register

	// for clearing use:

	#define TMC262_SET_CB(X)        (((X) & 0xFF) << 0)
	#define TMC262_SET_PHB(X)       (((X) & 0x01) << 0)
	#define TMC262_SET_CA(X)        (((X) & 0xFF) << 9)
	#define TMC262_SET_PHA(X)       (((X) & 0xFF) << 17)
	#define TMC262_SET_MRES(X)      (((X) & 0x0F) << 0)

	#define TMC262_SET_DEDGE(X)     (((X) & 0x01) << 8)
	#define TMC262_SET_INTERPOL(X)  (((X) & 0x01) << 9)

	// TMC262_CHOPCONF
	#define TMC262_SET_TOFF(X)      (((X) & 0x0F) << 0)
	#define TMC262_SET_HSTRT(X)     (((X) & 0x07) << 4)
	#define TMC262_SET_HEND(X)      (((X) & 0x0F) << 7)
	#define TMC262_SET_HDEC(X)      (((X) & 0x03) << 11)
	#define TMC262_SET_RNDTF(X)     (((X) & 0x01) << 13)
	#define TMC262_SET_CHM(X)       (((X) & 0x01) << 14)
	#define TMC262_SET_TBL(X)       (((X) & 0x03) << 15)

	// TMC262_SMARTEN
	#define TMC262_SET_SEMIN(X)     (((X) & 0x0F) << 0)
	#define TMC262_SET_SEUP(X)      (((X) & 0x03) << 5)
	#define TMC262_SET_SEMAX(X)     (((X) & 0x0F) << 8)
	#define TMC262_SET_SEDN(X)      (((X) & 0x03) << 13)
	#define TMC262_SET_SEIMIN(X)    (((X) & 0x01) << 15)


	// TMC262_SGCSCONF
	#define TMC262_SET_CS(X)        (((X) & 0x1F) << 0)
	#define TMC262_SET_SGT(X)       (((X) & 0x7F) << 8)
	#define TMC262_SET_SFILT(X)     (((X) & 0x01) << 16)

	// TMC262_DRVCONF
	#define TMC262_SET_RDSEL(X)     (((X) & 0x03) << 4)
	#define TMC262_SET_VSENSE(X)    (((X) & 0x01) << 6)
	#define TMC262_SET_SDOFF(X)     (((X) & 0x01) << 7)
	#define TMC262_SET_TS2G(X)      (((X) & 0x03) << 8)
	#define TMC262_SET_DISS2G(X)    (((X) & 0x01) << 10)
	#define TMC262_SET_SLPL(X)      (((X) & 0x03) << 12)
	#define TMC262_SET_SLPH(X)      (((X) & 0x03) << 14)
	#define TMC262_SET_TST(X)       (((X) & 0x01) << 16)

	// makro function to shift register data fields to correct position with masking to read out values out of write datagram

	// cb = TMC262_GET_CB(write); // reading CB field of write datagram to DRVCTRL register

	// TMC262_DRVCTRL
	#define TMC262_GET_CB(X)        (0xFF & ((X) >> 0))
	#define TMC262_GET_PHB(X)       (0x01 & ((X) >> 0))
	#define TMC262_GET_CA(X)        (0xFF & ((X) >> 9))
	#define TMC262_GET_PHA(X)       (0xFF & ((X) >> 17))
	#define TMC262_GET_MRES(X)      (0x0F & ((X) >> 0))

	#define TMC262_GET_DEDGE(X)     (0x01 & ((X) >> 8))
	#define TMC262_GET_INTERPOL(X)  (0x01 & ((X) >> 9))

	// TMC262_CHOPCONF
	#define TMC262_GET_TOFF(X)      (0x0F & ((X) >> 0))
	#define TMC262_GET_HSTRT(X)     (0x07 & ((X) >> 4))
	#define TMC262_GET_HEND(X)      (0x0F & ((X) >> 7))
	#define TMC262_GET_HDEC(X)      (0x03 & ((X) >> 11))
	#define TMC262_GET_RNDTF(X)     (0x01 & ((X) >> 13))
	#define TMC262_GET_CHM(X)       (0x01 & ((X) >> 14))
	#define TMC262_GET_TBL(X)       (0x03 & ((X) >> 15))

	// TMC262_SMARTEN
	#define TMC262_GET_SEMIN(X)     (0x0F & ((X) >> 0))
	#define TMC262_GET_SEUP(X)      (0x03 & ((X) >> 5))
	#define TMC262_GET_SEMAX(X)     (0x0F & ((X) >> 8))
	#define TMC262_GET_SEDN(X)      (0x03 & ((X) >> 13))
	#define TMC262_GET_SEIMIN(X)    (0x01 & ((X) >> 15))

	// TMC262_SGCSCONF
	#define TMC262_GET_CS(X)        (0x1F & ((X) >> 0))
	#define TMC262_GET_SGT(X)       (0x7F & ((X) >> 8))
	#define TMC262_GET_SFILT(X)     (0x01 & ((X) >> 16))

	// TMC262_DRVCONF
	#define TMC262_GET_RDSEL(X)     (0x03 & ((X) >> 4))
	#define TMC262_GET_VSENSE(X)    (0x01 & ((X) >> 6))
	#define TMC262_GET_SDOFF(X)     (0x01 & ((X) >> 7))
	#define TMC262_GET_TS2G(X)      (0x03 & ((X) >> 8))
	#define TMC262_GET_DISS2G(X)    (0x01 & ((X) >> 10))
	#define TMC262_GET_SLPL(X)      (0x03 & ((X) >> 12))
	#define TMC262_GET_SLPH(X)      (0x03 & ((X) >> 14))
	#define TMC262_GET_TST(X)       (0x01 & ((X) >> 16))

	// read addressescorrespondes with RDSEL, added latest to access latest data of common lower 7 bits
	#define TMC262_RESPONSE0        0
	#define TMC262_RESPONSE1        1
	#define TMC262_RESPONSE2        2
	#define TMC262_RESPONSE_LATEST  3

	// makro function to shift register data fields to correct position with masking to read out values out of read datagram

	// TMC262_RESPONSE0
	#define TMC262_GET_MSTEP(X)  (0x3FF & ((X) >> 10))

	// TMC262_RESPONSE1
	#define TMC262_GET_SG(X)     (0x3FF & ((X) >> 10))

	// TMC262_RESPONSE2
	#define TMC262_GET_SGU(X)    (0x1F & ((X) >> 15))
	#define TMC262_GET_SE(X)     (0x1F & ((X) >> 10))

	// TMC262_RESPONSE_LATEST
	#define TMC262_GET_STST(X)   (0x01 & ((X) >> 7))
	#define TMC262_GET_OLB(X)    (0x01 & ((X) >> 6))
	#define TMC262_GET_OLA(X)    (0x01 & ((X) >> 5))
	#define TMC262_GET_S2GB(X)   (0x01 & ((X) >> 4))
	#define TMC262_GET_S2GA(X)   (0x01 & ((X) >> 3))
	#define TMC262_GET_OTPW(X)   (0x01 & ((X) >> 2))
	#define TMC262_GET_OT(X)     (0x01 & ((X) >> 1))
	#define TMC262_GET_SGF(X)    (0x01 & ((X) >> 0))

#endif /* TMC262_REGISTER_H */
