{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691731156580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691731156580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 10:49:16 2023 " "Processing started: Fri Aug 11 10:49:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691731156580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1691731156580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_subtractor -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_subtractor -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1691731156580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1691731157308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1691731157308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/sravan/xor/xor_gate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/student/desktop/sravan/xor/xor_gate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-Struct " "Found design unit 1: XOR_gate-Struct" {  } { { "../XOR/XOR_gate.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/XOR/XOR_gate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171567 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "../XOR/XOR_gate.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/XOR/XOR_gate.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/sravan/or/or_gate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/student/desktop/sravan/or/or_gate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-Struct " "Found design unit 1: OR_gate-Struct" {  } { { "../OR/OR_gate.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/OR/OR_gate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171570 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "../OR/OR_gate.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/OR/OR_gate.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/student/desktop/sravan/and/and_gate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/student/desktop/sravan/and/and_gate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-Struct " "Found design unit 1: AND_gate-Struct" {  } { { "../AND/AND_gate.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/AND/AND_gate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171572 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "../AND/AND_gate.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/AND/AND_gate.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171575 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171584 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_subtractor-Struct " "Found design unit 1: Full_subtractor-Struct" {  } { { "Full_subtractor.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Full_subtractor.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_subtractor " "Found entity 1: Full_subtractor" {  } { { "Full_subtractor.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Full_subtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691731171587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691731171587 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "C Full_subtractor.vhdl(28) " "VHDL error at Full_subtractor.vhdl(28): object \"C\" is used but not declared" {  } { { "Full_subtractor.vhdl" "" { Text "C:/Users/student/Desktop/SRAVAN/Full_subtractor/Full_subtractor.vhdl" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1691731171590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691731171714 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 11 10:49:31 2023 " "Processing ended: Fri Aug 11 10:49:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691731171714 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691731171714 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691731171714 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691731171714 ""}
