#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 21 14:08:45 2019
# Process ID: 10660
# Current directory: D:/UT an3 sem2/SSC/AMD_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent660 D:\UT an3 sem2\SSC\AMD_processor\AMD_processor.xpr
# Log file: D:/UT an3 sem2/SSC/AMD_processor/vivado.log
# Journal file: D:/UT an3 sem2/SSC/AMD_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 672.570 ; gain = 111.602
update_compile_order -fileset sources_1
close [ open {D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/displ7seg.vhd} w ]
add_files {{D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/displ7seg.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/SSD.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/SSD.vhd}}
file delete -force {D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/SSD.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/UT an3 sem2/SSC/proiect/constr.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{D:/UT an3 sem2/SSC/proiect/constr.xdc}}
add_files -fileset constrs_1 -norecurse {{D:/UT an3 sem2/SSC/proiect/clock/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue May 21 14:34:43 2019] Launched synth_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/synth_1/runme.log
[Tue May 21 14:34:43 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 21 14:45:44 2019] Launched synth_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 21 14:46:34 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/AMD.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/displ7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.srcs/sources_1/new/SSD.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a35tcpg236-1' does not match with the device on the 'DIGILENTINC.COM:NEXYS4_DDR:PART0:1.1' board part. A device change to match the device on 'DIGILENTINC.COM:NEXYS4_DDR:PART0:1.1' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a100tcsg324-1)
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 21 14:49:47 2019] Launched synth_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 21 14:50:43 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 14:52:45 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue May 21 14:58:47 2019] Launched synth_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/synth_1/runme.log
[Tue May 21 14:58:47 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 15:01:42 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2133.742 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2133.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2133.742 ; gain = 0.000
set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to 'D:/UT an3 sem2/SSC/proiect/clock/Nexys4DDR_Master.xdc' for the 'constrs_1' constraints set.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.742 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 15:12:46 2019] Launched synth_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/synth_1/runme.log
[Tue May 21 15:12:46 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2825.180 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2825.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2825.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.180 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 2
[Tue May 21 15:23:41 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 15:25:34 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3159.289 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3159.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue May 21 15:32:22 2019] Launched synth_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/synth_1/runme.log
[Tue May 21 15:32:22 2019] Launched impl_1...
Run output will be captured here: D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3159.289 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292696646A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292696646A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696646A
set_property PROGRAM.FILE {D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/AMD.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/AMD.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UT an3 sem2/SSC/AMD_processor/AMD_processor.runs/impl_1/AMD.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 15:41:16 2019...
