// Seed: 1719451953
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wand  id_3
);
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd48
) (
    output uwire id_0,
    input supply1 _id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  parameter id_6 = 1'b0;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_2
  );
  assign id_0 = id_6[id_1];
endmodule
module module_2 #(
    parameter id_10 = 32'd77,
    parameter id_15 = 32'd43
) (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    input uwire _id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 _id_15[id_10 : id_15],
    output tri id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    input supply0 id_20,
    input wand id_21,
    input wor id_22
    , id_31,
    input tri1 id_23,
    output tri0 id_24,
    output supply0 id_25,
    output uwire id_26,
    input tri id_27,
    input wor id_28,
    input supply1 id_29
);
  assign id_16 = 1;
  wire id_32;
  module_0 modCall_1 (
      id_6,
      id_25,
      id_21,
      id_18
  );
endmodule
