

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [userdma.cpp:100]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len = alloca i32 1"   --->   Operation 7 'alloca' 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 8 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%endianness_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %endianness"   --->   Operation 9 'read' 'endianness_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln100"   --->   Operation 10 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count_1"   --->   Operation 11 'read' 'count_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count"   --->   Operation 12 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i62 %sext_ln100_read"   --->   Operation 13 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_5, void @empty_4, void @empty_2, i32 4, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %count_read, i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln100 = store i5 0, i5 %i" [userdma.cpp:100]   --->   Operation 17 'store' 'store_ln100' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [userdma.cpp:100]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %i_1" [userdma.cpp:100]   --->   Operation 20 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln100 = icmp_slt  i32 %zext_ln100, i32 %count_1_read" [userdma.cpp:100]   --->   Operation 21 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln100 = add i5 %i_1, i5 1" [userdma.cpp:100]   --->   Operation 22 'add' 'add_ln100' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %do.cond.loopexit.exitStub, void %for.body.split_ifconv" [userdma.cpp:100]   --->   Operation 23 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln108_1 = icmp_eq  i32 %zext_ln100, i32 %sub_read" [userdma.cpp:108]   --->   Operation 24 'icmp' 'icmp_ln108_1' <Predicate = (icmp_ln100)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln100 = store i5 %add_ln100, i5 %i" [userdma.cpp:100]   --->   Operation 25 'store' 'store_ln100' <Predicate = (icmp_ln100)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln100_cast" [userdma.cpp:100]   --->   Operation 26 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.30ns)   --->   "%temp = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [userdma.cpp:103]   --->   Operation 27 'read' 'temp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp, i32 24, i32 31" [userdma.cpp:104]   --->   Operation 28 'partselect' 'tmp1' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp, i32 16, i32 23" [userdma.cpp:104]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp, i32 8, i32 15" [userdma.cpp:104]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %temp" [userdma.cpp:104]   --->   Operation 31 'trunc' 'trunc_ln104' <Predicate = (endianness_read)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load = load i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len" [userdma.cpp:114]   --->   Operation 32 'load' 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [userdma.cpp:101]   --->   Operation 33 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [userdma.cpp:100]   --->   Operation 34 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_val_data_filed = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln104, i8 %tmp_1, i8 %tmp_s, i8 %tmp1" [userdma.cpp:104]   --->   Operation 35 'bitconcatenate' 'out_val_data_filed' <Predicate = (endianness_read)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.69ns)   --->   "%out_val_data_filed_1 = select i1 %endianness_read, i32 %out_val_data_filed, i32 %temp" [userdma.cpp:81]   --->   Operation 36 'select' 'out_val_data_filed_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_slt  i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load, i32 17" [userdma.cpp:108]   --->   Operation 37 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.97ns)   --->   "%out_val_last = and i1 %icmp_ln108, i1 %icmp_ln108_1" [userdma.cpp:108]   --->   Operation 38 'and' 'out_val_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %out_val_last, i32 %out_val_data_filed_1" [userdma.cpp:113]   --->   Operation 39 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.56ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %outbuf, i33 %p_0" [userdma.cpp:113]   --->   Operation 40 'write' 'write_ln113' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_3 : Operation 41 [1/1] (2.55ns)   --->   "%add_ln114 = add i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load, i32 4294967295" [userdma.cpp:114]   --->   Operation 41 'add' 'add_ln114' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln114 = store i32 %add_ln114, i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len" [userdma.cpp:114]   --->   Operation 42 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body" [userdma.cpp:100]   --->   Operation 43 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln100', userdma.cpp:100) of constant 0 on local variable 'i', userdma.cpp:100 [19]  (1.588 ns)
	'load' operation 5 bit ('i', userdma.cpp:100) on local variable 'i', userdma.cpp:100 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln100', userdma.cpp:100) [24]  (2.552 ns)
	'store' operation 0 bit ('store_ln100', userdma.cpp:100) of variable 'add_ln100', userdma.cpp:100 on local variable 'i', userdma.cpp:100 [46]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem1_addr', userdma.cpp:100) [29]  (0.000 ns)
	bus read operation ('temp', userdma.cpp:103) on port 'gmem1' (userdma.cpp:103) [32]  (7.300 ns)

 <State 3>: 7.091ns
The critical path consists of the following:
	'load' operation 32 bit ('paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len_load', userdma.cpp:114) on local variable 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_bool_m2s_len' [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln108', userdma.cpp:108) [39]  (2.552 ns)
	'and' operation 1 bit ('out_val.last', userdma.cpp:108) [41]  (0.978 ns)
	fifo write operation ('write_ln113', userdma.cpp:113) on port 'outbuf' (userdma.cpp:113) [43]  (3.561 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
