{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646162544051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646162544052 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646162544069 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1646162544126 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1646162544126 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646162544649 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646162544657 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646162544800 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646162544800 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646162544811 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646162544811 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646162544812 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646162544812 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646162544812 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646162544812 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646162544820 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646162547196 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1646162547197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1646162547224 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1646162547224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1646162547226 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646162547674 ""}  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646162547674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646162548630 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646162548637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646162548638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646162548648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646162548666 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1646162548681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1646162548681 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646162548689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646162548805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1646162548813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646162548813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646162549499 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646162549509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646162552160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646162552623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646162552713 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646162555508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646162555509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646162557008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646162559934 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646162559934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646162562250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646162562250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646162562253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646162562535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646162562572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646162564219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646162564221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646162566375 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646162567857 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL N14 " "Pin clk50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_reset 3.3-V LVTTL A7 " "Pin cpu_reset uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cpu_reset } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_reset" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL W10 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { serial_rx } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adxl362_spi_miso 3.3-V LVTTL V12 " "Pin adxl362_spi_miso uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { adxl362_spi_miso } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "adxl362_spi_miso" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_btn_1 3.3-V LVTTL B8 " "Pin user_btn_1 uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_btn_1 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_btn_1" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw0 3.3-V LVTTL C10 " "Pin user_sw0 uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw0 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw0" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw1 3.3-V LVTTL C11 " "Pin user_sw1 uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw1 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw1" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw2 3.3-V LVTTL D12 " "Pin user_sw2 uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw2 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw2" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw3 3.3-V LVTTL C12 " "Pin user_sw3 uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw3 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw3" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw4 3.3-V LVTTL A12 " "Pin user_sw4 uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw4 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw4" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw5 3.3-V LVTTL B12 " "Pin user_sw5 uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw5 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw5" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw6 3.3-V LVTTL A13 " "Pin user_sw6 uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw6 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw6" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw7 3.3-V LVTTL A14 " "Pin user_sw7 uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw7 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw7" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw8 3.3-V LVTTL B14 " "Pin user_sw8 uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw8 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw8" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw9 3.3-V LVTTL F15 " "Pin user_sw9 uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { user_sw9 } } } { "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/alexandre/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw9" } } } } { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646162568707 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1646162568707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.fit.smsg " "Generated suppressed messages file /home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646162568990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1378 " "Peak virtual memory: 1378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646162569748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  1 20:22:49 2022 " "Processing ended: Tue Mar  1 20:22:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646162569748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646162569748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646162569748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646162569748 ""}
