<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/bin/fpga_project/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 22 18:54:39 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>230</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>152</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>bank1_3v3_xtal_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.392</td>
<td>42.750
<td>0.000</td>
<td>11.696</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.088</td>
<td>28.500
<td>0.000</td>
<td>17.544</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>85.500(MHz)</td>
<td>90.876(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of bank1_3v3_xtal_in!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.692</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_19_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>10.604</td>
</tr>
<tr>
<td>2</td>
<td>0.969</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>10.327</td>
</tr>
<tr>
<td>3</td>
<td>1.127</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>10.169</td>
</tr>
<tr>
<td>4</td>
<td>1.343</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.953</td>
</tr>
<tr>
<td>5</td>
<td>1.343</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.953</td>
</tr>
<tr>
<td>6</td>
<td>1.613</td>
<td>red_led_counter_22_s0/Q</td>
<td>red_led_counter_1_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.683</td>
</tr>
<tr>
<td>7</td>
<td>1.840</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.456</td>
</tr>
<tr>
<td>8</td>
<td>2.039</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_24_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.256</td>
</tr>
<tr>
<td>9</td>
<td>2.122</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.174</td>
</tr>
<tr>
<td>10</td>
<td>2.176</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.120</td>
</tr>
<tr>
<td>11</td>
<td>2.238</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.058</td>
</tr>
<tr>
<td>12</td>
<td>2.238</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.058</td>
</tr>
<tr>
<td>13</td>
<td>2.328</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led1_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.968</td>
</tr>
<tr>
<td>14</td>
<td>2.411</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.885</td>
</tr>
<tr>
<td>15</td>
<td>2.417</td>
<td>red_led_counter_22_s0/Q</td>
<td>red_led_counter_3_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.879</td>
</tr>
<tr>
<td>16</td>
<td>2.438</td>
<td>red_led_counter_22_s0/Q</td>
<td>red_led_counter_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.858</td>
</tr>
<tr>
<td>17</td>
<td>2.438</td>
<td>red_led_counter_22_s0/Q</td>
<td>red_led_counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.858</td>
</tr>
<tr>
<td>18</td>
<td>2.477</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.818</td>
</tr>
<tr>
<td>19</td>
<td>2.577</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_18_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.719</td>
</tr>
<tr>
<td>20</td>
<td>2.577</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_19_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.719</td>
</tr>
<tr>
<td>21</td>
<td>2.577</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.719</td>
</tr>
<tr>
<td>22</td>
<td>2.577</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.719</td>
</tr>
<tr>
<td>23</td>
<td>2.577</td>
<td>red_led_counter_22_s0/Q</td>
<td>red_led_counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.719</td>
</tr>
<tr>
<td>24</td>
<td>2.598</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.698</td>
</tr>
<tr>
<td>25</td>
<td>2.598</td>
<td>red_led_counter_0_s0/Q</td>
<td>onboard_led0_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.698</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>bank2_3v3_red_led_s3/Q</td>
<td>bank2_3v3_red_led_s3/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>red_led_counter_25_s0/Q</td>
<td>red_led_counter_25_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>onboard_led1_counter_5_s0/Q</td>
<td>onboard_led1_counter_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>onboard_led1_counter_7_s0/Q</td>
<td>onboard_led1_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>onboard_led1_counter_12_s0/Q</td>
<td>onboard_led1_counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>onboard_led1_counter_15_s0/Q</td>
<td>onboard_led1_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>onboard_led1_counter_21_s0/Q</td>
<td>onboard_led1_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>onboard_led0_counter_7_s0/Q</td>
<td>onboard_led0_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>onboard_led0_counter_11_s0/Q</td>
<td>onboard_led0_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>onboard_led0_counter_16_s0/Q</td>
<td>onboard_led0_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>red_led_counter_14_s0/Q</td>
<td>red_led_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>red_led_counter_18_s0/Q</td>
<td>red_led_counter_18_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>red_led_counter_20_s0/Q</td>
<td>red_led_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>red_led_counter_23_s0/Q</td>
<td>red_led_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>onboard_led1_counter_20_s0/Q</td>
<td>onboard_led1_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>onboard_led0_counter_4_s0/Q</td>
<td>onboard_led0_counter_4_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>onboard_led0_counter_8_s0/Q</td>
<td>onboard_led0_counter_8_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>onboard_led0_counter_9_s0/Q</td>
<td>onboard_led0_counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>onboard_led0_counter_10_s0/Q</td>
<td>onboard_led0_counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>onboard_led0_counter_17_s0/Q</td>
<td>onboard_led0_counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>onboard_led0_counter_19_s0/Q</td>
<td>onboard_led0_counter_19_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>red_led_counter_0_s0/Q</td>
<td>red_led_counter_0_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>red_led_counter_2_s0/Q</td>
<td>red_led_counter_2_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>red_led_counter_6_s0/Q</td>
<td>red_led_counter_6_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>onboard_led0_counter_14_s0/Q</td>
<td>onboard_led0_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led0_counter_18_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.714</td>
<td>4.964</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>n245_s4/I1</td>
</tr>
<tr>
<td>13.585</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">n245_s4/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>n247_s2/I1</td>
</tr>
<tr>
<td>15.107</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">n247_s2/F</td>
</tr>
<tr>
<td>15.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>onboard_led1_counter_19_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>onboard_led1_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 40.466%; route: 5.855, 55.212%; tC2Q: 0.458, 4.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>n245_s4/I1</td>
</tr>
<tr>
<td>13.585</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">n245_s4/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n246_s2/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n246_s2/F</td>
</tr>
<tr>
<td>14.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>onboard_led1_counter_20_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 38.869%; route: 5.855, 56.693%; tC2Q: 0.458, 4.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>n245_s4/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C16[2][B]</td>
<td style=" background: #97FFFF;">n245_s4/F</td>
</tr>
<tr>
<td>13.639</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>n245_s2/I2</td>
</tr>
<tr>
<td>14.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">n245_s2/F</td>
</tr>
<tr>
<td>14.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>onboard_led1_counter_21_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 41.913%; route: 5.448, 53.580%; tC2Q: 0.458, 4.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>n243_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">n243_s3/F</td>
</tr>
<tr>
<td>13.634</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n244_s2/I2</td>
</tr>
<tr>
<td>14.456</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n244_s2/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>onboard_led1_counter_22_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>onboard_led1_counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 40.711%; route: 5.443, 54.685%; tC2Q: 0.458, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>n243_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">n243_s3/F</td>
</tr>
<tr>
<td>13.634</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>14.456</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>onboard_led1_counter_23_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>onboard_led1_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 40.711%; route: 5.443, 54.685%; tC2Q: 0.458, 4.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/Q</td>
</tr>
<tr>
<td>7.557</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n21_s8/I3</td>
</tr>
<tr>
<td>8.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n21_s8/F</td>
</tr>
<tr>
<td>8.869</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n21_s5/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s5/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>n21_s1/I3</td>
</tr>
<tr>
<td>11.412</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/F</td>
</tr>
<tr>
<td>13.086</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>n74_s2/I0</td>
</tr>
<tr>
<td>14.185</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>14.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>red_led_counter_1_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>red_led_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 41.787%; route: 5.178, 53.480%; tC2Q: 0.458, 4.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>n252_s2/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">n252_s2/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>onboard_led1_counter_14_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>onboard_led1_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 34.160%; route: 5.767, 60.993%; tC2Q: 0.458, 4.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.681</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.110</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n242_s3/I0</td>
</tr>
<tr>
<td>12.932</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n242_s3/F</td>
</tr>
<tr>
<td>12.937</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>n242_s5/I3</td>
</tr>
<tr>
<td>13.759</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">n242_s5/F</td>
</tr>
<tr>
<td>13.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>onboard_led1_counter_24_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>onboard_led1_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 40.718%; route: 5.029, 54.331%; tC2Q: 0.458, 4.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.855</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>n250_s2/I2</td>
</tr>
<tr>
<td>13.677</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">n250_s2/F</td>
</tr>
<tr>
<td>13.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>onboard_led1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>onboard_led1_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 32.189%; route: 5.763, 62.815%; tC2Q: 0.458, 4.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>n253_s2/I2</td>
</tr>
<tr>
<td>13.623</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">n253_s2/F</td>
</tr>
<tr>
<td>13.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 35.416%; route: 5.432, 59.559%; tC2Q: 0.458, 5.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.528</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>n251_s3/I2</td>
</tr>
<tr>
<td>13.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">n251_s3/F</td>
</tr>
<tr>
<td>13.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 34.920%; route: 5.436, 60.020%; tC2Q: 0.458, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.655</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>n248_s3/I1</td>
</tr>
<tr>
<td>11.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">n248_s3/F</td>
</tr>
<tr>
<td>12.528</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>n249_s2/I0</td>
</tr>
<tr>
<td>13.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">n249_s2/F</td>
</tr>
<tr>
<td>13.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>onboard_led1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>onboard_led1_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 34.920%; route: 5.436, 60.020%; tC2Q: 0.458, 5.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.501</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>n254_s4/I0</td>
</tr>
<tr>
<td>11.600</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">n254_s4/F</td>
</tr>
<tr>
<td>11.611</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>n255_s3/I2</td>
</tr>
<tr>
<td>12.643</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">n255_s3/F</td>
</tr>
<tr>
<td>12.649</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>n255_s4/I3</td>
</tr>
<tr>
<td>13.471</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">n255_s4/F</td>
</tr>
<tr>
<td>13.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>onboard_led1_counter_11_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>onboard_led1_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 45.183%; route: 4.458, 49.706%; tC2Q: 0.458, 5.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.506</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>n159_s3/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">n159_s3/F</td>
</tr>
<tr>
<td>12.288</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>n159_s2/I2</td>
</tr>
<tr>
<td>13.387</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n159_s2/F</td>
</tr>
<tr>
<td>13.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 31.786%; route: 5.602, 63.056%; tC2Q: 0.458, 5.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/Q</td>
</tr>
<tr>
<td>7.557</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n21_s8/I3</td>
</tr>
<tr>
<td>8.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n21_s8/F</td>
</tr>
<tr>
<td>8.869</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n21_s5/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s5/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>n21_s1/I3</td>
</tr>
<tr>
<td>11.412</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/F</td>
</tr>
<tr>
<td>12.755</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>n72_s2/I2</td>
</tr>
<tr>
<td>13.381</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>13.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>red_led_counter_3_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>red_led_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 40.242%; route: 4.847, 54.596%; tC2Q: 0.458, 5.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/Q</td>
</tr>
<tr>
<td>7.557</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n21_s8/I3</td>
</tr>
<tr>
<td>8.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n21_s8/F</td>
</tr>
<tr>
<td>8.869</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n21_s5/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s5/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>n21_s1/I3</td>
</tr>
<tr>
<td>11.412</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/F</td>
</tr>
<tr>
<td>12.262</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>n70_s2/I2</td>
</tr>
<tr>
<td>13.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>13.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>red_led_counter_5_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>red_led_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 45.676%; route: 4.354, 49.150%; tC2Q: 0.458, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/Q</td>
</tr>
<tr>
<td>7.557</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n21_s8/I3</td>
</tr>
<tr>
<td>8.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n21_s8/F</td>
</tr>
<tr>
<td>8.869</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n21_s5/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s5/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>n21_s1/I3</td>
</tr>
<tr>
<td>11.412</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/F</td>
</tr>
<tr>
<td>12.262</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>n58_s2/I2</td>
</tr>
<tr>
<td>13.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">n58_s2/F</td>
</tr>
<tr>
<td>13.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">red_led_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>red_led_counter_17_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>red_led_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 45.676%; route: 4.354, 49.150%; tC2Q: 0.458, 5.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n120_s2/I1</td>
</tr>
<tr>
<td>10.492</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n120_s2/F</td>
</tr>
<tr>
<td>10.503</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n120_s8/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n120_s8/F</td>
</tr>
<tr>
<td>12.499</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>n149_s2/I2</td>
</tr>
<tr>
<td>13.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">n149_s2/F</td>
</tr>
<tr>
<td>13.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">onboard_led0_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>onboard_led0_counter_21_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>onboard_led0_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.565, 40.427%; route: 4.795, 54.376%; tC2Q: 0.458, 5.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n149_s3/I0</td>
</tr>
<tr>
<td>10.492</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n149_s3/F</td>
</tr>
<tr>
<td>11.346</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n148_s5/I3</td>
</tr>
<tr>
<td>12.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>12.400</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>n152_s2/I1</td>
</tr>
<tr>
<td>13.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">n152_s2/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">onboard_led0_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>onboard_led0_counter_18_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>onboard_led0_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 43.296%; route: 4.486, 51.447%; tC2Q: 0.458, 5.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n149_s3/I0</td>
</tr>
<tr>
<td>10.492</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n149_s3/F</td>
</tr>
<tr>
<td>11.346</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n148_s5/I3</td>
</tr>
<tr>
<td>12.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>12.400</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>n151_s2/I1</td>
</tr>
<tr>
<td>13.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">n151_s2/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 43.296%; route: 4.486, 51.447%; tC2Q: 0.458, 5.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n149_s3/I0</td>
</tr>
<tr>
<td>10.492</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n149_s3/F</td>
</tr>
<tr>
<td>11.346</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n148_s5/I3</td>
</tr>
<tr>
<td>12.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>12.400</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>n150_s2/I2</td>
</tr>
<tr>
<td>13.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">n150_s2/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>onboard_led0_counter_20_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>onboard_led0_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 43.296%; route: 4.486, 51.447%; tC2Q: 0.458, 5.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n149_s3/I0</td>
</tr>
<tr>
<td>10.492</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n149_s3/F</td>
</tr>
<tr>
<td>11.346</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n148_s5/I3</td>
</tr>
<tr>
<td>12.378</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>12.400</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>n148_s2/I1</td>
</tr>
<tr>
<td>13.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">n148_s2/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" font-weight:bold;">onboard_led0_counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>onboard_led0_counter_22_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>onboard_led0_counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 43.296%; route: 4.486, 51.447%; tC2Q: 0.458, 5.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/Q</td>
</tr>
<tr>
<td>7.557</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>n21_s8/I3</td>
</tr>
<tr>
<td>8.379</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">n21_s8/F</td>
</tr>
<tr>
<td>8.869</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n21_s5/I1</td>
</tr>
<tr>
<td>9.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s5/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>n21_s1/I3</td>
</tr>
<tr>
<td>11.412</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n21_s1/F</td>
</tr>
<tr>
<td>12.596</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>n53_s2/I0</td>
</tr>
<tr>
<td>13.222</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>13.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>red_led_counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 40.980%; route: 4.688, 53.763%; tC2Q: 0.458, 5.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>10.506</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>n159_s3/I1</td>
</tr>
<tr>
<td>11.131</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">n159_s3/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>n158_s3/I0</td>
</tr>
<tr>
<td>12.374</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">n158_s3/F</td>
</tr>
<tr>
<td>12.379</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>n158_s2/I2</td>
</tr>
<tr>
<td>13.201</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">n158_s2/F</td>
</tr>
<tr>
<td>13.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>onboard_led0_counter_12_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>onboard_led0_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.368, 38.720%; route: 4.872, 56.011%; tC2Q: 0.458, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.503</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.961</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>7.746</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>n261_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">n261_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n120_s2/I1</td>
</tr>
<tr>
<td>10.492</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n120_s2/F</td>
</tr>
<tr>
<td>10.503</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n120_s8/I0</td>
</tr>
<tr>
<td>11.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n120_s8/F</td>
</tr>
<tr>
<td>12.168</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>n163_s2/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">n163_s2/F</td>
</tr>
<tr>
<td>13.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.199</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>onboard_led0_counter_7_s0/CLK</td>
</tr>
<tr>
<td>15.799</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>onboard_led0_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 43.403%; route: 4.464, 51.328%; tC2Q: 0.458, 5.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>bank2_3v3_red_led_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank2_3v3_red_led_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>bank2_3v3_red_led_s3/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">bank2_3v3_red_led_s3/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">bank2_3v3_red_led_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>bank2_3v3_red_led_s3/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>bank2_3v3_red_led_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_25_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_25_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>n50_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">n50_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_25_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>onboard_led1_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_5_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>n261_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>onboard_led1_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>onboard_led1_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>onboard_led1_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>n259_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">n259_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>onboard_led1_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>onboard_led1_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_12_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n254_s5/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n254_s5/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_15_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>n251_s3/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">n251_s3/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>onboard_led1_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_21_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>n245_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">n245_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>onboard_led1_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>onboard_led0_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_7_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>n163_s2/I1</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">n163_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>onboard_led0_counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>onboard_led0_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_11_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>n159_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n159_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led0_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_16_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>n154_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n154_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led0_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led0_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>red_led_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_14_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>n61_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>red_led_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>red_led_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>red_led_counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_18_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>n57_s2/I1</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>red_led_counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>red_led_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_20_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>n55_s2/I3</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>red_led_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_23_s0/Q</td>
</tr>
<tr>
<td>3.958</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>n52_s2/I2</td>
</tr>
<tr>
<td>4.330</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>red_led_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>red_led_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>onboard_led1_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_20_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>n246_s2/I2</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">n246_s2/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>onboard_led1_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>onboard_led0_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_4_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>n262_s2/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n262_s2/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>onboard_led0_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>onboard_led0_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>onboard_led0_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_8_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>n162_s2/I3</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n162_s2/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>onboard_led0_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>onboard_led0_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>onboard_led0_counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_9_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n161_s2/I1</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n161_s2/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>onboard_led0_counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>onboard_led0_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>onboard_led0_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_10_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n160_s2/I3</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n160_s2/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>onboard_led0_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>onboard_led0_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>onboard_led0_counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_17_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>n153_s5/I3</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">n153_s5/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>onboard_led0_counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>onboard_led0_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_19_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>n151_s2/I2</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">n151_s2/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>n266_s4/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">n266_s4/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>red_led_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>n73_s3/I0</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">n73_s3/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>red_led_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>red_led_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_6_s0/Q</td>
</tr>
<tr>
<td>3.959</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>n69_s3/I3</td>
</tr>
<tr>
<td>4.331</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">n69_s3/F</td>
</tr>
<tr>
<td>4.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>red_led_counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>red_led_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>onboard_led0_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.956</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_14_s0/Q</td>
</tr>
<tr>
<td>3.960</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>n156_s3/I0</td>
</tr>
<tr>
<td>4.332</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">n156_s3/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.622</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>onboard_led0_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.622</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>onboard_led0_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led0_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led0_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led0_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.354</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.318</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>72</td>
<td>pll_clk_fast</td>
<td>0.692</td>
<td>2.645</td>
</tr>
<tr>
<td>14</td>
<td>n261_8</td>
<td>0.692</td>
<td>2.295</td>
</tr>
<tr>
<td>12</td>
<td>n21_5</td>
<td>1.613</td>
<td>1.674</td>
</tr>
<tr>
<td>10</td>
<td>onboard_led0_counter[4]</td>
<td>3.965</td>
<td>2.125</td>
</tr>
<tr>
<td>10</td>
<td>red_led_counter[0]</td>
<td>0.692</td>
<td>3.115</td>
</tr>
<tr>
<td>9</td>
<td>n248_8</td>
<td>0.692</td>
<td>1.172</td>
</tr>
<tr>
<td>9</td>
<td>n149_8</td>
<td>2.577</td>
<td>1.338</td>
</tr>
<tr>
<td>9</td>
<td>n68_9</td>
<td>2.902</td>
<td>1.343</td>
</tr>
<tr>
<td>9</td>
<td>n120_12</td>
<td>2.477</td>
<td>1.174</td>
</tr>
<tr>
<td>8</td>
<td>onboard_led0_counter[13]</td>
<td>5.773</td>
<td>1.327</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C22</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
