
PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003480  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003540  08003540  00013540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800359c  0800359c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800359c  0800359c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035a4  080035a4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035a4  080035a4  000135a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035a8  080035a8  000135a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080035ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  2000000c  080035b8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  080035b8  0002038c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008052  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001803  00000000  00000000  00028086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  00029890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007b8  00000000  00000000  0002a110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012b6b  00000000  00000000  0002a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009683  00000000  00000000  0003d433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074815  00000000  00000000  00046ab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bb2cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e7c  00000000  00000000  000bb31c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003528 	.word	0x08003528

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003528 	.word	0x08003528

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 fbaa 	bl	8000a34 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 fba5 	bl	8000a34 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_dmul>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	4698      	mov	r8, r3
 8000462:	030c      	lsls	r4, r1, #12
 8000464:	004b      	lsls	r3, r1, #1
 8000466:	0006      	movs	r6, r0
 8000468:	4692      	mov	sl, r2
 800046a:	b087      	sub	sp, #28
 800046c:	0b24      	lsrs	r4, r4, #12
 800046e:	0d5b      	lsrs	r3, r3, #21
 8000470:	0fcf      	lsrs	r7, r1, #31
 8000472:	2b00      	cmp	r3, #0
 8000474:	d100      	bne.n	8000478 <__aeabi_dmul+0x24>
 8000476:	e15c      	b.n	8000732 <__aeabi_dmul+0x2de>
 8000478:	4ad9      	ldr	r2, [pc, #868]	; (80007e0 <__aeabi_dmul+0x38c>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d100      	bne.n	8000480 <__aeabi_dmul+0x2c>
 800047e:	e175      	b.n	800076c <__aeabi_dmul+0x318>
 8000480:	0f42      	lsrs	r2, r0, #29
 8000482:	00e4      	lsls	r4, r4, #3
 8000484:	4314      	orrs	r4, r2
 8000486:	2280      	movs	r2, #128	; 0x80
 8000488:	0412      	lsls	r2, r2, #16
 800048a:	4314      	orrs	r4, r2
 800048c:	4ad5      	ldr	r2, [pc, #852]	; (80007e4 <__aeabi_dmul+0x390>)
 800048e:	00c5      	lsls	r5, r0, #3
 8000490:	4694      	mov	ip, r2
 8000492:	4463      	add	r3, ip
 8000494:	9300      	str	r3, [sp, #0]
 8000496:	2300      	movs	r3, #0
 8000498:	4699      	mov	r9, r3
 800049a:	469b      	mov	fp, r3
 800049c:	4643      	mov	r3, r8
 800049e:	4642      	mov	r2, r8
 80004a0:	031e      	lsls	r6, r3, #12
 80004a2:	0fd2      	lsrs	r2, r2, #31
 80004a4:	005b      	lsls	r3, r3, #1
 80004a6:	4650      	mov	r0, sl
 80004a8:	4690      	mov	r8, r2
 80004aa:	0b36      	lsrs	r6, r6, #12
 80004ac:	0d5b      	lsrs	r3, r3, #21
 80004ae:	d100      	bne.n	80004b2 <__aeabi_dmul+0x5e>
 80004b0:	e120      	b.n	80006f4 <__aeabi_dmul+0x2a0>
 80004b2:	4acb      	ldr	r2, [pc, #812]	; (80007e0 <__aeabi_dmul+0x38c>)
 80004b4:	4293      	cmp	r3, r2
 80004b6:	d100      	bne.n	80004ba <__aeabi_dmul+0x66>
 80004b8:	e162      	b.n	8000780 <__aeabi_dmul+0x32c>
 80004ba:	49ca      	ldr	r1, [pc, #808]	; (80007e4 <__aeabi_dmul+0x390>)
 80004bc:	0f42      	lsrs	r2, r0, #29
 80004be:	468c      	mov	ip, r1
 80004c0:	9900      	ldr	r1, [sp, #0]
 80004c2:	4463      	add	r3, ip
 80004c4:	00f6      	lsls	r6, r6, #3
 80004c6:	468c      	mov	ip, r1
 80004c8:	4316      	orrs	r6, r2
 80004ca:	2280      	movs	r2, #128	; 0x80
 80004cc:	449c      	add	ip, r3
 80004ce:	0412      	lsls	r2, r2, #16
 80004d0:	4663      	mov	r3, ip
 80004d2:	4316      	orrs	r6, r2
 80004d4:	00c2      	lsls	r2, r0, #3
 80004d6:	2000      	movs	r0, #0
 80004d8:	9300      	str	r3, [sp, #0]
 80004da:	9900      	ldr	r1, [sp, #0]
 80004dc:	4643      	mov	r3, r8
 80004de:	3101      	adds	r1, #1
 80004e0:	468c      	mov	ip, r1
 80004e2:	4649      	mov	r1, r9
 80004e4:	407b      	eors	r3, r7
 80004e6:	9301      	str	r3, [sp, #4]
 80004e8:	290f      	cmp	r1, #15
 80004ea:	d826      	bhi.n	800053a <__aeabi_dmul+0xe6>
 80004ec:	4bbe      	ldr	r3, [pc, #760]	; (80007e8 <__aeabi_dmul+0x394>)
 80004ee:	0089      	lsls	r1, r1, #2
 80004f0:	5859      	ldr	r1, [r3, r1]
 80004f2:	468f      	mov	pc, r1
 80004f4:	4643      	mov	r3, r8
 80004f6:	9301      	str	r3, [sp, #4]
 80004f8:	0034      	movs	r4, r6
 80004fa:	0015      	movs	r5, r2
 80004fc:	4683      	mov	fp, r0
 80004fe:	465b      	mov	r3, fp
 8000500:	2b02      	cmp	r3, #2
 8000502:	d016      	beq.n	8000532 <__aeabi_dmul+0xde>
 8000504:	2b03      	cmp	r3, #3
 8000506:	d100      	bne.n	800050a <__aeabi_dmul+0xb6>
 8000508:	e203      	b.n	8000912 <__aeabi_dmul+0x4be>
 800050a:	2b01      	cmp	r3, #1
 800050c:	d000      	beq.n	8000510 <__aeabi_dmul+0xbc>
 800050e:	e0cd      	b.n	80006ac <__aeabi_dmul+0x258>
 8000510:	2200      	movs	r2, #0
 8000512:	2400      	movs	r4, #0
 8000514:	2500      	movs	r5, #0
 8000516:	9b01      	ldr	r3, [sp, #4]
 8000518:	0512      	lsls	r2, r2, #20
 800051a:	4322      	orrs	r2, r4
 800051c:	07db      	lsls	r3, r3, #31
 800051e:	431a      	orrs	r2, r3
 8000520:	0028      	movs	r0, r5
 8000522:	0011      	movs	r1, r2
 8000524:	b007      	add	sp, #28
 8000526:	bcf0      	pop	{r4, r5, r6, r7}
 8000528:	46bb      	mov	fp, r7
 800052a:	46b2      	mov	sl, r6
 800052c:	46a9      	mov	r9, r5
 800052e:	46a0      	mov	r8, r4
 8000530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000532:	2400      	movs	r4, #0
 8000534:	2500      	movs	r5, #0
 8000536:	4aaa      	ldr	r2, [pc, #680]	; (80007e0 <__aeabi_dmul+0x38c>)
 8000538:	e7ed      	b.n	8000516 <__aeabi_dmul+0xc2>
 800053a:	0c28      	lsrs	r0, r5, #16
 800053c:	042d      	lsls	r5, r5, #16
 800053e:	0c2d      	lsrs	r5, r5, #16
 8000540:	002b      	movs	r3, r5
 8000542:	0c11      	lsrs	r1, r2, #16
 8000544:	0412      	lsls	r2, r2, #16
 8000546:	0c12      	lsrs	r2, r2, #16
 8000548:	4353      	muls	r3, r2
 800054a:	4698      	mov	r8, r3
 800054c:	0013      	movs	r3, r2
 800054e:	002f      	movs	r7, r5
 8000550:	4343      	muls	r3, r0
 8000552:	4699      	mov	r9, r3
 8000554:	434f      	muls	r7, r1
 8000556:	444f      	add	r7, r9
 8000558:	46bb      	mov	fp, r7
 800055a:	4647      	mov	r7, r8
 800055c:	000b      	movs	r3, r1
 800055e:	0c3f      	lsrs	r7, r7, #16
 8000560:	46ba      	mov	sl, r7
 8000562:	4343      	muls	r3, r0
 8000564:	44da      	add	sl, fp
 8000566:	9302      	str	r3, [sp, #8]
 8000568:	45d1      	cmp	r9, sl
 800056a:	d904      	bls.n	8000576 <__aeabi_dmul+0x122>
 800056c:	2780      	movs	r7, #128	; 0x80
 800056e:	027f      	lsls	r7, r7, #9
 8000570:	46b9      	mov	r9, r7
 8000572:	444b      	add	r3, r9
 8000574:	9302      	str	r3, [sp, #8]
 8000576:	4653      	mov	r3, sl
 8000578:	0c1b      	lsrs	r3, r3, #16
 800057a:	469b      	mov	fp, r3
 800057c:	4653      	mov	r3, sl
 800057e:	041f      	lsls	r7, r3, #16
 8000580:	4643      	mov	r3, r8
 8000582:	041b      	lsls	r3, r3, #16
 8000584:	0c1b      	lsrs	r3, r3, #16
 8000586:	4698      	mov	r8, r3
 8000588:	003b      	movs	r3, r7
 800058a:	4443      	add	r3, r8
 800058c:	9304      	str	r3, [sp, #16]
 800058e:	0c33      	lsrs	r3, r6, #16
 8000590:	0436      	lsls	r6, r6, #16
 8000592:	0c36      	lsrs	r6, r6, #16
 8000594:	4698      	mov	r8, r3
 8000596:	0033      	movs	r3, r6
 8000598:	4343      	muls	r3, r0
 800059a:	4699      	mov	r9, r3
 800059c:	4643      	mov	r3, r8
 800059e:	4343      	muls	r3, r0
 80005a0:	002f      	movs	r7, r5
 80005a2:	469a      	mov	sl, r3
 80005a4:	4643      	mov	r3, r8
 80005a6:	4377      	muls	r7, r6
 80005a8:	435d      	muls	r5, r3
 80005aa:	0c38      	lsrs	r0, r7, #16
 80005ac:	444d      	add	r5, r9
 80005ae:	1945      	adds	r5, r0, r5
 80005b0:	45a9      	cmp	r9, r5
 80005b2:	d903      	bls.n	80005bc <__aeabi_dmul+0x168>
 80005b4:	2380      	movs	r3, #128	; 0x80
 80005b6:	025b      	lsls	r3, r3, #9
 80005b8:	4699      	mov	r9, r3
 80005ba:	44ca      	add	sl, r9
 80005bc:	043f      	lsls	r7, r7, #16
 80005be:	0c28      	lsrs	r0, r5, #16
 80005c0:	0c3f      	lsrs	r7, r7, #16
 80005c2:	042d      	lsls	r5, r5, #16
 80005c4:	19ed      	adds	r5, r5, r7
 80005c6:	0c27      	lsrs	r7, r4, #16
 80005c8:	0424      	lsls	r4, r4, #16
 80005ca:	0c24      	lsrs	r4, r4, #16
 80005cc:	0003      	movs	r3, r0
 80005ce:	0020      	movs	r0, r4
 80005d0:	4350      	muls	r0, r2
 80005d2:	437a      	muls	r2, r7
 80005d4:	4691      	mov	r9, r2
 80005d6:	003a      	movs	r2, r7
 80005d8:	4453      	add	r3, sl
 80005da:	9305      	str	r3, [sp, #20]
 80005dc:	0c03      	lsrs	r3, r0, #16
 80005de:	469a      	mov	sl, r3
 80005e0:	434a      	muls	r2, r1
 80005e2:	4361      	muls	r1, r4
 80005e4:	4449      	add	r1, r9
 80005e6:	4451      	add	r1, sl
 80005e8:	44ab      	add	fp, r5
 80005ea:	4589      	cmp	r9, r1
 80005ec:	d903      	bls.n	80005f6 <__aeabi_dmul+0x1a2>
 80005ee:	2380      	movs	r3, #128	; 0x80
 80005f0:	025b      	lsls	r3, r3, #9
 80005f2:	4699      	mov	r9, r3
 80005f4:	444a      	add	r2, r9
 80005f6:	0400      	lsls	r0, r0, #16
 80005f8:	0c0b      	lsrs	r3, r1, #16
 80005fa:	0c00      	lsrs	r0, r0, #16
 80005fc:	0409      	lsls	r1, r1, #16
 80005fe:	1809      	adds	r1, r1, r0
 8000600:	0020      	movs	r0, r4
 8000602:	4699      	mov	r9, r3
 8000604:	4643      	mov	r3, r8
 8000606:	4370      	muls	r0, r6
 8000608:	435c      	muls	r4, r3
 800060a:	437e      	muls	r6, r7
 800060c:	435f      	muls	r7, r3
 800060e:	0c03      	lsrs	r3, r0, #16
 8000610:	4698      	mov	r8, r3
 8000612:	19a4      	adds	r4, r4, r6
 8000614:	4444      	add	r4, r8
 8000616:	444a      	add	r2, r9
 8000618:	9703      	str	r7, [sp, #12]
 800061a:	42a6      	cmp	r6, r4
 800061c:	d904      	bls.n	8000628 <__aeabi_dmul+0x1d4>
 800061e:	2380      	movs	r3, #128	; 0x80
 8000620:	025b      	lsls	r3, r3, #9
 8000622:	4698      	mov	r8, r3
 8000624:	4447      	add	r7, r8
 8000626:	9703      	str	r7, [sp, #12]
 8000628:	0423      	lsls	r3, r4, #16
 800062a:	9e02      	ldr	r6, [sp, #8]
 800062c:	469a      	mov	sl, r3
 800062e:	9b05      	ldr	r3, [sp, #20]
 8000630:	445e      	add	r6, fp
 8000632:	4698      	mov	r8, r3
 8000634:	42ae      	cmp	r6, r5
 8000636:	41ad      	sbcs	r5, r5
 8000638:	1876      	adds	r6, r6, r1
 800063a:	428e      	cmp	r6, r1
 800063c:	4189      	sbcs	r1, r1
 800063e:	0400      	lsls	r0, r0, #16
 8000640:	0c00      	lsrs	r0, r0, #16
 8000642:	4450      	add	r0, sl
 8000644:	4440      	add	r0, r8
 8000646:	426d      	negs	r5, r5
 8000648:	1947      	adds	r7, r0, r5
 800064a:	46b8      	mov	r8, r7
 800064c:	4693      	mov	fp, r2
 800064e:	4249      	negs	r1, r1
 8000650:	4689      	mov	r9, r1
 8000652:	44c3      	add	fp, r8
 8000654:	44d9      	add	r9, fp
 8000656:	4298      	cmp	r0, r3
 8000658:	4180      	sbcs	r0, r0
 800065a:	45a8      	cmp	r8, r5
 800065c:	41ad      	sbcs	r5, r5
 800065e:	4593      	cmp	fp, r2
 8000660:	4192      	sbcs	r2, r2
 8000662:	4589      	cmp	r9, r1
 8000664:	4189      	sbcs	r1, r1
 8000666:	426d      	negs	r5, r5
 8000668:	4240      	negs	r0, r0
 800066a:	4328      	orrs	r0, r5
 800066c:	0c24      	lsrs	r4, r4, #16
 800066e:	4252      	negs	r2, r2
 8000670:	4249      	negs	r1, r1
 8000672:	430a      	orrs	r2, r1
 8000674:	9b03      	ldr	r3, [sp, #12]
 8000676:	1900      	adds	r0, r0, r4
 8000678:	1880      	adds	r0, r0, r2
 800067a:	18c7      	adds	r7, r0, r3
 800067c:	464b      	mov	r3, r9
 800067e:	0ddc      	lsrs	r4, r3, #23
 8000680:	9b04      	ldr	r3, [sp, #16]
 8000682:	0275      	lsls	r5, r6, #9
 8000684:	431d      	orrs	r5, r3
 8000686:	1e6a      	subs	r2, r5, #1
 8000688:	4195      	sbcs	r5, r2
 800068a:	464b      	mov	r3, r9
 800068c:	0df6      	lsrs	r6, r6, #23
 800068e:	027f      	lsls	r7, r7, #9
 8000690:	4335      	orrs	r5, r6
 8000692:	025a      	lsls	r2, r3, #9
 8000694:	433c      	orrs	r4, r7
 8000696:	4315      	orrs	r5, r2
 8000698:	01fb      	lsls	r3, r7, #7
 800069a:	d400      	bmi.n	800069e <__aeabi_dmul+0x24a>
 800069c:	e11c      	b.n	80008d8 <__aeabi_dmul+0x484>
 800069e:	2101      	movs	r1, #1
 80006a0:	086a      	lsrs	r2, r5, #1
 80006a2:	400d      	ands	r5, r1
 80006a4:	4315      	orrs	r5, r2
 80006a6:	07e2      	lsls	r2, r4, #31
 80006a8:	4315      	orrs	r5, r2
 80006aa:	0864      	lsrs	r4, r4, #1
 80006ac:	494f      	ldr	r1, [pc, #316]	; (80007ec <__aeabi_dmul+0x398>)
 80006ae:	4461      	add	r1, ip
 80006b0:	2900      	cmp	r1, #0
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_dmul+0x262>
 80006b4:	e0b0      	b.n	8000818 <__aeabi_dmul+0x3c4>
 80006b6:	076b      	lsls	r3, r5, #29
 80006b8:	d009      	beq.n	80006ce <__aeabi_dmul+0x27a>
 80006ba:	220f      	movs	r2, #15
 80006bc:	402a      	ands	r2, r5
 80006be:	2a04      	cmp	r2, #4
 80006c0:	d005      	beq.n	80006ce <__aeabi_dmul+0x27a>
 80006c2:	1d2a      	adds	r2, r5, #4
 80006c4:	42aa      	cmp	r2, r5
 80006c6:	41ad      	sbcs	r5, r5
 80006c8:	426d      	negs	r5, r5
 80006ca:	1964      	adds	r4, r4, r5
 80006cc:	0015      	movs	r5, r2
 80006ce:	01e3      	lsls	r3, r4, #7
 80006d0:	d504      	bpl.n	80006dc <__aeabi_dmul+0x288>
 80006d2:	2180      	movs	r1, #128	; 0x80
 80006d4:	4a46      	ldr	r2, [pc, #280]	; (80007f0 <__aeabi_dmul+0x39c>)
 80006d6:	00c9      	lsls	r1, r1, #3
 80006d8:	4014      	ands	r4, r2
 80006da:	4461      	add	r1, ip
 80006dc:	4a45      	ldr	r2, [pc, #276]	; (80007f4 <__aeabi_dmul+0x3a0>)
 80006de:	4291      	cmp	r1, r2
 80006e0:	dd00      	ble.n	80006e4 <__aeabi_dmul+0x290>
 80006e2:	e726      	b.n	8000532 <__aeabi_dmul+0xde>
 80006e4:	0762      	lsls	r2, r4, #29
 80006e6:	08ed      	lsrs	r5, r5, #3
 80006e8:	0264      	lsls	r4, r4, #9
 80006ea:	0549      	lsls	r1, r1, #21
 80006ec:	4315      	orrs	r5, r2
 80006ee:	0b24      	lsrs	r4, r4, #12
 80006f0:	0d4a      	lsrs	r2, r1, #21
 80006f2:	e710      	b.n	8000516 <__aeabi_dmul+0xc2>
 80006f4:	4652      	mov	r2, sl
 80006f6:	4332      	orrs	r2, r6
 80006f8:	d100      	bne.n	80006fc <__aeabi_dmul+0x2a8>
 80006fa:	e07f      	b.n	80007fc <__aeabi_dmul+0x3a8>
 80006fc:	2e00      	cmp	r6, #0
 80006fe:	d100      	bne.n	8000702 <__aeabi_dmul+0x2ae>
 8000700:	e0dc      	b.n	80008bc <__aeabi_dmul+0x468>
 8000702:	0030      	movs	r0, r6
 8000704:	f000 f978 	bl	80009f8 <__clzsi2>
 8000708:	0002      	movs	r2, r0
 800070a:	3a0b      	subs	r2, #11
 800070c:	231d      	movs	r3, #29
 800070e:	0001      	movs	r1, r0
 8000710:	1a9b      	subs	r3, r3, r2
 8000712:	4652      	mov	r2, sl
 8000714:	3908      	subs	r1, #8
 8000716:	40da      	lsrs	r2, r3
 8000718:	408e      	lsls	r6, r1
 800071a:	4316      	orrs	r6, r2
 800071c:	4652      	mov	r2, sl
 800071e:	408a      	lsls	r2, r1
 8000720:	9b00      	ldr	r3, [sp, #0]
 8000722:	4935      	ldr	r1, [pc, #212]	; (80007f8 <__aeabi_dmul+0x3a4>)
 8000724:	1a18      	subs	r0, r3, r0
 8000726:	0003      	movs	r3, r0
 8000728:	468c      	mov	ip, r1
 800072a:	4463      	add	r3, ip
 800072c:	2000      	movs	r0, #0
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	e6d3      	b.n	80004da <__aeabi_dmul+0x86>
 8000732:	0025      	movs	r5, r4
 8000734:	4305      	orrs	r5, r0
 8000736:	d04a      	beq.n	80007ce <__aeabi_dmul+0x37a>
 8000738:	2c00      	cmp	r4, #0
 800073a:	d100      	bne.n	800073e <__aeabi_dmul+0x2ea>
 800073c:	e0b0      	b.n	80008a0 <__aeabi_dmul+0x44c>
 800073e:	0020      	movs	r0, r4
 8000740:	f000 f95a 	bl	80009f8 <__clzsi2>
 8000744:	0001      	movs	r1, r0
 8000746:	0002      	movs	r2, r0
 8000748:	390b      	subs	r1, #11
 800074a:	231d      	movs	r3, #29
 800074c:	0010      	movs	r0, r2
 800074e:	1a5b      	subs	r3, r3, r1
 8000750:	0031      	movs	r1, r6
 8000752:	0035      	movs	r5, r6
 8000754:	3808      	subs	r0, #8
 8000756:	4084      	lsls	r4, r0
 8000758:	40d9      	lsrs	r1, r3
 800075a:	4085      	lsls	r5, r0
 800075c:	430c      	orrs	r4, r1
 800075e:	4826      	ldr	r0, [pc, #152]	; (80007f8 <__aeabi_dmul+0x3a4>)
 8000760:	1a83      	subs	r3, r0, r2
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	2300      	movs	r3, #0
 8000766:	4699      	mov	r9, r3
 8000768:	469b      	mov	fp, r3
 800076a:	e697      	b.n	800049c <__aeabi_dmul+0x48>
 800076c:	0005      	movs	r5, r0
 800076e:	4325      	orrs	r5, r4
 8000770:	d126      	bne.n	80007c0 <__aeabi_dmul+0x36c>
 8000772:	2208      	movs	r2, #8
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2302      	movs	r3, #2
 8000778:	2400      	movs	r4, #0
 800077a:	4691      	mov	r9, r2
 800077c:	469b      	mov	fp, r3
 800077e:	e68d      	b.n	800049c <__aeabi_dmul+0x48>
 8000780:	4652      	mov	r2, sl
 8000782:	9b00      	ldr	r3, [sp, #0]
 8000784:	4332      	orrs	r2, r6
 8000786:	d110      	bne.n	80007aa <__aeabi_dmul+0x356>
 8000788:	4915      	ldr	r1, [pc, #84]	; (80007e0 <__aeabi_dmul+0x38c>)
 800078a:	2600      	movs	r6, #0
 800078c:	468c      	mov	ip, r1
 800078e:	4463      	add	r3, ip
 8000790:	4649      	mov	r1, r9
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	2302      	movs	r3, #2
 8000796:	4319      	orrs	r1, r3
 8000798:	4689      	mov	r9, r1
 800079a:	2002      	movs	r0, #2
 800079c:	e69d      	b.n	80004da <__aeabi_dmul+0x86>
 800079e:	465b      	mov	r3, fp
 80007a0:	9701      	str	r7, [sp, #4]
 80007a2:	2b02      	cmp	r3, #2
 80007a4:	d000      	beq.n	80007a8 <__aeabi_dmul+0x354>
 80007a6:	e6ad      	b.n	8000504 <__aeabi_dmul+0xb0>
 80007a8:	e6c3      	b.n	8000532 <__aeabi_dmul+0xde>
 80007aa:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <__aeabi_dmul+0x38c>)
 80007ac:	2003      	movs	r0, #3
 80007ae:	4694      	mov	ip, r2
 80007b0:	4463      	add	r3, ip
 80007b2:	464a      	mov	r2, r9
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2303      	movs	r3, #3
 80007b8:	431a      	orrs	r2, r3
 80007ba:	4691      	mov	r9, r2
 80007bc:	4652      	mov	r2, sl
 80007be:	e68c      	b.n	80004da <__aeabi_dmul+0x86>
 80007c0:	220c      	movs	r2, #12
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2303      	movs	r3, #3
 80007c6:	0005      	movs	r5, r0
 80007c8:	4691      	mov	r9, r2
 80007ca:	469b      	mov	fp, r3
 80007cc:	e666      	b.n	800049c <__aeabi_dmul+0x48>
 80007ce:	2304      	movs	r3, #4
 80007d0:	4699      	mov	r9, r3
 80007d2:	2300      	movs	r3, #0
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	3301      	adds	r3, #1
 80007d8:	2400      	movs	r4, #0
 80007da:	469b      	mov	fp, r3
 80007dc:	e65e      	b.n	800049c <__aeabi_dmul+0x48>
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	000007ff 	.word	0x000007ff
 80007e4:	fffffc01 	.word	0xfffffc01
 80007e8:	08003540 	.word	0x08003540
 80007ec:	000003ff 	.word	0x000003ff
 80007f0:	feffffff 	.word	0xfeffffff
 80007f4:	000007fe 	.word	0x000007fe
 80007f8:	fffffc0d 	.word	0xfffffc0d
 80007fc:	4649      	mov	r1, r9
 80007fe:	2301      	movs	r3, #1
 8000800:	4319      	orrs	r1, r3
 8000802:	4689      	mov	r9, r1
 8000804:	2600      	movs	r6, #0
 8000806:	2001      	movs	r0, #1
 8000808:	e667      	b.n	80004da <__aeabi_dmul+0x86>
 800080a:	2300      	movs	r3, #0
 800080c:	2480      	movs	r4, #128	; 0x80
 800080e:	2500      	movs	r5, #0
 8000810:	4a43      	ldr	r2, [pc, #268]	; (8000920 <__aeabi_dmul+0x4cc>)
 8000812:	9301      	str	r3, [sp, #4]
 8000814:	0324      	lsls	r4, r4, #12
 8000816:	e67e      	b.n	8000516 <__aeabi_dmul+0xc2>
 8000818:	2001      	movs	r0, #1
 800081a:	1a40      	subs	r0, r0, r1
 800081c:	2838      	cmp	r0, #56	; 0x38
 800081e:	dd00      	ble.n	8000822 <__aeabi_dmul+0x3ce>
 8000820:	e676      	b.n	8000510 <__aeabi_dmul+0xbc>
 8000822:	281f      	cmp	r0, #31
 8000824:	dd5b      	ble.n	80008de <__aeabi_dmul+0x48a>
 8000826:	221f      	movs	r2, #31
 8000828:	0023      	movs	r3, r4
 800082a:	4252      	negs	r2, r2
 800082c:	1a51      	subs	r1, r2, r1
 800082e:	40cb      	lsrs	r3, r1
 8000830:	0019      	movs	r1, r3
 8000832:	2820      	cmp	r0, #32
 8000834:	d003      	beq.n	800083e <__aeabi_dmul+0x3ea>
 8000836:	4a3b      	ldr	r2, [pc, #236]	; (8000924 <__aeabi_dmul+0x4d0>)
 8000838:	4462      	add	r2, ip
 800083a:	4094      	lsls	r4, r2
 800083c:	4325      	orrs	r5, r4
 800083e:	1e6a      	subs	r2, r5, #1
 8000840:	4195      	sbcs	r5, r2
 8000842:	002a      	movs	r2, r5
 8000844:	430a      	orrs	r2, r1
 8000846:	2107      	movs	r1, #7
 8000848:	000d      	movs	r5, r1
 800084a:	2400      	movs	r4, #0
 800084c:	4015      	ands	r5, r2
 800084e:	4211      	tst	r1, r2
 8000850:	d05b      	beq.n	800090a <__aeabi_dmul+0x4b6>
 8000852:	210f      	movs	r1, #15
 8000854:	2400      	movs	r4, #0
 8000856:	4011      	ands	r1, r2
 8000858:	2904      	cmp	r1, #4
 800085a:	d053      	beq.n	8000904 <__aeabi_dmul+0x4b0>
 800085c:	1d11      	adds	r1, r2, #4
 800085e:	4291      	cmp	r1, r2
 8000860:	4192      	sbcs	r2, r2
 8000862:	4252      	negs	r2, r2
 8000864:	18a4      	adds	r4, r4, r2
 8000866:	000a      	movs	r2, r1
 8000868:	0223      	lsls	r3, r4, #8
 800086a:	d54b      	bpl.n	8000904 <__aeabi_dmul+0x4b0>
 800086c:	2201      	movs	r2, #1
 800086e:	2400      	movs	r4, #0
 8000870:	2500      	movs	r5, #0
 8000872:	e650      	b.n	8000516 <__aeabi_dmul+0xc2>
 8000874:	2380      	movs	r3, #128	; 0x80
 8000876:	031b      	lsls	r3, r3, #12
 8000878:	421c      	tst	r4, r3
 800087a:	d009      	beq.n	8000890 <__aeabi_dmul+0x43c>
 800087c:	421e      	tst	r6, r3
 800087e:	d107      	bne.n	8000890 <__aeabi_dmul+0x43c>
 8000880:	4333      	orrs	r3, r6
 8000882:	031c      	lsls	r4, r3, #12
 8000884:	4643      	mov	r3, r8
 8000886:	0015      	movs	r5, r2
 8000888:	0b24      	lsrs	r4, r4, #12
 800088a:	4a25      	ldr	r2, [pc, #148]	; (8000920 <__aeabi_dmul+0x4cc>)
 800088c:	9301      	str	r3, [sp, #4]
 800088e:	e642      	b.n	8000516 <__aeabi_dmul+0xc2>
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	0312      	lsls	r2, r2, #12
 8000894:	4314      	orrs	r4, r2
 8000896:	0324      	lsls	r4, r4, #12
 8000898:	4a21      	ldr	r2, [pc, #132]	; (8000920 <__aeabi_dmul+0x4cc>)
 800089a:	0b24      	lsrs	r4, r4, #12
 800089c:	9701      	str	r7, [sp, #4]
 800089e:	e63a      	b.n	8000516 <__aeabi_dmul+0xc2>
 80008a0:	f000 f8aa 	bl	80009f8 <__clzsi2>
 80008a4:	0001      	movs	r1, r0
 80008a6:	0002      	movs	r2, r0
 80008a8:	3115      	adds	r1, #21
 80008aa:	3220      	adds	r2, #32
 80008ac:	291c      	cmp	r1, #28
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_dmul+0x45e>
 80008b0:	e74b      	b.n	800074a <__aeabi_dmul+0x2f6>
 80008b2:	0034      	movs	r4, r6
 80008b4:	3808      	subs	r0, #8
 80008b6:	2500      	movs	r5, #0
 80008b8:	4084      	lsls	r4, r0
 80008ba:	e750      	b.n	800075e <__aeabi_dmul+0x30a>
 80008bc:	f000 f89c 	bl	80009f8 <__clzsi2>
 80008c0:	0003      	movs	r3, r0
 80008c2:	001a      	movs	r2, r3
 80008c4:	3215      	adds	r2, #21
 80008c6:	3020      	adds	r0, #32
 80008c8:	2a1c      	cmp	r2, #28
 80008ca:	dc00      	bgt.n	80008ce <__aeabi_dmul+0x47a>
 80008cc:	e71e      	b.n	800070c <__aeabi_dmul+0x2b8>
 80008ce:	4656      	mov	r6, sl
 80008d0:	3b08      	subs	r3, #8
 80008d2:	2200      	movs	r2, #0
 80008d4:	409e      	lsls	r6, r3
 80008d6:	e723      	b.n	8000720 <__aeabi_dmul+0x2cc>
 80008d8:	9b00      	ldr	r3, [sp, #0]
 80008da:	469c      	mov	ip, r3
 80008dc:	e6e6      	b.n	80006ac <__aeabi_dmul+0x258>
 80008de:	4912      	ldr	r1, [pc, #72]	; (8000928 <__aeabi_dmul+0x4d4>)
 80008e0:	0022      	movs	r2, r4
 80008e2:	4461      	add	r1, ip
 80008e4:	002e      	movs	r6, r5
 80008e6:	408d      	lsls	r5, r1
 80008e8:	408a      	lsls	r2, r1
 80008ea:	40c6      	lsrs	r6, r0
 80008ec:	1e69      	subs	r1, r5, #1
 80008ee:	418d      	sbcs	r5, r1
 80008f0:	4332      	orrs	r2, r6
 80008f2:	432a      	orrs	r2, r5
 80008f4:	40c4      	lsrs	r4, r0
 80008f6:	0753      	lsls	r3, r2, #29
 80008f8:	d0b6      	beq.n	8000868 <__aeabi_dmul+0x414>
 80008fa:	210f      	movs	r1, #15
 80008fc:	4011      	ands	r1, r2
 80008fe:	2904      	cmp	r1, #4
 8000900:	d1ac      	bne.n	800085c <__aeabi_dmul+0x408>
 8000902:	e7b1      	b.n	8000868 <__aeabi_dmul+0x414>
 8000904:	0765      	lsls	r5, r4, #29
 8000906:	0264      	lsls	r4, r4, #9
 8000908:	0b24      	lsrs	r4, r4, #12
 800090a:	08d2      	lsrs	r2, r2, #3
 800090c:	4315      	orrs	r5, r2
 800090e:	2200      	movs	r2, #0
 8000910:	e601      	b.n	8000516 <__aeabi_dmul+0xc2>
 8000912:	2280      	movs	r2, #128	; 0x80
 8000914:	0312      	lsls	r2, r2, #12
 8000916:	4314      	orrs	r4, r2
 8000918:	0324      	lsls	r4, r4, #12
 800091a:	4a01      	ldr	r2, [pc, #4]	; (8000920 <__aeabi_dmul+0x4cc>)
 800091c:	0b24      	lsrs	r4, r4, #12
 800091e:	e5fa      	b.n	8000516 <__aeabi_dmul+0xc2>
 8000920:	000007ff 	.word	0x000007ff
 8000924:	0000043e 	.word	0x0000043e
 8000928:	0000041e 	.word	0x0000041e

0800092c <__aeabi_d2iz>:
 800092c:	000a      	movs	r2, r1
 800092e:	b530      	push	{r4, r5, lr}
 8000930:	4c13      	ldr	r4, [pc, #76]	; (8000980 <__aeabi_d2iz+0x54>)
 8000932:	0053      	lsls	r3, r2, #1
 8000934:	0309      	lsls	r1, r1, #12
 8000936:	0005      	movs	r5, r0
 8000938:	0b09      	lsrs	r1, r1, #12
 800093a:	2000      	movs	r0, #0
 800093c:	0d5b      	lsrs	r3, r3, #21
 800093e:	0fd2      	lsrs	r2, r2, #31
 8000940:	42a3      	cmp	r3, r4
 8000942:	dd04      	ble.n	800094e <__aeabi_d2iz+0x22>
 8000944:	480f      	ldr	r0, [pc, #60]	; (8000984 <__aeabi_d2iz+0x58>)
 8000946:	4283      	cmp	r3, r0
 8000948:	dd02      	ble.n	8000950 <__aeabi_d2iz+0x24>
 800094a:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <__aeabi_d2iz+0x5c>)
 800094c:	18d0      	adds	r0, r2, r3
 800094e:	bd30      	pop	{r4, r5, pc}
 8000950:	2080      	movs	r0, #128	; 0x80
 8000952:	0340      	lsls	r0, r0, #13
 8000954:	4301      	orrs	r1, r0
 8000956:	480d      	ldr	r0, [pc, #52]	; (800098c <__aeabi_d2iz+0x60>)
 8000958:	1ac0      	subs	r0, r0, r3
 800095a:	281f      	cmp	r0, #31
 800095c:	dd08      	ble.n	8000970 <__aeabi_d2iz+0x44>
 800095e:	480c      	ldr	r0, [pc, #48]	; (8000990 <__aeabi_d2iz+0x64>)
 8000960:	1ac3      	subs	r3, r0, r3
 8000962:	40d9      	lsrs	r1, r3
 8000964:	000b      	movs	r3, r1
 8000966:	4258      	negs	r0, r3
 8000968:	2a00      	cmp	r2, #0
 800096a:	d1f0      	bne.n	800094e <__aeabi_d2iz+0x22>
 800096c:	0018      	movs	r0, r3
 800096e:	e7ee      	b.n	800094e <__aeabi_d2iz+0x22>
 8000970:	4c08      	ldr	r4, [pc, #32]	; (8000994 <__aeabi_d2iz+0x68>)
 8000972:	40c5      	lsrs	r5, r0
 8000974:	46a4      	mov	ip, r4
 8000976:	4463      	add	r3, ip
 8000978:	4099      	lsls	r1, r3
 800097a:	000b      	movs	r3, r1
 800097c:	432b      	orrs	r3, r5
 800097e:	e7f2      	b.n	8000966 <__aeabi_d2iz+0x3a>
 8000980:	000003fe 	.word	0x000003fe
 8000984:	0000041d 	.word	0x0000041d
 8000988:	7fffffff 	.word	0x7fffffff
 800098c:	00000433 	.word	0x00000433
 8000990:	00000413 	.word	0x00000413
 8000994:	fffffbed 	.word	0xfffffbed

08000998 <__aeabi_i2d>:
 8000998:	b570      	push	{r4, r5, r6, lr}
 800099a:	2800      	cmp	r0, #0
 800099c:	d016      	beq.n	80009cc <__aeabi_i2d+0x34>
 800099e:	17c3      	asrs	r3, r0, #31
 80009a0:	18c5      	adds	r5, r0, r3
 80009a2:	405d      	eors	r5, r3
 80009a4:	0fc4      	lsrs	r4, r0, #31
 80009a6:	0028      	movs	r0, r5
 80009a8:	f000 f826 	bl	80009f8 <__clzsi2>
 80009ac:	4a11      	ldr	r2, [pc, #68]	; (80009f4 <__aeabi_i2d+0x5c>)
 80009ae:	1a12      	subs	r2, r2, r0
 80009b0:	280a      	cmp	r0, #10
 80009b2:	dc16      	bgt.n	80009e2 <__aeabi_i2d+0x4a>
 80009b4:	0003      	movs	r3, r0
 80009b6:	002e      	movs	r6, r5
 80009b8:	3315      	adds	r3, #21
 80009ba:	409e      	lsls	r6, r3
 80009bc:	230b      	movs	r3, #11
 80009be:	1a18      	subs	r0, r3, r0
 80009c0:	40c5      	lsrs	r5, r0
 80009c2:	0552      	lsls	r2, r2, #21
 80009c4:	032d      	lsls	r5, r5, #12
 80009c6:	0b2d      	lsrs	r5, r5, #12
 80009c8:	0d53      	lsrs	r3, r2, #21
 80009ca:	e003      	b.n	80009d4 <__aeabi_i2d+0x3c>
 80009cc:	2400      	movs	r4, #0
 80009ce:	2300      	movs	r3, #0
 80009d0:	2500      	movs	r5, #0
 80009d2:	2600      	movs	r6, #0
 80009d4:	051b      	lsls	r3, r3, #20
 80009d6:	432b      	orrs	r3, r5
 80009d8:	07e4      	lsls	r4, r4, #31
 80009da:	4323      	orrs	r3, r4
 80009dc:	0030      	movs	r0, r6
 80009de:	0019      	movs	r1, r3
 80009e0:	bd70      	pop	{r4, r5, r6, pc}
 80009e2:	380b      	subs	r0, #11
 80009e4:	4085      	lsls	r5, r0
 80009e6:	0552      	lsls	r2, r2, #21
 80009e8:	032d      	lsls	r5, r5, #12
 80009ea:	2600      	movs	r6, #0
 80009ec:	0b2d      	lsrs	r5, r5, #12
 80009ee:	0d53      	lsrs	r3, r2, #21
 80009f0:	e7f0      	b.n	80009d4 <__aeabi_i2d+0x3c>
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	0000041e 	.word	0x0000041e

080009f8 <__clzsi2>:
 80009f8:	211c      	movs	r1, #28
 80009fa:	2301      	movs	r3, #1
 80009fc:	041b      	lsls	r3, r3, #16
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d301      	bcc.n	8000a06 <__clzsi2+0xe>
 8000a02:	0c00      	lsrs	r0, r0, #16
 8000a04:	3910      	subs	r1, #16
 8000a06:	0a1b      	lsrs	r3, r3, #8
 8000a08:	4298      	cmp	r0, r3
 8000a0a:	d301      	bcc.n	8000a10 <__clzsi2+0x18>
 8000a0c:	0a00      	lsrs	r0, r0, #8
 8000a0e:	3908      	subs	r1, #8
 8000a10:	091b      	lsrs	r3, r3, #4
 8000a12:	4298      	cmp	r0, r3
 8000a14:	d301      	bcc.n	8000a1a <__clzsi2+0x22>
 8000a16:	0900      	lsrs	r0, r0, #4
 8000a18:	3904      	subs	r1, #4
 8000a1a:	a202      	add	r2, pc, #8	; (adr r2, 8000a24 <__clzsi2+0x2c>)
 8000a1c:	5c10      	ldrb	r0, [r2, r0]
 8000a1e:	1840      	adds	r0, r0, r1
 8000a20:	4770      	bx	lr
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	02020304 	.word	0x02020304
 8000a28:	01010101 	.word	0x01010101
	...

08000a34 <__clzdi2>:
 8000a34:	b510      	push	{r4, lr}
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d103      	bne.n	8000a42 <__clzdi2+0xe>
 8000a3a:	f7ff ffdd 	bl	80009f8 <__clzsi2>
 8000a3e:	3020      	adds	r0, #32
 8000a40:	e002      	b.n	8000a48 <__clzdi2+0x14>
 8000a42:	0008      	movs	r0, r1
 8000a44:	f7ff ffd8 	bl	80009f8 <__clzsi2>
 8000a48:	bd10      	pop	{r4, pc}
 8000a4a:	46c0      	nop			; (mov r8, r8)

08000a4c <Set_LED>:
volatile uint8_t datasentflag;

uint8_t LED_Data[MAX_LED][4];
uint8_t LED_Mod[MAX_LED][4];  // for brightness

void Set_LED(int LEDnum, int Red, int Green, int Blue) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
 8000a58:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	b2d9      	uxtb	r1, r3
 8000a5e:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <Set_LED+0x58>)
 8000a60:	68fa      	ldr	r2, [r7, #12]
 8000a62:	0092      	lsls	r2, r2, #2
 8000a64:	54d1      	strb	r1, [r2, r3]
	LED_Data[LEDnum][1] = Green;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	b2d9      	uxtb	r1, r3
 8000a6a:	4a0e      	ldr	r2, [pc, #56]	; (8000aa4 <Set_LED+0x58>)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	18d3      	adds	r3, r2, r3
 8000a72:	3301      	adds	r3, #1
 8000a74:	1c0a      	adds	r2, r1, #0
 8000a76:	701a      	strb	r2, [r3, #0]
	LED_Data[LEDnum][2] = Red;
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	b2d9      	uxtb	r1, r3
 8000a7c:	4a09      	ldr	r2, [pc, #36]	; (8000aa4 <Set_LED+0x58>)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	18d3      	adds	r3, r2, r3
 8000a84:	3302      	adds	r3, #2
 8000a86:	1c0a      	adds	r2, r1, #0
 8000a88:	701a      	strb	r2, [r3, #0]
	LED_Data[LEDnum][3] = Blue;
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	b2d9      	uxtb	r1, r3
 8000a8e:	4a05      	ldr	r2, [pc, #20]	; (8000aa4 <Set_LED+0x58>)
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	009b      	lsls	r3, r3, #2
 8000a94:	18d3      	adds	r3, r2, r3
 8000a96:	3303      	adds	r3, #3
 8000a98:	1c0a      	adds	r2, r1, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
}
 8000a9c:	46c0      	nop			; (mov r8, r8)
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	b004      	add	sp, #16
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	2000002c 	.word	0x2000002c

08000aa8 <WS2812_Send>:

uint16_t pwmData[(24 * MAX_LED) + 50];

void WS2812_Send(void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
	uint32_t indx = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
	uint32_t color;

	for (int i = 0; i < MAX_LED; i++) {
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	e038      	b.n	8000b2a <WS2812_Send+0x82>
         color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
 8000ab8:	4a30      	ldr	r2, [pc, #192]	; (8000b7c <WS2812_Send+0xd4>)
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	18d3      	adds	r3, r2, r3
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	041a      	lsls	r2, r3, #16
 8000ac6:	492d      	ldr	r1, [pc, #180]	; (8000b7c <WS2812_Send+0xd4>)
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	18cb      	adds	r3, r1, r3
 8000ace:	3302      	adds	r3, #2
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	021b      	lsls	r3, r3, #8
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	4929      	ldr	r1, [pc, #164]	; (8000b7c <WS2812_Send+0xd4>)
 8000ad8:	693a      	ldr	r2, [r7, #16]
 8000ada:	0092      	lsls	r2, r2, #2
 8000adc:	188a      	adds	r2, r1, r2
 8000ade:	3203      	adds	r2, #3
 8000ae0:	7812      	ldrb	r2, [r2, #0]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	607b      	str	r3, [r7, #4]

		for (int i = 23; i >= 0; i--) {
 8000ae6:	2317      	movs	r3, #23
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	e018      	b.n	8000b1e <WS2812_Send+0x76>
			if (color & (1 << i)) {
 8000aec:	2201      	movs	r2, #1
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	409a      	lsls	r2, r3
 8000af2:	0013      	movs	r3, r2
 8000af4:	001a      	movs	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4013      	ands	r3, r2
 8000afa:	d005      	beq.n	8000b08 <WS2812_Send+0x60>
				pwmData[indx] = 40 * 2 / 3;  // 2/3 of 90
 8000afc:	4b20      	ldr	r3, [pc, #128]	; (8000b80 <WS2812_Send+0xd8>)
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	0052      	lsls	r2, r2, #1
 8000b02:	211a      	movs	r1, #26
 8000b04:	52d1      	strh	r1, [r2, r3]
 8000b06:	e004      	b.n	8000b12 <WS2812_Send+0x6a>
			} else {
				pwmData[indx] = 40 * 1 / 3;  // 1/3 of 90
 8000b08:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <WS2812_Send+0xd8>)
 8000b0a:	697a      	ldr	r2, [r7, #20]
 8000b0c:	0052      	lsls	r2, r2, #1
 8000b0e:	210d      	movs	r1, #13
 8000b10:	52d1      	strh	r1, [r2, r3]
			}
			indx++;
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	3301      	adds	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
		for (int i = 23; i >= 0; i--) {
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	3b01      	subs	r3, #1
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	dae3      	bge.n	8000aec <WS2812_Send+0x44>
	for (int i = 0; i < MAX_LED; i++) {
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	3301      	adds	r3, #1
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	2b0b      	cmp	r3, #11
 8000b2e:	ddc3      	ble.n	8000ab8 <WS2812_Send+0x10>
		}

	}

	for (int i = 0; i < 50; i++) {
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	e00a      	b.n	8000b4c <WS2812_Send+0xa4>
		pwmData[indx] = 0;
 8000b36:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <WS2812_Send+0xd8>)
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	0052      	lsls	r2, r2, #1
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	52d1      	strh	r1, [r2, r3]
		indx++;
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 50; i++) {
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	2b31      	cmp	r3, #49	; 0x31
 8000b50:	ddf1      	ble.n	8000b36 <WS2812_Send+0x8e>
	}

	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*) pwmData, indx);
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	4a0a      	ldr	r2, [pc, #40]	; (8000b80 <WS2812_Send+0xd8>)
 8000b58:	480a      	ldr	r0, [pc, #40]	; (8000b84 <WS2812_Send+0xdc>)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f001 fda2 	bl	80026a4 <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag) {
 8000b60:	46c0      	nop			; (mov r8, r8)
 8000b62:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <WS2812_Send+0xe0>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d0fa      	beq.n	8000b62 <WS2812_Send+0xba>
	};
	datasentflag = 0;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <WS2812_Send+0xe0>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b006      	add	sp, #24
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	2000002c 	.word	0x2000002c
 8000b80:	2000005c 	.word	0x2000005c
 8000b84:	20000300 	.word	0x20000300
 8000b88:	20000028 	.word	0x20000028

08000b8c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000b94:	4b05      	ldr	r3, [pc, #20]	; (8000bac <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000b96:	2100      	movs	r1, #0
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f001 ff0d 	bl	80029b8 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8000b9e:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
}
 8000ba4:	46c0      	nop			; (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b002      	add	sp, #8
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000300 	.word	0x20000300
 8000bb0:	20000028 	.word	0x20000028

08000bb4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000bb4:	b590      	push	{r4, r7, lr}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bba:	f000 fa4f 	bl	800105c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000bbe:	f000 f84f 	bl	8000c60 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bc2:	f000 f945 	bl	8000e50 <MX_GPIO_Init>
	MX_DMA_Init();
 8000bc6:	f000 f925 	bl	8000e14 <MX_DMA_Init>
	MX_TIM2_Init();
 8000bca:	f000 f8a5 	bl	8000d18 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	for (int i = 0; i < 12; i++)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	e023      	b.n	8000c1c <main+0x68>
		Set_LED(i, i * 21.25, 0x1A, (int) (i * 21.25));
 8000bd4:	68f8      	ldr	r0, [r7, #12]
 8000bd6:	f7ff fedf 	bl	8000998 <__aeabi_i2d>
 8000bda:	2200      	movs	r2, #0
 8000bdc:	4b1f      	ldr	r3, [pc, #124]	; (8000c5c <main+0xa8>)
 8000bde:	f7ff fc39 	bl	8000454 <__aeabi_dmul>
 8000be2:	0002      	movs	r2, r0
 8000be4:	000b      	movs	r3, r1
 8000be6:	0010      	movs	r0, r2
 8000be8:	0019      	movs	r1, r3
 8000bea:	f7ff fe9f 	bl	800092c <__aeabi_d2iz>
 8000bee:	0004      	movs	r4, r0
 8000bf0:	68f8      	ldr	r0, [r7, #12]
 8000bf2:	f7ff fed1 	bl	8000998 <__aeabi_i2d>
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	4b18      	ldr	r3, [pc, #96]	; (8000c5c <main+0xa8>)
 8000bfa:	f7ff fc2b 	bl	8000454 <__aeabi_dmul>
 8000bfe:	0002      	movs	r2, r0
 8000c00:	000b      	movs	r3, r1
 8000c02:	0010      	movs	r0, r2
 8000c04:	0019      	movs	r1, r3
 8000c06:	f7ff fe91 	bl	800092c <__aeabi_d2iz>
 8000c0a:	0003      	movs	r3, r0
 8000c0c:	68f8      	ldr	r0, [r7, #12]
 8000c0e:	221a      	movs	r2, #26
 8000c10:	0021      	movs	r1, r4
 8000c12:	f7ff ff1b 	bl	8000a4c <Set_LED>
	for (int i = 0; i < 12; i++)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	2b0b      	cmp	r3, #11
 8000c20:	ddd8      	ble.n	8000bd4 <main+0x20>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		for (int i = 0; i < 46; i++) {
 8000c22:	2300      	movs	r3, #0
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	e007      	b.n	8000c38 <main+0x84>
			WS2812_Send();
 8000c28:	f7ff ff3e 	bl	8000aa8 <WS2812_Send>
			HAL_Delay(50);
 8000c2c:	2032      	movs	r0, #50	; 0x32
 8000c2e:	f000 fa85 	bl	800113c <HAL_Delay>
		for (int i = 0; i < 46; i++) {
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	3301      	adds	r3, #1
 8000c36:	60bb      	str	r3, [r7, #8]
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	2b2d      	cmp	r3, #45	; 0x2d
 8000c3c:	ddf4      	ble.n	8000c28 <main+0x74>
		}

		for (int i = 45; i >= 0; i--) {
 8000c3e:	232d      	movs	r3, #45	; 0x2d
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	e007      	b.n	8000c54 <main+0xa0>
			WS2812_Send();
 8000c44:	f7ff ff30 	bl	8000aa8 <WS2812_Send>
			HAL_Delay(50);
 8000c48:	2032      	movs	r0, #50	; 0x32
 8000c4a:	f000 fa77 	bl	800113c <HAL_Delay>
		for (int i = 45; i >= 0; i--) {
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	3b01      	subs	r3, #1
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	daf4      	bge.n	8000c44 <main+0x90>
		for (int i = 0; i < 46; i++) {
 8000c5a:	e7e2      	b.n	8000c22 <main+0x6e>
 8000c5c:	40354000 	.word	0x40354000

08000c60 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b095      	sub	sp, #84	; 0x54
 8000c64:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c66:	2418      	movs	r4, #24
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	2338      	movs	r3, #56	; 0x38
 8000c6e:	001a      	movs	r2, r3
 8000c70:	2100      	movs	r1, #0
 8000c72:	f002 fc51 	bl	8003518 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c76:	1d3b      	adds	r3, r7, #4
 8000c78:	0018      	movs	r0, r3
 8000c7a:	2314      	movs	r3, #20
 8000c7c:	001a      	movs	r2, r3
 8000c7e:	2100      	movs	r1, #0
 8000c80:	f002 fc4a 	bl	8003518 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c84:	4b22      	ldr	r3, [pc, #136]	; (8000d10 <SystemClock_Config+0xb0>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a22      	ldr	r2, [pc, #136]	; (8000d14 <SystemClock_Config+0xb4>)
 8000c8a:	401a      	ands	r2, r3
 8000c8c:	4b20      	ldr	r3, [pc, #128]	; (8000d10 <SystemClock_Config+0xb0>)
 8000c8e:	2180      	movs	r1, #128	; 0x80
 8000c90:	0109      	lsls	r1, r1, #4
 8000c92:	430a      	orrs	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c96:	0021      	movs	r1, r4
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	2202      	movs	r2, #2
 8000c9c:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9e:	187b      	adds	r3, r7, r1
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	2210      	movs	r2, #16
 8000ca8:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000caa:	187b      	adds	r3, r7, r1
 8000cac:	2202      	movs	r2, #2
 8000cae:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000cb6:	187b      	adds	r3, r7, r1
 8000cb8:	2280      	movs	r2, #128	; 0x80
 8000cba:	02d2      	lsls	r2, r2, #11
 8000cbc:	631a      	str	r2, [r3, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000cbe:	187b      	adds	r3, r7, r1
 8000cc0:	2280      	movs	r2, #128	; 0x80
 8000cc2:	03d2      	lsls	r2, r2, #15
 8000cc4:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f000 feb1 	bl	8001a30 <HAL_RCC_OscConfig>
 8000cce:	1e03      	subs	r3, r0, #0
 8000cd0:	d001      	beq.n	8000cd6 <SystemClock_Config+0x76>
		Error_Handler();
 8000cd2:	f000 f8d3 	bl	8000e7c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	220f      	movs	r2, #15
 8000cda:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	2203      	movs	r2, #3
 8000ce0:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f001 fa5d 	bl	80021b8 <HAL_RCC_ClockConfig>
 8000cfe:	1e03      	subs	r3, r0, #0
 8000d00:	d001      	beq.n	8000d06 <SystemClock_Config+0xa6>
		Error_Handler();
 8000d02:	f000 f8bb 	bl	8000e7c <Error_Handler>
	}
}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b015      	add	sp, #84	; 0x54
 8000d0c:	bd90      	pop	{r4, r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	40007000 	.word	0x40007000
 8000d14:	ffffe7ff 	.word	0xffffe7ff

08000d18 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b08a      	sub	sp, #40	; 0x28
 8000d1c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000d1e:	2318      	movs	r3, #24
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	0018      	movs	r0, r3
 8000d24:	2310      	movs	r3, #16
 8000d26:	001a      	movs	r2, r3
 8000d28:	2100      	movs	r1, #0
 8000d2a:	f002 fbf5 	bl	8003518 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000d2e:	2310      	movs	r3, #16
 8000d30:	18fb      	adds	r3, r7, r3
 8000d32:	0018      	movs	r0, r3
 8000d34:	2308      	movs	r3, #8
 8000d36:	001a      	movs	r2, r3
 8000d38:	2100      	movs	r1, #0
 8000d3a:	f002 fbed 	bl	8003518 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d3e:	003b      	movs	r3, r7
 8000d40:	0018      	movs	r0, r3
 8000d42:	2310      	movs	r3, #16
 8000d44:	001a      	movs	r2, r3
 8000d46:	2100      	movs	r1, #0
 8000d48:	f002 fbe6 	bl	8003518 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000d4c:	4b30      	ldr	r3, [pc, #192]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d4e:	2280      	movs	r2, #128	; 0x80
 8000d50:	05d2      	lsls	r2, r2, #23
 8000d52:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000d54:	4b2e      	ldr	r3, [pc, #184]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d5a:	4b2d      	ldr	r3, [pc, #180]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 40 - 1;
 8000d60:	4b2b      	ldr	r3, [pc, #172]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d62:	2227      	movs	r2, #39	; 0x27
 8000d64:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d66:	4b2a      	ldr	r3, [pc, #168]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000d72:	4b27      	ldr	r3, [pc, #156]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d74:	0018      	movs	r0, r3
 8000d76:	f001 fc0d 	bl	8002594 <HAL_TIM_Base_Init>
 8000d7a:	1e03      	subs	r3, r0, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM2_Init+0x6a>
		Error_Handler();
 8000d7e:	f000 f87d 	bl	8000e7c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d82:	2118      	movs	r1, #24
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	2280      	movs	r2, #128	; 0x80
 8000d88:	0152      	lsls	r2, r2, #5
 8000d8a:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000d8c:	187a      	adds	r2, r7, r1
 8000d8e:	4b20      	ldr	r3, [pc, #128]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000d90:	0011      	movs	r1, r2
 8000d92:	0018      	movs	r0, r3
 8000d94:	f001 ff76 	bl	8002c84 <HAL_TIM_ConfigClockSource>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM2_Init+0x88>
		Error_Handler();
 8000d9c:	f000 f86e 	bl	8000e7c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000da0:	4b1b      	ldr	r3, [pc, #108]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000da2:	0018      	movs	r0, r3
 8000da4:	f001 fc36 	bl	8002614 <HAL_TIM_PWM_Init>
 8000da8:	1e03      	subs	r3, r0, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM2_Init+0x98>
		Error_Handler();
 8000dac:	f000 f866 	bl	8000e7c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000db0:	2110      	movs	r1, #16
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2200      	movs	r2, #0
 8000dbc:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000dbe:	187a      	adds	r2, r7, r1
 8000dc0:	4b13      	ldr	r3, [pc, #76]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f002 fb2b 	bl	8003420 <HAL_TIMEx_MasterConfigSynchronization>
 8000dca:	1e03      	subs	r3, r0, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM2_Init+0xba>
			!= HAL_OK) {
		Error_Handler();
 8000dce:	f000 f855 	bl	8000e7c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dd2:	003b      	movs	r3, r7
 8000dd4:	2260      	movs	r2, #96	; 0x60
 8000dd6:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8000dd8:	003b      	movs	r3, r7
 8000dda:	2200      	movs	r2, #0
 8000ddc:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dde:	003b      	movs	r3, r7
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000de4:	003b      	movs	r3, r7
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 8000dea:	0039      	movs	r1, r7
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	0018      	movs	r0, r3
 8000df2:	f001 fe81 	bl	8002af8 <HAL_TIM_PWM_ConfigChannel>
 8000df6:	1e03      	subs	r3, r0, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM2_Init+0xe6>
			!= HAL_OK) {
		Error_Handler();
 8000dfa:	f000 f83f 	bl	8000e7c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000dfe:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <MX_TIM2_Init+0xf8>)
 8000e00:	0018      	movs	r0, r3
 8000e02:	f000 f89b 	bl	8000f3c <HAL_TIM_MspPostInit>

}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b00a      	add	sp, #40	; 0x28
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	20000300 	.word	0x20000300

08000e14 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <MX_DMA_Init+0x38>)
 8000e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <MX_DMA_Init+0x38>)
 8000e20:	2101      	movs	r1, #1
 8000e22:	430a      	orrs	r2, r1
 8000e24:	631a      	str	r2, [r3, #48]	; 0x30
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <MX_DMA_Init+0x38>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	607b      	str	r3, [r7, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	200b      	movs	r0, #11
 8000e38:	f000 fa50 	bl	80012dc <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000e3c:	200b      	movs	r0, #11
 8000e3e:	f000 fa62 	bl	8001306 <HAL_NVIC_EnableIRQ>

}
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	46bd      	mov	sp, r7
 8000e46:	b002      	add	sp, #8
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	40021000 	.word	0x40021000

08000e50 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e56:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <MX_GPIO_Init+0x28>)
 8000e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e5a:	4b07      	ldr	r3, [pc, #28]	; (8000e78 <MX_GPIO_Init+0x28>)
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e62:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <MX_GPIO_Init+0x28>)
 8000e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e66:	2201      	movs	r2, #1
 8000e68:	4013      	ands	r3, r2
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]

}
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b002      	add	sp, #8
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	40021000 	.word	0x40021000

08000e7c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e80:	b672      	cpsid	i
}
 8000e82:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e84:	e7fe      	b.n	8000e84 <Error_Handler+0x8>
	...

08000e88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <HAL_MspInit+0x24>)
 8000e8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_MspInit+0x24>)
 8000e92:	2101      	movs	r1, #1
 8000e94:	430a      	orrs	r2, r1
 8000e96:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e98:	4b04      	ldr	r3, [pc, #16]	; (8000eac <HAL_MspInit+0x24>)
 8000e9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e9c:	4b03      	ldr	r3, [pc, #12]	; (8000eac <HAL_MspInit+0x24>)
 8000e9e:	2180      	movs	r1, #128	; 0x80
 8000ea0:	0549      	lsls	r1, r1, #21
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea6:	46c0      	nop			; (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40021000 	.word	0x40021000

08000eb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	2380      	movs	r3, #128	; 0x80
 8000ebe:	05db      	lsls	r3, r3, #23
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d130      	bne.n	8000f26 <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ec4:	4b1a      	ldr	r3, [pc, #104]	; (8000f30 <HAL_TIM_Base_MspInit+0x80>)
 8000ec6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ec8:	4b19      	ldr	r3, [pc, #100]	; (8000f30 <HAL_TIM_Base_MspInit+0x80>)
 8000eca:	2101      	movs	r1, #1
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8000ed0:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ed2:	4a19      	ldr	r2, [pc, #100]	; (8000f38 <HAL_TIM_Base_MspInit+0x88>)
 8000ed4:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 8000ed6:	4b17      	ldr	r3, [pc, #92]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ed8:	2208      	movs	r2, #8
 8000eda:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000edc:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ede:	2210      	movs	r2, #16
 8000ee0:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ee2:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000ee8:	4b12      	ldr	r3, [pc, #72]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000eea:	2280      	movs	r2, #128	; 0x80
 8000eec:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eee:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ef0:	2280      	movs	r2, #128	; 0x80
 8000ef2:	0052      	lsls	r2, r2, #1
 8000ef4:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ef8:	2280      	movs	r2, #128	; 0x80
 8000efa:	00d2      	lsls	r2, r2, #3
 8000efc:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8000efe:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f04:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000f0a:	4b0a      	ldr	r3, [pc, #40]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f000 fa17 	bl	8001340 <HAL_DMA_Init>
 8000f12:	1e03      	subs	r3, r0, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_TIM_Base_MspInit+0x6a>
    {
      Error_Handler();
 8000f16:	f7ff ffb1 	bl	8000e7c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f1e:	621a      	str	r2, [r3, #32]
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b002      	add	sp, #8
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	40021000 	.word	0x40021000
 8000f34:	20000340 	.word	0x20000340
 8000f38:	40020058 	.word	0x40020058

08000f3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	240c      	movs	r4, #12
 8000f46:	193b      	adds	r3, r7, r4
 8000f48:	0018      	movs	r0, r3
 8000f4a:	2314      	movs	r3, #20
 8000f4c:	001a      	movs	r2, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	f002 fae2 	bl	8003518 <memset>
  if(htim->Instance==TIM2)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	05db      	lsls	r3, r3, #23
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d122      	bne.n	8000fa6 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <HAL_TIM_MspPostInit+0x74>)
 8000f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f64:	4b12      	ldr	r3, [pc, #72]	; (8000fb0 <HAL_TIM_MspPostInit+0x74>)
 8000f66:	2101      	movs	r1, #1
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f6c:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <HAL_TIM_MspPostInit+0x74>)
 8000f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f70:	2201      	movs	r2, #1
 8000f72:	4013      	ands	r3, r2
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f78:	0021      	movs	r1, r4
 8000f7a:	187b      	adds	r3, r7, r1
 8000f7c:	2220      	movs	r2, #32
 8000f7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	187b      	adds	r3, r7, r1
 8000f82:	2202      	movs	r2, #2
 8000f84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	187b      	adds	r3, r7, r1
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	187b      	adds	r3, r7, r1
 8000f8e:	2200      	movs	r2, #0
 8000f90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000f92:	187b      	adds	r3, r7, r1
 8000f94:	2205      	movs	r2, #5
 8000f96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f98:	187a      	adds	r2, r7, r1
 8000f9a:	23a0      	movs	r3, #160	; 0xa0
 8000f9c:	05db      	lsls	r3, r3, #23
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f000 fbcf 	bl	8001744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b009      	add	sp, #36	; 0x24
 8000fac:	bd90      	pop	{r4, r7, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <NMI_Handler+0x4>

08000fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fbe:	e7fe      	b.n	8000fbe <HardFault_Handler+0x4>

08000fc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd8:	f000 f894 	bl	8001104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fdc:	46c0      	nop			; (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8000fe8:	4b03      	ldr	r3, [pc, #12]	; (8000ff8 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8000fea:	0018      	movs	r0, r3
 8000fec:	f000 facd 	bl	800158a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000ff0:	46c0      	nop			; (mov r8, r8)
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	20000340 	.word	0x20000340

08000ffc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001008:	480d      	ldr	r0, [pc, #52]	; (8001040 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800100a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800100c:	480d      	ldr	r0, [pc, #52]	; (8001044 <LoopForever+0x6>)
  ldr r1, =_edata
 800100e:	490e      	ldr	r1, [pc, #56]	; (8001048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001010:	4a0e      	ldr	r2, [pc, #56]	; (800104c <LoopForever+0xe>)
  movs r3, #0
 8001012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001014:	e002      	b.n	800101c <LoopCopyDataInit>

08001016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101a:	3304      	adds	r3, #4

0800101c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800101c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800101e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001020:	d3f9      	bcc.n	8001016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001022:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001024:	4c0b      	ldr	r4, [pc, #44]	; (8001054 <LoopForever+0x16>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001028:	e001      	b.n	800102e <LoopFillZerobss>

0800102a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800102c:	3204      	adds	r2, #4

0800102e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800102e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001030:	d3fb      	bcc.n	800102a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001032:	f7ff ffe3 	bl	8000ffc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001036:	f002 fa4b 	bl	80034d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800103a:	f7ff fdbb 	bl	8000bb4 <main>

0800103e <LoopForever>:

LoopForever:
    b LoopForever
 800103e:	e7fe      	b.n	800103e <LoopForever>
   ldr   r0, =_estack
 8001040:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001048:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800104c:	080035ac 	.word	0x080035ac
  ldr r2, =_sbss
 8001050:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001054:	2000038c 	.word	0x2000038c

08001058 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC1_COMP_IRQHandler>
	...

0800105c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001062:	1dfb      	adds	r3, r7, #7
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001068:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <HAL_Init+0x3c>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <HAL_Init+0x3c>)
 800106e:	2140      	movs	r1, #64	; 0x40
 8001070:	430a      	orrs	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001074:	2003      	movs	r0, #3
 8001076:	f000 f811 	bl	800109c <HAL_InitTick>
 800107a:	1e03      	subs	r3, r0, #0
 800107c:	d003      	beq.n	8001086 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	2201      	movs	r2, #1
 8001082:	701a      	strb	r2, [r3, #0]
 8001084:	e001      	b.n	800108a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001086:	f7ff feff 	bl	8000e88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	781b      	ldrb	r3, [r3, #0]
}
 800108e:	0018      	movs	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	b002      	add	sp, #8
 8001094:	bd80      	pop	{r7, pc}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	40022000 	.word	0x40022000

0800109c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a4:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <HAL_InitTick+0x5c>)
 80010a6:	681c      	ldr	r4, [r3, #0]
 80010a8:	4b14      	ldr	r3, [pc, #80]	; (80010fc <HAL_InitTick+0x60>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	0019      	movs	r1, r3
 80010ae:	23fa      	movs	r3, #250	; 0xfa
 80010b0:	0098      	lsls	r0, r3, #2
 80010b2:	f7ff f829 	bl	8000108 <__udivsi3>
 80010b6:	0003      	movs	r3, r0
 80010b8:	0019      	movs	r1, r3
 80010ba:	0020      	movs	r0, r4
 80010bc:	f7ff f824 	bl	8000108 <__udivsi3>
 80010c0:	0003      	movs	r3, r0
 80010c2:	0018      	movs	r0, r3
 80010c4:	f000 f92f 	bl	8001326 <HAL_SYSTICK_Config>
 80010c8:	1e03      	subs	r3, r0, #0
 80010ca:	d001      	beq.n	80010d0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e00f      	b.n	80010f0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b03      	cmp	r3, #3
 80010d4:	d80b      	bhi.n	80010ee <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d6:	6879      	ldr	r1, [r7, #4]
 80010d8:	2301      	movs	r3, #1
 80010da:	425b      	negs	r3, r3
 80010dc:	2200      	movs	r2, #0
 80010de:	0018      	movs	r0, r3
 80010e0:	f000 f8fc 	bl	80012dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_InitTick+0x64>)
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	e000      	b.n	80010f0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
}
 80010f0:	0018      	movs	r0, r3
 80010f2:	46bd      	mov	sp, r7
 80010f4:	b003      	add	sp, #12
 80010f6:	bd90      	pop	{r4, r7, pc}
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000008 	.word	0x20000008
 8001100:	20000004 	.word	0x20000004

08001104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_IncTick+0x1c>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	001a      	movs	r2, r3
 800110e:	4b05      	ldr	r3, [pc, #20]	; (8001124 <HAL_IncTick+0x20>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	18d2      	adds	r2, r2, r3
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <HAL_IncTick+0x20>)
 8001116:	601a      	str	r2, [r3, #0]
}
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	20000008 	.word	0x20000008
 8001124:	20000388 	.word	0x20000388

08001128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b02      	ldr	r3, [pc, #8]	; (8001138 <HAL_GetTick+0x10>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	0018      	movs	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	20000388 	.word	0x20000388

0800113c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001144:	f7ff fff0 	bl	8001128 <HAL_GetTick>
 8001148:	0003      	movs	r3, r0
 800114a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	3301      	adds	r3, #1
 8001154:	d005      	beq.n	8001162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001156:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <HAL_Delay+0x44>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	001a      	movs	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	189b      	adds	r3, r3, r2
 8001160:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	f7ff ffe0 	bl	8001128 <HAL_GetTick>
 8001168:	0002      	movs	r2, r0
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	429a      	cmp	r2, r3
 8001172:	d8f7      	bhi.n	8001164 <HAL_Delay+0x28>
  {
  }
}
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b004      	add	sp, #16
 800117c:	bd80      	pop	{r7, pc}
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	20000008 	.word	0x20000008

08001184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	0002      	movs	r2, r0
 800118c:	1dfb      	adds	r3, r7, #7
 800118e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001190:	1dfb      	adds	r3, r7, #7
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b7f      	cmp	r3, #127	; 0x7f
 8001196:	d809      	bhi.n	80011ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	001a      	movs	r2, r3
 800119e:	231f      	movs	r3, #31
 80011a0:	401a      	ands	r2, r3
 80011a2:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <__NVIC_EnableIRQ+0x30>)
 80011a4:	2101      	movs	r1, #1
 80011a6:	4091      	lsls	r1, r2
 80011a8:	000a      	movs	r2, r1
 80011aa:	601a      	str	r2, [r3, #0]
  }
}
 80011ac:	46c0      	nop			; (mov r8, r8)
 80011ae:	46bd      	mov	sp, r7
 80011b0:	b002      	add	sp, #8
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	e000e100 	.word	0xe000e100

080011b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b8:	b590      	push	{r4, r7, lr}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	0002      	movs	r2, r0
 80011c0:	6039      	str	r1, [r7, #0]
 80011c2:	1dfb      	adds	r3, r7, #7
 80011c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b7f      	cmp	r3, #127	; 0x7f
 80011cc:	d828      	bhi.n	8001220 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011ce:	4a2f      	ldr	r2, [pc, #188]	; (800128c <__NVIC_SetPriority+0xd4>)
 80011d0:	1dfb      	adds	r3, r7, #7
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	33c0      	adds	r3, #192	; 0xc0
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	589b      	ldr	r3, [r3, r2]
 80011de:	1dfa      	adds	r2, r7, #7
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	0011      	movs	r1, r2
 80011e4:	2203      	movs	r2, #3
 80011e6:	400a      	ands	r2, r1
 80011e8:	00d2      	lsls	r2, r2, #3
 80011ea:	21ff      	movs	r1, #255	; 0xff
 80011ec:	4091      	lsls	r1, r2
 80011ee:	000a      	movs	r2, r1
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	401a      	ands	r2, r3
 80011f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	019b      	lsls	r3, r3, #6
 80011fa:	22ff      	movs	r2, #255	; 0xff
 80011fc:	401a      	ands	r2, r3
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	0018      	movs	r0, r3
 8001204:	2303      	movs	r3, #3
 8001206:	4003      	ands	r3, r0
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800120c:	481f      	ldr	r0, [pc, #124]	; (800128c <__NVIC_SetPriority+0xd4>)
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	b25b      	sxtb	r3, r3
 8001214:	089b      	lsrs	r3, r3, #2
 8001216:	430a      	orrs	r2, r1
 8001218:	33c0      	adds	r3, #192	; 0xc0
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800121e:	e031      	b.n	8001284 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001220:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <__NVIC_SetPriority+0xd8>)
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	0019      	movs	r1, r3
 8001228:	230f      	movs	r3, #15
 800122a:	400b      	ands	r3, r1
 800122c:	3b08      	subs	r3, #8
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3306      	adds	r3, #6
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	18d3      	adds	r3, r2, r3
 8001236:	3304      	adds	r3, #4
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	1dfa      	adds	r2, r7, #7
 800123c:	7812      	ldrb	r2, [r2, #0]
 800123e:	0011      	movs	r1, r2
 8001240:	2203      	movs	r2, #3
 8001242:	400a      	ands	r2, r1
 8001244:	00d2      	lsls	r2, r2, #3
 8001246:	21ff      	movs	r1, #255	; 0xff
 8001248:	4091      	lsls	r1, r2
 800124a:	000a      	movs	r2, r1
 800124c:	43d2      	mvns	r2, r2
 800124e:	401a      	ands	r2, r3
 8001250:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	019b      	lsls	r3, r3, #6
 8001256:	22ff      	movs	r2, #255	; 0xff
 8001258:	401a      	ands	r2, r3
 800125a:	1dfb      	adds	r3, r7, #7
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	0018      	movs	r0, r3
 8001260:	2303      	movs	r3, #3
 8001262:	4003      	ands	r3, r0
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001268:	4809      	ldr	r0, [pc, #36]	; (8001290 <__NVIC_SetPriority+0xd8>)
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	001c      	movs	r4, r3
 8001270:	230f      	movs	r3, #15
 8001272:	4023      	ands	r3, r4
 8001274:	3b08      	subs	r3, #8
 8001276:	089b      	lsrs	r3, r3, #2
 8001278:	430a      	orrs	r2, r1
 800127a:	3306      	adds	r3, #6
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	18c3      	adds	r3, r0, r3
 8001280:	3304      	adds	r3, #4
 8001282:	601a      	str	r2, [r3, #0]
}
 8001284:	46c0      	nop			; (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	b003      	add	sp, #12
 800128a:	bd90      	pop	{r4, r7, pc}
 800128c:	e000e100 	.word	0xe000e100
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	1e5a      	subs	r2, r3, #1
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	045b      	lsls	r3, r3, #17
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d301      	bcc.n	80012ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012a8:	2301      	movs	r3, #1
 80012aa:	e010      	b.n	80012ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <SysTick_Config+0x44>)
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	3a01      	subs	r2, #1
 80012b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012b4:	2301      	movs	r3, #1
 80012b6:	425b      	negs	r3, r3
 80012b8:	2103      	movs	r1, #3
 80012ba:	0018      	movs	r0, r3
 80012bc:	f7ff ff7c 	bl	80011b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <SysTick_Config+0x44>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c6:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <SysTick_Config+0x44>)
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	0018      	movs	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b002      	add	sp, #8
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	210f      	movs	r1, #15
 80012e8:	187b      	adds	r3, r7, r1
 80012ea:	1c02      	adds	r2, r0, #0
 80012ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012ee:	68ba      	ldr	r2, [r7, #8]
 80012f0:	187b      	adds	r3, r7, r1
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	0011      	movs	r1, r2
 80012f8:	0018      	movs	r0, r3
 80012fa:	f7ff ff5d 	bl	80011b8 <__NVIC_SetPriority>
}
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	46bd      	mov	sp, r7
 8001302:	b004      	add	sp, #16
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	0002      	movs	r2, r0
 800130e:	1dfb      	adds	r3, r7, #7
 8001310:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	b25b      	sxtb	r3, r3
 8001318:	0018      	movs	r0, r3
 800131a:	f7ff ff33 	bl	8001184 <__NVIC_EnableIRQ>
}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	46bd      	mov	sp, r7
 8001322:	b002      	add	sp, #8
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	0018      	movs	r0, r3
 8001332:	f7ff ffaf 	bl	8001294 <SysTick_Config>
 8001336:	0003      	movs	r3, r0
}
 8001338:	0018      	movs	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	b002      	add	sp, #8
 800133e:	bd80      	pop	{r7, pc}

08001340 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d101      	bne.n	8001352 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e061      	b.n	8001416 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a32      	ldr	r2, [pc, #200]	; (8001420 <HAL_DMA_Init+0xe0>)
 8001358:	4694      	mov	ip, r2
 800135a:	4463      	add	r3, ip
 800135c:	2114      	movs	r1, #20
 800135e:	0018      	movs	r0, r3
 8001360:	f7fe fed2 	bl	8000108 <__udivsi3>
 8001364:	0003      	movs	r3, r0
 8001366:	009a      	lsls	r2, r3, #2
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	4a2d      	ldr	r2, [pc, #180]	; (8001424 <HAL_DMA_Init+0xe4>)
 8001370:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2225      	movs	r2, #37	; 0x25
 8001376:	2102      	movs	r1, #2
 8001378:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	4a28      	ldr	r2, [pc, #160]	; (8001428 <HAL_DMA_Init+0xe8>)
 8001386:	4013      	ands	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001392:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	691b      	ldr	r3, [r3, #16]
 8001398:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800139e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	2380      	movs	r3, #128	; 0x80
 80013c6:	01db      	lsls	r3, r3, #7
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d018      	beq.n	80013fe <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80013cc:	4b17      	ldr	r3, [pc, #92]	; (800142c <HAL_DMA_Init+0xec>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d4:	211c      	movs	r1, #28
 80013d6:	400b      	ands	r3, r1
 80013d8:	210f      	movs	r1, #15
 80013da:	4099      	lsls	r1, r3
 80013dc:	000b      	movs	r3, r1
 80013de:	43d9      	mvns	r1, r3
 80013e0:	4b12      	ldr	r3, [pc, #72]	; (800142c <HAL_DMA_Init+0xec>)
 80013e2:	400a      	ands	r2, r1
 80013e4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013e6:	4b11      	ldr	r3, [pc, #68]	; (800142c <HAL_DMA_Init+0xec>)
 80013e8:	6819      	ldr	r1, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685a      	ldr	r2, [r3, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	201c      	movs	r0, #28
 80013f4:	4003      	ands	r3, r0
 80013f6:	409a      	lsls	r2, r3
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_DMA_Init+0xec>)
 80013fa:	430a      	orrs	r2, r1
 80013fc:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2225      	movs	r2, #37	; 0x25
 8001408:	2101      	movs	r1, #1
 800140a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2224      	movs	r2, #36	; 0x24
 8001410:	2100      	movs	r1, #0
 8001412:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	0018      	movs	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	b004      	add	sp, #16
 800141c:	bd80      	pop	{r7, pc}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	bffdfff8 	.word	0xbffdfff8
 8001424:	40020000 	.word	0x40020000
 8001428:	ffff800f 	.word	0xffff800f
 800142c:	400200a8 	.word	0x400200a8

08001430 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
 800143c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800143e:	2317      	movs	r3, #23
 8001440:	18fb      	adds	r3, r7, r3
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2224      	movs	r2, #36	; 0x24
 800144a:	5c9b      	ldrb	r3, [r3, r2]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d101      	bne.n	8001454 <HAL_DMA_Start_IT+0x24>
 8001450:	2302      	movs	r3, #2
 8001452:	e04f      	b.n	80014f4 <HAL_DMA_Start_IT+0xc4>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2224      	movs	r2, #36	; 0x24
 8001458:	2101      	movs	r1, #1
 800145a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2225      	movs	r2, #37	; 0x25
 8001460:	5c9b      	ldrb	r3, [r3, r2]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b01      	cmp	r3, #1
 8001466:	d13a      	bne.n	80014de <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2225      	movs	r2, #37	; 0x25
 800146c:	2102      	movs	r1, #2
 800146e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2200      	movs	r2, #0
 8001474:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2101      	movs	r1, #1
 8001482:	438a      	bics	r2, r1
 8001484:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f000 f92a 	bl	80016e6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	2b00      	cmp	r3, #0
 8001498:	d008      	beq.n	80014ac <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	210e      	movs	r1, #14
 80014a6:	430a      	orrs	r2, r1
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	e00f      	b.n	80014cc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2104      	movs	r1, #4
 80014b8:	438a      	bics	r2, r1
 80014ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	210a      	movs	r1, #10
 80014c8:	430a      	orrs	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2101      	movs	r1, #1
 80014d8:	430a      	orrs	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	e007      	b.n	80014ee <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2224      	movs	r2, #36	; 0x24
 80014e2:	2100      	movs	r1, #0
 80014e4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80014e6:	2317      	movs	r3, #23
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	2202      	movs	r2, #2
 80014ec:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80014ee:	2317      	movs	r3, #23
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	781b      	ldrb	r3, [r3, #0]
}
 80014f4:	0018      	movs	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	b006      	add	sp, #24
 80014fa:	bd80      	pop	{r7, pc}

080014fc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001504:	210f      	movs	r1, #15
 8001506:	187b      	adds	r3, r7, r1
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2225      	movs	r2, #37	; 0x25
 8001510:	5c9b      	ldrb	r3, [r3, r2]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d006      	beq.n	8001526 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2204      	movs	r2, #4
 800151c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800151e:	187b      	adds	r3, r7, r1
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
 8001524:	e02a      	b.n	800157c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	210e      	movs	r1, #14
 8001532:	438a      	bics	r2, r1
 8001534:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2101      	movs	r1, #1
 8001542:	438a      	bics	r2, r1
 8001544:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	221c      	movs	r2, #28
 800154c:	401a      	ands	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	2101      	movs	r1, #1
 8001554:	4091      	lsls	r1, r2
 8001556:	000a      	movs	r2, r1
 8001558:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2225      	movs	r2, #37	; 0x25
 800155e:	2101      	movs	r1, #1
 8001560:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2224      	movs	r2, #36	; 0x24
 8001566:	2100      	movs	r1, #0
 8001568:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800156e:	2b00      	cmp	r3, #0
 8001570:	d004      	beq.n	800157c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	0010      	movs	r0, r2
 800157a:	4798      	blx	r3
    }
  }
  return status;
 800157c:	230f      	movs	r3, #15
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	781b      	ldrb	r3, [r3, #0]
}
 8001582:	0018      	movs	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	b004      	add	sp, #16
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b084      	sub	sp, #16
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	221c      	movs	r2, #28
 80015a8:	4013      	ands	r3, r2
 80015aa:	2204      	movs	r2, #4
 80015ac:	409a      	lsls	r2, r3
 80015ae:	0013      	movs	r3, r2
 80015b0:	68fa      	ldr	r2, [r7, #12]
 80015b2:	4013      	ands	r3, r2
 80015b4:	d026      	beq.n	8001604 <HAL_DMA_IRQHandler+0x7a>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2204      	movs	r2, #4
 80015ba:	4013      	ands	r3, r2
 80015bc:	d022      	beq.n	8001604 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2220      	movs	r2, #32
 80015c6:	4013      	ands	r3, r2
 80015c8:	d107      	bne.n	80015da <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2104      	movs	r1, #4
 80015d6:	438a      	bics	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	221c      	movs	r2, #28
 80015e0:	401a      	ands	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	2104      	movs	r1, #4
 80015e8:	4091      	lsls	r1, r2
 80015ea:	000a      	movs	r2, r1
 80015ec:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d100      	bne.n	80015f8 <HAL_DMA_IRQHandler+0x6e>
 80015f6:	e071      	b.n	80016dc <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	0010      	movs	r0, r2
 8001600:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001602:	e06b      	b.n	80016dc <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001608:	221c      	movs	r2, #28
 800160a:	4013      	ands	r3, r2
 800160c:	2202      	movs	r2, #2
 800160e:	409a      	lsls	r2, r3
 8001610:	0013      	movs	r3, r2
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4013      	ands	r3, r2
 8001616:	d02d      	beq.n	8001674 <HAL_DMA_IRQHandler+0xea>
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	2202      	movs	r2, #2
 800161c:	4013      	ands	r3, r2
 800161e:	d029      	beq.n	8001674 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2220      	movs	r2, #32
 8001628:	4013      	ands	r3, r2
 800162a:	d10b      	bne.n	8001644 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	210a      	movs	r1, #10
 8001638:	438a      	bics	r2, r1
 800163a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2225      	movs	r2, #37	; 0x25
 8001640:	2101      	movs	r1, #1
 8001642:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001648:	221c      	movs	r2, #28
 800164a:	401a      	ands	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001650:	2102      	movs	r1, #2
 8001652:	4091      	lsls	r1, r2
 8001654:	000a      	movs	r2, r1
 8001656:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2224      	movs	r2, #36	; 0x24
 800165c:	2100      	movs	r1, #0
 800165e:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001664:	2b00      	cmp	r3, #0
 8001666:	d039      	beq.n	80016dc <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	0010      	movs	r0, r2
 8001670:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001672:	e033      	b.n	80016dc <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001678:	221c      	movs	r2, #28
 800167a:	4013      	ands	r3, r2
 800167c:	2208      	movs	r2, #8
 800167e:	409a      	lsls	r2, r3
 8001680:	0013      	movs	r3, r2
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	4013      	ands	r3, r2
 8001686:	d02a      	beq.n	80016de <HAL_DMA_IRQHandler+0x154>
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2208      	movs	r2, #8
 800168c:	4013      	ands	r3, r2
 800168e:	d026      	beq.n	80016de <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	210e      	movs	r1, #14
 800169c:	438a      	bics	r2, r1
 800169e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a4:	221c      	movs	r2, #28
 80016a6:	401a      	ands	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ac:	2101      	movs	r1, #1
 80016ae:	4091      	lsls	r1, r2
 80016b0:	000a      	movs	r2, r1
 80016b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2201      	movs	r2, #1
 80016b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2225      	movs	r2, #37	; 0x25
 80016be:	2101      	movs	r1, #1
 80016c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2224      	movs	r2, #36	; 0x24
 80016c6:	2100      	movs	r1, #0
 80016c8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d005      	beq.n	80016de <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	0010      	movs	r0, r2
 80016da:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80016dc:	46c0      	nop			; (mov r8, r8)
 80016de:	46c0      	nop			; (mov r8, r8)
}
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b004      	add	sp, #16
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b084      	sub	sp, #16
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	60f8      	str	r0, [r7, #12]
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f8:	221c      	movs	r2, #28
 80016fa:	401a      	ands	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	2101      	movs	r1, #1
 8001702:	4091      	lsls	r1, r2
 8001704:	000a      	movs	r2, r1
 8001706:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	2b10      	cmp	r3, #16
 8001716:	d108      	bne.n	800172a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001728:	e007      	b.n	800173a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	60da      	str	r2, [r3, #12]
}
 800173a:	46c0      	nop			; (mov r8, r8)
 800173c:	46bd      	mov	sp, r7
 800173e:	b004      	add	sp, #16
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800174e:	2300      	movs	r3, #0
 8001750:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800175a:	e14f      	b.n	80019fc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2101      	movs	r1, #1
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	4091      	lsls	r1, r2
 8001766:	000a      	movs	r2, r1
 8001768:	4013      	ands	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d100      	bne.n	8001774 <HAL_GPIO_Init+0x30>
 8001772:	e140      	b.n	80019f6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	2203      	movs	r2, #3
 800177a:	4013      	ands	r3, r2
 800177c:	2b01      	cmp	r3, #1
 800177e:	d005      	beq.n	800178c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2203      	movs	r2, #3
 8001786:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001788:	2b02      	cmp	r3, #2
 800178a:	d130      	bne.n	80017ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	2203      	movs	r2, #3
 8001798:	409a      	lsls	r2, r3
 800179a:	0013      	movs	r3, r2
 800179c:	43da      	mvns	r2, r3
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	4013      	ands	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	68da      	ldr	r2, [r3, #12]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	409a      	lsls	r2, r3
 80017ae:	0013      	movs	r3, r2
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017c2:	2201      	movs	r2, #1
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	409a      	lsls	r2, r3
 80017c8:	0013      	movs	r3, r2
 80017ca:	43da      	mvns	r2, r3
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	4013      	ands	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	091b      	lsrs	r3, r3, #4
 80017d8:	2201      	movs	r2, #1
 80017da:	401a      	ands	r2, r3
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	409a      	lsls	r2, r3
 80017e0:	0013      	movs	r3, r2
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2203      	movs	r2, #3
 80017f4:	4013      	ands	r3, r2
 80017f6:	2b03      	cmp	r3, #3
 80017f8:	d017      	beq.n	800182a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	2203      	movs	r2, #3
 8001806:	409a      	lsls	r2, r3
 8001808:	0013      	movs	r3, r2
 800180a:	43da      	mvns	r2, r3
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	4013      	ands	r3, r2
 8001810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	689a      	ldr	r2, [r3, #8]
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	409a      	lsls	r2, r3
 800181c:	0013      	movs	r3, r2
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2203      	movs	r2, #3
 8001830:	4013      	ands	r3, r2
 8001832:	2b02      	cmp	r3, #2
 8001834:	d123      	bne.n	800187e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	08da      	lsrs	r2, r3, #3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	3208      	adds	r2, #8
 800183e:	0092      	lsls	r2, r2, #2
 8001840:	58d3      	ldr	r3, [r2, r3]
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	2207      	movs	r2, #7
 8001848:	4013      	ands	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	220f      	movs	r2, #15
 800184e:	409a      	lsls	r2, r3
 8001850:	0013      	movs	r3, r2
 8001852:	43da      	mvns	r2, r3
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	691a      	ldr	r2, [r3, #16]
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	2107      	movs	r1, #7
 8001862:	400b      	ands	r3, r1
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	409a      	lsls	r2, r3
 8001868:	0013      	movs	r3, r2
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	4313      	orrs	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	08da      	lsrs	r2, r3, #3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3208      	adds	r2, #8
 8001878:	0092      	lsls	r2, r2, #2
 800187a:	6939      	ldr	r1, [r7, #16]
 800187c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	2203      	movs	r2, #3
 800188a:	409a      	lsls	r2, r3
 800188c:	0013      	movs	r3, r2
 800188e:	43da      	mvns	r2, r3
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	2203      	movs	r2, #3
 800189c:	401a      	ands	r2, r3
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	409a      	lsls	r2, r3
 80018a4:	0013      	movs	r3, r2
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	23c0      	movs	r3, #192	; 0xc0
 80018b8:	029b      	lsls	r3, r3, #10
 80018ba:	4013      	ands	r3, r2
 80018bc:	d100      	bne.n	80018c0 <HAL_GPIO_Init+0x17c>
 80018be:	e09a      	b.n	80019f6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c0:	4b54      	ldr	r3, [pc, #336]	; (8001a14 <HAL_GPIO_Init+0x2d0>)
 80018c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018c4:	4b53      	ldr	r3, [pc, #332]	; (8001a14 <HAL_GPIO_Init+0x2d0>)
 80018c6:	2101      	movs	r1, #1
 80018c8:	430a      	orrs	r2, r1
 80018ca:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80018cc:	4a52      	ldr	r2, [pc, #328]	; (8001a18 <HAL_GPIO_Init+0x2d4>)
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	089b      	lsrs	r3, r3, #2
 80018d2:	3302      	adds	r3, #2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	589b      	ldr	r3, [r3, r2]
 80018d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	2203      	movs	r2, #3
 80018de:	4013      	ands	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	220f      	movs	r2, #15
 80018e4:	409a      	lsls	r2, r3
 80018e6:	0013      	movs	r3, r2
 80018e8:	43da      	mvns	r2, r3
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	23a0      	movs	r3, #160	; 0xa0
 80018f4:	05db      	lsls	r3, r3, #23
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d019      	beq.n	800192e <HAL_GPIO_Init+0x1ea>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a47      	ldr	r2, [pc, #284]	; (8001a1c <HAL_GPIO_Init+0x2d8>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d013      	beq.n	800192a <HAL_GPIO_Init+0x1e6>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a46      	ldr	r2, [pc, #280]	; (8001a20 <HAL_GPIO_Init+0x2dc>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d00d      	beq.n	8001926 <HAL_GPIO_Init+0x1e2>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a45      	ldr	r2, [pc, #276]	; (8001a24 <HAL_GPIO_Init+0x2e0>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d007      	beq.n	8001922 <HAL_GPIO_Init+0x1de>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a44      	ldr	r2, [pc, #272]	; (8001a28 <HAL_GPIO_Init+0x2e4>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d101      	bne.n	800191e <HAL_GPIO_Init+0x1da>
 800191a:	2305      	movs	r3, #5
 800191c:	e008      	b.n	8001930 <HAL_GPIO_Init+0x1ec>
 800191e:	2306      	movs	r3, #6
 8001920:	e006      	b.n	8001930 <HAL_GPIO_Init+0x1ec>
 8001922:	2303      	movs	r3, #3
 8001924:	e004      	b.n	8001930 <HAL_GPIO_Init+0x1ec>
 8001926:	2302      	movs	r3, #2
 8001928:	e002      	b.n	8001930 <HAL_GPIO_Init+0x1ec>
 800192a:	2301      	movs	r3, #1
 800192c:	e000      	b.n	8001930 <HAL_GPIO_Init+0x1ec>
 800192e:	2300      	movs	r3, #0
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	2103      	movs	r1, #3
 8001934:	400a      	ands	r2, r1
 8001936:	0092      	lsls	r2, r2, #2
 8001938:	4093      	lsls	r3, r2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	4313      	orrs	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001940:	4935      	ldr	r1, [pc, #212]	; (8001a18 <HAL_GPIO_Init+0x2d4>)
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	3302      	adds	r3, #2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800194e:	4b37      	ldr	r3, [pc, #220]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	43da      	mvns	r2, r3
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	2380      	movs	r3, #128	; 0x80
 8001964:	025b      	lsls	r3, r3, #9
 8001966:	4013      	ands	r3, r2
 8001968:	d003      	beq.n	8001972 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001972:	4b2e      	ldr	r3, [pc, #184]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001978:	4b2c      	ldr	r3, [pc, #176]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	43da      	mvns	r2, r3
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	029b      	lsls	r3, r3, #10
 8001990:	4013      	ands	r3, r2
 8001992:	d003      	beq.n	800199c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800199c:	4b23      	ldr	r3, [pc, #140]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019a2:	4b22      	ldr	r3, [pc, #136]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	43da      	mvns	r2, r3
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	035b      	lsls	r3, r3, #13
 80019ba:	4013      	ands	r3, r2
 80019bc:	d003      	beq.n	80019c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019c6:	4b19      	ldr	r3, [pc, #100]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019cc:	4b17      	ldr	r3, [pc, #92]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	43da      	mvns	r2, r3
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4013      	ands	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	2380      	movs	r3, #128	; 0x80
 80019e2:	039b      	lsls	r3, r3, #14
 80019e4:	4013      	ands	r3, r2
 80019e6:	d003      	beq.n	80019f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019f0:	4b0e      	ldr	r3, [pc, #56]	; (8001a2c <HAL_GPIO_Init+0x2e8>)
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	3301      	adds	r3, #1
 80019fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	40da      	lsrs	r2, r3
 8001a04:	1e13      	subs	r3, r2, #0
 8001a06:	d000      	beq.n	8001a0a <HAL_GPIO_Init+0x2c6>
 8001a08:	e6a8      	b.n	800175c <HAL_GPIO_Init+0x18>
  }
}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b006      	add	sp, #24
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010000 	.word	0x40010000
 8001a1c:	50000400 	.word	0x50000400
 8001a20:	50000800 	.word	0x50000800
 8001a24:	50000c00 	.word	0x50000c00
 8001a28:	50001c00 	.word	0x50001c00
 8001a2c:	40010400 	.word	0x40010400

08001a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a30:	b5b0      	push	{r4, r5, r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d102      	bne.n	8001a44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f000 fbaf 	bl	80021a2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a44:	4bcf      	ldr	r3, [pc, #828]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	220c      	movs	r2, #12
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a4e:	4bcd      	ldr	r3, [pc, #820]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001a50:	68da      	ldr	r2, [r3, #12]
 8001a52:	2380      	movs	r3, #128	; 0x80
 8001a54:	025b      	lsls	r3, r3, #9
 8001a56:	4013      	ands	r3, r2
 8001a58:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2201      	movs	r2, #1
 8001a60:	4013      	ands	r3, r2
 8001a62:	d100      	bne.n	8001a66 <HAL_RCC_OscConfig+0x36>
 8001a64:	e07e      	b.n	8001b64 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a66:	6a3b      	ldr	r3, [r7, #32]
 8001a68:	2b08      	cmp	r3, #8
 8001a6a:	d007      	beq.n	8001a7c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a6c:	6a3b      	ldr	r3, [r7, #32]
 8001a6e:	2b0c      	cmp	r3, #12
 8001a70:	d112      	bne.n	8001a98 <HAL_RCC_OscConfig+0x68>
 8001a72:	69fa      	ldr	r2, [r7, #28]
 8001a74:	2380      	movs	r3, #128	; 0x80
 8001a76:	025b      	lsls	r3, r3, #9
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d10d      	bne.n	8001a98 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7c:	4bc1      	ldr	r3, [pc, #772]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	029b      	lsls	r3, r3, #10
 8001a84:	4013      	ands	r3, r2
 8001a86:	d100      	bne.n	8001a8a <HAL_RCC_OscConfig+0x5a>
 8001a88:	e06b      	b.n	8001b62 <HAL_RCC_OscConfig+0x132>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d167      	bne.n	8001b62 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	f000 fb85 	bl	80021a2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	025b      	lsls	r3, r3, #9
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d107      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x84>
 8001aa4:	4bb7      	ldr	r3, [pc, #732]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4bb6      	ldr	r3, [pc, #728]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001aaa:	2180      	movs	r1, #128	; 0x80
 8001aac:	0249      	lsls	r1, r1, #9
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	e027      	b.n	8001b04 <HAL_RCC_OscConfig+0xd4>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	23a0      	movs	r3, #160	; 0xa0
 8001aba:	02db      	lsls	r3, r3, #11
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d10e      	bne.n	8001ade <HAL_RCC_OscConfig+0xae>
 8001ac0:	4bb0      	ldr	r3, [pc, #704]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4baf      	ldr	r3, [pc, #700]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001ac6:	2180      	movs	r1, #128	; 0x80
 8001ac8:	02c9      	lsls	r1, r1, #11
 8001aca:	430a      	orrs	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	4bad      	ldr	r3, [pc, #692]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	4bac      	ldr	r3, [pc, #688]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001ad4:	2180      	movs	r1, #128	; 0x80
 8001ad6:	0249      	lsls	r1, r1, #9
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e012      	b.n	8001b04 <HAL_RCC_OscConfig+0xd4>
 8001ade:	4ba9      	ldr	r3, [pc, #676]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	4ba8      	ldr	r3, [pc, #672]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001ae4:	49a8      	ldr	r1, [pc, #672]	; (8001d88 <HAL_RCC_OscConfig+0x358>)
 8001ae6:	400a      	ands	r2, r1
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	4ba6      	ldr	r3, [pc, #664]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	2380      	movs	r3, #128	; 0x80
 8001af0:	025b      	lsls	r3, r3, #9
 8001af2:	4013      	ands	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	4ba2      	ldr	r3, [pc, #648]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4ba1      	ldr	r3, [pc, #644]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001afe:	49a3      	ldr	r1, [pc, #652]	; (8001d8c <HAL_RCC_OscConfig+0x35c>)
 8001b00:	400a      	ands	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d015      	beq.n	8001b38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0c:	f7ff fb0c 	bl	8001128 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b14:	e009      	b.n	8001b2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b16:	f7ff fb07 	bl	8001128 <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	2b64      	cmp	r3, #100	; 0x64
 8001b22:	d902      	bls.n	8001b2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	f000 fb3c 	bl	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b2a:	4b96      	ldr	r3, [pc, #600]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	029b      	lsls	r3, r3, #10
 8001b32:	4013      	ands	r3, r2
 8001b34:	d0ef      	beq.n	8001b16 <HAL_RCC_OscConfig+0xe6>
 8001b36:	e015      	b.n	8001b64 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff faf6 	bl	8001128 <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b42:	f7ff faf1 	bl	8001128 <HAL_GetTick>
 8001b46:	0002      	movs	r2, r0
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b64      	cmp	r3, #100	; 0x64
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e326      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b54:	4b8b      	ldr	r3, [pc, #556]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2380      	movs	r3, #128	; 0x80
 8001b5a:	029b      	lsls	r3, r3, #10
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d1f0      	bne.n	8001b42 <HAL_RCC_OscConfig+0x112>
 8001b60:	e000      	b.n	8001b64 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b62:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2202      	movs	r2, #2
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d100      	bne.n	8001b70 <HAL_RCC_OscConfig+0x140>
 8001b6e:	e08b      	b.n	8001c88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b76:	6a3b      	ldr	r3, [r7, #32]
 8001b78:	2b04      	cmp	r3, #4
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b7c:	6a3b      	ldr	r3, [r7, #32]
 8001b7e:	2b0c      	cmp	r3, #12
 8001b80:	d13e      	bne.n	8001c00 <HAL_RCC_OscConfig+0x1d0>
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d13b      	bne.n	8001c00 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001b88:	4b7e      	ldr	r3, [pc, #504]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d004      	beq.n	8001b9c <HAL_RCC_OscConfig+0x16c>
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d101      	bne.n	8001b9c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e302      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9c:	4b79      	ldr	r3, [pc, #484]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	4a7b      	ldr	r2, [pc, #492]	; (8001d90 <HAL_RCC_OscConfig+0x360>)
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	0019      	movs	r1, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	021a      	lsls	r2, r3, #8
 8001bac:	4b75      	ldr	r3, [pc, #468]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001bb2:	4b74      	ldr	r3, [pc, #464]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2209      	movs	r2, #9
 8001bb8:	4393      	bics	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	4b71      	ldr	r3, [pc, #452]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bc4:	f000 fc40 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 8001bc8:	0001      	movs	r1, r0
 8001bca:	4b6e      	ldr	r3, [pc, #440]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	4a6f      	ldr	r2, [pc, #444]	; (8001d94 <HAL_RCC_OscConfig+0x364>)
 8001bd6:	5cd3      	ldrb	r3, [r2, r3]
 8001bd8:	000a      	movs	r2, r1
 8001bda:	40da      	lsrs	r2, r3
 8001bdc:	4b6e      	ldr	r3, [pc, #440]	; (8001d98 <HAL_RCC_OscConfig+0x368>)
 8001bde:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001be0:	4b6e      	ldr	r3, [pc, #440]	; (8001d9c <HAL_RCC_OscConfig+0x36c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2513      	movs	r5, #19
 8001be6:	197c      	adds	r4, r7, r5
 8001be8:	0018      	movs	r0, r3
 8001bea:	f7ff fa57 	bl	800109c <HAL_InitTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001bf2:	197b      	adds	r3, r7, r5
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d046      	beq.n	8001c88 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001bfa:	197b      	adds	r3, r7, r5
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	e2d0      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d027      	beq.n	8001c56 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c06:	4b5f      	ldr	r3, [pc, #380]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2209      	movs	r2, #9
 8001c0c:	4393      	bics	r3, r2
 8001c0e:	0019      	movs	r1, r3
 8001c10:	4b5c      	ldr	r3, [pc, #368]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	430a      	orrs	r2, r1
 8001c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7ff fa86 	bl	8001128 <HAL_GetTick>
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c20:	e008      	b.n	8001c34 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c22:	f7ff fa81 	bl	8001128 <HAL_GetTick>
 8001c26:	0002      	movs	r2, r0
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e2b6      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c34:	4b53      	ldr	r3, [pc, #332]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2204      	movs	r2, #4
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d0f1      	beq.n	8001c22 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3e:	4b51      	ldr	r3, [pc, #324]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	4a53      	ldr	r2, [pc, #332]	; (8001d90 <HAL_RCC_OscConfig+0x360>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	021a      	lsls	r2, r3, #8
 8001c4e:	4b4d      	ldr	r3, [pc, #308]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c50:	430a      	orrs	r2, r1
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	e018      	b.n	8001c88 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c56:	4b4b      	ldr	r3, [pc, #300]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	4b4a      	ldr	r3, [pc, #296]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	438a      	bics	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c62:	f7ff fa61 	bl	8001128 <HAL_GetTick>
 8001c66:	0003      	movs	r3, r0
 8001c68:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c6c:	f7ff fa5c 	bl	8001128 <HAL_GetTick>
 8001c70:	0002      	movs	r2, r0
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e291      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c7e:	4b41      	ldr	r3, [pc, #260]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2204      	movs	r2, #4
 8001c84:	4013      	ands	r3, r2
 8001c86:	d1f1      	bne.n	8001c6c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2210      	movs	r2, #16
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d100      	bne.n	8001c94 <HAL_RCC_OscConfig+0x264>
 8001c92:	e0a1      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c94:	6a3b      	ldr	r3, [r7, #32]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d140      	bne.n	8001d1c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c9a:	4b3a      	ldr	r3, [pc, #232]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	2380      	movs	r3, #128	; 0x80
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d005      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x282>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e277      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cb2:	4b34      	ldr	r3, [pc, #208]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	4a3a      	ldr	r2, [pc, #232]	; (8001da0 <HAL_RCC_OscConfig+0x370>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	0019      	movs	r1, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cc0:	4b30      	ldr	r3, [pc, #192]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cc6:	4b2f      	ldr	r3, [pc, #188]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	021b      	lsls	r3, r3, #8
 8001ccc:	0a19      	lsrs	r1, r3, #8
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	061a      	lsls	r2, r3, #24
 8001cd4:	4b2b      	ldr	r3, [pc, #172]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cde:	0b5b      	lsrs	r3, r3, #13
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	2280      	movs	r2, #128	; 0x80
 8001ce4:	0212      	lsls	r2, r2, #8
 8001ce6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	091b      	lsrs	r3, r3, #4
 8001cee:	210f      	movs	r1, #15
 8001cf0:	400b      	ands	r3, r1
 8001cf2:	4928      	ldr	r1, [pc, #160]	; (8001d94 <HAL_RCC_OscConfig+0x364>)
 8001cf4:	5ccb      	ldrb	r3, [r1, r3]
 8001cf6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001cf8:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <HAL_RCC_OscConfig+0x368>)
 8001cfa:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001cfc:	4b27      	ldr	r3, [pc, #156]	; (8001d9c <HAL_RCC_OscConfig+0x36c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2513      	movs	r5, #19
 8001d02:	197c      	adds	r4, r7, r5
 8001d04:	0018      	movs	r0, r3
 8001d06:	f7ff f9c9 	bl	800109c <HAL_InitTick>
 8001d0a:	0003      	movs	r3, r0
 8001d0c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001d0e:	197b      	adds	r3, r7, r5
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d060      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001d16:	197b      	adds	r3, r7, r5
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	e242      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	69db      	ldr	r3, [r3, #28]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d03f      	beq.n	8001da4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d24:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	0049      	lsls	r1, r1, #1
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d32:	f7ff f9f9 	bl	8001128 <HAL_GetTick>
 8001d36:	0003      	movs	r3, r0
 8001d38:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d3c:	f7ff f9f4 	bl	8001128 <HAL_GetTick>
 8001d40:	0002      	movs	r2, r0
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e229      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0f0      	beq.n	8001d3c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	4a10      	ldr	r2, [pc, #64]	; (8001da0 <HAL_RCC_OscConfig+0x370>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	0019      	movs	r1, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d6e:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	021b      	lsls	r3, r3, #8
 8001d74:	0a19      	lsrs	r1, r3, #8
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	061a      	lsls	r2, r3, #24
 8001d7c:	4b01      	ldr	r3, [pc, #4]	; (8001d84 <HAL_RCC_OscConfig+0x354>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	e029      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3a8>
 8001d84:	40021000 	.word	0x40021000
 8001d88:	fffeffff 	.word	0xfffeffff
 8001d8c:	fffbffff 	.word	0xfffbffff
 8001d90:	ffffe0ff 	.word	0xffffe0ff
 8001d94:	08003580 	.word	0x08003580
 8001d98:	20000000 	.word	0x20000000
 8001d9c:	20000004 	.word	0x20000004
 8001da0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001da4:	4bbd      	ldr	r3, [pc, #756]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	4bbc      	ldr	r3, [pc, #752]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001daa:	49bd      	ldr	r1, [pc, #756]	; (80020a0 <HAL_RCC_OscConfig+0x670>)
 8001dac:	400a      	ands	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db0:	f7ff f9ba 	bl	8001128 <HAL_GetTick>
 8001db4:	0003      	movs	r3, r0
 8001db6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dba:	f7ff f9b5 	bl	8001128 <HAL_GetTick>
 8001dbe:	0002      	movs	r2, r0
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e1ea      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001dcc:	4bb3      	ldr	r3, [pc, #716]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2380      	movs	r3, #128	; 0x80
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d1f0      	bne.n	8001dba <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2208      	movs	r2, #8
 8001dde:	4013      	ands	r3, r2
 8001de0:	d036      	beq.n	8001e50 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d019      	beq.n	8001e1e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dea:	4bac      	ldr	r3, [pc, #688]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001dec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dee:	4bab      	ldr	r3, [pc, #684]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001df0:	2101      	movs	r1, #1
 8001df2:	430a      	orrs	r2, r1
 8001df4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df6:	f7ff f997 	bl	8001128 <HAL_GetTick>
 8001dfa:	0003      	movs	r3, r0
 8001dfc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e00:	f7ff f992 	bl	8001128 <HAL_GetTick>
 8001e04:	0002      	movs	r2, r0
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e1c7      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e12:	4ba2      	ldr	r3, [pc, #648]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e16:	2202      	movs	r2, #2
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d0f1      	beq.n	8001e00 <HAL_RCC_OscConfig+0x3d0>
 8001e1c:	e018      	b.n	8001e50 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e1e:	4b9f      	ldr	r3, [pc, #636]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e22:	4b9e      	ldr	r3, [pc, #632]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e24:	2101      	movs	r1, #1
 8001e26:	438a      	bics	r2, r1
 8001e28:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2a:	f7ff f97d 	bl	8001128 <HAL_GetTick>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e34:	f7ff f978 	bl	8001128 <HAL_GetTick>
 8001e38:	0002      	movs	r2, r0
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e1ad      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e46:	4b95      	ldr	r3, [pc, #596]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d1f1      	bne.n	8001e34 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2204      	movs	r2, #4
 8001e56:	4013      	ands	r3, r2
 8001e58:	d100      	bne.n	8001e5c <HAL_RCC_OscConfig+0x42c>
 8001e5a:	e0ae      	b.n	8001fba <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e5c:	2027      	movs	r0, #39	; 0x27
 8001e5e:	183b      	adds	r3, r7, r0
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e64:	4b8d      	ldr	r3, [pc, #564]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	055b      	lsls	r3, r3, #21
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d109      	bne.n	8001e84 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e70:	4b8a      	ldr	r3, [pc, #552]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e74:	4b89      	ldr	r3, [pc, #548]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001e76:	2180      	movs	r1, #128	; 0x80
 8001e78:	0549      	lsls	r1, r1, #21
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e7e:	183b      	adds	r3, r7, r0
 8001e80:	2201      	movs	r2, #1
 8001e82:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e84:	4b87      	ldr	r3, [pc, #540]	; (80020a4 <HAL_RCC_OscConfig+0x674>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	d11a      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e90:	4b84      	ldr	r3, [pc, #528]	; (80020a4 <HAL_RCC_OscConfig+0x674>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b83      	ldr	r3, [pc, #524]	; (80020a4 <HAL_RCC_OscConfig+0x674>)
 8001e96:	2180      	movs	r1, #128	; 0x80
 8001e98:	0049      	lsls	r1, r1, #1
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e9e:	f7ff f943 	bl	8001128 <HAL_GetTick>
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea8:	f7ff f93e 	bl	8001128 <HAL_GetTick>
 8001eac:	0002      	movs	r2, r0
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b64      	cmp	r3, #100	; 0x64
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e173      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eba:	4b7a      	ldr	r3, [pc, #488]	; (80020a4 <HAL_RCC_OscConfig+0x674>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d0f0      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	2380      	movs	r3, #128	; 0x80
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d107      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x4b2>
 8001ed2:	4b72      	ldr	r3, [pc, #456]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001ed4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ed6:	4b71      	ldr	r3, [pc, #452]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001ed8:	2180      	movs	r1, #128	; 0x80
 8001eda:	0049      	lsls	r1, r1, #1
 8001edc:	430a      	orrs	r2, r1
 8001ede:	651a      	str	r2, [r3, #80]	; 0x50
 8001ee0:	e031      	b.n	8001f46 <HAL_RCC_OscConfig+0x516>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10c      	bne.n	8001f04 <HAL_RCC_OscConfig+0x4d4>
 8001eea:	4b6c      	ldr	r3, [pc, #432]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001eec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eee:	4b6b      	ldr	r3, [pc, #428]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001ef0:	496b      	ldr	r1, [pc, #428]	; (80020a0 <HAL_RCC_OscConfig+0x670>)
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	651a      	str	r2, [r3, #80]	; 0x50
 8001ef6:	4b69      	ldr	r3, [pc, #420]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001ef8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001efa:	4b68      	ldr	r3, [pc, #416]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001efc:	496a      	ldr	r1, [pc, #424]	; (80020a8 <HAL_RCC_OscConfig+0x678>)
 8001efe:	400a      	ands	r2, r1
 8001f00:	651a      	str	r2, [r3, #80]	; 0x50
 8001f02:	e020      	b.n	8001f46 <HAL_RCC_OscConfig+0x516>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	23a0      	movs	r3, #160	; 0xa0
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d10e      	bne.n	8001f2e <HAL_RCC_OscConfig+0x4fe>
 8001f10:	4b62      	ldr	r3, [pc, #392]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f14:	4b61      	ldr	r3, [pc, #388]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f16:	2180      	movs	r1, #128	; 0x80
 8001f18:	00c9      	lsls	r1, r1, #3
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	651a      	str	r2, [r3, #80]	; 0x50
 8001f1e:	4b5f      	ldr	r3, [pc, #380]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f22:	4b5e      	ldr	r3, [pc, #376]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	0049      	lsls	r1, r1, #1
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	651a      	str	r2, [r3, #80]	; 0x50
 8001f2c:	e00b      	b.n	8001f46 <HAL_RCC_OscConfig+0x516>
 8001f2e:	4b5b      	ldr	r3, [pc, #364]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f32:	4b5a      	ldr	r3, [pc, #360]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f34:	495a      	ldr	r1, [pc, #360]	; (80020a0 <HAL_RCC_OscConfig+0x670>)
 8001f36:	400a      	ands	r2, r1
 8001f38:	651a      	str	r2, [r3, #80]	; 0x50
 8001f3a:	4b58      	ldr	r3, [pc, #352]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f3e:	4b57      	ldr	r3, [pc, #348]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f40:	4959      	ldr	r1, [pc, #356]	; (80020a8 <HAL_RCC_OscConfig+0x678>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d015      	beq.n	8001f7a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4e:	f7ff f8eb 	bl	8001128 <HAL_GetTick>
 8001f52:	0003      	movs	r3, r0
 8001f54:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f56:	e009      	b.n	8001f6c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f58:	f7ff f8e6 	bl	8001128 <HAL_GetTick>
 8001f5c:	0002      	movs	r2, r0
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	4a52      	ldr	r2, [pc, #328]	; (80020ac <HAL_RCC_OscConfig+0x67c>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e11a      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f6c:	4b4b      	ldr	r3, [pc, #300]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f70:	2380      	movs	r3, #128	; 0x80
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4013      	ands	r3, r2
 8001f76:	d0ef      	beq.n	8001f58 <HAL_RCC_OscConfig+0x528>
 8001f78:	e014      	b.n	8001fa4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f7a:	f7ff f8d5 	bl	8001128 <HAL_GetTick>
 8001f7e:	0003      	movs	r3, r0
 8001f80:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f82:	e009      	b.n	8001f98 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f84:	f7ff f8d0 	bl	8001128 <HAL_GetTick>
 8001f88:	0002      	movs	r2, r0
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	4a47      	ldr	r2, [pc, #284]	; (80020ac <HAL_RCC_OscConfig+0x67c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d901      	bls.n	8001f98 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e104      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f98:	4b40      	ldr	r3, [pc, #256]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001f9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f9c:	2380      	movs	r3, #128	; 0x80
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d1ef      	bne.n	8001f84 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fa4:	2327      	movs	r3, #39	; 0x27
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d105      	bne.n	8001fba <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fae:	4b3b      	ldr	r3, [pc, #236]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001fb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fb2:	4b3a      	ldr	r3, [pc, #232]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001fb4:	493e      	ldr	r1, [pc, #248]	; (80020b0 <HAL_RCC_OscConfig+0x680>)
 8001fb6:	400a      	ands	r2, r1
 8001fb8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2220      	movs	r2, #32
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d049      	beq.n	8002058 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d026      	beq.n	800201a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001fcc:	4b33      	ldr	r3, [pc, #204]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	4b32      	ldr	r3, [pc, #200]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	4b30      	ldr	r3, [pc, #192]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001fda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fdc:	4b2f      	ldr	r3, [pc, #188]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8001fde:	2101      	movs	r1, #1
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	635a      	str	r2, [r3, #52]	; 0x34
 8001fe4:	4b33      	ldr	r3, [pc, #204]	; (80020b4 <HAL_RCC_OscConfig+0x684>)
 8001fe6:	6a1a      	ldr	r2, [r3, #32]
 8001fe8:	4b32      	ldr	r3, [pc, #200]	; (80020b4 <HAL_RCC_OscConfig+0x684>)
 8001fea:	2180      	movs	r1, #128	; 0x80
 8001fec:	0189      	lsls	r1, r1, #6
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff2:	f7ff f899 	bl	8001128 <HAL_GetTick>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ffc:	f7ff f894 	bl	8001128 <HAL_GetTick>
 8002000:	0002      	movs	r2, r0
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e0c9      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800200e:	4b23      	ldr	r3, [pc, #140]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2202      	movs	r2, #2
 8002014:	4013      	ands	r3, r2
 8002016:	d0f1      	beq.n	8001ffc <HAL_RCC_OscConfig+0x5cc>
 8002018:	e01e      	b.n	8002058 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800201a:	4b20      	ldr	r3, [pc, #128]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 800201c:	689a      	ldr	r2, [r3, #8]
 800201e:	4b1f      	ldr	r3, [pc, #124]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8002020:	2101      	movs	r1, #1
 8002022:	438a      	bics	r2, r1
 8002024:	609a      	str	r2, [r3, #8]
 8002026:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <HAL_RCC_OscConfig+0x684>)
 8002028:	6a1a      	ldr	r2, [r3, #32]
 800202a:	4b22      	ldr	r3, [pc, #136]	; (80020b4 <HAL_RCC_OscConfig+0x684>)
 800202c:	4922      	ldr	r1, [pc, #136]	; (80020b8 <HAL_RCC_OscConfig+0x688>)
 800202e:	400a      	ands	r2, r1
 8002030:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002032:	f7ff f879 	bl	8001128 <HAL_GetTick>
 8002036:	0003      	movs	r3, r0
 8002038:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800203c:	f7ff f874 	bl	8001128 <HAL_GetTick>
 8002040:	0002      	movs	r2, r0
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e0a9      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800204e:	4b13      	ldr	r3, [pc, #76]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2202      	movs	r2, #2
 8002054:	4013      	ands	r3, r2
 8002056:	d1f1      	bne.n	800203c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205c:	2b00      	cmp	r3, #0
 800205e:	d100      	bne.n	8002062 <HAL_RCC_OscConfig+0x632>
 8002060:	e09e      	b.n	80021a0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002062:	6a3b      	ldr	r3, [r7, #32]
 8002064:	2b0c      	cmp	r3, #12
 8002066:	d100      	bne.n	800206a <HAL_RCC_OscConfig+0x63a>
 8002068:	e077      	b.n	800215a <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	2b02      	cmp	r3, #2
 8002070:	d158      	bne.n	8002124 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b0a      	ldr	r3, [pc, #40]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <HAL_RCC_OscConfig+0x66c>)
 8002078:	4910      	ldr	r1, [pc, #64]	; (80020bc <HAL_RCC_OscConfig+0x68c>)
 800207a:	400a      	ands	r2, r1
 800207c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207e:	f7ff f853 	bl	8001128 <HAL_GetTick>
 8002082:	0003      	movs	r3, r0
 8002084:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002086:	e01b      	b.n	80020c0 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002088:	f7ff f84e 	bl	8001128 <HAL_GetTick>
 800208c:	0002      	movs	r2, r0
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d914      	bls.n	80020c0 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e083      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	40021000 	.word	0x40021000
 80020a0:	fffffeff 	.word	0xfffffeff
 80020a4:	40007000 	.word	0x40007000
 80020a8:	fffffbff 	.word	0xfffffbff
 80020ac:	00001388 	.word	0x00001388
 80020b0:	efffffff 	.word	0xefffffff
 80020b4:	40010000 	.word	0x40010000
 80020b8:	ffffdfff 	.word	0xffffdfff
 80020bc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80020c0:	4b3a      	ldr	r3, [pc, #232]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	049b      	lsls	r3, r3, #18
 80020c8:	4013      	ands	r3, r2
 80020ca:	d1dd      	bne.n	8002088 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020cc:	4b37      	ldr	r3, [pc, #220]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	4a37      	ldr	r2, [pc, #220]	; (80021b0 <HAL_RCC_OscConfig+0x780>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	0019      	movs	r1, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020e4:	431a      	orrs	r2, r3
 80020e6:	4b31      	ldr	r3, [pc, #196]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 80020e8:	430a      	orrs	r2, r1
 80020ea:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020ec:	4b2f      	ldr	r3, [pc, #188]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	4b2e      	ldr	r3, [pc, #184]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 80020f2:	2180      	movs	r1, #128	; 0x80
 80020f4:	0449      	lsls	r1, r1, #17
 80020f6:	430a      	orrs	r2, r1
 80020f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7ff f815 	bl	8001128 <HAL_GetTick>
 80020fe:	0003      	movs	r3, r0
 8002100:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002104:	f7ff f810 	bl	8001128 <HAL_GetTick>
 8002108:	0002      	movs	r2, r0
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e045      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002116:	4b25      	ldr	r3, [pc, #148]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	049b      	lsls	r3, r3, #18
 800211e:	4013      	ands	r3, r2
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0x6d4>
 8002122:	e03d      	b.n	80021a0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002124:	4b21      	ldr	r3, [pc, #132]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b20      	ldr	r3, [pc, #128]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 800212a:	4922      	ldr	r1, [pc, #136]	; (80021b4 <HAL_RCC_OscConfig+0x784>)
 800212c:	400a      	ands	r2, r1
 800212e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7fe fffa 	bl	8001128 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800213a:	f7fe fff5 	bl	8001128 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e02a      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800214c:	4b17      	ldr	r3, [pc, #92]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	049b      	lsls	r3, r3, #18
 8002154:	4013      	ands	r3, r2
 8002156:	d1f0      	bne.n	800213a <HAL_RCC_OscConfig+0x70a>
 8002158:	e022      	b.n	80021a0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	2b01      	cmp	r3, #1
 8002160:	d101      	bne.n	8002166 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e01d      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002166:	4b11      	ldr	r3, [pc, #68]	; (80021ac <HAL_RCC_OscConfig+0x77c>)
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800216c:	69fa      	ldr	r2, [r7, #28]
 800216e:	2380      	movs	r3, #128	; 0x80
 8002170:	025b      	lsls	r3, r3, #9
 8002172:	401a      	ands	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002178:	429a      	cmp	r2, r3
 800217a:	d10f      	bne.n	800219c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800217c:	69fa      	ldr	r2, [r7, #28]
 800217e:	23f0      	movs	r3, #240	; 0xf0
 8002180:	039b      	lsls	r3, r3, #14
 8002182:	401a      	ands	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002188:	429a      	cmp	r2, r3
 800218a:	d107      	bne.n	800219c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800218c:	69fa      	ldr	r2, [r7, #28]
 800218e:	23c0      	movs	r3, #192	; 0xc0
 8002190:	041b      	lsls	r3, r3, #16
 8002192:	401a      	ands	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002198:	429a      	cmp	r2, r3
 800219a:	d001      	beq.n	80021a0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e000      	b.n	80021a2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	0018      	movs	r0, r3
 80021a4:	46bd      	mov	sp, r7
 80021a6:	b00a      	add	sp, #40	; 0x28
 80021a8:	bdb0      	pop	{r4, r5, r7, pc}
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	40021000 	.word	0x40021000
 80021b0:	ff02ffff 	.word	0xff02ffff
 80021b4:	feffffff 	.word	0xfeffffff

080021b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b8:	b5b0      	push	{r4, r5, r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e128      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021cc:	4b96      	ldr	r3, [pc, #600]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2201      	movs	r2, #1
 80021d2:	4013      	ands	r3, r2
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d91e      	bls.n	8002218 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021da:	4b93      	ldr	r3, [pc, #588]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2201      	movs	r2, #1
 80021e0:	4393      	bics	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	4b90      	ldr	r3, [pc, #576]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021ec:	f7fe ff9c 	bl	8001128 <HAL_GetTick>
 80021f0:	0003      	movs	r3, r0
 80021f2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f4:	e009      	b.n	800220a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f6:	f7fe ff97 	bl	8001128 <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	4a8a      	ldr	r2, [pc, #552]	; (800242c <HAL_RCC_ClockConfig+0x274>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d901      	bls.n	800220a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e109      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b87      	ldr	r3, [pc, #540]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2201      	movs	r2, #1
 8002210:	4013      	ands	r3, r2
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d1ee      	bne.n	80021f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2202      	movs	r2, #2
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002222:	4b83      	ldr	r3, [pc, #524]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 8002224:	68db      	ldr	r3, [r3, #12]
 8002226:	22f0      	movs	r2, #240	; 0xf0
 8002228:	4393      	bics	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	4b7f      	ldr	r3, [pc, #508]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 8002232:	430a      	orrs	r2, r1
 8002234:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2201      	movs	r2, #1
 800223c:	4013      	ands	r3, r2
 800223e:	d100      	bne.n	8002242 <HAL_RCC_ClockConfig+0x8a>
 8002240:	e089      	b.n	8002356 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b02      	cmp	r3, #2
 8002248:	d107      	bne.n	800225a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800224a:	4b79      	ldr	r3, [pc, #484]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	2380      	movs	r3, #128	; 0x80
 8002250:	029b      	lsls	r3, r3, #10
 8002252:	4013      	ands	r3, r2
 8002254:	d120      	bne.n	8002298 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e0e1      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b03      	cmp	r3, #3
 8002260:	d107      	bne.n	8002272 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002262:	4b73      	ldr	r3, [pc, #460]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	049b      	lsls	r3, r3, #18
 800226a:	4013      	ands	r3, r2
 800226c:	d114      	bne.n	8002298 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e0d5      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d106      	bne.n	8002288 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800227a:	4b6d      	ldr	r3, [pc, #436]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2204      	movs	r2, #4
 8002280:	4013      	ands	r3, r2
 8002282:	d109      	bne.n	8002298 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0ca      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002288:	4b69      	ldr	r3, [pc, #420]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4013      	ands	r3, r2
 8002292:	d101      	bne.n	8002298 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0c2      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002298:	4b65      	ldr	r3, [pc, #404]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	2203      	movs	r2, #3
 800229e:	4393      	bics	r3, r2
 80022a0:	0019      	movs	r1, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	4b62      	ldr	r3, [pc, #392]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80022a8:	430a      	orrs	r2, r1
 80022aa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022ac:	f7fe ff3c 	bl	8001128 <HAL_GetTick>
 80022b0:	0003      	movs	r3, r0
 80022b2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d111      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022bc:	e009      	b.n	80022d2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022be:	f7fe ff33 	bl	8001128 <HAL_GetTick>
 80022c2:	0002      	movs	r2, r0
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	4a58      	ldr	r2, [pc, #352]	; (800242c <HAL_RCC_ClockConfig+0x274>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e0a5      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022d2:	4b57      	ldr	r3, [pc, #348]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	220c      	movs	r2, #12
 80022d8:	4013      	ands	r3, r2
 80022da:	2b08      	cmp	r3, #8
 80022dc:	d1ef      	bne.n	80022be <HAL_RCC_ClockConfig+0x106>
 80022de:	e03a      	b.n	8002356 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d111      	bne.n	800230c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e8:	e009      	b.n	80022fe <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ea:	f7fe ff1d 	bl	8001128 <HAL_GetTick>
 80022ee:	0002      	movs	r2, r0
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	4a4d      	ldr	r2, [pc, #308]	; (800242c <HAL_RCC_ClockConfig+0x274>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e08f      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022fe:	4b4c      	ldr	r3, [pc, #304]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	220c      	movs	r2, #12
 8002304:	4013      	ands	r3, r2
 8002306:	2b0c      	cmp	r3, #12
 8002308:	d1ef      	bne.n	80022ea <HAL_RCC_ClockConfig+0x132>
 800230a:	e024      	b.n	8002356 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d11b      	bne.n	800234c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002314:	e009      	b.n	800232a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002316:	f7fe ff07 	bl	8001128 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	4a42      	ldr	r2, [pc, #264]	; (800242c <HAL_RCC_ClockConfig+0x274>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e079      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800232a:	4b41      	ldr	r3, [pc, #260]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	220c      	movs	r2, #12
 8002330:	4013      	ands	r3, r2
 8002332:	2b04      	cmp	r3, #4
 8002334:	d1ef      	bne.n	8002316 <HAL_RCC_ClockConfig+0x15e>
 8002336:	e00e      	b.n	8002356 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002338:	f7fe fef6 	bl	8001128 <HAL_GetTick>
 800233c:	0002      	movs	r2, r0
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	4a3a      	ldr	r2, [pc, #232]	; (800242c <HAL_RCC_ClockConfig+0x274>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d901      	bls.n	800234c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e068      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800234c:	4b38      	ldr	r3, [pc, #224]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	220c      	movs	r2, #12
 8002352:	4013      	ands	r3, r2
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002356:	4b34      	ldr	r3, [pc, #208]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2201      	movs	r2, #1
 800235c:	4013      	ands	r3, r2
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	429a      	cmp	r2, r3
 8002362:	d21e      	bcs.n	80023a2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002364:	4b30      	ldr	r3, [pc, #192]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2201      	movs	r2, #1
 800236a:	4393      	bics	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	4b2e      	ldr	r3, [pc, #184]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002376:	f7fe fed7 	bl	8001128 <HAL_GetTick>
 800237a:	0003      	movs	r3, r0
 800237c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237e:	e009      	b.n	8002394 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002380:	f7fe fed2 	bl	8001128 <HAL_GetTick>
 8002384:	0002      	movs	r2, r0
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	4a28      	ldr	r2, [pc, #160]	; (800242c <HAL_RCC_ClockConfig+0x274>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e044      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002394:	4b24      	ldr	r3, [pc, #144]	; (8002428 <HAL_RCC_ClockConfig+0x270>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2201      	movs	r2, #1
 800239a:	4013      	ands	r3, r2
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d1ee      	bne.n	8002380 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2204      	movs	r2, #4
 80023a8:	4013      	ands	r3, r2
 80023aa:	d009      	beq.n	80023c0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023ac:	4b20      	ldr	r3, [pc, #128]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	4a20      	ldr	r2, [pc, #128]	; (8002434 <HAL_RCC_ClockConfig+0x27c>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	0019      	movs	r1, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80023bc:	430a      	orrs	r2, r1
 80023be:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2208      	movs	r2, #8
 80023c6:	4013      	ands	r3, r2
 80023c8:	d00a      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023ca:	4b19      	ldr	r3, [pc, #100]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	4a1a      	ldr	r2, [pc, #104]	; (8002438 <HAL_RCC_ClockConfig+0x280>)
 80023d0:	4013      	ands	r3, r2
 80023d2:	0019      	movs	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	00da      	lsls	r2, r3, #3
 80023da:	4b15      	ldr	r3, [pc, #84]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80023dc:	430a      	orrs	r2, r1
 80023de:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023e0:	f000 f832 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 80023e4:	0001      	movs	r1, r0
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_RCC_ClockConfig+0x278>)
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	091b      	lsrs	r3, r3, #4
 80023ec:	220f      	movs	r2, #15
 80023ee:	4013      	ands	r3, r2
 80023f0:	4a12      	ldr	r2, [pc, #72]	; (800243c <HAL_RCC_ClockConfig+0x284>)
 80023f2:	5cd3      	ldrb	r3, [r2, r3]
 80023f4:	000a      	movs	r2, r1
 80023f6:	40da      	lsrs	r2, r3
 80023f8:	4b11      	ldr	r3, [pc, #68]	; (8002440 <HAL_RCC_ClockConfig+0x288>)
 80023fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <HAL_RCC_ClockConfig+0x28c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	250b      	movs	r5, #11
 8002402:	197c      	adds	r4, r7, r5
 8002404:	0018      	movs	r0, r3
 8002406:	f7fe fe49 	bl	800109c <HAL_InitTick>
 800240a:	0003      	movs	r3, r0
 800240c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800240e:	197b      	adds	r3, r7, r5
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002416:	197b      	adds	r3, r7, r5
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	e000      	b.n	800241e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	0018      	movs	r0, r3
 8002420:	46bd      	mov	sp, r7
 8002422:	b004      	add	sp, #16
 8002424:	bdb0      	pop	{r4, r5, r7, pc}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	40022000 	.word	0x40022000
 800242c:	00001388 	.word	0x00001388
 8002430:	40021000 	.word	0x40021000
 8002434:	fffff8ff 	.word	0xfffff8ff
 8002438:	ffffc7ff 	.word	0xffffc7ff
 800243c:	08003580 	.word	0x08003580
 8002440:	20000000 	.word	0x20000000
 8002444:	20000004 	.word	0x20000004

08002448 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002448:	b5b0      	push	{r4, r5, r7, lr}
 800244a:	b08e      	sub	sp, #56	; 0x38
 800244c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800244e:	4b4c      	ldr	r3, [pc, #304]	; (8002580 <HAL_RCC_GetSysClockFreq+0x138>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002454:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002456:	230c      	movs	r3, #12
 8002458:	4013      	ands	r3, r2
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d014      	beq.n	8002488 <HAL_RCC_GetSysClockFreq+0x40>
 800245e:	d900      	bls.n	8002462 <HAL_RCC_GetSysClockFreq+0x1a>
 8002460:	e07b      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x112>
 8002462:	2b04      	cmp	r3, #4
 8002464:	d002      	beq.n	800246c <HAL_RCC_GetSysClockFreq+0x24>
 8002466:	2b08      	cmp	r3, #8
 8002468:	d00b      	beq.n	8002482 <HAL_RCC_GetSysClockFreq+0x3a>
 800246a:	e076      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800246c:	4b44      	ldr	r3, [pc, #272]	; (8002580 <HAL_RCC_GetSysClockFreq+0x138>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2210      	movs	r2, #16
 8002472:	4013      	ands	r3, r2
 8002474:	d002      	beq.n	800247c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002476:	4b43      	ldr	r3, [pc, #268]	; (8002584 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002478:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800247a:	e07c      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800247c:	4b42      	ldr	r3, [pc, #264]	; (8002588 <HAL_RCC_GetSysClockFreq+0x140>)
 800247e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002480:	e079      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002482:	4b42      	ldr	r3, [pc, #264]	; (800258c <HAL_RCC_GetSysClockFreq+0x144>)
 8002484:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002486:	e076      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800248a:	0c9a      	lsrs	r2, r3, #18
 800248c:	230f      	movs	r3, #15
 800248e:	401a      	ands	r2, r3
 8002490:	4b3f      	ldr	r3, [pc, #252]	; (8002590 <HAL_RCC_GetSysClockFreq+0x148>)
 8002492:	5c9b      	ldrb	r3, [r3, r2]
 8002494:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002498:	0d9a      	lsrs	r2, r3, #22
 800249a:	2303      	movs	r3, #3
 800249c:	4013      	ands	r3, r2
 800249e:	3301      	adds	r3, #1
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024a2:	4b37      	ldr	r3, [pc, #220]	; (8002580 <HAL_RCC_GetSysClockFreq+0x138>)
 80024a4:	68da      	ldr	r2, [r3, #12]
 80024a6:	2380      	movs	r3, #128	; 0x80
 80024a8:	025b      	lsls	r3, r3, #9
 80024aa:	4013      	ands	r3, r2
 80024ac:	d01a      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80024ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b0:	61bb      	str	r3, [r7, #24]
 80024b2:	2300      	movs	r3, #0
 80024b4:	61fb      	str	r3, [r7, #28]
 80024b6:	4a35      	ldr	r2, [pc, #212]	; (800258c <HAL_RCC_GetSysClockFreq+0x144>)
 80024b8:	2300      	movs	r3, #0
 80024ba:	69b8      	ldr	r0, [r7, #24]
 80024bc:	69f9      	ldr	r1, [r7, #28]
 80024be:	f7fd fecf 	bl	8000260 <__aeabi_lmul>
 80024c2:	0002      	movs	r2, r0
 80024c4:	000b      	movs	r3, r1
 80024c6:	0010      	movs	r0, r2
 80024c8:	0019      	movs	r1, r3
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	613b      	str	r3, [r7, #16]
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f7fd fea3 	bl	8000220 <__aeabi_uldivmod>
 80024da:	0002      	movs	r2, r0
 80024dc:	000b      	movs	r3, r1
 80024de:	0013      	movs	r3, r2
 80024e0:	637b      	str	r3, [r7, #52]	; 0x34
 80024e2:	e037      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80024e4:	4b26      	ldr	r3, [pc, #152]	; (8002580 <HAL_RCC_GetSysClockFreq+0x138>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2210      	movs	r2, #16
 80024ea:	4013      	ands	r3, r2
 80024ec:	d01a      	beq.n	8002524 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	2300      	movs	r3, #0
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	4a23      	ldr	r2, [pc, #140]	; (8002584 <HAL_RCC_GetSysClockFreq+0x13c>)
 80024f8:	2300      	movs	r3, #0
 80024fa:	68b8      	ldr	r0, [r7, #8]
 80024fc:	68f9      	ldr	r1, [r7, #12]
 80024fe:	f7fd feaf 	bl	8000260 <__aeabi_lmul>
 8002502:	0002      	movs	r2, r0
 8002504:	000b      	movs	r3, r1
 8002506:	0010      	movs	r0, r2
 8002508:	0019      	movs	r1, r3
 800250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250c:	603b      	str	r3, [r7, #0]
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f7fd fe83 	bl	8000220 <__aeabi_uldivmod>
 800251a:	0002      	movs	r2, r0
 800251c:	000b      	movs	r3, r1
 800251e:	0013      	movs	r3, r2
 8002520:	637b      	str	r3, [r7, #52]	; 0x34
 8002522:	e017      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002526:	0018      	movs	r0, r3
 8002528:	2300      	movs	r3, #0
 800252a:	0019      	movs	r1, r3
 800252c:	4a16      	ldr	r2, [pc, #88]	; (8002588 <HAL_RCC_GetSysClockFreq+0x140>)
 800252e:	2300      	movs	r3, #0
 8002530:	f7fd fe96 	bl	8000260 <__aeabi_lmul>
 8002534:	0002      	movs	r2, r0
 8002536:	000b      	movs	r3, r1
 8002538:	0010      	movs	r0, r2
 800253a:	0019      	movs	r1, r3
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	001c      	movs	r4, r3
 8002540:	2300      	movs	r3, #0
 8002542:	001d      	movs	r5, r3
 8002544:	0022      	movs	r2, r4
 8002546:	002b      	movs	r3, r5
 8002548:	f7fd fe6a 	bl	8000220 <__aeabi_uldivmod>
 800254c:	0002      	movs	r2, r0
 800254e:	000b      	movs	r3, r1
 8002550:	0013      	movs	r3, r2
 8002552:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002556:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002558:	e00d      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800255a:	4b09      	ldr	r3, [pc, #36]	; (8002580 <HAL_RCC_GetSysClockFreq+0x138>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	0b5b      	lsrs	r3, r3, #13
 8002560:	2207      	movs	r2, #7
 8002562:	4013      	ands	r3, r2
 8002564:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002566:	6a3b      	ldr	r3, [r7, #32]
 8002568:	3301      	adds	r3, #1
 800256a:	2280      	movs	r2, #128	; 0x80
 800256c:	0212      	lsls	r2, r2, #8
 800256e:	409a      	lsls	r2, r3
 8002570:	0013      	movs	r3, r2
 8002572:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002574:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002578:	0018      	movs	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	b00e      	add	sp, #56	; 0x38
 800257e:	bdb0      	pop	{r4, r5, r7, pc}
 8002580:	40021000 	.word	0x40021000
 8002584:	003d0900 	.word	0x003d0900
 8002588:	00f42400 	.word	0x00f42400
 800258c:	007a1200 	.word	0x007a1200
 8002590:	08003590 	.word	0x08003590

08002594 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e032      	b.n	800260c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2239      	movs	r2, #57	; 0x39
 80025aa:	5c9b      	ldrb	r3, [r3, r2]
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d107      	bne.n	80025c2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2238      	movs	r2, #56	; 0x38
 80025b6:	2100      	movs	r1, #0
 80025b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	0018      	movs	r0, r3
 80025be:	f7fe fc77 	bl	8000eb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2239      	movs	r2, #57	; 0x39
 80025c6:	2102      	movs	r1, #2
 80025c8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	3304      	adds	r3, #4
 80025d2:	0019      	movs	r1, r3
 80025d4:	0010      	movs	r0, r2
 80025d6:	f000 fd0d 	bl	8002ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	223e      	movs	r2, #62	; 0x3e
 80025de:	2101      	movs	r1, #1
 80025e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	223a      	movs	r2, #58	; 0x3a
 80025e6:	2101      	movs	r1, #1
 80025e8:	5499      	strb	r1, [r3, r2]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	223b      	movs	r2, #59	; 0x3b
 80025ee:	2101      	movs	r1, #1
 80025f0:	5499      	strb	r1, [r3, r2]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	223c      	movs	r2, #60	; 0x3c
 80025f6:	2101      	movs	r1, #1
 80025f8:	5499      	strb	r1, [r3, r2]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	223d      	movs	r2, #61	; 0x3d
 80025fe:	2101      	movs	r1, #1
 8002600:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2239      	movs	r2, #57	; 0x39
 8002606:	2101      	movs	r1, #1
 8002608:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	0018      	movs	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	b002      	add	sp, #8
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e032      	b.n	800268c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2239      	movs	r2, #57	; 0x39
 800262a:	5c9b      	ldrb	r3, [r3, r2]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d107      	bne.n	8002642 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2238      	movs	r2, #56	; 0x38
 8002636:	2100      	movs	r1, #0
 8002638:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	0018      	movs	r0, r3
 800263e:	f000 f829 	bl	8002694 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2239      	movs	r2, #57	; 0x39
 8002646:	2102      	movs	r1, #2
 8002648:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	0019      	movs	r1, r3
 8002654:	0010      	movs	r0, r2
 8002656:	f000 fccd 	bl	8002ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	223e      	movs	r2, #62	; 0x3e
 800265e:	2101      	movs	r1, #1
 8002660:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	223a      	movs	r2, #58	; 0x3a
 8002666:	2101      	movs	r1, #1
 8002668:	5499      	strb	r1, [r3, r2]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	223b      	movs	r2, #59	; 0x3b
 800266e:	2101      	movs	r1, #1
 8002670:	5499      	strb	r1, [r3, r2]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	223c      	movs	r2, #60	; 0x3c
 8002676:	2101      	movs	r1, #1
 8002678:	5499      	strb	r1, [r3, r2]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	223d      	movs	r2, #61	; 0x3d
 800267e:	2101      	movs	r1, #1
 8002680:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2239      	movs	r2, #57	; 0x39
 8002686:	2101      	movs	r1, #1
 8002688:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	b002      	add	sp, #8
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800269c:	46c0      	nop			; (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b002      	add	sp, #8
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
 80026b0:	001a      	movs	r2, r3
 80026b2:	1cbb      	adds	r3, r7, #2
 80026b4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026b6:	2317      	movs	r3, #23
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d108      	bne.n	80026d6 <HAL_TIM_PWM_Start_DMA+0x32>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	223a      	movs	r2, #58	; 0x3a
 80026c8:	5c9b      	ldrb	r3, [r3, r2]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	3b02      	subs	r3, #2
 80026ce:	425a      	negs	r2, r3
 80026d0:	4153      	adcs	r3, r2
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	e01f      	b.n	8002716 <HAL_TIM_PWM_Start_DMA+0x72>
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d108      	bne.n	80026ee <HAL_TIM_PWM_Start_DMA+0x4a>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	223b      	movs	r2, #59	; 0x3b
 80026e0:	5c9b      	ldrb	r3, [r3, r2]
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	3b02      	subs	r3, #2
 80026e6:	425a      	negs	r2, r3
 80026e8:	4153      	adcs	r3, r2
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	e013      	b.n	8002716 <HAL_TIM_PWM_Start_DMA+0x72>
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d108      	bne.n	8002706 <HAL_TIM_PWM_Start_DMA+0x62>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	223c      	movs	r2, #60	; 0x3c
 80026f8:	5c9b      	ldrb	r3, [r3, r2]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	3b02      	subs	r3, #2
 80026fe:	425a      	negs	r2, r3
 8002700:	4153      	adcs	r3, r2
 8002702:	b2db      	uxtb	r3, r3
 8002704:	e007      	b.n	8002716 <HAL_TIM_PWM_Start_DMA+0x72>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	223d      	movs	r2, #61	; 0x3d
 800270a:	5c9b      	ldrb	r3, [r3, r2]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	3b02      	subs	r3, #2
 8002710:	425a      	negs	r2, r3
 8002712:	4153      	adcs	r3, r2
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800271a:	2302      	movs	r3, #2
 800271c:	e13d      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d108      	bne.n	8002736 <HAL_TIM_PWM_Start_DMA+0x92>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	223a      	movs	r2, #58	; 0x3a
 8002728:	5c9b      	ldrb	r3, [r3, r2]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	3b01      	subs	r3, #1
 800272e:	425a      	negs	r2, r3
 8002730:	4153      	adcs	r3, r2
 8002732:	b2db      	uxtb	r3, r3
 8002734:	e01f      	b.n	8002776 <HAL_TIM_PWM_Start_DMA+0xd2>
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b04      	cmp	r3, #4
 800273a:	d108      	bne.n	800274e <HAL_TIM_PWM_Start_DMA+0xaa>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	223b      	movs	r2, #59	; 0x3b
 8002740:	5c9b      	ldrb	r3, [r3, r2]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	3b01      	subs	r3, #1
 8002746:	425a      	negs	r2, r3
 8002748:	4153      	adcs	r3, r2
 800274a:	b2db      	uxtb	r3, r3
 800274c:	e013      	b.n	8002776 <HAL_TIM_PWM_Start_DMA+0xd2>
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	2b08      	cmp	r3, #8
 8002752:	d108      	bne.n	8002766 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	223c      	movs	r2, #60	; 0x3c
 8002758:	5c9b      	ldrb	r3, [r3, r2]
 800275a:	b2db      	uxtb	r3, r3
 800275c:	3b01      	subs	r3, #1
 800275e:	425a      	negs	r2, r3
 8002760:	4153      	adcs	r3, r2
 8002762:	b2db      	uxtb	r3, r3
 8002764:	e007      	b.n	8002776 <HAL_TIM_PWM_Start_DMA+0xd2>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	223d      	movs	r2, #61	; 0x3d
 800276a:	5c9b      	ldrb	r3, [r3, r2]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	3b01      	subs	r3, #1
 8002770:	425a      	negs	r2, r3
 8002772:	4153      	adcs	r3, r2
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d025      	beq.n	80027c6 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) && (Length > 0U))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d105      	bne.n	800278c <HAL_TIM_PWM_Start_DMA+0xe8>
 8002780:	1cbb      	adds	r3, r7, #2
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e106      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d104      	bne.n	800279c <HAL_TIM_PWM_Start_DMA+0xf8>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	223a      	movs	r2, #58	; 0x3a
 8002796:	2102      	movs	r1, #2
 8002798:	5499      	strb	r1, [r3, r2]
 800279a:	e016      	b.n	80027ca <HAL_TIM_PWM_Start_DMA+0x126>
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d104      	bne.n	80027ac <HAL_TIM_PWM_Start_DMA+0x108>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	223b      	movs	r2, #59	; 0x3b
 80027a6:	2102      	movs	r1, #2
 80027a8:	5499      	strb	r1, [r3, r2]
 80027aa:	e00e      	b.n	80027ca <HAL_TIM_PWM_Start_DMA+0x126>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d104      	bne.n	80027bc <HAL_TIM_PWM_Start_DMA+0x118>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	223c      	movs	r2, #60	; 0x3c
 80027b6:	2102      	movs	r1, #2
 80027b8:	5499      	strb	r1, [r3, r2]
 80027ba:	e006      	b.n	80027ca <HAL_TIM_PWM_Start_DMA+0x126>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	223d      	movs	r2, #61	; 0x3d
 80027c0:	2102      	movs	r1, #2
 80027c2:	5499      	strb	r1, [r3, r2]
 80027c4:	e001      	b.n	80027ca <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e0e7      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
  }

  switch (Channel)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b0c      	cmp	r3, #12
 80027ce:	d100      	bne.n	80027d2 <HAL_TIM_PWM_Start_DMA+0x12e>
 80027d0:	e080      	b.n	80028d4 <HAL_TIM_PWM_Start_DMA+0x230>
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	2b0c      	cmp	r3, #12
 80027d6:	d900      	bls.n	80027da <HAL_TIM_PWM_Start_DMA+0x136>
 80027d8:	e0a1      	b.n	800291e <HAL_TIM_PWM_Start_DMA+0x27a>
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d054      	beq.n	800288a <HAL_TIM_PWM_Start_DMA+0x1e6>
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d900      	bls.n	80027e8 <HAL_TIM_PWM_Start_DMA+0x144>
 80027e6:	e09a      	b.n	800291e <HAL_TIM_PWM_Start_DMA+0x27a>
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_TIM_PWM_Start_DMA+0x152>
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d025      	beq.n	8002840 <HAL_TIM_PWM_Start_DMA+0x19c>
 80027f4:	e093      	b.n	800291e <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	4a6a      	ldr	r2, [pc, #424]	; (80029a4 <HAL_TIM_PWM_Start_DMA+0x300>)
 80027fc:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a69      	ldr	r2, [pc, #420]	; (80029a8 <HAL_TIM_PWM_Start_DMA+0x304>)
 8002804:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	4a68      	ldr	r2, [pc, #416]	; (80029ac <HAL_TIM_PWM_Start_DMA+0x308>)
 800280c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6a18      	ldr	r0, [r3, #32]
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	3334      	adds	r3, #52	; 0x34
 800281a:	001a      	movs	r2, r3
 800281c:	1cbb      	adds	r3, r7, #2
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	f7fe fe06 	bl	8001430 <HAL_DMA_Start_IT>
 8002824:	1e03      	subs	r3, r0, #0
 8002826:	d001      	beq.n	800282c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e0b6      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2180      	movs	r1, #128	; 0x80
 8002838:	0089      	lsls	r1, r1, #2
 800283a:	430a      	orrs	r2, r1
 800283c:	60da      	str	r2, [r3, #12]
      break;
 800283e:	e073      	b.n	8002928 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002844:	4a57      	ldr	r2, [pc, #348]	; (80029a4 <HAL_TIM_PWM_Start_DMA+0x300>)
 8002846:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	4a56      	ldr	r2, [pc, #344]	; (80029a8 <HAL_TIM_PWM_Start_DMA+0x304>)
 800284e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002854:	4a55      	ldr	r2, [pc, #340]	; (80029ac <HAL_TIM_PWM_Start_DMA+0x308>)
 8002856:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	3338      	adds	r3, #56	; 0x38
 8002864:	001a      	movs	r2, r3
 8002866:	1cbb      	adds	r3, r7, #2
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	f7fe fde1 	bl	8001430 <HAL_DMA_Start_IT>
 800286e:	1e03      	subs	r3, r0, #0
 8002870:	d001      	beq.n	8002876 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e091      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2180      	movs	r1, #128	; 0x80
 8002882:	00c9      	lsls	r1, r1, #3
 8002884:	430a      	orrs	r2, r1
 8002886:	60da      	str	r2, [r3, #12]
      break;
 8002888:	e04e      	b.n	8002928 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288e:	4a45      	ldr	r2, [pc, #276]	; (80029a4 <HAL_TIM_PWM_Start_DMA+0x300>)
 8002890:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002896:	4a44      	ldr	r2, [pc, #272]	; (80029a8 <HAL_TIM_PWM_Start_DMA+0x304>)
 8002898:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289e:	4a43      	ldr	r2, [pc, #268]	; (80029ac <HAL_TIM_PWM_Start_DMA+0x308>)
 80028a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	333c      	adds	r3, #60	; 0x3c
 80028ae:	001a      	movs	r2, r3
 80028b0:	1cbb      	adds	r3, r7, #2
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	f7fe fdbc 	bl	8001430 <HAL_DMA_Start_IT>
 80028b8:	1e03      	subs	r3, r0, #0
 80028ba:	d001      	beq.n	80028c0 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e06c      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	0109      	lsls	r1, r1, #4
 80028ce:	430a      	orrs	r2, r1
 80028d0:	60da      	str	r2, [r3, #12]
      break;
 80028d2:	e029      	b.n	8002928 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d8:	4a32      	ldr	r2, [pc, #200]	; (80029a4 <HAL_TIM_PWM_Start_DMA+0x300>)
 80028da:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e0:	4a31      	ldr	r2, [pc, #196]	; (80029a8 <HAL_TIM_PWM_Start_DMA+0x304>)
 80028e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	4a30      	ldr	r2, [pc, #192]	; (80029ac <HAL_TIM_PWM_Start_DMA+0x308>)
 80028ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	3340      	adds	r3, #64	; 0x40
 80028f8:	001a      	movs	r2, r3
 80028fa:	1cbb      	adds	r3, r7, #2
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	f7fe fd97 	bl	8001430 <HAL_DMA_Start_IT>
 8002902:	1e03      	subs	r3, r0, #0
 8002904:	d001      	beq.n	800290a <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e047      	b.n	800299a <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68da      	ldr	r2, [r3, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2180      	movs	r1, #128	; 0x80
 8002916:	0149      	lsls	r1, r1, #5
 8002918:	430a      	orrs	r2, r1
 800291a:	60da      	str	r2, [r3, #12]
      break;
 800291c:	e004      	b.n	8002928 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800291e:	2317      	movs	r3, #23
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	2201      	movs	r2, #1
 8002924:	701a      	strb	r2, [r3, #0]
      break;
 8002926:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002928:	2317      	movs	r3, #23
 800292a:	18fb      	adds	r3, r7, r3
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d130      	bne.n	8002994 <HAL_TIM_PWM_Start_DMA+0x2f0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68b9      	ldr	r1, [r7, #8]
 8002938:	2201      	movs	r2, #1
 800293a:	0018      	movs	r0, r3
 800293c:	f000 fd4c 	bl	80033d8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	2380      	movs	r3, #128	; 0x80
 8002946:	05db      	lsls	r3, r3, #23
 8002948:	429a      	cmp	r2, r3
 800294a:	d009      	beq.n	8002960 <HAL_TIM_PWM_Start_DMA+0x2bc>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a17      	ldr	r2, [pc, #92]	; (80029b0 <HAL_TIM_PWM_Start_DMA+0x30c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d004      	beq.n	8002960 <HAL_TIM_PWM_Start_DMA+0x2bc>
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a16      	ldr	r2, [pc, #88]	; (80029b4 <HAL_TIM_PWM_Start_DMA+0x310>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d111      	bne.n	8002984 <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2207      	movs	r2, #7
 8002968:	4013      	ands	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	2b06      	cmp	r3, #6
 8002970:	d010      	beq.n	8002994 <HAL_TIM_PWM_Start_DMA+0x2f0>
      {
        __HAL_TIM_ENABLE(htim);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2101      	movs	r1, #1
 800297e:	430a      	orrs	r2, r1
 8002980:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002982:	e007      	b.n	8002994 <HAL_TIM_PWM_Start_DMA+0x2f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2101      	movs	r1, #1
 8002990:	430a      	orrs	r2, r1
 8002992:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002994:	2317      	movs	r3, #23
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	781b      	ldrb	r3, [r3, #0]
}
 800299a:	0018      	movs	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	b006      	add	sp, #24
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	08002ee1 	.word	0x08002ee1
 80029a8:	08002f8b 	.word	0x08002f8b
 80029ac:	08002e4d 	.word	0x08002e4d
 80029b0:	40010800 	.word	0x40010800
 80029b4:	40011400 	.word	0x40011400

080029b8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029c2:	230f      	movs	r3, #15
 80029c4:	18fb      	adds	r3, r7, r3
 80029c6:	2200      	movs	r2, #0
 80029c8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	2b0c      	cmp	r3, #12
 80029ce:	d039      	beq.n	8002a44 <HAL_TIM_PWM_Stop_DMA+0x8c>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	2b0c      	cmp	r3, #12
 80029d4:	d844      	bhi.n	8002a60 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	2b08      	cmp	r3, #8
 80029da:	d025      	beq.n	8002a28 <HAL_TIM_PWM_Stop_DMA+0x70>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d83e      	bhi.n	8002a60 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_TIM_PWM_Stop_DMA+0x38>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d00e      	beq.n	8002a0c <HAL_TIM_PWM_Stop_DMA+0x54>
 80029ee:	e037      	b.n	8002a60 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	493a      	ldr	r1, [pc, #232]	; (8002ae4 <HAL_TIM_PWM_Stop_DMA+0x12c>)
 80029fc:	400a      	ands	r2, r1
 80029fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	0018      	movs	r0, r3
 8002a06:	f7fe fd79 	bl	80014fc <HAL_DMA_Abort_IT>
      break;
 8002a0a:	e02e      	b.n	8002a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4934      	ldr	r1, [pc, #208]	; (8002ae8 <HAL_TIM_PWM_Stop_DMA+0x130>)
 8002a18:	400a      	ands	r2, r1
 8002a1a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a20:	0018      	movs	r0, r3
 8002a22:	f7fe fd6b 	bl	80014fc <HAL_DMA_Abort_IT>
      break;
 8002a26:	e020      	b.n	8002a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	492e      	ldr	r1, [pc, #184]	; (8002aec <HAL_TIM_PWM_Stop_DMA+0x134>)
 8002a34:	400a      	ands	r2, r1
 8002a36:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f7fe fd5d 	bl	80014fc <HAL_DMA_Abort_IT>
      break;
 8002a42:	e012      	b.n	8002a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68da      	ldr	r2, [r3, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4928      	ldr	r1, [pc, #160]	; (8002af0 <HAL_TIM_PWM_Stop_DMA+0x138>)
 8002a50:	400a      	ands	r2, r1
 8002a52:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7fe fd4f 	bl	80014fc <HAL_DMA_Abort_IT>
      break;
 8002a5e:	e004      	b.n	8002a6a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8002a60:	230f      	movs	r3, #15
 8002a62:	18fb      	adds	r3, r7, r3
 8002a64:	2201      	movs	r2, #1
 8002a66:	701a      	strb	r2, [r3, #0]
      break;
 8002a68:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002a6a:	230f      	movs	r3, #15
 8002a6c:	18fb      	adds	r3, r7, r3
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d130      	bne.n	8002ad6 <HAL_TIM_PWM_Stop_DMA+0x11e>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6839      	ldr	r1, [r7, #0]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f000 fcab 	bl	80033d8 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	4a1a      	ldr	r2, [pc, #104]	; (8002af4 <HAL_TIM_PWM_Stop_DMA+0x13c>)
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	d107      	bne.n	8002a9e <HAL_TIM_PWM_Stop_DMA+0xe6>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2101      	movs	r1, #1
 8002a9a:	438a      	bics	r2, r1
 8002a9c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d104      	bne.n	8002aae <HAL_TIM_PWM_Stop_DMA+0xf6>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	223a      	movs	r2, #58	; 0x3a
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	5499      	strb	r1, [r3, r2]
 8002aac:	e013      	b.n	8002ad6 <HAL_TIM_PWM_Stop_DMA+0x11e>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d104      	bne.n	8002abe <HAL_TIM_PWM_Stop_DMA+0x106>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	223b      	movs	r2, #59	; 0x3b
 8002ab8:	2101      	movs	r1, #1
 8002aba:	5499      	strb	r1, [r3, r2]
 8002abc:	e00b      	b.n	8002ad6 <HAL_TIM_PWM_Stop_DMA+0x11e>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d104      	bne.n	8002ace <HAL_TIM_PWM_Stop_DMA+0x116>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	223c      	movs	r2, #60	; 0x3c
 8002ac8:	2101      	movs	r1, #1
 8002aca:	5499      	strb	r1, [r3, r2]
 8002acc:	e003      	b.n	8002ad6 <HAL_TIM_PWM_Stop_DMA+0x11e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	223d      	movs	r2, #61	; 0x3d
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8002ad6:	230f      	movs	r3, #15
 8002ad8:	18fb      	adds	r3, r7, r3
 8002ada:	781b      	ldrb	r3, [r3, #0]
}
 8002adc:	0018      	movs	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b004      	add	sp, #16
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	fffffdff 	.word	0xfffffdff
 8002ae8:	fffffbff 	.word	0xfffffbff
 8002aec:	fffff7ff 	.word	0xfffff7ff
 8002af0:	ffffefff 	.word	0xffffefff
 8002af4:	00001111 	.word	0x00001111

08002af8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b04:	2317      	movs	r3, #23
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	2200      	movs	r2, #0
 8002b0a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2238      	movs	r2, #56	; 0x38
 8002b10:	5c9b      	ldrb	r3, [r3, r2]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d101      	bne.n	8002b1a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002b16:	2302      	movs	r3, #2
 8002b18:	e0ad      	b.n	8002c76 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2238      	movs	r2, #56	; 0x38
 8002b1e:	2101      	movs	r1, #1
 8002b20:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b0c      	cmp	r3, #12
 8002b26:	d100      	bne.n	8002b2a <HAL_TIM_PWM_ConfigChannel+0x32>
 8002b28:	e076      	b.n	8002c18 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2b0c      	cmp	r3, #12
 8002b2e:	d900      	bls.n	8002b32 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002b30:	e095      	b.n	8002c5e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d04e      	beq.n	8002bd6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d900      	bls.n	8002b40 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002b3e:	e08e      	b.n	8002c5e <HAL_TIM_PWM_ConfigChannel+0x166>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0x56>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d021      	beq.n	8002b90 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002b4c:	e087      	b.n	8002c5e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	0011      	movs	r1, r2
 8002b56:	0018      	movs	r0, r3
 8002b58:	f000 faa0 	bl	800309c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2108      	movs	r1, #8
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	699a      	ldr	r2, [r3, #24]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2104      	movs	r1, #4
 8002b78:	438a      	bics	r2, r1
 8002b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6999      	ldr	r1, [r3, #24]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	619a      	str	r2, [r3, #24]
      break;
 8002b8e:	e06b      	b.n	8002c68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	0011      	movs	r1, r2
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f000 fabb 	bl	8003114 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	699a      	ldr	r2, [r3, #24]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2180      	movs	r1, #128	; 0x80
 8002baa:	0109      	lsls	r1, r1, #4
 8002bac:	430a      	orrs	r2, r1
 8002bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699a      	ldr	r2, [r3, #24]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4931      	ldr	r1, [pc, #196]	; (8002c80 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6999      	ldr	r1, [r3, #24]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	021a      	lsls	r2, r3, #8
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	619a      	str	r2, [r3, #24]
      break;
 8002bd4:	e048      	b.n	8002c68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	0011      	movs	r1, r2
 8002bde:	0018      	movs	r0, r3
 8002be0:	f000 fada 	bl	8003198 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	69da      	ldr	r2, [r3, #28]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2108      	movs	r1, #8
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	69da      	ldr	r2, [r3, #28]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2104      	movs	r1, #4
 8002c00:	438a      	bics	r2, r1
 8002c02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	69d9      	ldr	r1, [r3, #28]
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	430a      	orrs	r2, r1
 8002c14:	61da      	str	r2, [r3, #28]
      break;
 8002c16:	e027      	b.n	8002c68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	0011      	movs	r1, r2
 8002c20:	0018      	movs	r0, r3
 8002c22:	f000 faf9 	bl	8003218 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	69da      	ldr	r2, [r3, #28]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2180      	movs	r1, #128	; 0x80
 8002c32:	0109      	lsls	r1, r1, #4
 8002c34:	430a      	orrs	r2, r1
 8002c36:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	490f      	ldr	r1, [pc, #60]	; (8002c80 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002c44:	400a      	ands	r2, r1
 8002c46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	69d9      	ldr	r1, [r3, #28]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	021a      	lsls	r2, r3, #8
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	61da      	str	r2, [r3, #28]
      break;
 8002c5c:	e004      	b.n	8002c68 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002c5e:	2317      	movs	r3, #23
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2201      	movs	r2, #1
 8002c64:	701a      	strb	r2, [r3, #0]
      break;
 8002c66:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2238      	movs	r2, #56	; 0x38
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	5499      	strb	r1, [r3, r2]

  return status;
 8002c70:	2317      	movs	r3, #23
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	781b      	ldrb	r3, [r3, #0]
}
 8002c76:	0018      	movs	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b006      	add	sp, #24
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	fffffbff 	.word	0xfffffbff

08002c84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c8e:	230f      	movs	r3, #15
 8002c90:	18fb      	adds	r3, r7, r3
 8002c92:	2200      	movs	r2, #0
 8002c94:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2238      	movs	r2, #56	; 0x38
 8002c9a:	5c9b      	ldrb	r3, [r3, r2]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d101      	bne.n	8002ca4 <HAL_TIM_ConfigClockSource+0x20>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	e0bc      	b.n	8002e1e <HAL_TIM_ConfigClockSource+0x19a>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2238      	movs	r2, #56	; 0x38
 8002ca8:	2101      	movs	r1, #1
 8002caa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2239      	movs	r2, #57	; 0x39
 8002cb0:	2102      	movs	r1, #2
 8002cb2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	2277      	movs	r2, #119	; 0x77
 8002cc0:	4393      	bics	r3, r2
 8002cc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	4a58      	ldr	r2, [pc, #352]	; (8002e28 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2280      	movs	r2, #128	; 0x80
 8002cda:	0192      	lsls	r2, r2, #6
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d040      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0xde>
 8002ce0:	2280      	movs	r2, #128	; 0x80
 8002ce2:	0192      	lsls	r2, r2, #6
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d900      	bls.n	8002cea <HAL_TIM_ConfigClockSource+0x66>
 8002ce8:	e088      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002cea:	2280      	movs	r2, #128	; 0x80
 8002cec:	0152      	lsls	r2, r2, #5
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d100      	bne.n	8002cf4 <HAL_TIM_ConfigClockSource+0x70>
 8002cf2:	e088      	b.n	8002e06 <HAL_TIM_ConfigClockSource+0x182>
 8002cf4:	2280      	movs	r2, #128	; 0x80
 8002cf6:	0152      	lsls	r2, r2, #5
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d900      	bls.n	8002cfe <HAL_TIM_ConfigClockSource+0x7a>
 8002cfc:	e07e      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002cfe:	2b70      	cmp	r3, #112	; 0x70
 8002d00:	d018      	beq.n	8002d34 <HAL_TIM_ConfigClockSource+0xb0>
 8002d02:	d900      	bls.n	8002d06 <HAL_TIM_ConfigClockSource+0x82>
 8002d04:	e07a      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002d06:	2b60      	cmp	r3, #96	; 0x60
 8002d08:	d04f      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0x126>
 8002d0a:	d900      	bls.n	8002d0e <HAL_TIM_ConfigClockSource+0x8a>
 8002d0c:	e076      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002d0e:	2b50      	cmp	r3, #80	; 0x50
 8002d10:	d03b      	beq.n	8002d8a <HAL_TIM_ConfigClockSource+0x106>
 8002d12:	d900      	bls.n	8002d16 <HAL_TIM_ConfigClockSource+0x92>
 8002d14:	e072      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002d16:	2b40      	cmp	r3, #64	; 0x40
 8002d18:	d057      	beq.n	8002dca <HAL_TIM_ConfigClockSource+0x146>
 8002d1a:	d900      	bls.n	8002d1e <HAL_TIM_ConfigClockSource+0x9a>
 8002d1c:	e06e      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002d1e:	2b30      	cmp	r3, #48	; 0x30
 8002d20:	d063      	beq.n	8002dea <HAL_TIM_ConfigClockSource+0x166>
 8002d22:	d86b      	bhi.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002d24:	2b20      	cmp	r3, #32
 8002d26:	d060      	beq.n	8002dea <HAL_TIM_ConfigClockSource+0x166>
 8002d28:	d868      	bhi.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d05d      	beq.n	8002dea <HAL_TIM_ConfigClockSource+0x166>
 8002d2e:	2b10      	cmp	r3, #16
 8002d30:	d05b      	beq.n	8002dea <HAL_TIM_ConfigClockSource+0x166>
 8002d32:	e063      	b.n	8002dfc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6818      	ldr	r0, [r3, #0]
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	6899      	ldr	r1, [r3, #8]
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f000 fb28 	bl	8003398 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	2277      	movs	r2, #119	; 0x77
 8002d54:	4313      	orrs	r3, r2
 8002d56:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	609a      	str	r2, [r3, #8]
      break;
 8002d60:	e052      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6818      	ldr	r0, [r3, #0]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	6899      	ldr	r1, [r3, #8]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f000 fb11 	bl	8003398 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2180      	movs	r1, #128	; 0x80
 8002d82:	01c9      	lsls	r1, r1, #7
 8002d84:	430a      	orrs	r2, r1
 8002d86:	609a      	str	r2, [r3, #8]
      break;
 8002d88:	e03e      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6818      	ldr	r0, [r3, #0]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	6859      	ldr	r1, [r3, #4]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	001a      	movs	r2, r3
 8002d98:	f000 fa84 	bl	80032a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2150      	movs	r1, #80	; 0x50
 8002da2:	0018      	movs	r0, r3
 8002da4:	f000 fade 	bl	8003364 <TIM_ITRx_SetConfig>
      break;
 8002da8:	e02e      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	6859      	ldr	r1, [r3, #4]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	001a      	movs	r2, r3
 8002db8:	f000 faa2 	bl	8003300 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2160      	movs	r1, #96	; 0x60
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f000 face 	bl	8003364 <TIM_ITRx_SetConfig>
      break;
 8002dc8:	e01e      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6818      	ldr	r0, [r3, #0]
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	6859      	ldr	r1, [r3, #4]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	001a      	movs	r2, r3
 8002dd8:	f000 fa64 	bl	80032a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2140      	movs	r1, #64	; 0x40
 8002de2:	0018      	movs	r0, r3
 8002de4:	f000 fabe 	bl	8003364 <TIM_ITRx_SetConfig>
      break;
 8002de8:	e00e      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	0019      	movs	r1, r3
 8002df4:	0010      	movs	r0, r2
 8002df6:	f000 fab5 	bl	8003364 <TIM_ITRx_SetConfig>
      break;
 8002dfa:	e005      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002dfc:	230f      	movs	r3, #15
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2201      	movs	r2, #1
 8002e02:	701a      	strb	r2, [r3, #0]
      break;
 8002e04:	e000      	b.n	8002e08 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002e06:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2239      	movs	r2, #57	; 0x39
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2238      	movs	r2, #56	; 0x38
 8002e14:	2100      	movs	r1, #0
 8002e16:	5499      	strb	r1, [r3, r2]

  return status;
 8002e18:	230f      	movs	r3, #15
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	781b      	ldrb	r3, [r3, #0]
}
 8002e1e:	0018      	movs	r0, r3
 8002e20:	46bd      	mov	sp, r7
 8002e22:	b004      	add	sp, #16
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	ffff00ff 	.word	0xffff00ff

08002e2c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002e34:	46c0      	nop			; (mov r8, r8)
 8002e36:	46bd      	mov	sp, r7
 8002e38:	b002      	add	sp, #8
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b002      	add	sp, #8
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e58:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d107      	bne.n	8002e74 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2201      	movs	r2, #1
 8002e68:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	223a      	movs	r2, #58	; 0x3a
 8002e6e:	2101      	movs	r1, #1
 8002e70:	5499      	strb	r1, [r3, r2]
 8002e72:	e02a      	b.n	8002eca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d107      	bne.n	8002e8e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2202      	movs	r2, #2
 8002e82:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	223b      	movs	r2, #59	; 0x3b
 8002e88:	2101      	movs	r1, #1
 8002e8a:	5499      	strb	r1, [r3, r2]
 8002e8c:	e01d      	b.n	8002eca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d107      	bne.n	8002ea8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	223c      	movs	r2, #60	; 0x3c
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	5499      	strb	r1, [r3, r2]
 8002ea6:	e010      	b.n	8002eca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d107      	bne.n	8002ec2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2208      	movs	r2, #8
 8002eb6:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	223d      	movs	r2, #61	; 0x3d
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	5499      	strb	r1, [r3, r2]
 8002ec0:	e003      	b.n	8002eca <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2239      	movs	r2, #57	; 0x39
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f7ff ffb5 	bl	8002e3c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	761a      	strb	r2, [r3, #24]
}
 8002ed8:	46c0      	nop			; (mov r8, r8)
 8002eda:	46bd      	mov	sp, r7
 8002edc:	b004      	add	sp, #16
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d10b      	bne.n	8002f10 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2201      	movs	r2, #1
 8002efc:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d136      	bne.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	223a      	movs	r2, #58	; 0x3a
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	5499      	strb	r1, [r3, r2]
 8002f0e:	e031      	b.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d10b      	bne.n	8002f32 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d125      	bne.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	223b      	movs	r2, #59	; 0x3b
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	5499      	strb	r1, [r3, r2]
 8002f30:	e020      	b.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d10b      	bne.n	8002f54 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2204      	movs	r2, #4
 8002f40:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d114      	bne.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	223c      	movs	r2, #60	; 0x3c
 8002f4e:	2101      	movs	r1, #1
 8002f50:	5499      	strb	r1, [r3, r2]
 8002f52:	e00f      	b.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d10a      	bne.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2208      	movs	r2, #8
 8002f62:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d103      	bne.n	8002f74 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	223d      	movs	r2, #61	; 0x3d
 8002f70:	2101      	movs	r1, #1
 8002f72:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	0018      	movs	r0, r3
 8002f78:	f7fd fe08 	bl	8000b8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	761a      	strb	r2, [r3, #24]
}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b004      	add	sp, #16
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b084      	sub	sp, #16
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f96:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d103      	bne.n	8002faa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	761a      	strb	r2, [r3, #24]
 8002fa8:	e019      	b.n	8002fde <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d103      	bne.n	8002fbc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	761a      	strb	r2, [r3, #24]
 8002fba:	e010      	b.n	8002fde <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d103      	bne.n	8002fce <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2204      	movs	r2, #4
 8002fca:	761a      	strb	r2, [r3, #24]
 8002fcc:	e007      	b.n	8002fde <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d102      	bne.n	8002fde <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2208      	movs	r2, #8
 8002fdc:	761a      	strb	r2, [r3, #24]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f7ff ff23 	bl	8002e2c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	761a      	strb	r2, [r3, #24]
}
 8002fec:	46c0      	nop			; (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b004      	add	sp, #16
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	2380      	movs	r3, #128	; 0x80
 8003008:	05db      	lsls	r3, r3, #23
 800300a:	429a      	cmp	r2, r3
 800300c:	d007      	beq.n	800301e <TIM_Base_SetConfig+0x2a>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a1f      	ldr	r2, [pc, #124]	; (8003090 <TIM_Base_SetConfig+0x9c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d003      	beq.n	800301e <TIM_Base_SetConfig+0x2a>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a1e      	ldr	r2, [pc, #120]	; (8003094 <TIM_Base_SetConfig+0xa0>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d108      	bne.n	8003030 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2270      	movs	r2, #112	; 0x70
 8003022:	4393      	bics	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4313      	orrs	r3, r2
 800302e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	2380      	movs	r3, #128	; 0x80
 8003034:	05db      	lsls	r3, r3, #23
 8003036:	429a      	cmp	r2, r3
 8003038:	d007      	beq.n	800304a <TIM_Base_SetConfig+0x56>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a14      	ldr	r2, [pc, #80]	; (8003090 <TIM_Base_SetConfig+0x9c>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d003      	beq.n	800304a <TIM_Base_SetConfig+0x56>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a13      	ldr	r2, [pc, #76]	; (8003094 <TIM_Base_SetConfig+0xa0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d108      	bne.n	800305c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4a12      	ldr	r2, [pc, #72]	; (8003098 <TIM_Base_SetConfig+0xa4>)
 800304e:	4013      	ands	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	4313      	orrs	r3, r2
 800305a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2280      	movs	r2, #128	; 0x80
 8003060:	4393      	bics	r3, r2
 8003062:	001a      	movs	r2, r3
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	615a      	str	r2, [r3, #20]
}
 8003088:	46c0      	nop			; (mov r8, r8)
 800308a:	46bd      	mov	sp, r7
 800308c:	b004      	add	sp, #16
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40010800 	.word	0x40010800
 8003094:	40011400 	.word	0x40011400
 8003098:	fffffcff 	.word	0xfffffcff

0800309c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	2201      	movs	r2, #1
 80030ac:	4393      	bics	r3, r2
 80030ae:	001a      	movs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2270      	movs	r2, #112	; 0x70
 80030ca:	4393      	bics	r3, r2
 80030cc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2203      	movs	r2, #3
 80030d2:	4393      	bics	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	4313      	orrs	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	2202      	movs	r2, #2
 80030e4:	4393      	bics	r3, r2
 80030e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	697a      	ldr	r2, [r7, #20]
 800310a:	621a      	str	r2, [r3, #32]
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	b006      	add	sp, #24
 8003112:	bd80      	pop	{r7, pc}

08003114 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	2210      	movs	r2, #16
 8003124:	4393      	bics	r3, r2
 8003126:	001a      	movs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4a13      	ldr	r2, [pc, #76]	; (8003190 <TIM_OC2_SetConfig+0x7c>)
 8003142:	4013      	ands	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	4a12      	ldr	r2, [pc, #72]	; (8003194 <TIM_OC2_SetConfig+0x80>)
 800314a:	4013      	ands	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	4313      	orrs	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	2220      	movs	r2, #32
 800315e:	4393      	bics	r3, r2
 8003160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	4313      	orrs	r3, r2
 800316c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	621a      	str	r2, [r3, #32]
}
 8003188:	46c0      	nop			; (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b006      	add	sp, #24
 800318e:	bd80      	pop	{r7, pc}
 8003190:	ffff8fff 	.word	0xffff8fff
 8003194:	fffffcff 	.word	0xfffffcff

08003198 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	4a1a      	ldr	r2, [pc, #104]	; (8003210 <TIM_OC3_SetConfig+0x78>)
 80031a8:	401a      	ands	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2270      	movs	r2, #112	; 0x70
 80031c4:	4393      	bics	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2203      	movs	r2, #3
 80031cc:	4393      	bics	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68fa      	ldr	r2, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <TIM_OC3_SetConfig+0x7c>)
 80031de:	4013      	ands	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	621a      	str	r2, [r3, #32]
}
 8003208:	46c0      	nop			; (mov r8, r8)
 800320a:	46bd      	mov	sp, r7
 800320c:	b006      	add	sp, #24
 800320e:	bd80      	pop	{r7, pc}
 8003210:	fffffeff 	.word	0xfffffeff
 8003214:	fffffdff 	.word	0xfffffdff

08003218 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	4a1b      	ldr	r2, [pc, #108]	; (8003294 <TIM_OC4_SetConfig+0x7c>)
 8003228:	401a      	ands	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4a15      	ldr	r2, [pc, #84]	; (8003298 <TIM_OC4_SetConfig+0x80>)
 8003244:	4013      	ands	r3, r2
 8003246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4a14      	ldr	r2, [pc, #80]	; (800329c <TIM_OC4_SetConfig+0x84>)
 800324c:	4013      	ands	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	4313      	orrs	r3, r2
 800325a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	4a10      	ldr	r2, [pc, #64]	; (80032a0 <TIM_OC4_SetConfig+0x88>)
 8003260:	4013      	ands	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	031b      	lsls	r3, r3, #12
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	4313      	orrs	r3, r2
 800326e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	621a      	str	r2, [r3, #32]
}
 800328a:	46c0      	nop			; (mov r8, r8)
 800328c:	46bd      	mov	sp, r7
 800328e:	b006      	add	sp, #24
 8003290:	bd80      	pop	{r7, pc}
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	ffffefff 	.word	0xffffefff
 8003298:	ffff8fff 	.word	0xffff8fff
 800329c:	fffffcff 	.word	0xfffffcff
 80032a0:	ffffdfff 	.word	0xffffdfff

080032a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	2201      	movs	r2, #1
 80032bc:	4393      	bics	r3, r2
 80032be:	001a      	movs	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	22f0      	movs	r2, #240	; 0xf0
 80032ce:	4393      	bics	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	220a      	movs	r2, #10
 80032e0:	4393      	bics	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	621a      	str	r2, [r3, #32]
}
 80032f8:	46c0      	nop			; (mov r8, r8)
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b006      	add	sp, #24
 80032fe:	bd80      	pop	{r7, pc}

08003300 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b086      	sub	sp, #24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	2210      	movs	r2, #16
 8003312:	4393      	bics	r3, r2
 8003314:	001a      	movs	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	4a0d      	ldr	r2, [pc, #52]	; (8003360 <TIM_TI2_ConfigInputStage+0x60>)
 800332a:	4013      	ands	r3, r2
 800332c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	031b      	lsls	r3, r3, #12
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	4313      	orrs	r3, r2
 8003336:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	22a0      	movs	r2, #160	; 0xa0
 800333c:	4393      	bics	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	621a      	str	r2, [r3, #32]
}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	b006      	add	sp, #24
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	ffff0fff 	.word	0xffff0fff

08003364 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2270      	movs	r2, #112	; 0x70
 8003378:	4393      	bics	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	2207      	movs	r2, #7
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	609a      	str	r2, [r3, #8]
}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	46bd      	mov	sp, r7
 8003392:	b004      	add	sp, #16
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	4a09      	ldr	r2, [pc, #36]	; (80033d4 <TIM_ETR_SetConfig+0x3c>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	021a      	lsls	r2, r3, #8
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4313      	orrs	r3, r2
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	609a      	str	r2, [r3, #8]
}
 80033cc:	46c0      	nop			; (mov r8, r8)
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b006      	add	sp, #24
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	ffff00ff 	.word	0xffff00ff

080033d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	221f      	movs	r2, #31
 80033e8:	4013      	ands	r3, r2
 80033ea:	2201      	movs	r2, #1
 80033ec:	409a      	lsls	r2, r3
 80033ee:	0013      	movs	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	43d2      	mvns	r2, r2
 80033fa:	401a      	ands	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a1a      	ldr	r2, [r3, #32]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	211f      	movs	r1, #31
 8003408:	400b      	ands	r3, r1
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4099      	lsls	r1, r3
 800340e:	000b      	movs	r3, r1
 8003410:	431a      	orrs	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	621a      	str	r2, [r3, #32]
}
 8003416:	46c0      	nop			; (mov r8, r8)
 8003418:	46bd      	mov	sp, r7
 800341a:	b006      	add	sp, #24
 800341c:	bd80      	pop	{r7, pc}
	...

08003420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2238      	movs	r2, #56	; 0x38
 800342e:	5c9b      	ldrb	r3, [r3, r2]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003434:	2302      	movs	r3, #2
 8003436:	e042      	b.n	80034be <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2238      	movs	r2, #56	; 0x38
 800343c:	2101      	movs	r1, #1
 800343e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2239      	movs	r2, #57	; 0x39
 8003444:	2102      	movs	r1, #2
 8003446:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2270      	movs	r2, #112	; 0x70
 800345c:	4393      	bics	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	4313      	orrs	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	2380      	movs	r3, #128	; 0x80
 8003478:	05db      	lsls	r3, r3, #23
 800347a:	429a      	cmp	r2, r3
 800347c:	d009      	beq.n	8003492 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a11      	ldr	r2, [pc, #68]	; (80034c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d004      	beq.n	8003492 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a0f      	ldr	r2, [pc, #60]	; (80034cc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d10c      	bne.n	80034ac <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2280      	movs	r2, #128	; 0x80
 8003496:	4393      	bics	r3, r2
 8003498:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2239      	movs	r2, #57	; 0x39
 80034b0:	2101      	movs	r1, #1
 80034b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2238      	movs	r2, #56	; 0x38
 80034b8:	2100      	movs	r1, #0
 80034ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	0018      	movs	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b004      	add	sp, #16
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	40010800 	.word	0x40010800
 80034cc:	40011400 	.word	0x40011400

080034d0 <__libc_init_array>:
 80034d0:	b570      	push	{r4, r5, r6, lr}
 80034d2:	2600      	movs	r6, #0
 80034d4:	4d0c      	ldr	r5, [pc, #48]	; (8003508 <__libc_init_array+0x38>)
 80034d6:	4c0d      	ldr	r4, [pc, #52]	; (800350c <__libc_init_array+0x3c>)
 80034d8:	1b64      	subs	r4, r4, r5
 80034da:	10a4      	asrs	r4, r4, #2
 80034dc:	42a6      	cmp	r6, r4
 80034de:	d109      	bne.n	80034f4 <__libc_init_array+0x24>
 80034e0:	2600      	movs	r6, #0
 80034e2:	f000 f821 	bl	8003528 <_init>
 80034e6:	4d0a      	ldr	r5, [pc, #40]	; (8003510 <__libc_init_array+0x40>)
 80034e8:	4c0a      	ldr	r4, [pc, #40]	; (8003514 <__libc_init_array+0x44>)
 80034ea:	1b64      	subs	r4, r4, r5
 80034ec:	10a4      	asrs	r4, r4, #2
 80034ee:	42a6      	cmp	r6, r4
 80034f0:	d105      	bne.n	80034fe <__libc_init_array+0x2e>
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	00b3      	lsls	r3, r6, #2
 80034f6:	58eb      	ldr	r3, [r5, r3]
 80034f8:	4798      	blx	r3
 80034fa:	3601      	adds	r6, #1
 80034fc:	e7ee      	b.n	80034dc <__libc_init_array+0xc>
 80034fe:	00b3      	lsls	r3, r6, #2
 8003500:	58eb      	ldr	r3, [r5, r3]
 8003502:	4798      	blx	r3
 8003504:	3601      	adds	r6, #1
 8003506:	e7f2      	b.n	80034ee <__libc_init_array+0x1e>
 8003508:	080035a4 	.word	0x080035a4
 800350c:	080035a4 	.word	0x080035a4
 8003510:	080035a4 	.word	0x080035a4
 8003514:	080035a8 	.word	0x080035a8

08003518 <memset>:
 8003518:	0003      	movs	r3, r0
 800351a:	1882      	adds	r2, r0, r2
 800351c:	4293      	cmp	r3, r2
 800351e:	d100      	bne.n	8003522 <memset+0xa>
 8003520:	4770      	bx	lr
 8003522:	7019      	strb	r1, [r3, #0]
 8003524:	3301      	adds	r3, #1
 8003526:	e7f9      	b.n	800351c <memset+0x4>

08003528 <_init>:
 8003528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800352e:	bc08      	pop	{r3}
 8003530:	469e      	mov	lr, r3
 8003532:	4770      	bx	lr

08003534 <_fini>:
 8003534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800353a:	bc08      	pop	{r3}
 800353c:	469e      	mov	lr, r3
 800353e:	4770      	bx	lr
