
Lora_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f90  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000274  0800409c  0800409c  0000509c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004310  08004310  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004310  08004310  00005310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004318  08004318  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004318  08004318  00005318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800431c  0800431c  0000531c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004320  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  2000005c  0800437c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  0800437c  000065ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008dc4  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016be  00000000  00000000  0000ee49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  00010508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006e4  00000000  00000000  00010e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017276  00000000  00000000  000114e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009c29  00000000  00000000  0002875a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084706  00000000  00000000  00032383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6a89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a68  00000000  00000000  000b6acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b9534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004084 	.word	0x08004084

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004084 	.word	0x08004084

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_uldivmod>:
 800015c:	b953      	cbnz	r3, 8000174 <__aeabi_uldivmod+0x18>
 800015e:	b94a      	cbnz	r2, 8000174 <__aeabi_uldivmod+0x18>
 8000160:	2900      	cmp	r1, #0
 8000162:	bf08      	it	eq
 8000164:	2800      	cmpeq	r0, #0
 8000166:	bf1c      	itt	ne
 8000168:	f04f 31ff 	movne.w	r1, #4294967295
 800016c:	f04f 30ff 	movne.w	r0, #4294967295
 8000170:	f000 b98c 	b.w	800048c <__aeabi_idiv0>
 8000174:	f1ad 0c08 	sub.w	ip, sp, #8
 8000178:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800017c:	f000 f806 	bl	800018c <__udivmoddi4>
 8000180:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000184:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000188:	b004      	add	sp, #16
 800018a:	4770      	bx	lr

0800018c <__udivmoddi4>:
 800018c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000190:	9d08      	ldr	r5, [sp, #32]
 8000192:	468e      	mov	lr, r1
 8000194:	4604      	mov	r4, r0
 8000196:	4688      	mov	r8, r1
 8000198:	2b00      	cmp	r3, #0
 800019a:	d14a      	bne.n	8000232 <__udivmoddi4+0xa6>
 800019c:	428a      	cmp	r2, r1
 800019e:	4617      	mov	r7, r2
 80001a0:	d962      	bls.n	8000268 <__udivmoddi4+0xdc>
 80001a2:	fab2 f682 	clz	r6, r2
 80001a6:	b14e      	cbz	r6, 80001bc <__udivmoddi4+0x30>
 80001a8:	f1c6 0320 	rsb	r3, r6, #32
 80001ac:	fa01 f806 	lsl.w	r8, r1, r6
 80001b0:	fa20 f303 	lsr.w	r3, r0, r3
 80001b4:	40b7      	lsls	r7, r6
 80001b6:	ea43 0808 	orr.w	r8, r3, r8
 80001ba:	40b4      	lsls	r4, r6
 80001bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001c4:	fa1f fc87 	uxth.w	ip, r7
 80001c8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001cc:	fb01 f20c 	mul.w	r2, r1, ip
 80001d0:	0c23      	lsrs	r3, r4, #16
 80001d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001d6:	429a      	cmp	r2, r3
 80001d8:	d909      	bls.n	80001ee <__udivmoddi4+0x62>
 80001da:	18fb      	adds	r3, r7, r3
 80001dc:	f101 30ff 	add.w	r0, r1, #4294967295
 80001e0:	f080 80eb 	bcs.w	80003ba <__udivmoddi4+0x22e>
 80001e4:	429a      	cmp	r2, r3
 80001e6:	f240 80e8 	bls.w	80003ba <__udivmoddi4+0x22e>
 80001ea:	3902      	subs	r1, #2
 80001ec:	443b      	add	r3, r7
 80001ee:	1a9a      	subs	r2, r3, r2
 80001f0:	fbb2 f0fe 	udiv	r0, r2, lr
 80001f4:	fb0e 2210 	mls	r2, lr, r0, r2
 80001f8:	fb00 fc0c 	mul.w	ip, r0, ip
 80001fc:	b2a3      	uxth	r3, r4
 80001fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000202:	459c      	cmp	ip, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x8e>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f100 32ff 	add.w	r2, r0, #4294967295
 800020c:	f080 80d7 	bcs.w	80003be <__udivmoddi4+0x232>
 8000210:	459c      	cmp	ip, r3
 8000212:	f240 80d4 	bls.w	80003be <__udivmoddi4+0x232>
 8000216:	443b      	add	r3, r7
 8000218:	3802      	subs	r0, #2
 800021a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800021e:	2100      	movs	r1, #0
 8000220:	eba3 030c 	sub.w	r3, r3, ip
 8000224:	b11d      	cbz	r5, 800022e <__udivmoddi4+0xa2>
 8000226:	2200      	movs	r2, #0
 8000228:	40f3      	lsrs	r3, r6
 800022a:	e9c5 3200 	strd	r3, r2, [r5]
 800022e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000232:	428b      	cmp	r3, r1
 8000234:	d905      	bls.n	8000242 <__udivmoddi4+0xb6>
 8000236:	b10d      	cbz	r5, 800023c <__udivmoddi4+0xb0>
 8000238:	e9c5 0100 	strd	r0, r1, [r5]
 800023c:	2100      	movs	r1, #0
 800023e:	4608      	mov	r0, r1
 8000240:	e7f5      	b.n	800022e <__udivmoddi4+0xa2>
 8000242:	fab3 f183 	clz	r1, r3
 8000246:	2900      	cmp	r1, #0
 8000248:	d146      	bne.n	80002d8 <__udivmoddi4+0x14c>
 800024a:	4573      	cmp	r3, lr
 800024c:	d302      	bcc.n	8000254 <__udivmoddi4+0xc8>
 800024e:	4282      	cmp	r2, r0
 8000250:	f200 8108 	bhi.w	8000464 <__udivmoddi4+0x2d8>
 8000254:	1a84      	subs	r4, r0, r2
 8000256:	eb6e 0203 	sbc.w	r2, lr, r3
 800025a:	2001      	movs	r0, #1
 800025c:	4690      	mov	r8, r2
 800025e:	2d00      	cmp	r5, #0
 8000260:	d0e5      	beq.n	800022e <__udivmoddi4+0xa2>
 8000262:	e9c5 4800 	strd	r4, r8, [r5]
 8000266:	e7e2      	b.n	800022e <__udivmoddi4+0xa2>
 8000268:	2a00      	cmp	r2, #0
 800026a:	f000 8091 	beq.w	8000390 <__udivmoddi4+0x204>
 800026e:	fab2 f682 	clz	r6, r2
 8000272:	2e00      	cmp	r6, #0
 8000274:	f040 80a5 	bne.w	80003c2 <__udivmoddi4+0x236>
 8000278:	1a8a      	subs	r2, r1, r2
 800027a:	2101      	movs	r1, #1
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000282:	b280      	uxth	r0, r0
 8000284:	b2bc      	uxth	r4, r7
 8000286:	fbb2 fcfe 	udiv	ip, r2, lr
 800028a:	fb0e 221c 	mls	r2, lr, ip, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb04 f20c 	mul.w	r2, r4, ip
 8000296:	429a      	cmp	r2, r3
 8000298:	d907      	bls.n	80002aa <__udivmoddi4+0x11e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002a0:	d202      	bcs.n	80002a8 <__udivmoddi4+0x11c>
 80002a2:	429a      	cmp	r2, r3
 80002a4:	f200 80e3 	bhi.w	800046e <__udivmoddi4+0x2e2>
 80002a8:	46c4      	mov	ip, r8
 80002aa:	1a9b      	subs	r3, r3, r2
 80002ac:	fbb3 f2fe 	udiv	r2, r3, lr
 80002b0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002b4:	fb02 f404 	mul.w	r4, r2, r4
 80002b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002bc:	429c      	cmp	r4, r3
 80002be:	d907      	bls.n	80002d0 <__udivmoddi4+0x144>
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002c6:	d202      	bcs.n	80002ce <__udivmoddi4+0x142>
 80002c8:	429c      	cmp	r4, r3
 80002ca:	f200 80cd 	bhi.w	8000468 <__udivmoddi4+0x2dc>
 80002ce:	4602      	mov	r2, r0
 80002d0:	1b1b      	subs	r3, r3, r4
 80002d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002d6:	e7a5      	b.n	8000224 <__udivmoddi4+0x98>
 80002d8:	f1c1 0620 	rsb	r6, r1, #32
 80002dc:	408b      	lsls	r3, r1
 80002de:	fa22 f706 	lsr.w	r7, r2, r6
 80002e2:	431f      	orrs	r7, r3
 80002e4:	fa2e fa06 	lsr.w	sl, lr, r6
 80002e8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002ec:	fbba f8f9 	udiv	r8, sl, r9
 80002f0:	fa0e fe01 	lsl.w	lr, lr, r1
 80002f4:	fa20 f306 	lsr.w	r3, r0, r6
 80002f8:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	ea43 030e 	orr.w	r3, r3, lr
 8000304:	fa00 fe01 	lsl.w	lr, r0, r1
 8000308:	fb08 f00c 	mul.w	r0, r8, ip
 800030c:	0c1c      	lsrs	r4, r3, #16
 800030e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000312:	42a0      	cmp	r0, r4
 8000314:	fa02 f201 	lsl.w	r2, r2, r1
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x1a4>
 800031a:	193c      	adds	r4, r7, r4
 800031c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000320:	f080 809e 	bcs.w	8000460 <__udivmoddi4+0x2d4>
 8000324:	42a0      	cmp	r0, r4
 8000326:	f240 809b 	bls.w	8000460 <__udivmoddi4+0x2d4>
 800032a:	f1a8 0802 	sub.w	r8, r8, #2
 800032e:	443c      	add	r4, r7
 8000330:	1a24      	subs	r4, r4, r0
 8000332:	b298      	uxth	r0, r3
 8000334:	fbb4 f3f9 	udiv	r3, r4, r9
 8000338:	fb09 4413 	mls	r4, r9, r3, r4
 800033c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000340:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x1d0>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f103 30ff 	add.w	r0, r3, #4294967295
 800034e:	f080 8085 	bcs.w	800045c <__udivmoddi4+0x2d0>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8082 	bls.w	800045c <__udivmoddi4+0x2d0>
 8000358:	3b02      	subs	r3, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	fba0 8c02 	umull	r8, ip, r0, r2
 8000368:	4564      	cmp	r4, ip
 800036a:	4643      	mov	r3, r8
 800036c:	46e1      	mov	r9, ip
 800036e:	d364      	bcc.n	800043a <__udivmoddi4+0x2ae>
 8000370:	d061      	beq.n	8000436 <__udivmoddi4+0x2aa>
 8000372:	b15d      	cbz	r5, 800038c <__udivmoddi4+0x200>
 8000374:	ebbe 0203 	subs.w	r2, lr, r3
 8000378:	eb64 0409 	sbc.w	r4, r4, r9
 800037c:	fa04 f606 	lsl.w	r6, r4, r6
 8000380:	fa22 f301 	lsr.w	r3, r2, r1
 8000384:	431e      	orrs	r6, r3
 8000386:	40cc      	lsrs	r4, r1
 8000388:	e9c5 6400 	strd	r6, r4, [r5]
 800038c:	2100      	movs	r1, #0
 800038e:	e74e      	b.n	800022e <__udivmoddi4+0xa2>
 8000390:	fbb1 fcf2 	udiv	ip, r1, r2
 8000394:	0c01      	lsrs	r1, r0, #16
 8000396:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800039a:	b280      	uxth	r0, r0
 800039c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003a0:	463b      	mov	r3, r7
 80003a2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003a6:	4638      	mov	r0, r7
 80003a8:	463c      	mov	r4, r7
 80003aa:	46b8      	mov	r8, r7
 80003ac:	46be      	mov	lr, r7
 80003ae:	2620      	movs	r6, #32
 80003b0:	eba2 0208 	sub.w	r2, r2, r8
 80003b4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003b8:	e765      	b.n	8000286 <__udivmoddi4+0xfa>
 80003ba:	4601      	mov	r1, r0
 80003bc:	e717      	b.n	80001ee <__udivmoddi4+0x62>
 80003be:	4610      	mov	r0, r2
 80003c0:	e72b      	b.n	800021a <__udivmoddi4+0x8e>
 80003c2:	f1c6 0120 	rsb	r1, r6, #32
 80003c6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ca:	40b7      	lsls	r7, r6
 80003cc:	fa0e fe06 	lsl.w	lr, lr, r6
 80003d0:	fa20 f101 	lsr.w	r1, r0, r1
 80003d4:	ea41 010e 	orr.w	r1, r1, lr
 80003d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003dc:	fbbc f8fe 	udiv	r8, ip, lr
 80003e0:	b2bc      	uxth	r4, r7
 80003e2:	fb0e cc18 	mls	ip, lr, r8, ip
 80003e6:	fb08 f904 	mul.w	r9, r8, r4
 80003ea:	0c0a      	lsrs	r2, r1, #16
 80003ec:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003f0:	40b0      	lsls	r0, r6
 80003f2:	4591      	cmp	r9, r2
 80003f4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003f8:	b280      	uxth	r0, r0
 80003fa:	d93e      	bls.n	800047a <__udivmoddi4+0x2ee>
 80003fc:	18ba      	adds	r2, r7, r2
 80003fe:	f108 3cff 	add.w	ip, r8, #4294967295
 8000402:	d201      	bcs.n	8000408 <__udivmoddi4+0x27c>
 8000404:	4591      	cmp	r9, r2
 8000406:	d81f      	bhi.n	8000448 <__udivmoddi4+0x2bc>
 8000408:	eba2 0209 	sub.w	r2, r2, r9
 800040c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000410:	fb09 f804 	mul.w	r8, r9, r4
 8000414:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000418:	b28a      	uxth	r2, r1
 800041a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800041e:	4542      	cmp	r2, r8
 8000420:	d229      	bcs.n	8000476 <__udivmoddi4+0x2ea>
 8000422:	18ba      	adds	r2, r7, r2
 8000424:	f109 31ff 	add.w	r1, r9, #4294967295
 8000428:	d2c2      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042a:	4542      	cmp	r2, r8
 800042c:	d2c0      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042e:	f1a9 0102 	sub.w	r1, r9, #2
 8000432:	443a      	add	r2, r7
 8000434:	e7bc      	b.n	80003b0 <__udivmoddi4+0x224>
 8000436:	45c6      	cmp	lr, r8
 8000438:	d29b      	bcs.n	8000372 <__udivmoddi4+0x1e6>
 800043a:	ebb8 0302 	subs.w	r3, r8, r2
 800043e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000442:	3801      	subs	r0, #1
 8000444:	46e1      	mov	r9, ip
 8000446:	e794      	b.n	8000372 <__udivmoddi4+0x1e6>
 8000448:	eba7 0909 	sub.w	r9, r7, r9
 800044c:	444a      	add	r2, r9
 800044e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000452:	f1a8 0c02 	sub.w	ip, r8, #2
 8000456:	fb09 f804 	mul.w	r8, r9, r4
 800045a:	e7db      	b.n	8000414 <__udivmoddi4+0x288>
 800045c:	4603      	mov	r3, r0
 800045e:	e77d      	b.n	800035c <__udivmoddi4+0x1d0>
 8000460:	46d0      	mov	r8, sl
 8000462:	e765      	b.n	8000330 <__udivmoddi4+0x1a4>
 8000464:	4608      	mov	r0, r1
 8000466:	e6fa      	b.n	800025e <__udivmoddi4+0xd2>
 8000468:	443b      	add	r3, r7
 800046a:	3a02      	subs	r2, #2
 800046c:	e730      	b.n	80002d0 <__udivmoddi4+0x144>
 800046e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000472:	443b      	add	r3, r7
 8000474:	e719      	b.n	80002aa <__udivmoddi4+0x11e>
 8000476:	4649      	mov	r1, r9
 8000478:	e79a      	b.n	80003b0 <__udivmoddi4+0x224>
 800047a:	eba2 0209 	sub.w	r2, r2, r9
 800047e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000482:	46c4      	mov	ip, r8
 8000484:	fb09 f804 	mul.w	r8, r9, r4
 8000488:	e7c4      	b.n	8000414 <__udivmoddi4+0x288>
 800048a:	bf00      	nop

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000494:	f3bf 8f4f 	dsb	sy
}
 8000498:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800049a:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <__NVIC_SystemReset+0x24>)
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80004a2:	4904      	ldr	r1, [pc, #16]	@ (80004b4 <__NVIC_SystemReset+0x24>)
 80004a4:	4b04      	ldr	r3, [pc, #16]	@ (80004b8 <__NVIC_SystemReset+0x28>)
 80004a6:	4313      	orrs	r3, r2
 80004a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80004aa:	f3bf 8f4f 	dsb	sy
}
 80004ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <__NVIC_SystemReset+0x20>
 80004b4:	e000ed00 	.word	0xe000ed00
 80004b8:	05fa0004 	.word	0x05fa0004

080004bc <UART_LogEnable>:

/**
 * @brief Enable/disable UART logs at runtime (fast kill-switch).
 */
static inline void UART_LogEnable(uint8_t enable)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
  g_uart_log_enabled = (enable ? 1u : 0u);
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <UART_LogEnable+0x14>
 80004cc:	2201      	movs	r2, #1
 80004ce:	e000      	b.n	80004d2 <UART_LogEnable+0x16>
 80004d0:	2200      	movs	r2, #0
 80004d2:	4b03      	ldr	r3, [pc, #12]	@ (80004e0 <UART_LogEnable+0x24>)
 80004d4:	701a      	strb	r2, [r3, #0]
}
 80004d6:	bf00      	nop
 80004d8:	370c      	adds	r7, #12
 80004da:	46bd      	mov	sp, r7
 80004dc:	bc80      	pop	{r7}
 80004de:	4770      	bx	lr
 80004e0:	2000048c 	.word	0x2000048c

080004e4 <LOG_SetLevel>:

/**
 * @brief Set log level at runtime.
 */
static inline void LOG_SetLevel(log_level_t level)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
  g_log_level = level;
 80004ee:	4a04      	ldr	r2, [pc, #16]	@ (8000500 <LOG_SetLevel+0x1c>)
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	7013      	strb	r3, [r2, #0]
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bc80      	pop	{r7}
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	2000048d 	.word	0x2000048d

08000504 <LOG_IsEnabled>:

/**
 * @brief Returns 1 if a message at @p level should be printed.
 */
static inline uint8_t LOG_IsEnabled(log_level_t level)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	4603      	mov	r3, r0
 800050c:	71fb      	strb	r3, [r7, #7]
  if (!g_uart_log_enabled) return 0u;
 800050e:	4b0a      	ldr	r3, [pc, #40]	@ (8000538 <LOG_IsEnabled+0x34>)
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	b2db      	uxtb	r3, r3
 8000514:	2b00      	cmp	r3, #0
 8000516:	d101      	bne.n	800051c <LOG_IsEnabled+0x18>
 8000518:	2300      	movs	r3, #0
 800051a:	e008      	b.n	800052e <LOG_IsEnabled+0x2a>
  if ((uint8_t)g_log_level < (uint8_t)level) return 0u;
 800051c:	4b07      	ldr	r3, [pc, #28]	@ (800053c <LOG_IsEnabled+0x38>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	79fa      	ldrb	r2, [r7, #7]
 8000524:	429a      	cmp	r2, r3
 8000526:	d901      	bls.n	800052c <LOG_IsEnabled+0x28>
 8000528:	2300      	movs	r3, #0
 800052a:	e000      	b.n	800052e <LOG_IsEnabled+0x2a>
  return 1u;
 800052c:	2301      	movs	r3, #1
}
 800052e:	4618      	mov	r0, r3
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	2000048c 	.word	0x2000048c
 800053c:	2000048d 	.word	0x2000048d

08000540 <uart_raw_tx>:

/**
 * @brief Ungated UART transmit (used for PANIC and other must-print paths).
 */
static void uart_raw_tx(const uint8_t *data, uint16_t len)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	460b      	mov	r3, r1
 800054a:	807b      	strh	r3, [r7, #2]
  if (data == NULL || len == 0) return;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d009      	beq.n	8000566 <uart_raw_tx+0x26>
 8000552:	887b      	ldrh	r3, [r7, #2]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d006      	beq.n	8000566 <uart_raw_tx+0x26>
  (void)HAL_UART_Transmit(&huart1, (uint8_t*)data, len, 200);
 8000558:	887a      	ldrh	r2, [r7, #2]
 800055a:	23c8      	movs	r3, #200	@ 0xc8
 800055c:	6879      	ldr	r1, [r7, #4]
 800055e:	4804      	ldr	r0, [pc, #16]	@ (8000570 <uart_raw_tx+0x30>)
 8000560:	f002 febb 	bl	80032da <HAL_UART_Transmit>
 8000564:	e000      	b.n	8000568 <uart_raw_tx+0x28>
  if (data == NULL || len == 0) return;
 8000566:	bf00      	nop
}
 8000568:	3708      	adds	r7, #8
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000444 	.word	0x20000444

08000574 <LOG_Printf>:

/**
 * @brief Print formatted log line at given level.
 */
static void LOG_Printf(log_level_t level, const char *fmt, ...)
{
 8000574:	b40e      	push	{r1, r2, r3}
 8000576:	b580      	push	{r7, lr}
 8000578:	b085      	sub	sp, #20
 800057a:	af00      	add	r7, sp, #0
 800057c:	4603      	mov	r3, r0
 800057e:	71fb      	strb	r3, [r7, #7]
  if (!LOG_IsEnabled(level)) return;
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff ffbe 	bl	8000504 <LOG_IsEnabled>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d013      	beq.n	80005b6 <LOG_Printf+0x42>

  va_list ap;
  va_start(ap, fmt);
 800058e:	f107 0320 	add.w	r3, r7, #32
 8000592:	60fb      	str	r3, [r7, #12]
  vsnprintf(g_uart_buf, sizeof(g_uart_buf), fmt, ap);
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	69fa      	ldr	r2, [r7, #28]
 8000598:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800059c:	4809      	ldr	r0, [pc, #36]	@ (80005c4 <LOG_Printf+0x50>)
 800059e:	f003 f8d5 	bl	800374c <vsniprintf>
  va_end(ap);

  uart_raw_tx((const uint8_t*)g_uart_buf, (uint16_t)strlen(g_uart_buf));
 80005a2:	4808      	ldr	r0, [pc, #32]	@ (80005c4 <LOG_Printf+0x50>)
 80005a4:	f7ff fdd2 	bl	800014c <strlen>
 80005a8:	4603      	mov	r3, r0
 80005aa:	b29b      	uxth	r3, r3
 80005ac:	4619      	mov	r1, r3
 80005ae:	4805      	ldr	r0, [pc, #20]	@ (80005c4 <LOG_Printf+0x50>)
 80005b0:	f7ff ffc6 	bl	8000540 <uart_raw_tx>
 80005b4:	e000      	b.n	80005b8 <LOG_Printf+0x44>
  if (!LOG_IsEnabled(level)) return;
 80005b6:	bf00      	nop
}
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005c0:	b003      	add	sp, #12
 80005c2:	4770      	bx	lr
 80005c4:	20000078 	.word	0x20000078

080005c8 <uart_puts>:
#define LOGI(...) LOG_Printf(LOG_LEVEL_INFO,  __VA_ARGS__)
#define LOGD(...) LOG_Printf(LOG_LEVEL_DEBUG, __VA_ARGS__)

/* Backward-compatible wrappers (treat as INFO) */
static void uart_puts(const char *s)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  if (s == NULL) return;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d00f      	beq.n	80005f6 <uart_puts+0x2e>
  if (!LOG_IsEnabled(LOG_LEVEL_INFO)) return;
 80005d6:	2002      	movs	r0, #2
 80005d8:	f7ff ff94 	bl	8000504 <LOG_IsEnabled>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d00b      	beq.n	80005fa <uart_puts+0x32>
  uart_raw_tx((const uint8_t*)s, (uint16_t)strlen(s));
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f7ff fdb2 	bl	800014c <strlen>
 80005e8:	4603      	mov	r3, r0
 80005ea:	b29b      	uxth	r3, r3
 80005ec:	4619      	mov	r1, r3
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f7ff ffa6 	bl	8000540 <uart_raw_tx>
 80005f4:	e002      	b.n	80005fc <uart_puts+0x34>
  if (s == NULL) return;
 80005f6:	bf00      	nop
 80005f8:	e000      	b.n	80005fc <uart_puts+0x34>
  if (!LOG_IsEnabled(LOG_LEVEL_INFO)) return;
 80005fa:	bf00      	nop
}
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <uart_printf>:

static void uart_printf(const char *fmt, ...)
{
 8000604:	b40f      	push	{r0, r1, r2, r3}
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
  if (!LOG_IsEnabled(LOG_LEVEL_INFO)) return;
 800060c:	2002      	movs	r0, #2
 800060e:	f7ff ff79 	bl	8000504 <LOG_IsEnabled>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d013      	beq.n	8000640 <uart_printf+0x3c>

  va_list ap;
  va_start(ap, fmt);
 8000618:	f107 0314 	add.w	r3, r7, #20
 800061c:	607b      	str	r3, [r7, #4]
  vsnprintf(g_uart_buf, sizeof(g_uart_buf), fmt, ap);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	693a      	ldr	r2, [r7, #16]
 8000622:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000626:	480a      	ldr	r0, [pc, #40]	@ (8000650 <uart_printf+0x4c>)
 8000628:	f003 f890 	bl	800374c <vsniprintf>
  va_end(ap);

  uart_raw_tx((const uint8_t*)g_uart_buf, (uint16_t)strlen(g_uart_buf));
 800062c:	4808      	ldr	r0, [pc, #32]	@ (8000650 <uart_printf+0x4c>)
 800062e:	f7ff fd8d 	bl	800014c <strlen>
 8000632:	4603      	mov	r3, r0
 8000634:	b29b      	uxth	r3, r3
 8000636:	4619      	mov	r1, r3
 8000638:	4805      	ldr	r0, [pc, #20]	@ (8000650 <uart_printf+0x4c>)
 800063a:	f7ff ff81 	bl	8000540 <uart_raw_tx>
 800063e:	e000      	b.n	8000642 <uart_printf+0x3e>
  if (!LOG_IsEnabled(LOG_LEVEL_INFO)) return;
 8000640:	bf00      	nop
}
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800064a:	b004      	add	sp, #16
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000078 	.word	0x20000078

08000654 <LOG_InitFromConfig>:
 *
 * Must be called after MX_GPIO_Init() (to read service pin) and after
 * MX_USART1_UART_Init() (to be able to print).
 */
static void LOG_InitFromConfig(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
#if (APP_LOG_LEVEL_DEFAULT == 0u)
  g_uart_log_enabled = 0u;
 8000658:	4b04      	ldr	r3, [pc, #16]	@ (800066c <LOG_InitFromConfig+0x18>)
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
#else
  g_uart_log_enabled = 1u;
#endif
  g_log_level = (log_level_t)APP_LOG_LEVEL_DEFAULT;
 800065e:	4b04      	ldr	r3, [pc, #16]	@ (8000670 <LOG_InitFromConfig+0x1c>)
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
    g_uart_log_enabled = 1u;
    if ((uint8_t)g_log_level < (uint8_t)LOG_LEVEL_DEBUG)
      g_log_level = LOG_LEVEL_DEBUG;
  }
#endif
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	2000048c 	.word	0x2000048c
 8000670:	2000048d 	.word	0x2000048d

08000674 <system_panic_reset>:

static void system_panic_reset(const char *reason)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* Ostatni log – krótki i bezpieczny */
  uart_printf("PANIC: %s -> RESET\r\n", reason);
 800067c:	6879      	ldr	r1, [r7, #4]
 800067e:	4805      	ldr	r0, [pc, #20]	@ (8000694 <system_panic_reset+0x20>)
 8000680:	f7ff ffc0 	bl	8000604 <uart_printf>

  /* Daj UARTowi chwilę na wysłanie */
  HAL_Delay(50);
 8000684:	2032      	movs	r0, #50	@ 0x32
 8000686:	f001 f91d 	bl	80018c4 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 800068a:	b672      	cpsid	i
}
 800068c:	bf00      	nop

  /* Twardy reset MCU */
  __disable_irq();
  NVIC_SystemReset();
 800068e:	f7ff feff 	bl	8000490 <__NVIC_SystemReset>
 8000692:	bf00      	nop
 8000694:	0800409c 	.word	0x0800409c

08000698 <SPI_Lock>:
 * concurrent transfers (e.g. from interrupt context vs. main loop).
 */
static volatile uint8_t spi_busy = 0;
static volatile uint32_t spi_err_count = 0;

static void SPI_Lock(void)   { while (spi_busy) {} spi_busy = 1; }
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
 800069c:	bf00      	nop
 800069e:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <SPI_Lock+0x20>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d1fa      	bne.n	800069e <SPI_Lock+0x6>
 80006a8:	4b03      	ldr	r3, [pc, #12]	@ (80006b8 <SPI_Lock+0x20>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	bf00      	nop
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	2000048e 	.word	0x2000048e

080006bc <SPI_Unlock>:
static void SPI_Unlock(void) { spi_busy = 0; }
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
 80006c0:	4b03      	ldr	r3, [pc, #12]	@ (80006d0 <SPI_Unlock+0x14>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	2000048e 	.word	0x2000048e

080006d4 <RADIO_NSS_LOW>:

/** @brief Assert/deassert NSS (chip select) for a selected radio. */
static inline void RADIO_NSS_LOW(uint8_t rid)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_RESET);
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d105      	bne.n	80006f0 <RADIO_NSS_LOW+0x1c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2110      	movs	r1, #16
 80006e8:	4806      	ldr	r0, [pc, #24]	@ (8000704 <RADIO_NSS_LOW+0x30>)
 80006ea:	f001 fbb8 	bl	8001e5e <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
}
 80006ee:	e004      	b.n	80006fa <RADIO_NSS_LOW+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2108      	movs	r1, #8
 80006f4:	4803      	ldr	r0, [pc, #12]	@ (8000704 <RADIO_NSS_LOW+0x30>)
 80006f6:	f001 fbb2 	bl	8001e5e <HAL_GPIO_WritePin>
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40010800 	.word	0x40010800

08000708 <RADIO_NSS_HIGH>:
static inline void RADIO_NSS_HIGH(uint8_t rid)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d105      	bne.n	8000724 <RADIO_NSS_HIGH+0x1c>
 8000718:	2201      	movs	r2, #1
 800071a:	2110      	movs	r1, #16
 800071c:	4806      	ldr	r0, [pc, #24]	@ (8000738 <RADIO_NSS_HIGH+0x30>)
 800071e:	f001 fb9e 	bl	8001e5e <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
}
 8000722:	e004      	b.n	800072e <RADIO_NSS_HIGH+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 8000724:	2201      	movs	r2, #1
 8000726:	2108      	movs	r1, #8
 8000728:	4803      	ldr	r0, [pc, #12]	@ (8000738 <RADIO_NSS_HIGH+0x30>)
 800072a:	f001 fb98 	bl	8001e5e <HAL_GPIO_WritePin>
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40010800 	.word	0x40010800

0800073c <RADIO_Reset>:

/* =========================
   Reset SX127x
   ========================= */
static void RADIO_Reset(uint8_t rid)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1)
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d10d      	bne.n	8000768 <RADIO_Reset+0x2c>
  {
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	2101      	movs	r1, #1
 8000750:	4810      	ldr	r0, [pc, #64]	@ (8000794 <RADIO_Reset+0x58>)
 8000752:	f001 fb84 	bl	8001e5e <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000756:	2002      	movs	r0, #2
 8000758:	f001 f8b4 	bl	80018c4 <HAL_Delay>
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 800075c:	2201      	movs	r2, #1
 800075e:	2101      	movs	r1, #1
 8000760:	480c      	ldr	r0, [pc, #48]	@ (8000794 <RADIO_Reset+0x58>)
 8000762:	f001 fb7c 	bl	8001e5e <HAL_GPIO_WritePin>
 8000766:	e00e      	b.n	8000786 <RADIO_Reset+0x4a>
  }
  else
  {
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800076e:	4809      	ldr	r0, [pc, #36]	@ (8000794 <RADIO_Reset+0x58>)
 8000770:	f001 fb75 	bl	8001e5e <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000774:	2002      	movs	r0, #2
 8000776:	f001 f8a5 	bl	80018c4 <HAL_Delay>
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 800077a:	2201      	movs	r2, #1
 800077c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000780:	4804      	ldr	r0, [pc, #16]	@ (8000794 <RADIO_Reset+0x58>)
 8000782:	f001 fb6c 	bl	8001e5e <HAL_GPIO_WritePin>
  }
  HAL_Delay(10);
 8000786:	200a      	movs	r0, #10
 8000788:	f001 f89c 	bl	80018c4 <HAL_Delay>
}
 800078c:	bf00      	nop
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40010c00 	.word	0x40010c00

08000798 <RADIO_ReadReg>:

/* =========================
   SPI read/write SX reg
   ========================= */
static uint8_t RADIO_ReadReg(uint8_t rid, uint8_t reg)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	460a      	mov	r2, r1
 80007a2:	71fb      	strb	r3, [r7, #7]
 80007a4:	4613      	mov	r3, r2
 80007a6:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = reg & 0x7F;
 80007a8:	79bb      	ldrb	r3, [r7, #6]
 80007aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	737b      	strb	r3, [r7, #13]
  uint8_t val = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	733b      	strb	r3, [r7, #12]

  SPI_Lock();
 80007b6:	f7ff ff6f 	bl	8000698 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff89 	bl	80006d4 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 80007c2:	f107 010d 	add.w	r1, r7, #13
 80007c6:	2332      	movs	r3, #50	@ 0x32
 80007c8:	2201      	movs	r2, #1
 80007ca:	4813      	ldr	r0, [pc, #76]	@ (8000818 <RADIO_ReadReg+0x80>)
 80007cc:	f002 f824 	bl	8002818 <HAL_SPI_Transmit>
 80007d0:	4603      	mov	r3, r0
 80007d2:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Receive(&hspi1, &val, 1, 50) : st1;
 80007d4:	7bfb      	ldrb	r3, [r7, #15]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d108      	bne.n	80007ec <RADIO_ReadReg+0x54>
 80007da:	f107 010c 	add.w	r1, r7, #12
 80007de:	2332      	movs	r3, #50	@ 0x32
 80007e0:	2201      	movs	r2, #1
 80007e2:	480d      	ldr	r0, [pc, #52]	@ (8000818 <RADIO_ReadReg+0x80>)
 80007e4:	f002 f95c 	bl	8002aa0 <HAL_SPI_Receive>
 80007e8:	4603      	mov	r3, r0
 80007ea:	e000      	b.n	80007ee <RADIO_ReadReg+0x56>
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff88 	bl	8000708 <RADIO_NSS_HIGH>
  SPI_Unlock();
 80007f8:	f7ff ff60 	bl	80006bc <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 80007fc:	7bbb      	ldrb	r3, [r7, #14]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <RADIO_ReadReg+0x74>
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <RADIO_ReadReg+0x84>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3301      	adds	r3, #1
 8000808:	4a04      	ldr	r2, [pc, #16]	@ (800081c <RADIO_ReadReg+0x84>)
 800080a:	6013      	str	r3, [r2, #0]
  return val;
 800080c:	7b3b      	ldrb	r3, [r7, #12]
}
 800080e:	4618      	mov	r0, r3
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200003ec 	.word	0x200003ec
 800081c:	20000490 	.word	0x20000490

08000820 <RADIO_WriteReg>:

static void RADIO_WriteReg(uint8_t rid, uint8_t reg, uint8_t val)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
 800082a:	460b      	mov	r3, r1
 800082c:	71bb      	strb	r3, [r7, #6]
 800082e:	4613      	mov	r3, r2
 8000830:	717b      	strb	r3, [r7, #5]
  uint8_t buf[2] = { (uint8_t)(reg | 0x80), val };
 8000832:	79bb      	ldrb	r3, [r7, #6]
 8000834:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000838:	b2db      	uxtb	r3, r3
 800083a:	733b      	strb	r3, [r7, #12]
 800083c:	797b      	ldrb	r3, [r7, #5]
 800083e:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 8000840:	f7ff ff2a 	bl	8000698 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 8000844:	79fb      	ldrb	r3, [r7, #7]
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ff44 	bl	80006d4 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, buf, 2, 50);
 800084c:	f107 010c 	add.w	r1, r7, #12
 8000850:	2332      	movs	r3, #50	@ 0x32
 8000852:	2202      	movs	r2, #2
 8000854:	480b      	ldr	r0, [pc, #44]	@ (8000884 <RADIO_WriteReg+0x64>)
 8000856:	f001 ffdf 	bl	8002818 <HAL_SPI_Transmit>
 800085a:	4603      	mov	r3, r0
 800085c:	73fb      	strb	r3, [r7, #15]

  RADIO_NSS_HIGH(rid);
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ff51 	bl	8000708 <RADIO_NSS_HIGH>
  SPI_Unlock();
 8000866:	f7ff ff29 	bl	80006bc <SPI_Unlock>

  if (st != HAL_OK) spi_err_count++;
 800086a:	7bfb      	ldrb	r3, [r7, #15]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d004      	beq.n	800087a <RADIO_WriteReg+0x5a>
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <RADIO_WriteReg+0x68>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	3301      	adds	r3, #1
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <RADIO_WriteReg+0x68>)
 8000878:	6013      	str	r3, [r2, #0]
}
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	200003ec 	.word	0x200003ec
 8000888:	20000490 	.word	0x20000490

0800088c <RADIO_ReadFifo>:

static void RADIO_ReadFifo(uint8_t rid, uint8_t *buf, uint8_t len)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	6039      	str	r1, [r7, #0]
 8000896:	71fb      	strb	r3, [r7, #7]
 8000898:	4613      	mov	r3, r2
 800089a:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (uint8_t)(REG_FIFO & 0x7F);
 800089c:	2300      	movs	r3, #0
 800089e:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 80008a0:	f7ff fefa 	bl	8000698 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff ff14 	bl	80006d4 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 80008ac:	f107 010d 	add.w	r1, r7, #13
 80008b0:	2332      	movs	r3, #50	@ 0x32
 80008b2:	2201      	movs	r2, #1
 80008b4:	4812      	ldr	r0, [pc, #72]	@ (8000900 <RADIO_ReadFifo+0x74>)
 80008b6:	f001 ffaf 	bl	8002818 <HAL_SPI_Transmit>
 80008ba:	4603      	mov	r3, r0
 80008bc:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Receive(&hspi1, buf, len, 200) : st1;
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d108      	bne.n	80008d6 <RADIO_ReadFifo+0x4a>
 80008c4:	79bb      	ldrb	r3, [r7, #6]
 80008c6:	b29a      	uxth	r2, r3
 80008c8:	23c8      	movs	r3, #200	@ 0xc8
 80008ca:	6839      	ldr	r1, [r7, #0]
 80008cc:	480c      	ldr	r0, [pc, #48]	@ (8000900 <RADIO_ReadFifo+0x74>)
 80008ce:	f002 f8e7 	bl	8002aa0 <HAL_SPI_Receive>
 80008d2:	4603      	mov	r3, r0
 80008d4:	e000      	b.n	80008d8 <RADIO_ReadFifo+0x4c>
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
 80008d8:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ff13 	bl	8000708 <RADIO_NSS_HIGH>
  SPI_Unlock();
 80008e2:	f7ff feeb 	bl	80006bc <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 80008e6:	7bbb      	ldrb	r3, [r7, #14]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d004      	beq.n	80008f6 <RADIO_ReadFifo+0x6a>
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <RADIO_ReadFifo+0x78>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3301      	adds	r3, #1
 80008f2:	4a04      	ldr	r2, [pc, #16]	@ (8000904 <RADIO_ReadFifo+0x78>)
 80008f4:	6013      	str	r3, [r2, #0]
}
 80008f6:	bf00      	nop
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	200003ec 	.word	0x200003ec
 8000904:	20000490 	.word	0x20000490

08000908 <RADIO_WriteFifo>:

static void RADIO_WriteFifo(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	6039      	str	r1, [r7, #0]
 8000912:	71fb      	strb	r3, [r7, #7]
 8000914:	4613      	mov	r3, r2
 8000916:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (uint8_t)(REG_FIFO | 0x80);
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 800091c:	f7ff febc 	bl	8000698 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4618      	mov	r0, r3
 8000924:	f7ff fed6 	bl	80006d4 <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 8000928:	f107 010d 	add.w	r1, r7, #13
 800092c:	2332      	movs	r3, #50	@ 0x32
 800092e:	2201      	movs	r2, #1
 8000930:	4812      	ldr	r0, [pc, #72]	@ (800097c <RADIO_WriteFifo+0x74>)
 8000932:	f001 ff71 	bl	8002818 <HAL_SPI_Transmit>
 8000936:	4603      	mov	r3, r0
 8000938:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 200) : st1;
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d108      	bne.n	8000952 <RADIO_WriteFifo+0x4a>
 8000940:	79bb      	ldrb	r3, [r7, #6]
 8000942:	b29a      	uxth	r2, r3
 8000944:	23c8      	movs	r3, #200	@ 0xc8
 8000946:	6839      	ldr	r1, [r7, #0]
 8000948:	480c      	ldr	r0, [pc, #48]	@ (800097c <RADIO_WriteFifo+0x74>)
 800094a:	f001 ff65 	bl	8002818 <HAL_SPI_Transmit>
 800094e:	4603      	mov	r3, r0
 8000950:	e000      	b.n	8000954 <RADIO_WriteFifo+0x4c>
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fed5 	bl	8000708 <RADIO_NSS_HIGH>
  SPI_Unlock();
 800095e:	f7ff fead 	bl	80006bc <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 8000962:	7bbb      	ldrb	r3, [r7, #14]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d004      	beq.n	8000972 <RADIO_WriteFifo+0x6a>
 8000968:	4b05      	ldr	r3, [pc, #20]	@ (8000980 <RADIO_WriteFifo+0x78>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	3301      	adds	r3, #1
 800096e:	4a04      	ldr	r2, [pc, #16]	@ (8000980 <RADIO_WriteFifo+0x78>)
 8000970:	6013      	str	r3, [r2, #0]
}
 8000972:	bf00      	nop
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200003ec 	.word	0x200003ec
 8000980:	20000490 	.word	0x20000490

08000984 <RADIO_SetMode>:

/* =========================
   Helpers: Mode + Freq + IQ
   ========================= */
static void RADIO_SetMode(uint8_t rid, uint8_t mode)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	460a      	mov	r2, r1
 800098e:	71fb      	strb	r3, [r7, #7]
 8000990:	4613      	mov	r3, r2
 8000992:	71bb      	strb	r3, [r7, #6]
  RADIO_WriteReg(rid, REG_OP_MODE, (uint8_t)(LONG_RANGE_MODE | mode));
 8000994:	79bb      	ldrb	r3, [r7, #6]
 8000996:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800099a:	b2da      	uxtb	r2, r3
 800099c:	79fb      	ldrb	r3, [r7, #7]
 800099e:	2101      	movs	r1, #1
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff ff3d 	bl	8000820 <RADIO_WriteReg>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <RADIO_SetFrequency_Hz>:

static void RADIO_SetFrequency_Hz(uint8_t rid, uint32_t hz)
{
 80009b0:	b5b0      	push	{r4, r5, r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6039      	str	r1, [r7, #0]
 80009b8:	4601      	mov	r1, r0
 80009ba:	71f9      	strb	r1, [r7, #7]
  // FRF = (hz << 19) / 32e6
  uint64_t frf = ((uint64_t)hz << 19) / 32000000ULL;
 80009bc:	6839      	ldr	r1, [r7, #0]
 80009be:	2000      	movs	r0, #0
 80009c0:	460a      	mov	r2, r1
 80009c2:	4603      	mov	r3, r0
 80009c4:	0b55      	lsrs	r5, r2, #13
 80009c6:	04d4      	lsls	r4, r2, #19
 80009c8:	4a1a      	ldr	r2, [pc, #104]	@ (8000a34 <RADIO_SetFrequency_Hz+0x84>)
 80009ca:	f04f 0300 	mov.w	r3, #0
 80009ce:	4620      	mov	r0, r4
 80009d0:	4629      	mov	r1, r5
 80009d2:	f7ff fbc3 	bl	800015c <__aeabi_uldivmod>
 80009d6:	4602      	mov	r2, r0
 80009d8:	460b      	mov	r3, r1
 80009da:	e9c7 2302 	strd	r2, r3, [r7, #8]
  RADIO_WriteReg(rid, REG_FRF_MSB, (uint8_t)(frf >> 16));
 80009de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80009e2:	f04f 0200 	mov.w	r2, #0
 80009e6:	f04f 0300 	mov.w	r3, #0
 80009ea:	0c02      	lsrs	r2, r0, #16
 80009ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009f0:	0c0b      	lsrs	r3, r1, #16
 80009f2:	b2d2      	uxtb	r2, r2
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	2106      	movs	r1, #6
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ff11 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_MID, (uint8_t)(frf >> 8));
 80009fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000a02:	f04f 0200 	mov.w	r2, #0
 8000a06:	f04f 0300 	mov.w	r3, #0
 8000a0a:	0a02      	lsrs	r2, r0, #8
 8000a0c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000a10:	0a0b      	lsrs	r3, r1, #8
 8000a12:	b2d2      	uxtb	r2, r2
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	2107      	movs	r1, #7
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff ff01 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000a1e:	7a3a      	ldrb	r2, [r7, #8]
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	2108      	movs	r1, #8
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff fefb 	bl	8000820 <RADIO_WriteReg>
}
 8000a2a:	bf00      	nop
 8000a2c:	3710      	adds	r7, #16
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bdb0      	pop	{r4, r5, r7, pc}
 8000a32:	bf00      	nop
 8000a34:	01e84800 	.word	0x01e84800

08000a38 <RADIO_SetInvertIQ>:

static void RADIO_SetInvertIQ(uint8_t rid, uint8_t invert)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	460a      	mov	r2, r1
 8000a42:	71fb      	strb	r3, [r7, #7]
 8000a44:	4613      	mov	r3, r2
 8000a46:	71bb      	strb	r3, [r7, #6]
  if (!invert)
 8000a48:	79bb      	ldrb	r3, [r7, #6]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d10c      	bne.n	8000a68 <RADIO_SetInvertIQ+0x30>
  {
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x27);
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2227      	movs	r2, #39	@ 0x27
 8000a52:	2133      	movs	r1, #51	@ 0x33
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff fee3 	bl	8000820 <RADIO_WriteReg>
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x1D);
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	221d      	movs	r2, #29
 8000a5e:	213b      	movs	r1, #59	@ 0x3b
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fedd 	bl	8000820 <RADIO_WriteReg>
  else
  {
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x66);
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x19);
  }
}
 8000a66:	e00b      	b.n	8000a80 <RADIO_SetInvertIQ+0x48>
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x66);
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	2266      	movs	r2, #102	@ 0x66
 8000a6c:	2133      	movs	r1, #51	@ 0x33
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fed6 	bl	8000820 <RADIO_WriteReg>
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x19);
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	2219      	movs	r2, #25
 8000a78:	213b      	movs	r1, #59	@ 0x3b
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fed0 	bl	8000820 <RADIO_WriteReg>
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <RADIO_ReadPacketSNR_q4>:

/* =========================
   Packet SNR/RSSI (debug)
   ========================= */
static int8_t RADIO_ReadPacketSNR_q4(uint8_t rid)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
  return (int8_t)RADIO_ReadReg(rid, REG_PKT_SNR_VALUE);
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	2119      	movs	r1, #25
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fe7e 	bl	8000798 <RADIO_ReadReg>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	b25b      	sxtb	r3, r3
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3708      	adds	r7, #8
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <RADIO_ReadPacketRSSI_dBm>:

static int16_t RADIO_ReadPacketRSSI_dBm(uint8_t rid)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	71fb      	strb	r3, [r7, #7]
  // approximate for 433MHz band
  uint8_t raw = RADIO_ReadReg(rid, REG_PKT_RSSI_VALUE);
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	211a      	movs	r1, #26
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff fe6e 	bl	8000798 <RADIO_ReadReg>
 8000abc:	4603      	mov	r3, r0
 8000abe:	73fb      	strb	r3, [r7, #15]
  return (int16_t)raw - 157;
 8000ac0:	7bfb      	ldrb	r3, [r7, #15]
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	3b9d      	subs	r3, #157	@ 0x9d
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	b21b      	sxth	r3, r3
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <RADIO_RX_LoRaInit>:

/* =========================
   LoRa init + RX start
   ========================= */
static void RADIO_RX_LoRaInit(uint8_t rid)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b084      	sub	sp, #16
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	4603      	mov	r3, r0
 8000ada:	71fb      	strb	r3, [r7, #7]
  RADIO_SetMode(rid, MODE_SLEEP);
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2100      	movs	r1, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff4f 	bl	8000984 <RADIO_SetMode>
  HAL_Delay(5);
 8000ae6:	2005      	movs	r0, #5
 8000ae8:	f000 feec 	bl	80018c4 <HAL_Delay>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	2200      	movs	r2, #0
 8000af0:	210e      	movs	r1, #14
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fe94 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_RX_BASE_ADDR, 0x00);
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	2200      	movs	r2, #0
 8000afc:	210f      	movs	r1, #15
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fe8e 	bl	8000820 <RADIO_WriteReg>

  // LNA boost
  RADIO_WriteReg(rid, REG_LNA, (uint8_t)(RADIO_ReadReg(rid, REG_LNA) | 0x03));
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	210c      	movs	r1, #12
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff fe45 	bl	8000798 <RADIO_ReadReg>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	f043 0303 	orr.w	r3, r3, #3
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	210c      	movs	r1, #12
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fe80 	bl	8000820 <RADIO_WriteReg>

  // SyncWord + modem config
  RADIO_WriteReg(rid, REG_SYNC_WORD, RX_LORA_SYNCWORD);
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	2212      	movs	r2, #18
 8000b24:	2139      	movs	r1, #57	@ 0x39
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fe7a 	bl	8000820 <RADIO_WriteReg>

  // DIO mapping: DIO0=RxDone (LoRa)
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, 0x00);
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2140      	movs	r1, #64	@ 0x40
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fe74 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_DIO_MAPPING_2, 0x00);
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2141      	movs	r1, #65	@ 0x41
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fe6e 	bl	8000820 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_MODEM_CONFIG_1, RX_LORA_BW_CR_EXPL);
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	2274      	movs	r2, #116	@ 0x74
 8000b48:	211d      	movs	r1, #29
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fe68 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_2, RX_LORA_SF_CRC);
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	2294      	movs	r2, #148	@ 0x94
 8000b54:	211e      	movs	r1, #30
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff fe62 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_3, RX_LORA_MODEM_CFG3);
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	2204      	movs	r2, #4
 8000b60:	2126      	movs	r1, #38	@ 0x26
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff fe5c 	bl	8000820 <RADIO_WriteReg>

  RADIO_SetInvertIQ(rid, RX_LORA_INVERT_IQ);
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff ff63 	bl	8000a38 <RADIO_SetInvertIQ>

  // Preamble = 8
  RADIO_WriteReg(rid, REG_PREAMBLE_MSB, 0x00);
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2200      	movs	r2, #0
 8000b76:	2120      	movs	r1, #32
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fe51 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_PREAMBLE_LSB, 0x08);
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	2208      	movs	r2, #8
 8000b82:	2121      	movs	r1, #33	@ 0x21
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fe4b 	bl	8000820 <RADIO_WriteReg>

  // DIO0 = RxDone
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	2140      	movs	r1, #64	@ 0x40
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff fe02 	bl	8000798 <RADIO_ReadReg>
 8000b94:	4603      	mov	r3, r0
 8000b96:	73fb      	strb	r3, [r7, #15]
  dmap1 &= 0x3F;
 8000b98:	7bfb      	ldrb	r3, [r7, #15]
 8000b9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b9e:	73fb      	strb	r3, [r7, #15]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000ba0:	7bfa      	ldrb	r2, [r7, #15]
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	2140      	movs	r1, #64	@ 0x40
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fe3a 	bl	8000820 <RADIO_WriteReg>

  // clear IRQ
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	22ff      	movs	r2, #255	@ 0xff
 8000bb0:	2112      	movs	r1, #18
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fe34 	bl	8000820 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_STDBY);
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2101      	movs	r1, #1
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fee1 	bl	8000984 <RADIO_SetMode>
  HAL_Delay(5);
 8000bc2:	2005      	movs	r0, #5
 8000bc4:	f000 fe7e 	bl	80018c4 <HAL_Delay>
}
 8000bc8:	bf00      	nop
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <RADIO_RX_StartContinuous>:

static void RADIO_RX_StartContinuous(uint8_t rid)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	71fb      	strb	r3, [r7, #7]
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	22ff      	movs	r2, #255	@ 0xff
 8000bde:	2112      	movs	r1, #18
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fe1d 	bl	8000820 <RADIO_WriteReg>
  RADIO_SetMode(rid, MODE_RX_CONTINUOUS);
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	2105      	movs	r1, #5
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff feca 	bl	8000984 <RADIO_SetMode>
}
 8000bf0:	bf00      	nop
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <RADIO_TX_Send>:

/* =========================
   TX send on Radio2
   ========================= */
static void RADIO_TX_Send(uint8_t rid, const uint8_t *payload, uint8_t len)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6039      	str	r1, [r7, #0]
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
  if (len == 0) return;
 8000c08:	79bb      	ldrb	r3, [r7, #6]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d06f      	beq.n	8000cee <RADIO_TX_Send+0xf6>

  RADIO_SetMode(rid, MODE_STDBY);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	2101      	movs	r1, #1
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff feb6 	bl	8000984 <RADIO_SetMode>
  HAL_Delay(1);
 8000c18:	2001      	movs	r0, #1
 8000c1a:	f000 fe53 	bl	80018c4 <HAL_Delay>

  // DIO0 = TxDone (LoRa): bits [7:6] = 01
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2140      	movs	r1, #64	@ 0x40
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fdb8 	bl	8000798 <RADIO_ReadReg>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	75bb      	strb	r3, [r7, #22]
  dmap1 = (uint8_t)((dmap1 & 0x3F) | 0x40);
 8000c2c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000c30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000c34:	b25b      	sxtb	r3, r3
 8000c36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c3a:	b25b      	sxtb	r3, r3
 8000c3c:	75bb      	strb	r3, [r7, #22]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000c3e:	7dba      	ldrb	r2, [r7, #22]
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	2140      	movs	r1, #64	@ 0x40
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fdeb 	bl	8000820 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	22ff      	movs	r2, #255	@ 0xff
 8000c4e:	2112      	movs	r1, #18
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fde5 	bl	8000820 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	210e      	movs	r1, #14
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fddf 	bl	8000820 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, 0x00);
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	2200      	movs	r2, #0
 8000c66:	210d      	movs	r1, #13
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fdd9 	bl	8000820 <RADIO_WriteReg>

  RADIO_WriteFifo(rid, payload, len);
 8000c6e:	79ba      	ldrb	r2, [r7, #6]
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	6839      	ldr	r1, [r7, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fe47 	bl	8000908 <RADIO_WriteFifo>
  RADIO_WriteReg(rid, REG_PAYLOAD_LENGTH, len);
 8000c7a:	79ba      	ldrb	r2, [r7, #6]
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	2122      	movs	r1, #34	@ 0x22
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fdcd 	bl	8000820 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_TX);
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	2103      	movs	r1, #3
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fe7a 	bl	8000984 <RADIO_SetMode>

  uint32_t t0 = HAL_GetTick();
 8000c90:	f000 fe0e 	bl	80018b0 <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]
  uint8_t tx_done = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	75fb      	strb	r3, [r7, #23]

  while (HAL_GetTick() - t0 < 2000)
 8000c9a:	e014      	b.n	8000cc6 <RADIO_TX_Send+0xce>
  {
    uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	2112      	movs	r1, #18
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fd79 	bl	8000798 <RADIO_ReadReg>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	73fb      	strb	r3, [r7, #15]
    if (irq & IRQ_TX_DONE)
 8000caa:	7bfb      	ldrb	r3, [r7, #15]
 8000cac:	f003 0308 	and.w	r3, r3, #8
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d008      	beq.n	8000cc6 <RADIO_TX_Send+0xce>
    {
      RADIO_WriteReg(rid, REG_IRQ_FLAGS, irq);
 8000cb4:	7bfa      	ldrb	r2, [r7, #15]
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	2112      	movs	r1, #18
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fdb0 	bl	8000820 <RADIO_WriteReg>
      tx_done = 1;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	75fb      	strb	r3, [r7, #23]
      break;
 8000cc4:	e007      	b.n	8000cd6 <RADIO_TX_Send+0xde>
  while (HAL_GetTick() - t0 < 2000)
 8000cc6:	f000 fdf3 	bl	80018b0 <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000cd4:	d3e2      	bcc.n	8000c9c <RADIO_TX_Send+0xa4>
    }
  }

  /* TX się nie zakończył → reset całości */
  if (!tx_done)
 8000cd6:	7dfb      	ldrb	r3, [r7, #23]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <RADIO_TX_Send+0xea>
  {
    system_panic_reset("TX stuck");
 8000cdc:	4806      	ldr	r0, [pc, #24]	@ (8000cf8 <RADIO_TX_Send+0x100>)
 8000cde:	f7ff fcc9 	bl	8000674 <system_panic_reset>
  }

  /* R2 wraca do STDBY (oszczędność energii) */
  RADIO_SetMode(rid, MODE_STDBY);
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fe4c 	bl	8000984 <RADIO_SetMode>
 8000cec:	e000      	b.n	8000cf0 <RADIO_TX_Send+0xf8>
  if (len == 0) return;
 8000cee:	bf00      	nop
}
 8000cf0:	3718      	adds	r7, #24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	080040b4 	.word	0x080040b4

08000cfc <print_aprs_payload>:

/* =========================
   APRS print: HEX + ASCII (sanitized) with optional 3-byte header skip
   ========================= */
static void print_aprs_payload(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	71fb      	strb	r3, [r7, #7]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	71bb      	strb	r3, [r7, #6]
#if (APP_LOG_LEVEL_DEFAULT < LOG_LEVEL_DEBUG)
  (void)rid; (void)buf; (void)len;
  return;
#endif

  uint8_t start = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	77fb      	strb	r3, [r7, #31]

  /* Optional iGate header: 3C FF 01 */
  if (len > 3 && buf[0] == 0x3C && buf[1] == 0xFF && buf[2] == 0x01)
 8000d10:	79bb      	ldrb	r3, [r7, #6]
 8000d12:	2b03      	cmp	r3, #3
 8000d14:	d90f      	bls.n	8000d36 <print_aprs_payload+0x3a>
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b3c      	cmp	r3, #60	@ 0x3c
 8000d1c:	d10b      	bne.n	8000d36 <print_aprs_payload+0x3a>
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	3301      	adds	r3, #1
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2bff      	cmp	r3, #255	@ 0xff
 8000d26:	d106      	bne.n	8000d36 <print_aprs_payload+0x3a>
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	3302      	adds	r3, #2
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d101      	bne.n	8000d36 <print_aprs_payload+0x3a>
    start = 3;
 8000d32:	2303      	movs	r3, #3
 8000d34:	77fb      	strb	r3, [r7, #31]

  char *out = g_aprs_out;
 8000d36:	4b47      	ldr	r3, [pc, #284]	@ (8000e54 <print_aprs_payload+0x158>)
 8000d38:	613b      	str	r3, [r7, #16]
  int pos = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61bb      	str	r3, [r7, #24]

  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos,
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	18d0      	adds	r0, r2, r3
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	4a42      	ldr	r2, [pc, #264]	@ (8000e58 <print_aprs_payload+0x15c>)
 8000d4e:	f002 fc99 	bl	8003684 <sniprintf>
 8000d52:	4602      	mov	r2, r0
 8000d54:	69bb      	ldr	r3, [r7, #24]
 8000d56:	4413      	add	r3, r2
 8000d58:	61bb      	str	r3, [r7, #24]
                  "R%u HEX:", (unsigned)rid);
  for (uint8_t i = 0; i < len && pos < (int)sizeof(g_aprs_out) - 4; i++)
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	75fb      	strb	r3, [r7, #23]
 8000d5e:	e013      	b.n	8000d88 <print_aprs_payload+0x8c>
    pos += snprintf(out + pos, sizeof(g_aprs_out) - pos,
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	18d0      	adds	r0, r2, r3
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
                    " %02X", buf[i]);
 8000d6c:	7dfb      	ldrb	r3, [r7, #23]
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	4413      	add	r3, r2
 8000d72:	781b      	ldrb	r3, [r3, #0]
    pos += snprintf(out + pos, sizeof(g_aprs_out) - pos,
 8000d74:	4a39      	ldr	r2, [pc, #228]	@ (8000e5c <print_aprs_payload+0x160>)
 8000d76:	f002 fc85 	bl	8003684 <sniprintf>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	4413      	add	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
  for (uint8_t i = 0; i < len && pos < (int)sizeof(g_aprs_out) - 4; i++)
 8000d82:	7dfb      	ldrb	r3, [r7, #23]
 8000d84:	3301      	adds	r3, #1
 8000d86:	75fb      	strb	r3, [r7, #23]
 8000d88:	7dfa      	ldrb	r2, [r7, #23]
 8000d8a:	79bb      	ldrb	r3, [r7, #6]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d202      	bcs.n	8000d96 <print_aprs_payload+0x9a>
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	2beb      	cmp	r3, #235	@ 0xeb
 8000d94:	dde4      	ble.n	8000d60 <print_aprs_payload+0x64>
  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "\r\n");
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	18d0      	adds	r0, r2, r3
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000da2:	4a2f      	ldr	r2, [pc, #188]	@ (8000e60 <print_aprs_payload+0x164>)
 8000da4:	4619      	mov	r1, r3
 8000da6:	f002 fc6d 	bl	8003684 <sniprintf>
 8000daa:	4602      	mov	r2, r0
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	4413      	add	r3, r2
 8000db0:	61bb      	str	r3, [r7, #24]

  LOGD("%s", out);
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	492b      	ldr	r1, [pc, #172]	@ (8000e64 <print_aprs_payload+0x168>)
 8000db6:	2003      	movs	r0, #3
 8000db8:	f7ff fbdc 	bl	8000574 <LOG_Printf>

  pos = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61bb      	str	r3, [r7, #24]
  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos,
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	18d0      	adds	r0, r2, r3
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	4a26      	ldr	r2, [pc, #152]	@ (8000e68 <print_aprs_payload+0x16c>)
 8000dd0:	f002 fc58 	bl	8003684 <sniprintf>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	4413      	add	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
                  "R%u ASCII: ", (unsigned)rid);

  for (uint8_t i = start; i < len && pos < (int)sizeof(g_aprs_out) - 3; i++)
 8000ddc:	7ffb      	ldrb	r3, [r7, #31]
 8000dde:	75bb      	strb	r3, [r7, #22]
 8000de0:	e018      	b.n	8000e14 <print_aprs_payload+0x118>
  {
    uint8_t c = buf[i];
 8000de2:	7dbb      	ldrb	r3, [r7, #22]
 8000de4:	683a      	ldr	r2, [r7, #0]
 8000de6:	4413      	add	r3, r2
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	73fb      	strb	r3, [r7, #15]
    out[pos++] = (c >= 32 && c <= 126) ? (char)c : '.';
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
 8000dee:	2b1f      	cmp	r3, #31
 8000df0:	d904      	bls.n	8000dfc <print_aprs_payload+0x100>
 8000df2:	7bfb      	ldrb	r3, [r7, #15]
 8000df4:	2b7e      	cmp	r3, #126	@ 0x7e
 8000df6:	d801      	bhi.n	8000dfc <print_aprs_payload+0x100>
 8000df8:	7bf9      	ldrb	r1, [r7, #15]
 8000dfa:	e000      	b.n	8000dfe <print_aprs_payload+0x102>
 8000dfc:	212e      	movs	r1, #46	@ 0x2e
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	1c5a      	adds	r2, r3, #1
 8000e02:	61ba      	str	r2, [r7, #24]
 8000e04:	461a      	mov	r2, r3
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4413      	add	r3, r2
 8000e0a:	460a      	mov	r2, r1
 8000e0c:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = start; i < len && pos < (int)sizeof(g_aprs_out) - 3; i++)
 8000e0e:	7dbb      	ldrb	r3, [r7, #22]
 8000e10:	3301      	adds	r3, #1
 8000e12:	75bb      	strb	r3, [r7, #22]
 8000e14:	7dba      	ldrb	r2, [r7, #22]
 8000e16:	79bb      	ldrb	r3, [r7, #6]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d202      	bcs.n	8000e22 <print_aprs_payload+0x126>
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	2bec      	cmp	r3, #236	@ 0xec
 8000e20:	dddf      	ble.n	8000de2 <print_aprs_payload+0xe6>
  }

  out[pos++] = '\r';
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	1c5a      	adds	r2, r3, #1
 8000e26:	61ba      	str	r2, [r7, #24]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	220d      	movs	r2, #13
 8000e30:	701a      	strb	r2, [r3, #0]
  out[pos++] = '\n';
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	1c5a      	adds	r2, r3, #1
 8000e36:	61ba      	str	r2, [r7, #24]
 8000e38:	461a      	mov	r2, r3
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	220a      	movs	r2, #10
 8000e40:	701a      	strb	r2, [r3, #0]

  LOGD("%s", out);
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4907      	ldr	r1, [pc, #28]	@ (8000e64 <print_aprs_payload+0x168>)
 8000e46:	2003      	movs	r0, #3
 8000e48:	f7ff fb94 	bl	8000574 <LOG_Printf>
}
 8000e4c:	bf00      	nop
 8000e4e:	3720      	adds	r7, #32
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000178 	.word	0x20000178
 8000e58:	080040c0 	.word	0x080040c0
 8000e5c:	080040cc 	.word	0x080040cc
 8000e60:	080040d4 	.word	0x080040d4
 8000e64:	080040d8 	.word	0x080040d8
 8000e68:	080040dc 	.word	0x080040dc

08000e6c <RADIO_RX_ProcessIfAny>:

/* =========================
   Odbiór pakietu dla danego radia (RX_DONE)
   ========================= */
static void RADIO_RX_ProcessIfAny(uint8_t rid)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b08b      	sub	sp, #44	@ 0x2c
 8000e70:	af02      	add	r7, sp, #8
 8000e72:	4603      	mov	r3, r0
 8000e74:	71fb      	strb	r3, [r7, #7]
  uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	2112      	movs	r1, #18
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fc8c 	bl	8000798 <RADIO_ReadReg>
 8000e80:	4603      	mov	r3, r0
 8000e82:	77bb      	strb	r3, [r7, #30]

  // tylko ValidHeader/Timeout -> czyścimy i wracamy
  if ((irq & (IRQ_RX_DONE | IRQ_PAYLOAD_CRC_ERROR)) == 0)
 8000e84:	7fbb      	ldrb	r3, [r7, #30]
 8000e86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d10c      	bne.n	8000ea8 <RADIO_RX_ProcessIfAny+0x3c>
  {
    if (irq & (IRQ_VALID_HEADER | IRQ_RX_TIMEOUT))
 8000e8e:	7fbb      	ldrb	r3, [r7, #30]
 8000e90:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f000 80a8 	beq.w	8000fea <RADIO_RX_ProcessIfAny+0x17e>
      RADIO_WriteReg(rid, REG_IRQ_FLAGS, (uint8_t)(IRQ_VALID_HEADER | IRQ_RX_TIMEOUT));
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2290      	movs	r2, #144	@ 0x90
 8000e9e:	2112      	movs	r1, #18
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fcbd 	bl	8000820 <RADIO_WriteReg>
    return;
 8000ea6:	e0a0      	b.n	8000fea <RADIO_RX_ProcessIfAny+0x17e>
  }

  // Czyścimy IRQ dopiero po RxDone/CRC error
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	22ff      	movs	r2, #255	@ 0xff
 8000eac:	2112      	movs	r1, #18
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fcb6 	bl	8000820 <RADIO_WriteReg>

  if (irq & IRQ_PAYLOAD_CRC_ERROR)
 8000eb4:	7fbb      	ldrb	r3, [r7, #30]
 8000eb6:	f003 0320 	and.w	r3, r3, #32
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d00d      	beq.n	8000eda <RADIO_RX_ProcessIfAny+0x6e>
  {
    if (++crc_storm > 10)
 8000ebe:	4b4d      	ldr	r3, [pc, #308]	@ (8000ff4 <RADIO_RX_ProcessIfAny+0x188>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	4b4b      	ldr	r3, [pc, #300]	@ (8000ff4 <RADIO_RX_ProcessIfAny+0x188>)
 8000ec8:	701a      	strb	r2, [r3, #0]
 8000eca:	4b4a      	ldr	r3, [pc, #296]	@ (8000ff4 <RADIO_RX_ProcessIfAny+0x188>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b0a      	cmp	r3, #10
 8000ed0:	d906      	bls.n	8000ee0 <RADIO_RX_ProcessIfAny+0x74>
      system_panic_reset("CRC storm");
 8000ed2:	4849      	ldr	r0, [pc, #292]	@ (8000ff8 <RADIO_RX_ProcessIfAny+0x18c>)
 8000ed4:	f7ff fbce 	bl	8000674 <system_panic_reset>
 8000ed8:	e002      	b.n	8000ee0 <RADIO_RX_ProcessIfAny+0x74>
  }
  else
  {
    crc_storm = 0;
 8000eda:	4b46      	ldr	r3, [pc, #280]	@ (8000ff4 <RADIO_RX_ProcessIfAny+0x188>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
  }

  // RX DONE
  uint8_t cur = RADIO_ReadReg(rid, REG_FIFO_RX_CURRENT);
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	2110      	movs	r1, #16
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fc57 	bl	8000798 <RADIO_ReadReg>
 8000eea:	4603      	mov	r3, r0
 8000eec:	777b      	strb	r3, [r7, #29]
  RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, cur);
 8000eee:	7f7a      	ldrb	r2, [r7, #29]
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	210d      	movs	r1, #13
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fc93 	bl	8000820 <RADIO_WriteReg>

  uint8_t len = RADIO_ReadReg(rid, REG_RX_NB_BYTES);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	2113      	movs	r1, #19
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fc4a 	bl	8000798 <RADIO_ReadReg>
 8000f04:	4603      	mov	r3, r0
 8000f06:	77fb      	strb	r3, [r7, #31]
  if (len > 128) len = 128;
 8000f08:	7ffb      	ldrb	r3, [r7, #31]
 8000f0a:	2b80      	cmp	r3, #128	@ 0x80
 8000f0c:	d901      	bls.n	8000f12 <RADIO_RX_ProcessIfAny+0xa6>
 8000f0e:	2380      	movs	r3, #128	@ 0x80
 8000f10:	77fb      	strb	r3, [r7, #31]

  uint8_t *buf = (rid == RID_RX1) ? g_rx_buf_1 : g_rx_buf_2;
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d101      	bne.n	8000f1c <RADIO_RX_ProcessIfAny+0xb0>
 8000f18:	4b38      	ldr	r3, [pc, #224]	@ (8000ffc <RADIO_RX_ProcessIfAny+0x190>)
 8000f1a:	e000      	b.n	8000f1e <RADIO_RX_ProcessIfAny+0xb2>
 8000f1c:	4b38      	ldr	r3, [pc, #224]	@ (8001000 <RADIO_RX_ProcessIfAny+0x194>)
 8000f1e:	61bb      	str	r3, [r7, #24]
  memset(buf, 0, 128);
 8000f20:	2280      	movs	r2, #128	@ 0x80
 8000f22:	2100      	movs	r1, #0
 8000f24:	69b8      	ldr	r0, [r7, #24]
 8000f26:	f002 fc1f 	bl	8003768 <memset>
  RADIO_ReadFifo(rid, buf, len);
 8000f2a:	7ffa      	ldrb	r2, [r7, #31]
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	69b9      	ldr	r1, [r7, #24]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fcab 	bl	800088c <RADIO_ReadFifo>

  int16_t rssi = RADIO_ReadPacketRSSI_dBm(rid);
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fdb5 	bl	8000aa8 <RADIO_ReadPacketRSSI_dBm>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	82fb      	strh	r3, [r7, #22]
  int8_t snr_q4 = RADIO_ReadPacketSNR_q4(rid);
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fd9f 	bl	8000a88 <RADIO_ReadPacketSNR_q4>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	757b      	strb	r3, [r7, #21]

  int8_t snr_int = (int8_t)(snr_q4 / 4);
 8000f4e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da00      	bge.n	8000f58 <RADIO_RX_ProcessIfAny+0xec>
 8000f56:	3303      	adds	r3, #3
 8000f58:	109b      	asrs	r3, r3, #2
 8000f5a:	753b      	strb	r3, [r7, #20]
  uint8_t snr_frac = (uint8_t)(snr_q4 & 0x03);
 8000f5c:	7d7b      	ldrb	r3, [r7, #21]
 8000f5e:	f003 0303 	and.w	r3, r3, #3
 8000f62:	74fb      	strb	r3, [r7, #19]
  const char *snr_frac_txt = (snr_frac == 0) ? "00" : (snr_frac == 1) ? "25" : (snr_frac == 2) ? "50" : "75";
 8000f64:	7cfb      	ldrb	r3, [r7, #19]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d00b      	beq.n	8000f82 <RADIO_RX_ProcessIfAny+0x116>
 8000f6a:	7cfb      	ldrb	r3, [r7, #19]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d006      	beq.n	8000f7e <RADIO_RX_ProcessIfAny+0x112>
 8000f70:	7cfb      	ldrb	r3, [r7, #19]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d101      	bne.n	8000f7a <RADIO_RX_ProcessIfAny+0x10e>
 8000f76:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <RADIO_RX_ProcessIfAny+0x198>)
 8000f78:	e004      	b.n	8000f84 <RADIO_RX_ProcessIfAny+0x118>
 8000f7a:	4b23      	ldr	r3, [pc, #140]	@ (8001008 <RADIO_RX_ProcessIfAny+0x19c>)
 8000f7c:	e002      	b.n	8000f84 <RADIO_RX_ProcessIfAny+0x118>
 8000f7e:	4b23      	ldr	r3, [pc, #140]	@ (800100c <RADIO_RX_ProcessIfAny+0x1a0>)
 8000f80:	e000      	b.n	8000f84 <RADIO_RX_ProcessIfAny+0x118>
 8000f82:	4b23      	ldr	r3, [pc, #140]	@ (8001010 <RADIO_RX_ProcessIfAny+0x1a4>)
 8000f84:	60fb      	str	r3, [r7, #12]

  uart_printf("R%u RX DONE: len=%u RSSI=%ddBm SNR=%d.%s dB\r\n",
 8000f86:	79f9      	ldrb	r1, [r7, #7]
 8000f88:	7ff8      	ldrb	r0, [r7, #31]
 8000f8a:	f9b7 4016 	ldrsh.w	r4, [r7, #22]
 8000f8e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	9201      	str	r2, [sp, #4]
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	4623      	mov	r3, r4
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	481d      	ldr	r0, [pc, #116]	@ (8001014 <RADIO_RX_ProcessIfAny+0x1a8>)
 8000f9e:	f7ff fb31 	bl	8000604 <uart_printf>
              (unsigned)rid, (unsigned)len, (int)rssi, (int)snr_int, snr_frac_txt);

  print_aprs_payload(rid, buf, len);
 8000fa2:	7ffa      	ldrb	r2, [r7, #31]
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	69b9      	ldr	r1, [r7, #24]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fea7 	bl	8000cfc <print_aprs_payload>

  /* Forwarding: Radio1 RX -> queue TX on Radio2 (same bytes) */
  if (rid == RID_RX1)
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d114      	bne.n	8000fde <RADIO_RX_ProcessIfAny+0x172>
  {
    if (!g_tx_pending_2)
 8000fb4:	4b18      	ldr	r3, [pc, #96]	@ (8001018 <RADIO_RX_ProcessIfAny+0x1ac>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d10c      	bne.n	8000fd8 <RADIO_RX_ProcessIfAny+0x16c>
    {
      g_tx_len_2 = len;
 8000fbe:	4a17      	ldr	r2, [pc, #92]	@ (800101c <RADIO_RX_ProcessIfAny+0x1b0>)
 8000fc0:	7ffb      	ldrb	r3, [r7, #31]
 8000fc2:	7013      	strb	r3, [r2, #0]
      memcpy((void*)g_tx_buf_2, buf, len);
 8000fc4:	7ffb      	ldrb	r3, [r7, #31]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	69b9      	ldr	r1, [r7, #24]
 8000fca:	4815      	ldr	r0, [pc, #84]	@ (8001020 <RADIO_RX_ProcessIfAny+0x1b4>)
 8000fcc:	f002 fc00 	bl	80037d0 <memcpy>
      g_tx_pending_2 = 1;
 8000fd0:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <RADIO_RX_ProcessIfAny+0x1ac>)
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	701a      	strb	r2, [r3, #0]
 8000fd6:	e002      	b.n	8000fde <RADIO_RX_ProcessIfAny+0x172>
    }
    else
    {
      uart_puts("R1 RX: TX queue busy -> drop\r\n");
 8000fd8:	4812      	ldr	r0, [pc, #72]	@ (8001024 <RADIO_RX_ProcessIfAny+0x1b8>)
 8000fda:	f7ff faf5 	bl	80005c8 <uart_puts>
    }
  }

  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000fde:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fe2:	4811      	ldr	r0, [pc, #68]	@ (8001028 <RADIO_RX_ProcessIfAny+0x1bc>)
 8000fe4:	f000 ff53 	bl	8001e8e <HAL_GPIO_TogglePin>
 8000fe8:	e000      	b.n	8000fec <RADIO_RX_ProcessIfAny+0x180>
    return;
 8000fea:	bf00      	nop
}
 8000fec:	3724      	adds	r7, #36	@ 0x24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd90      	pop	{r4, r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	200003ea 	.word	0x200003ea
 8000ff8:	080040e8 	.word	0x080040e8
 8000ffc:	20000268 	.word	0x20000268
 8001000:	200002e8 	.word	0x200002e8
 8001004:	080040f4 	.word	0x080040f4
 8001008:	080040f8 	.word	0x080040f8
 800100c:	080040fc 	.word	0x080040fc
 8001010:	08004100 	.word	0x08004100
 8001014:	08004104 	.word	0x08004104
 8001018:	200003e9 	.word	0x200003e9
 800101c:	200003e8 	.word	0x200003e8
 8001020:	20000368 	.word	0x20000368
 8001024:	08004134 	.word	0x08004134
 8001028:	40011000 	.word	0x40011000

0800102c <HAL_GPIO_EXTI_Callback>:
/** @brief EXTI flags set in HAL_GPIO_EXTI_Callback() and consumed in the main loop. */
static volatile uint8_t rx1_dio0_flag = 0;
static volatile uint8_t rx2_dio0_flag = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == RX1_DIO0_Pin) rx1_dio0_flag = 1;
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	2b02      	cmp	r3, #2
 800103a:	d102      	bne.n	8001042 <HAL_GPIO_EXTI_Callback+0x16>
 800103c:	4b03      	ldr	r3, [pc, #12]	@ (800104c <HAL_GPIO_EXTI_Callback+0x20>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
}
 8001042:	bf00      	nop
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr
 800104c:	20000494 	.word	0x20000494

08001050 <main>:

/* =========================================================
   main
   ========================================================= */
int main(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
  HAL_Init();
 8001056:	f000 fbd3 	bl	8001800 <HAL_Init>
  SystemClock_Config();
 800105a:	f000 f8ef 	bl	800123c <SystemClock_Config>
  MX_GPIO_Init();
 800105e:	f000 f92f 	bl	80012c0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001062:	f000 fa2d 	bl	80014c0 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001066:	f000 f9e7 	bl	8001438 <MX_SPI1_Init>

  LOG_InitFromConfig();
 800106a:	f7ff faf3 	bl	8000654 <LOG_InitFromConfig>

  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET)
 800106e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001072:	485d      	ldr	r0, [pc, #372]	@ (80011e8 <main+0x198>)
 8001074:	f000 fedc 	bl	8001e30 <HAL_GPIO_ReadPin>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d109      	bne.n	8001092 <main+0x42>
  {
    UART_LogEnable(1);
 800107e:	2001      	movs	r0, #1
 8001080:	f7ff fa1c 	bl	80004bc <UART_LogEnable>
    LOG_SetLevel(LOG_LEVEL_DEBUG);
 8001084:	2003      	movs	r0, #3
 8001086:	f7ff fa2d 	bl	80004e4 <LOG_SetLevel>
    uart_raw_tx((uint8_t*)"DEBUG PIN ACTIVE\r\n", 18);
 800108a:	2112      	movs	r1, #18
 800108c:	4857      	ldr	r0, [pc, #348]	@ (80011ec <main+0x19c>)
 800108e:	f7ff fa57 	bl	8000540 <uart_raw_tx>
  }

  uart_puts("\r\n=== DUAL SX127x (RX1 RX, RX2 TX-FWD) START ===\r\n");
 8001092:	4857      	ldr	r0, [pc, #348]	@ (80011f0 <main+0x1a0>)
 8001094:	f7ff fa98 	bl	80005c8 <uart_puts>

  // oba CS w high
  RADIO_NSS_HIGH(RID_RX1);
 8001098:	2001      	movs	r0, #1
 800109a:	f7ff fb35 	bl	8000708 <RADIO_NSS_HIGH>
  RADIO_NSS_HIGH(RID_RX2);
 800109e:	2002      	movs	r0, #2
 80010a0:	f7ff fb32 	bl	8000708 <RADIO_NSS_HIGH>
  HAL_Delay(20);
 80010a4:	2014      	movs	r0, #20
 80010a6:	f000 fc0d 	bl	80018c4 <HAL_Delay>

  uart_puts("Reset RX1...\r\n");
 80010aa:	4852      	ldr	r0, [pc, #328]	@ (80011f4 <main+0x1a4>)
 80010ac:	f7ff fa8c 	bl	80005c8 <uart_puts>
  RADIO_Reset(RID_RX1);
 80010b0:	2001      	movs	r0, #1
 80010b2:	f7ff fb43 	bl	800073c <RADIO_Reset>
  uart_puts("Reset RX2...\r\n");
 80010b6:	4850      	ldr	r0, [pc, #320]	@ (80011f8 <main+0x1a8>)
 80010b8:	f7ff fa86 	bl	80005c8 <uart_puts>
  RADIO_Reset(RID_RX2);
 80010bc:	2002      	movs	r0, #2
 80010be:	f7ff fb3d 	bl	800073c <RADIO_Reset>

  uint8_t v1 = RADIO_ReadReg(RID_RX1, REG_VERSION);
 80010c2:	2142      	movs	r1, #66	@ 0x42
 80010c4:	2001      	movs	r0, #1
 80010c6:	f7ff fb67 	bl	8000798 <RADIO_ReadReg>
 80010ca:	4603      	mov	r3, r0
 80010cc:	72fb      	strb	r3, [r7, #11]
  uint8_t v2 = RADIO_ReadReg(RID_RX2, REG_VERSION);
 80010ce:	2142      	movs	r1, #66	@ 0x42
 80010d0:	2002      	movs	r0, #2
 80010d2:	f7ff fb61 	bl	8000798 <RADIO_ReadReg>
 80010d6:	4603      	mov	r3, r0
 80010d8:	72bb      	strb	r3, [r7, #10]
  uart_printf("RX1 RegVersion=0x%02X\r\n", v1);
 80010da:	7afb      	ldrb	r3, [r7, #11]
 80010dc:	4619      	mov	r1, r3
 80010de:	4847      	ldr	r0, [pc, #284]	@ (80011fc <main+0x1ac>)
 80010e0:	f7ff fa90 	bl	8000604 <uart_printf>
  uart_printf("RX2 RegVersion=0x%02X\r\n", v2);
 80010e4:	7abb      	ldrb	r3, [r7, #10]
 80010e6:	4619      	mov	r1, r3
 80010e8:	4845      	ldr	r0, [pc, #276]	@ (8001200 <main+0x1b0>)
 80010ea:	f7ff fa8b 	bl	8000604 <uart_printf>

  uart_printf("R1 freq=%luHz, R2 freq=%luHz BW125 SF9 CR4/7 Sync=0x%02X\r\n",
 80010ee:	2312      	movs	r3, #18
 80010f0:	4a44      	ldr	r2, [pc, #272]	@ (8001204 <main+0x1b4>)
 80010f2:	4945      	ldr	r1, [pc, #276]	@ (8001208 <main+0x1b8>)
 80010f4:	4845      	ldr	r0, [pc, #276]	@ (800120c <main+0x1bc>)
 80010f6:	f7ff fa85 	bl	8000604 <uart_printf>
              (unsigned long)RX1_LORA_FREQ_HZ, (unsigned long)RX2_LORA_FREQ_HZ, (unsigned)RX_LORA_SYNCWORD);

  // init + start RX na obu
  RADIO_RX_LoRaInit(RID_RX1);
 80010fa:	2001      	movs	r0, #1
 80010fc:	f7ff fce9 	bl	8000ad2 <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX1, RX1_LORA_FREQ_HZ);
 8001100:	4941      	ldr	r1, [pc, #260]	@ (8001208 <main+0x1b8>)
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff fc54 	bl	80009b0 <RADIO_SetFrequency_Hz>
  RADIO_RX_StartContinuous(RID_RX1);
 8001108:	2001      	movs	r0, #1
 800110a:	f7ff fd61 	bl	8000bd0 <RADIO_RX_StartContinuous>

  RADIO_RX_LoRaInit(RID_RX2);
 800110e:	2002      	movs	r0, #2
 8001110:	f7ff fcdf 	bl	8000ad2 <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX2, RX2_LORA_FREQ_HZ);
 8001114:	493b      	ldr	r1, [pc, #236]	@ (8001204 <main+0x1b4>)
 8001116:	2002      	movs	r0, #2
 8001118:	f7ff fc4a 	bl	80009b0 <RADIO_SetFrequency_Hz>
  /* R2 stays in STDBY until TX */
  RADIO_SetMode(RID_RX2, MODE_STDBY);
 800111c:	2101      	movs	r1, #1
 800111e:	2002      	movs	r0, #2
 8001120:	f7ff fc30 	bl	8000984 <RADIO_SetMode>


  if (v1 == 0x00 || v1 == 0xFF)
 8001124:	7afb      	ldrb	r3, [r7, #11]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d002      	beq.n	8001130 <main+0xe0>
 800112a:	7afb      	ldrb	r3, [r7, #11]
 800112c:	2bff      	cmp	r3, #255	@ 0xff
 800112e:	d102      	bne.n	8001136 <main+0xe6>
  {
    system_panic_reset("SX127x RX1 no response");
 8001130:	4837      	ldr	r0, [pc, #220]	@ (8001210 <main+0x1c0>)
 8001132:	f7ff fa9f 	bl	8000674 <system_panic_reset>
  }
  if (v2 == 0x00 || v2 == 0xFF)
 8001136:	7abb      	ldrb	r3, [r7, #10]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <main+0xf2>
 800113c:	7abb      	ldrb	r3, [r7, #10]
 800113e:	2bff      	cmp	r3, #255	@ 0xff
 8001140:	d102      	bne.n	8001148 <main+0xf8>
  {
    system_panic_reset("SX127x RX2 no response");
 8001142:	4834      	ldr	r0, [pc, #208]	@ (8001214 <main+0x1c4>)
 8001144:	f7ff fa96 	bl	8000674 <system_panic_reset>
  }

  uart_puts("Start RX continuous on RX1 and RX2...\r\n");
 8001148:	4833      	ldr	r0, [pc, #204]	@ (8001218 <main+0x1c8>)
 800114a:	f7ff fa3d 	bl	80005c8 <uart_puts>

  uint32_t last_poll = HAL_GetTick();
 800114e:	f000 fbaf 	bl	80018b0 <HAL_GetTick>
 8001152:	60f8      	str	r0, [r7, #12]
  uint32_t log_boot_t0 = HAL_GetTick();
 8001154:	f000 fbac 	bl	80018b0 <HAL_GetTick>
 8001158:	6078      	str	r0, [r7, #4]
  uint8_t  log_force_on = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	70fb      	strb	r3, [r7, #3]
#endif

  while (1)
  {
    static uint32_t last_led = 0;
    if (HAL_GetTick() - last_led > 500)
 800115e:	f000 fba7 	bl	80018b0 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	4b2d      	ldr	r3, [pc, #180]	@ (800121c <main+0x1cc>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800116e:	d904      	bls.n	800117a <main+0x12a>
    {
      last_led = HAL_GetTick();
 8001170:	f000 fb9e 	bl	80018b0 <HAL_GetTick>
 8001174:	4603      	mov	r3, r0
 8001176:	4a29      	ldr	r2, [pc, #164]	@ (800121c <main+0x1cc>)
 8001178:	6013      	str	r3, [r2, #0]
      UART_LogEnable(0);
    }
#endif

    // EXTI-driven
    if (rx1_dio0_flag) { rx1_dio0_flag = 0; RADIO_RX_ProcessIfAny(RID_RX1); }
 800117a:	4b29      	ldr	r3, [pc, #164]	@ (8001220 <main+0x1d0>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <main+0x140>
 8001184:	4b26      	ldr	r3, [pc, #152]	@ (8001220 <main+0x1d0>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
 800118a:	2001      	movs	r0, #1
 800118c:	f7ff fe6e 	bl	8000e6c <RADIO_RX_ProcessIfAny>

    /* TX forwarding: if R1 queued a packet, transmit it on Radio2 */
    if (g_tx_pending_2)
 8001190:	4b24      	ldr	r3, [pc, #144]	@ (8001224 <main+0x1d4>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b00      	cmp	r3, #0
 8001198:	d010      	beq.n	80011bc <main+0x16c>
    {
      uint8_t len = g_tx_len_2;
 800119a:	4b23      	ldr	r3, [pc, #140]	@ (8001228 <main+0x1d8>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	70bb      	strb	r3, [r7, #2]
      g_tx_pending_2 = 0;
 80011a0:	4b20      	ldr	r3, [pc, #128]	@ (8001224 <main+0x1d4>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	701a      	strb	r2, [r3, #0]

      uart_printf("R2 TX: forwarding %u bytes\r\n", (unsigned)len);
 80011a6:	78bb      	ldrb	r3, [r7, #2]
 80011a8:	4619      	mov	r1, r3
 80011aa:	4820      	ldr	r0, [pc, #128]	@ (800122c <main+0x1dc>)
 80011ac:	f7ff fa2a 	bl	8000604 <uart_printf>
      RADIO_TX_Send(RID_RX2, g_tx_buf_2, len);
 80011b0:	78bb      	ldrb	r3, [r7, #2]
 80011b2:	461a      	mov	r2, r3
 80011b4:	491e      	ldr	r1, [pc, #120]	@ (8001230 <main+0x1e0>)
 80011b6:	2002      	movs	r0, #2
 80011b8:	f7ff fd1e 	bl	8000bf8 <RADIO_TX_Send>
    }

    // polling co ~50ms (działa nawet bez EXTI w it.c)
    if (HAL_GetTick() - last_poll >= 50)
 80011bc:	f000 fb78 	bl	80018b0 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b31      	cmp	r3, #49	@ 0x31
 80011c8:	d905      	bls.n	80011d6 <main+0x186>
    {
      last_poll = HAL_GetTick();
 80011ca:	f000 fb71 	bl	80018b0 <HAL_GetTick>
 80011ce:	60f8      	str	r0, [r7, #12]
      RADIO_RX_ProcessIfAny(RID_RX1);
 80011d0:	2001      	movs	r0, #1
 80011d2:	f7ff fe4b 	bl	8000e6c <RADIO_RX_ProcessIfAny>
    }

    // restarts on spi errors
    if (spi_err_count > 50)
 80011d6:	4b17      	ldr	r3, [pc, #92]	@ (8001234 <main+0x1e4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b32      	cmp	r3, #50	@ 0x32
 80011dc:	d9bf      	bls.n	800115e <main+0x10e>
    {
      system_panic_reset("SPI error storm");
 80011de:	4816      	ldr	r0, [pc, #88]	@ (8001238 <main+0x1e8>)
 80011e0:	f7ff fa48 	bl	8000674 <system_panic_reset>
  {
 80011e4:	e7bb      	b.n	800115e <main+0x10e>
 80011e6:	bf00      	nop
 80011e8:	40010c00 	.word	0x40010c00
 80011ec:	08004154 	.word	0x08004154
 80011f0:	08004168 	.word	0x08004168
 80011f4:	0800419c 	.word	0x0800419c
 80011f8:	080041ac 	.word	0x080041ac
 80011fc:	080041bc 	.word	0x080041bc
 8001200:	080041d4 	.word	0x080041d4
 8001204:	19ece2f8 	.word	0x19ece2f8
 8001208:	19eb5c58 	.word	0x19eb5c58
 800120c:	080041ec 	.word	0x080041ec
 8001210:	08004228 	.word	0x08004228
 8001214:	08004240 	.word	0x08004240
 8001218:	08004258 	.word	0x08004258
 800121c:	20000498 	.word	0x20000498
 8001220:	20000494 	.word	0x20000494
 8001224:	200003e9 	.word	0x200003e9
 8001228:	200003e8 	.word	0x200003e8
 800122c:	08004280 	.word	0x08004280
 8001230:	20000368 	.word	0x20000368
 8001234:	20000490 	.word	0x20000490
 8001238:	080042a0 	.word	0x080042a0

0800123c <SystemClock_Config>:

/* =========================================================
   Minimalne inicjalizacje (jeśli masz CubeMX, możesz zostawić swoje)
   ========================================================= */
void SystemClock_Config(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b090      	sub	sp, #64	@ 0x40
 8001240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001242:	f107 0318 	add.w	r3, r7, #24
 8001246:	2228      	movs	r2, #40	@ 0x28
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f002 fa8c 	bl	8003768 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]
 800125c:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800125e:	2302      	movs	r3, #2
 8001260:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001262:	2301      	movs	r3, #1
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001266:	2310      	movs	r3, #16
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126a:	2302      	movs	r3, #2
 800126c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800126e:	2300      	movs	r3, #0
 8001270:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16; // 64MHz
 8001272:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001276:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001278:	f107 0318 	add.w	r3, r7, #24
 800127c:	4618      	mov	r0, r3
 800127e:	f000 fe37 	bl	8001ef0 <HAL_RCC_OscConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0x50>
 8001288:	f000 f954 	bl	8001534 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800128c:	230f      	movs	r3, #15
 800128e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001290:	2302      	movs	r3, #2
 8001292:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001298:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800129c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	2102      	movs	r1, #2
 80012a6:	4618      	mov	r0, r3
 80012a8:	f001 f8a4 	bl	80023f4 <HAL_RCC_ClockConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x7a>
 80012b2:	f000 f93f 	bl	8001534 <Error_Handler>
}
 80012b6:	bf00      	nop
 80012b8:	3740      	adds	r7, #64	@ 0x40
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c6:	4b57      	ldr	r3, [pc, #348]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012c8:	699b      	ldr	r3, [r3, #24]
 80012ca:	4a56      	ldr	r2, [pc, #344]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012cc:	f043 0304 	orr.w	r3, r3, #4
 80012d0:	6193      	str	r3, [r2, #24]
 80012d2:	4b54      	ldr	r3, [pc, #336]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	4b51      	ldr	r3, [pc, #324]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	4a50      	ldr	r2, [pc, #320]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012e4:	f043 0308 	orr.w	r3, r3, #8
 80012e8:	6193      	str	r3, [r2, #24]
 80012ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012ec:	699b      	ldr	r3, [r3, #24]
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	4a4a      	ldr	r2, [pc, #296]	@ (8001424 <MX_GPIO_Init+0x164>)
 80012fc:	f043 0310 	orr.w	r3, r3, #16
 8001300:	6193      	str	r3, [r2, #24]
 8001302:	4b48      	ldr	r3, [pc, #288]	@ (8001424 <MX_GPIO_Init+0x164>)
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	f003 0310 	and.w	r3, r3, #16
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_AFIO_CLK_ENABLE();
 800130e:	4b45      	ldr	r3, [pc, #276]	@ (8001424 <MX_GPIO_Init+0x164>)
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	4a44      	ldr	r2, [pc, #272]	@ (8001424 <MX_GPIO_Init+0x164>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6193      	str	r3, [r2, #24]
 800131a:	4b42      	ldr	r3, [pc, #264]	@ (8001424 <MX_GPIO_Init+0x164>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001326:	f107 0310 	add.w	r3, r7, #16
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]

  // NSS outputs
  HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 8001334:	2201      	movs	r2, #1
 8001336:	2110      	movs	r1, #16
 8001338:	483b      	ldr	r0, [pc, #236]	@ (8001428 <MX_GPIO_Init+0x168>)
 800133a:	f000 fd90 	bl	8001e5e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 800133e:	2201      	movs	r2, #1
 8001340:	2108      	movs	r1, #8
 8001342:	4839      	ldr	r0, [pc, #228]	@ (8001428 <MX_GPIO_Init+0x168>)
 8001344:	f000 fd8b 	bl	8001e5e <HAL_GPIO_WritePin>

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001348:	2301      	movs	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800134c:	2303      	movs	r3, #3
 800134e:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Pin = RX1_NSS_Pin;
 8001350:	2310      	movs	r3, #16
 8001352:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_NSS_GPIO_Port, &GPIO_InitStruct);
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	4619      	mov	r1, r3
 800135a:	4833      	ldr	r0, [pc, #204]	@ (8001428 <MX_GPIO_Init+0x168>)
 800135c:	f000 fbe4 	bl	8001b28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RX2_NSS_Pin;
 8001360:	2308      	movs	r3, #8
 8001362:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	4619      	mov	r1, r3
 800136a:	482f      	ldr	r0, [pc, #188]	@ (8001428 <MX_GPIO_Init+0x168>)
 800136c:	f000 fbdc 	bl	8001b28 <HAL_GPIO_Init>

  // RESET outputs
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2302      	movs	r3, #2
 8001376:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Pin = RX1_RST_Pin;
 8001378:	2301      	movs	r3, #1
 800137a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_RST_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 0310 	add.w	r3, r7, #16
 8001380:	4619      	mov	r1, r3
 8001382:	482a      	ldr	r0, [pc, #168]	@ (800142c <MX_GPIO_Init+0x16c>)
 8001384:	f000 fbd0 	bl	8001b28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RX2_RST_Pin;
 8001388:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800138c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX2_RST_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 0310 	add.w	r3, r7, #16
 8001392:	4619      	mov	r1, r3
 8001394:	4825      	ldr	r0, [pc, #148]	@ (800142c <MX_GPIO_Init+0x16c>)
 8001396:	f000 fbc7 	bl	8001b28 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 800139a:	2201      	movs	r2, #1
 800139c:	2101      	movs	r1, #1
 800139e:	4823      	ldr	r0, [pc, #140]	@ (800142c <MX_GPIO_Init+0x16c>)
 80013a0:	f000 fd5d 	bl	8001e5e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013aa:	4820      	ldr	r0, [pc, #128]	@ (800142c <MX_GPIO_Init+0x16c>)
 80013ac:	f000 fd57 	bl	8001e5e <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = APP_LOG_SERVICE_Pin;
  HAL_GPIO_Init(APP_LOG_SERVICE_GPIO_Port, &GPIO_InitStruct);
#endif

// DIO0 inputs with EXTI rising
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001430 <MX_GPIO_Init+0x170>)
 80013b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61bb      	str	r3, [r7, #24]

  GPIO_InitStruct.Pin = RX1_DIO0_Pin;
 80013b8:	2302      	movs	r3, #2
 80013ba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_DIO0_GPIO_Port, &GPIO_InitStruct);
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	4619      	mov	r1, r3
 80013c2:	481a      	ldr	r0, [pc, #104]	@ (800142c <MX_GPIO_Init+0x16c>)
 80013c4:	f000 fbb0 	bl	8001b28 <HAL_GPIO_Init>

  // LED output
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c8:	2301      	movs	r3, #1
 80013ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013cc:	2302      	movs	r3, #2
 80013ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pin = LED_Pin;
 80013d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80013d6:	f107 0310 	add.w	r3, r7, #16
 80013da:	4619      	mov	r1, r3
 80013dc:	4815      	ldr	r0, [pc, #84]	@ (8001434 <MX_GPIO_Init+0x174>)
 80013de:	f000 fba3 	bl	8001b28 <HAL_GPIO_Init>

  // NVIC for EXTI lines (RX1 on PB1 -> EXTI1, RX2 on PB11 -> EXTI15_10)
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2105      	movs	r1, #5
 80013e6:	2007      	movs	r0, #7
 80013e8:	f000 fb67 	bl	8001aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80013ec:	2007      	movs	r0, #7
 80013ee:	f000 fb80 	bl	8001af2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80013f2:	2200      	movs	r2, #0
 80013f4:	2105      	movs	r1, #5
 80013f6:	2028      	movs	r0, #40	@ 0x28
 80013f8:	f000 fb5f 	bl	8001aba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013fc:	2028      	movs	r0, #40	@ 0x28
 80013fe:	f000 fb78 	bl	8001af2 <HAL_NVIC_EnableIRQ>

  GPIO_InitStruct.Pin  = GPIO_PIN_12;
 8001402:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001406:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800140c:	2301      	movs	r3, #1
 800140e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	4619      	mov	r1, r3
 8001416:	4805      	ldr	r0, [pc, #20]	@ (800142c <MX_GPIO_Init+0x16c>)
 8001418:	f000 fb86 	bl	8001b28 <HAL_GPIO_Init>
}
 800141c:	bf00      	nop
 800141e:	3720      	adds	r7, #32
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40021000 	.word	0x40021000
 8001428:	40010800 	.word	0x40010800
 800142c:	40010c00 	.word	0x40010c00
 8001430:	10110000 	.word	0x10110000
 8001434:	40011000 	.word	0x40011000

08001438 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
  __HAL_RCC_SPI1_CLK_ENABLE();
 800143e:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <MX_SPI1_Init+0x7c>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	4a1c      	ldr	r2, [pc, #112]	@ (80014b4 <MX_SPI1_Init+0x7c>)
 8001444:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001448:	6193      	str	r3, [r2, #24]
 800144a:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <MX_SPI1_Init+0x7c>)
 800144c:	699b      	ldr	r3, [r3, #24]
 800144e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]

  hspi1.Instance = SPI1;
 8001456:	4b18      	ldr	r3, [pc, #96]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001458:	4a18      	ldr	r2, [pc, #96]	@ (80014bc <MX_SPI1_Init+0x84>)
 800145a:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800145c:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <MX_SPI1_Init+0x80>)
 800145e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001462:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001464:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001466:	2200      	movs	r2, #0
 8001468:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800146a:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <MX_SPI1_Init+0x80>)
 800146c:	2200      	movs	r2, #0
 800146e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800147c:	4b0e      	ldr	r3, [pc, #56]	@ (80014b8 <MX_SPI1_Init+0x80>)
 800147e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001482:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001484:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001486:	2218      	movs	r2, #24
 8001488:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800148a:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <MX_SPI1_Init+0x80>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001490:	4b09      	ldr	r3, [pc, #36]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001492:	2200      	movs	r2, #0
 8001494:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001496:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <MX_SPI1_Init+0x80>)
 8001498:	2200      	movs	r2, #0
 800149a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 800149c:	4806      	ldr	r0, [pc, #24]	@ (80014b8 <MX_SPI1_Init+0x80>)
 800149e:	f001 f937 	bl	8002710 <HAL_SPI_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_SPI1_Init+0x74>
 80014a8:	f000 f844 	bl	8001534 <Error_Handler>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40021000 	.word	0x40021000
 80014b8:	200003ec 	.word	0x200003ec
 80014bc:	40013000 	.word	0x40013000

080014c0 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
  __HAL_RCC_USART1_CLK_ENABLE();
 80014c6:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <MX_USART1_UART_Init+0x68>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a17      	ldr	r2, [pc, #92]	@ (8001528 <MX_USART1_UART_Init+0x68>)
 80014cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <MX_USART1_UART_Init+0x68>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]

  huart1.Instance = USART1;
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 80014e0:	4a13      	ldr	r2, [pc, #76]	@ (8001530 <MX_USART1_UART_Init+0x70>)
 80014e2:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 80014e6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ea:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 8001500:	220c      	movs	r2, #12
 8001502:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 8001506:	2200      	movs	r2, #0
 8001508:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 800150c:	2200      	movs	r2, #0
 800150e:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();
 8001510:	4806      	ldr	r0, [pc, #24]	@ (800152c <MX_USART1_UART_Init+0x6c>)
 8001512:	f001 fe92 	bl	800323a <HAL_UART_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_USART1_UART_Init+0x60>
 800151c:	f000 f80a 	bl	8001534 <Error_Handler>
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40021000 	.word	0x40021000
 800152c:	20000444 	.word	0x20000444
 8001530:	40013800 	.word	0x40013800

08001534 <Error_Handler>:

void Error_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001538:	b672      	cpsid	i
}
 800153a:	bf00      	nop
  __disable_irq();
  while(1) {}
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <Error_Handler+0x8>

08001540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <HAL_MspInit+0x5c>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	4a14      	ldr	r2, [pc, #80]	@ (800159c <HAL_MspInit+0x5c>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6193      	str	r3, [r2, #24]
 8001552:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_MspInit+0x5c>)
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_MspInit+0x5c>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <HAL_MspInit+0x5c>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_MspInit+0x5c>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_MspInit+0x60>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	4a04      	ldr	r2, [pc, #16]	@ (80015a0 <HAL_MspInit+0x60>)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010000 	.word	0x40010000

080015a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a1b      	ldr	r2, [pc, #108]	@ (800162c <HAL_SPI_MspInit+0x88>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d12f      	bne.n	8001624 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	4a19      	ldr	r2, [pc, #100]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015ce:	6193      	str	r3, [r2, #24]
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4a13      	ldr	r2, [pc, #76]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015e2:	f043 0304 	orr.w	r3, r3, #4
 80015e6:	6193      	str	r3, [r2, #24]
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MOSI_Pin;
 80015f4:	23a0      	movs	r3, #160	@ 0xa0
 80015f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	4619      	mov	r1, r3
 8001606:	480b      	ldr	r0, [pc, #44]	@ (8001634 <HAL_SPI_MspInit+0x90>)
 8001608:	f000 fa8e 	bl	8001b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin;
 800160c:	2340      	movs	r3, #64	@ 0x40
 800160e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LORA_MISO_GPIO_Port, &GPIO_InitStruct);
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	4619      	mov	r1, r3
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <HAL_SPI_MspInit+0x90>)
 8001620:	f000 fa82 	bl	8001b28 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001624:	bf00      	nop
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40013000 	.word	0x40013000
 8001630:	40021000 	.word	0x40021000
 8001634:	40010800 	.word	0x40010800

08001638 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a1c      	ldr	r2, [pc, #112]	@ (80016c4 <HAL_UART_MspInit+0x8c>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d131      	bne.n	80016bc <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a1a      	ldr	r2, [pc, #104]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 800165e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001670:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800168c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168e:	2302      	movs	r3, #2
 8001690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001692:	2303      	movs	r3, #3
 8001694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001696:	f107 0310 	add.w	r3, r7, #16
 800169a:	4619      	mov	r1, r3
 800169c:	480b      	ldr	r0, [pc, #44]	@ (80016cc <HAL_UART_MspInit+0x94>)
 800169e:	f000 fa43 	bl	8001b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	4619      	mov	r1, r3
 80016b6:	4805      	ldr	r0, [pc, #20]	@ (80016cc <HAL_UART_MspInit+0x94>)
 80016b8:	f000 fa36 	bl	8001b28 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80016bc:	bf00      	nop
 80016be:	3720      	adds	r7, #32
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40013800 	.word	0x40013800
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010800 	.word	0x40010800

080016d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <HardFault_Handler+0x4>

080016e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <MemManage_Handler+0x4>

080016ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <BusFault_Handler+0x4>

080016f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <UsageFault_Handler+0x4>

080016fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
  /* USER CODE END SVCall_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800170c:	bf00      	nop
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */
  /* USER CODE END PendSV_IRQn 1 */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001724:	f000 f8b2 	bl	800188c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	bd80      	pop	{r7, pc}

0800172c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_DIO0_Pin);
 8001730:	2002      	movs	r0, #2
 8001732:	f000 fbc5 	bl	8001ec0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  /* USER CODE END EXTI1_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8001746:	4b15      	ldr	r3, [pc, #84]	@ (800179c <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001750:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <_sbrk+0x64>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d102      	bne.n	800175e <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <_sbrk+0x64>)
 800175a:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <_sbrk+0x68>)
 800175c:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800175e:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <_sbrk+0x64>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	429a      	cmp	r2, r3
 800176a:	d207      	bcs.n	800177c <_sbrk+0x40>
		errno = ENOMEM;
 800176c:	f002 f804 	bl	8003778 <__errno>
 8001770:	4603      	mov	r3, r0
 8001772:	220c      	movs	r2, #12
 8001774:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	e009      	b.n	8001790 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 800177c:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001782:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <_sbrk+0x64>)
 800178c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800178e:	68fb      	ldr	r3, [r7, #12]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20005000 	.word	0x20005000
 800179c:	00000400 	.word	0x00000400
 80017a0:	2000049c 	.word	0x2000049c
 80017a4:	200005f0 	.word	0x200005f0

080017a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr

080017b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017b4:	f7ff fff8 	bl	80017a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b8:	480b      	ldr	r0, [pc, #44]	@ (80017e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017ba:	490c      	ldr	r1, [pc, #48]	@ (80017ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017bc:	4a0c      	ldr	r2, [pc, #48]	@ (80017f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c0:	e002      	b.n	80017c8 <LoopCopyDataInit>

080017c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017c6:	3304      	adds	r3, #4

080017c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017cc:	d3f9      	bcc.n	80017c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ce:	4a09      	ldr	r2, [pc, #36]	@ (80017f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017d0:	4c09      	ldr	r4, [pc, #36]	@ (80017f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d4:	e001      	b.n	80017da <LoopFillZerobss>

080017d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d8:	3204      	adds	r2, #4

080017da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017dc:	d3fb      	bcc.n	80017d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017de:	f001 ffd1 	bl	8003784 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017e2:	f7ff fc35 	bl	8001050 <main>
  bx lr
 80017e6:	4770      	bx	lr
  ldr r0, =_sdata
 80017e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80017f0:	08004320 	.word	0x08004320
  ldr r2, =_sbss
 80017f4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80017f8:	200005ec 	.word	0x200005ec

080017fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017fc:	e7fe      	b.n	80017fc <ADC1_2_IRQHandler>
	...

08001800 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001804:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <HAL_Init+0x28>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a07      	ldr	r2, [pc, #28]	@ (8001828 <HAL_Init+0x28>)
 800180a:	f043 0310 	orr.w	r3, r3, #16
 800180e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001810:	2003      	movs	r0, #3
 8001812:	f000 f947 	bl	8001aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001816:	200f      	movs	r0, #15
 8001818:	f000 f808 	bl	800182c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800181c:	f7ff fe90 	bl	8001540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40022000 	.word	0x40022000

0800182c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001834:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_InitTick+0x54>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b12      	ldr	r3, [pc, #72]	@ (8001884 <HAL_InitTick+0x58>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	4619      	mov	r1, r3
 800183e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001842:	fbb3 f3f1 	udiv	r3, r3, r1
 8001846:	fbb2 f3f3 	udiv	r3, r2, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f000 f95f 	bl	8001b0e <HAL_SYSTICK_Config>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e00e      	b.n	8001878 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b0f      	cmp	r3, #15
 800185e:	d80a      	bhi.n	8001876 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001860:	2200      	movs	r2, #0
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	f04f 30ff 	mov.w	r0, #4294967295
 8001868:	f000 f927 	bl	8001aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800186c:	4a06      	ldr	r2, [pc, #24]	@ (8001888 <HAL_InitTick+0x5c>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001872:	2300      	movs	r3, #0
 8001874:	e000      	b.n	8001878 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
}
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000000 	.word	0x20000000
 8001884:	20000008 	.word	0x20000008
 8001888:	20000004 	.word	0x20000004

0800188c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <HAL_IncTick+0x1c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <HAL_IncTick+0x20>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4413      	add	r3, r2
 800189c:	4a03      	ldr	r2, [pc, #12]	@ (80018ac <HAL_IncTick+0x20>)
 800189e:	6013      	str	r3, [r2, #0]
}
 80018a0:	bf00      	nop
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr
 80018a8:	20000008 	.word	0x20000008
 80018ac:	200004a0 	.word	0x200004a0

080018b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  return uwTick;
 80018b4:	4b02      	ldr	r3, [pc, #8]	@ (80018c0 <HAL_GetTick+0x10>)
 80018b6:	681b      	ldr	r3, [r3, #0]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	200004a0 	.word	0x200004a0

080018c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018cc:	f7ff fff0 	bl	80018b0 <HAL_GetTick>
 80018d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018dc:	d005      	beq.n	80018ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018de:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <HAL_Delay+0x44>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	4413      	add	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018ea:	bf00      	nop
 80018ec:	f7ff ffe0 	bl	80018b0 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d8f7      	bhi.n	80018ec <HAL_Delay+0x28>
  {
  }
}
 80018fc:	bf00      	nop
 80018fe:	bf00      	nop
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000008 	.word	0x20000008

0800190c <__NVIC_SetPriorityGrouping>:
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <__NVIC_SetPriorityGrouping+0x44>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001928:	4013      	ands	r3, r2
 800192a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001934:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001938:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800193c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800193e:	4a04      	ldr	r2, [pc, #16]	@ (8001950 <__NVIC_SetPriorityGrouping+0x44>)
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	60d3      	str	r3, [r2, #12]
}
 8001944:	bf00      	nop
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <__NVIC_GetPriorityGrouping>:
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001958:	4b04      	ldr	r3, [pc, #16]	@ (800196c <__NVIC_GetPriorityGrouping+0x18>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	0a1b      	lsrs	r3, r3, #8
 800195e:	f003 0307 	and.w	r3, r3, #7
}
 8001962:	4618      	mov	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <__NVIC_EnableIRQ>:
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	2b00      	cmp	r3, #0
 8001980:	db0b      	blt.n	800199a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	f003 021f 	and.w	r2, r3, #31
 8001988:	4906      	ldr	r1, [pc, #24]	@ (80019a4 <__NVIC_EnableIRQ+0x34>)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	095b      	lsrs	r3, r3, #5
 8001990:	2001      	movs	r0, #1
 8001992:	fa00 f202 	lsl.w	r2, r0, r2
 8001996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr
 80019a4:	e000e100 	.word	0xe000e100

080019a8 <__NVIC_SetPriority>:
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	6039      	str	r1, [r7, #0]
 80019b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	db0a      	blt.n	80019d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	490c      	ldr	r1, [pc, #48]	@ (80019f4 <__NVIC_SetPriority+0x4c>)
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	0112      	lsls	r2, r2, #4
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	440b      	add	r3, r1
 80019cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80019d0:	e00a      	b.n	80019e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	4908      	ldr	r1, [pc, #32]	@ (80019f8 <__NVIC_SetPriority+0x50>)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	3b04      	subs	r3, #4
 80019e0:	0112      	lsls	r2, r2, #4
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	440b      	add	r3, r1
 80019e6:	761a      	strb	r2, [r3, #24]
}
 80019e8:	bf00      	nop
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000e100 	.word	0xe000e100
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <NVIC_EncodePriority>:
{
 80019fc:	b480      	push	{r7}
 80019fe:	b089      	sub	sp, #36	@ 0x24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f1c3 0307 	rsb	r3, r3, #7
 8001a16:	2b04      	cmp	r3, #4
 8001a18:	bf28      	it	cs
 8001a1a:	2304      	movcs	r3, #4
 8001a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	3304      	adds	r3, #4
 8001a22:	2b06      	cmp	r3, #6
 8001a24:	d902      	bls.n	8001a2c <NVIC_EncodePriority+0x30>
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3b03      	subs	r3, #3
 8001a2a:	e000      	b.n	8001a2e <NVIC_EncodePriority+0x32>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	f04f 32ff 	mov.w	r2, #4294967295
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43da      	mvns	r2, r3
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	401a      	ands	r2, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a44:	f04f 31ff 	mov.w	r1, #4294967295
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4e:	43d9      	mvns	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	4313      	orrs	r3, r2
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3724      	adds	r7, #36	@ 0x24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a70:	d301      	bcc.n	8001a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00f      	b.n	8001a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a76:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa0 <SysTick_Config+0x40>)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7e:	210f      	movs	r1, #15
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f7ff ff90 	bl	80019a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <SysTick_Config+0x40>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8e:	4b04      	ldr	r3, [pc, #16]	@ (8001aa0 <SysTick_Config+0x40>)
 8001a90:	2207      	movs	r2, #7
 8001a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	e000e010 	.word	0xe000e010

08001aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff ff2d 	bl	800190c <__NVIC_SetPriorityGrouping>
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
 8001ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001acc:	f7ff ff42 	bl	8001954 <__NVIC_GetPriorityGrouping>
 8001ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	6978      	ldr	r0, [r7, #20]
 8001ad8:	f7ff ff90 	bl	80019fc <NVIC_EncodePriority>
 8001adc:	4602      	mov	r2, r0
 8001ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae2:	4611      	mov	r1, r2
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff5f 	bl	80019a8 <__NVIC_SetPriority>
}
 8001aea:	bf00      	nop
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	4603      	mov	r3, r0
 8001afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff ff35 	bl	8001970 <__NVIC_EnableIRQ>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7ff ffa2 	bl	8001a60 <SysTick_Config>
 8001b1c:	4603      	mov	r3, r0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b08b      	sub	sp, #44	@ 0x2c
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b32:	2300      	movs	r3, #0
 8001b34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b36:	2300      	movs	r3, #0
 8001b38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b3a:	e169      	b.n	8001e10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	f040 8158 	bne.w	8001e0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	4a9a      	ldr	r2, [pc, #616]	@ (8001dc8 <HAL_GPIO_Init+0x2a0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d05e      	beq.n	8001c22 <HAL_GPIO_Init+0xfa>
 8001b64:	4a98      	ldr	r2, [pc, #608]	@ (8001dc8 <HAL_GPIO_Init+0x2a0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d875      	bhi.n	8001c56 <HAL_GPIO_Init+0x12e>
 8001b6a:	4a98      	ldr	r2, [pc, #608]	@ (8001dcc <HAL_GPIO_Init+0x2a4>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d058      	beq.n	8001c22 <HAL_GPIO_Init+0xfa>
 8001b70:	4a96      	ldr	r2, [pc, #600]	@ (8001dcc <HAL_GPIO_Init+0x2a4>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d86f      	bhi.n	8001c56 <HAL_GPIO_Init+0x12e>
 8001b76:	4a96      	ldr	r2, [pc, #600]	@ (8001dd0 <HAL_GPIO_Init+0x2a8>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d052      	beq.n	8001c22 <HAL_GPIO_Init+0xfa>
 8001b7c:	4a94      	ldr	r2, [pc, #592]	@ (8001dd0 <HAL_GPIO_Init+0x2a8>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d869      	bhi.n	8001c56 <HAL_GPIO_Init+0x12e>
 8001b82:	4a94      	ldr	r2, [pc, #592]	@ (8001dd4 <HAL_GPIO_Init+0x2ac>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d04c      	beq.n	8001c22 <HAL_GPIO_Init+0xfa>
 8001b88:	4a92      	ldr	r2, [pc, #584]	@ (8001dd4 <HAL_GPIO_Init+0x2ac>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d863      	bhi.n	8001c56 <HAL_GPIO_Init+0x12e>
 8001b8e:	4a92      	ldr	r2, [pc, #584]	@ (8001dd8 <HAL_GPIO_Init+0x2b0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d046      	beq.n	8001c22 <HAL_GPIO_Init+0xfa>
 8001b94:	4a90      	ldr	r2, [pc, #576]	@ (8001dd8 <HAL_GPIO_Init+0x2b0>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d85d      	bhi.n	8001c56 <HAL_GPIO_Init+0x12e>
 8001b9a:	2b12      	cmp	r3, #18
 8001b9c:	d82a      	bhi.n	8001bf4 <HAL_GPIO_Init+0xcc>
 8001b9e:	2b12      	cmp	r3, #18
 8001ba0:	d859      	bhi.n	8001c56 <HAL_GPIO_Init+0x12e>
 8001ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <HAL_GPIO_Init+0x80>)
 8001ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba8:	08001c23 	.word	0x08001c23
 8001bac:	08001bfd 	.word	0x08001bfd
 8001bb0:	08001c0f 	.word	0x08001c0f
 8001bb4:	08001c51 	.word	0x08001c51
 8001bb8:	08001c57 	.word	0x08001c57
 8001bbc:	08001c57 	.word	0x08001c57
 8001bc0:	08001c57 	.word	0x08001c57
 8001bc4:	08001c57 	.word	0x08001c57
 8001bc8:	08001c57 	.word	0x08001c57
 8001bcc:	08001c57 	.word	0x08001c57
 8001bd0:	08001c57 	.word	0x08001c57
 8001bd4:	08001c57 	.word	0x08001c57
 8001bd8:	08001c57 	.word	0x08001c57
 8001bdc:	08001c57 	.word	0x08001c57
 8001be0:	08001c57 	.word	0x08001c57
 8001be4:	08001c57 	.word	0x08001c57
 8001be8:	08001c57 	.word	0x08001c57
 8001bec:	08001c05 	.word	0x08001c05
 8001bf0:	08001c19 	.word	0x08001c19
 8001bf4:	4a79      	ldr	r2, [pc, #484]	@ (8001ddc <HAL_GPIO_Init+0x2b4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d013      	beq.n	8001c22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bfa:	e02c      	b.n	8001c56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	623b      	str	r3, [r7, #32]
          break;
 8001c02:	e029      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	3304      	adds	r3, #4
 8001c0a:	623b      	str	r3, [r7, #32]
          break;
 8001c0c:	e024      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	3308      	adds	r3, #8
 8001c14:	623b      	str	r3, [r7, #32]
          break;
 8001c16:	e01f      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	330c      	adds	r3, #12
 8001c1e:	623b      	str	r3, [r7, #32]
          break;
 8001c20:	e01a      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d102      	bne.n	8001c30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	623b      	str	r3, [r7, #32]
          break;
 8001c2e:	e013      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d105      	bne.n	8001c44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c38:	2308      	movs	r3, #8
 8001c3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	69fa      	ldr	r2, [r7, #28]
 8001c40:	611a      	str	r2, [r3, #16]
          break;
 8001c42:	e009      	b.n	8001c58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c44:	2308      	movs	r3, #8
 8001c46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	69fa      	ldr	r2, [r7, #28]
 8001c4c:	615a      	str	r2, [r3, #20]
          break;
 8001c4e:	e003      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c50:	2300      	movs	r3, #0
 8001c52:	623b      	str	r3, [r7, #32]
          break;
 8001c54:	e000      	b.n	8001c58 <HAL_GPIO_Init+0x130>
          break;
 8001c56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	2bff      	cmp	r3, #255	@ 0xff
 8001c5c:	d801      	bhi.n	8001c62 <HAL_GPIO_Init+0x13a>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	e001      	b.n	8001c66 <HAL_GPIO_Init+0x13e>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3304      	adds	r3, #4
 8001c66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	2bff      	cmp	r3, #255	@ 0xff
 8001c6c:	d802      	bhi.n	8001c74 <HAL_GPIO_Init+0x14c>
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	e002      	b.n	8001c7a <HAL_GPIO_Init+0x152>
 8001c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c76:	3b08      	subs	r3, #8
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	210f      	movs	r1, #15
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	fa01 f303 	lsl.w	r3, r1, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	6a39      	ldr	r1, [r7, #32]
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	fa01 f303 	lsl.w	r3, r1, r3
 8001c94:	431a      	orrs	r2, r3
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 80b1 	beq.w	8001e0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ca8:	4b4d      	ldr	r3, [pc, #308]	@ (8001de0 <HAL_GPIO_Init+0x2b8>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	4a4c      	ldr	r2, [pc, #304]	@ (8001de0 <HAL_GPIO_Init+0x2b8>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	6193      	str	r3, [r2, #24]
 8001cb4:	4b4a      	ldr	r3, [pc, #296]	@ (8001de0 <HAL_GPIO_Init+0x2b8>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cc0:	4a48      	ldr	r2, [pc, #288]	@ (8001de4 <HAL_GPIO_Init+0x2bc>)
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	089b      	lsrs	r3, r3, #2
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ccc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	220f      	movs	r2, #15
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a40      	ldr	r2, [pc, #256]	@ (8001de8 <HAL_GPIO_Init+0x2c0>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d013      	beq.n	8001d14 <HAL_GPIO_Init+0x1ec>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a3f      	ldr	r2, [pc, #252]	@ (8001dec <HAL_GPIO_Init+0x2c4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d00d      	beq.n	8001d10 <HAL_GPIO_Init+0x1e8>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a3e      	ldr	r2, [pc, #248]	@ (8001df0 <HAL_GPIO_Init+0x2c8>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d007      	beq.n	8001d0c <HAL_GPIO_Init+0x1e4>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a3d      	ldr	r2, [pc, #244]	@ (8001df4 <HAL_GPIO_Init+0x2cc>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d101      	bne.n	8001d08 <HAL_GPIO_Init+0x1e0>
 8001d04:	2303      	movs	r3, #3
 8001d06:	e006      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d08:	2304      	movs	r3, #4
 8001d0a:	e004      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	e002      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d10:	2301      	movs	r3, #1
 8001d12:	e000      	b.n	8001d16 <HAL_GPIO_Init+0x1ee>
 8001d14:	2300      	movs	r3, #0
 8001d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d18:	f002 0203 	and.w	r2, r2, #3
 8001d1c:	0092      	lsls	r2, r2, #2
 8001d1e:	4093      	lsls	r3, r2
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d26:	492f      	ldr	r1, [pc, #188]	@ (8001de4 <HAL_GPIO_Init+0x2bc>)
 8001d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	3302      	adds	r3, #2
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d006      	beq.n	8001d4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d40:	4b2d      	ldr	r3, [pc, #180]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	492c      	ldr	r1, [pc, #176]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	608b      	str	r3, [r1, #8]
 8001d4c:	e006      	b.n	8001d5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	4928      	ldr	r1, [pc, #160]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d58:	4013      	ands	r3, r2
 8001d5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d006      	beq.n	8001d76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d68:	4b23      	ldr	r3, [pc, #140]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d6a:	68da      	ldr	r2, [r3, #12]
 8001d6c:	4922      	ldr	r1, [pc, #136]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	60cb      	str	r3, [r1, #12]
 8001d74:	e006      	b.n	8001d84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d76:	4b20      	ldr	r3, [pc, #128]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d78:	68da      	ldr	r2, [r3, #12]
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	491e      	ldr	r1, [pc, #120]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d80:	4013      	ands	r3, r2
 8001d82:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d006      	beq.n	8001d9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d90:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	4918      	ldr	r1, [pc, #96]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	604b      	str	r3, [r1, #4]
 8001d9c:	e006      	b.n	8001dac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d9e:	4b16      	ldr	r3, [pc, #88]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	4914      	ldr	r1, [pc, #80]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d021      	beq.n	8001dfc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001db8:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	490e      	ldr	r1, [pc, #56]	@ (8001df8 <HAL_GPIO_Init+0x2d0>)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	600b      	str	r3, [r1, #0]
 8001dc4:	e021      	b.n	8001e0a <HAL_GPIO_Init+0x2e2>
 8001dc6:	bf00      	nop
 8001dc8:	10320000 	.word	0x10320000
 8001dcc:	10310000 	.word	0x10310000
 8001dd0:	10220000 	.word	0x10220000
 8001dd4:	10210000 	.word	0x10210000
 8001dd8:	10120000 	.word	0x10120000
 8001ddc:	10110000 	.word	0x10110000
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010000 	.word	0x40010000
 8001de8:	40010800 	.word	0x40010800
 8001dec:	40010c00 	.word	0x40010c00
 8001df0:	40011000 	.word	0x40011000
 8001df4:	40011400 	.word	0x40011400
 8001df8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <HAL_GPIO_Init+0x304>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	4909      	ldr	r1, [pc, #36]	@ (8001e2c <HAL_GPIO_Init+0x304>)
 8001e06:	4013      	ands	r3, r2
 8001e08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e16:	fa22 f303 	lsr.w	r3, r2, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	f47f ae8e 	bne.w	8001b3c <HAL_GPIO_Init+0x14>
  }
}
 8001e20:	bf00      	nop
 8001e22:	bf00      	nop
 8001e24:	372c      	adds	r7, #44	@ 0x2c
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	40010400 	.word	0x40010400

08001e30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	887b      	ldrh	r3, [r7, #2]
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d002      	beq.n	8001e4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e001      	b.n	8001e52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr

08001e5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	807b      	strh	r3, [r7, #2]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e6e:	787b      	ldrb	r3, [r7, #1]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e74:	887a      	ldrh	r2, [r7, #2]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e7a:	e003      	b.n	8001e84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	041a      	lsls	r2, r3, #16
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	611a      	str	r2, [r3, #16]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b085      	sub	sp, #20
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
 8001e96:	460b      	mov	r3, r1
 8001e98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea0:	887a      	ldrh	r2, [r7, #2]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	041a      	lsls	r2, r3, #16
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	43d9      	mvns	r1, r3
 8001eac:	887b      	ldrh	r3, [r7, #2]
 8001eae:	400b      	ands	r3, r1
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	611a      	str	r2, [r3, #16]
}
 8001eb6:	bf00      	nop
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001eca:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ecc:	695a      	ldr	r2, [r3, #20]
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d006      	beq.n	8001ee4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ed6:	4a05      	ldr	r2, [pc, #20]	@ (8001eec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ed8:	88fb      	ldrh	r3, [r7, #6]
 8001eda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff f8a4 	bl	800102c <HAL_GPIO_EXTI_Callback>
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40010400 	.word	0x40010400

08001ef0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e272      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 8087 	beq.w	800201e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f10:	4b92      	ldr	r3, [pc, #584]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 030c 	and.w	r3, r3, #12
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d00c      	beq.n	8001f36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f1c:	4b8f      	ldr	r3, [pc, #572]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f003 030c 	and.w	r3, r3, #12
 8001f24:	2b08      	cmp	r3, #8
 8001f26:	d112      	bne.n	8001f4e <HAL_RCC_OscConfig+0x5e>
 8001f28:	4b8c      	ldr	r3, [pc, #560]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f34:	d10b      	bne.n	8001f4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f36:	4b89      	ldr	r3, [pc, #548]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d06c      	beq.n	800201c <HAL_RCC_OscConfig+0x12c>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d168      	bne.n	800201c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e24c      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f56:	d106      	bne.n	8001f66 <HAL_RCC_OscConfig+0x76>
 8001f58:	4b80      	ldr	r3, [pc, #512]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a7f      	ldr	r2, [pc, #508]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f62:	6013      	str	r3, [r2, #0]
 8001f64:	e02e      	b.n	8001fc4 <HAL_RCC_OscConfig+0xd4>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10c      	bne.n	8001f88 <HAL_RCC_OscConfig+0x98>
 8001f6e:	4b7b      	ldr	r3, [pc, #492]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a7a      	ldr	r2, [pc, #488]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	4b78      	ldr	r3, [pc, #480]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a77      	ldr	r2, [pc, #476]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	e01d      	b.n	8001fc4 <HAL_RCC_OscConfig+0xd4>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f90:	d10c      	bne.n	8001fac <HAL_RCC_OscConfig+0xbc>
 8001f92:	4b72      	ldr	r3, [pc, #456]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a71      	ldr	r2, [pc, #452]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001f98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	4b6f      	ldr	r3, [pc, #444]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a6e      	ldr	r2, [pc, #440]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fa8:	6013      	str	r3, [r2, #0]
 8001faa:	e00b      	b.n	8001fc4 <HAL_RCC_OscConfig+0xd4>
 8001fac:	4b6b      	ldr	r3, [pc, #428]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a6a      	ldr	r2, [pc, #424]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b68      	ldr	r3, [pc, #416]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a67      	ldr	r2, [pc, #412]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d013      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fcc:	f7ff fc70 	bl	80018b0 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd4:	f7ff fc6c 	bl	80018b0 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b64      	cmp	r3, #100	@ 0x64
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e200      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe6:	4b5d      	ldr	r3, [pc, #372]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0f0      	beq.n	8001fd4 <HAL_RCC_OscConfig+0xe4>
 8001ff2:	e014      	b.n	800201e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7ff fc5c 	bl	80018b0 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ffc:	f7ff fc58 	bl	80018b0 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b64      	cmp	r3, #100	@ 0x64
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e1ec      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200e:	4b53      	ldr	r3, [pc, #332]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x10c>
 800201a:	e000      	b.n	800201e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d063      	beq.n	80020f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800202a:	4b4c      	ldr	r3, [pc, #304]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002036:	4b49      	ldr	r3, [pc, #292]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b08      	cmp	r3, #8
 8002040:	d11c      	bne.n	800207c <HAL_RCC_OscConfig+0x18c>
 8002042:	4b46      	ldr	r3, [pc, #280]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d116      	bne.n	800207c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800204e:	4b43      	ldr	r3, [pc, #268]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d005      	beq.n	8002066 <HAL_RCC_OscConfig+0x176>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d001      	beq.n	8002066 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e1c0      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002066:	4b3d      	ldr	r3, [pc, #244]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	4939      	ldr	r1, [pc, #228]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002076:	4313      	orrs	r3, r2
 8002078:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800207a:	e03a      	b.n	80020f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d020      	beq.n	80020c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002084:	4b36      	ldr	r3, [pc, #216]	@ (8002160 <HAL_RCC_OscConfig+0x270>)
 8002086:	2201      	movs	r2, #1
 8002088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208a:	f7ff fc11 	bl	80018b0 <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002092:	f7ff fc0d 	bl	80018b0 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e1a1      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a4:	4b2d      	ldr	r3, [pc, #180]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020b0:	4b2a      	ldr	r3, [pc, #168]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	4927      	ldr	r1, [pc, #156]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	600b      	str	r3, [r1, #0]
 80020c4:	e015      	b.n	80020f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020c6:	4b26      	ldr	r3, [pc, #152]	@ (8002160 <HAL_RCC_OscConfig+0x270>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020cc:	f7ff fbf0 	bl	80018b0 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020d4:	f7ff fbec 	bl	80018b0 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e180      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e6:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1f0      	bne.n	80020d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d03a      	beq.n	8002174 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d019      	beq.n	800213a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002106:	4b17      	ldr	r3, [pc, #92]	@ (8002164 <HAL_RCC_OscConfig+0x274>)
 8002108:	2201      	movs	r2, #1
 800210a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800210c:	f7ff fbd0 	bl	80018b0 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002114:	f7ff fbcc 	bl	80018b0 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e160      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002126:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <HAL_RCC_OscConfig+0x26c>)
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0f0      	beq.n	8002114 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002132:	2001      	movs	r0, #1
 8002134:	f000 face 	bl	80026d4 <RCC_Delay>
 8002138:	e01c      	b.n	8002174 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800213a:	4b0a      	ldr	r3, [pc, #40]	@ (8002164 <HAL_RCC_OscConfig+0x274>)
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002140:	f7ff fbb6 	bl	80018b0 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002146:	e00f      	b.n	8002168 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002148:	f7ff fbb2 	bl	80018b0 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b02      	cmp	r3, #2
 8002154:	d908      	bls.n	8002168 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e146      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
 800215a:	bf00      	nop
 800215c:	40021000 	.word	0x40021000
 8002160:	42420000 	.word	0x42420000
 8002164:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002168:	4b92      	ldr	r3, [pc, #584]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800216a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1e9      	bne.n	8002148 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	2b00      	cmp	r3, #0
 800217e:	f000 80a6 	beq.w	80022ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002182:	2300      	movs	r3, #0
 8002184:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002186:	4b8b      	ldr	r3, [pc, #556]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d10d      	bne.n	80021ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002192:	4b88      	ldr	r3, [pc, #544]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	4a87      	ldr	r2, [pc, #540]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002198:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800219c:	61d3      	str	r3, [r2, #28]
 800219e:	4b85      	ldr	r3, [pc, #532]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021aa:	2301      	movs	r3, #1
 80021ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ae:	4b82      	ldr	r3, [pc, #520]	@ (80023b8 <HAL_RCC_OscConfig+0x4c8>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d118      	bne.n	80021ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ba:	4b7f      	ldr	r3, [pc, #508]	@ (80023b8 <HAL_RCC_OscConfig+0x4c8>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a7e      	ldr	r2, [pc, #504]	@ (80023b8 <HAL_RCC_OscConfig+0x4c8>)
 80021c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c6:	f7ff fb73 	bl	80018b0 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ce:	f7ff fb6f 	bl	80018b0 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b64      	cmp	r3, #100	@ 0x64
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e103      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e0:	4b75      	ldr	r3, [pc, #468]	@ (80023b8 <HAL_RCC_OscConfig+0x4c8>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d106      	bne.n	8002202 <HAL_RCC_OscConfig+0x312>
 80021f4:	4b6f      	ldr	r3, [pc, #444]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	4a6e      	ldr	r2, [pc, #440]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	6213      	str	r3, [r2, #32]
 8002200:	e02d      	b.n	800225e <HAL_RCC_OscConfig+0x36e>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10c      	bne.n	8002224 <HAL_RCC_OscConfig+0x334>
 800220a:	4b6a      	ldr	r3, [pc, #424]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	4a69      	ldr	r2, [pc, #420]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002210:	f023 0301 	bic.w	r3, r3, #1
 8002214:	6213      	str	r3, [r2, #32]
 8002216:	4b67      	ldr	r3, [pc, #412]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a66      	ldr	r2, [pc, #408]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	f023 0304 	bic.w	r3, r3, #4
 8002220:	6213      	str	r3, [r2, #32]
 8002222:	e01c      	b.n	800225e <HAL_RCC_OscConfig+0x36e>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	2b05      	cmp	r3, #5
 800222a:	d10c      	bne.n	8002246 <HAL_RCC_OscConfig+0x356>
 800222c:	4b61      	ldr	r3, [pc, #388]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	4a60      	ldr	r2, [pc, #384]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002232:	f043 0304 	orr.w	r3, r3, #4
 8002236:	6213      	str	r3, [r2, #32]
 8002238:	4b5e      	ldr	r3, [pc, #376]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	4a5d      	ldr	r2, [pc, #372]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	6213      	str	r3, [r2, #32]
 8002244:	e00b      	b.n	800225e <HAL_RCC_OscConfig+0x36e>
 8002246:	4b5b      	ldr	r3, [pc, #364]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	4a5a      	ldr	r2, [pc, #360]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800224c:	f023 0301 	bic.w	r3, r3, #1
 8002250:	6213      	str	r3, [r2, #32]
 8002252:	4b58      	ldr	r3, [pc, #352]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4a57      	ldr	r2, [pc, #348]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002258:	f023 0304 	bic.w	r3, r3, #4
 800225c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d015      	beq.n	8002292 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002266:	f7ff fb23 	bl	80018b0 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7ff fb1f 	bl	80018b0 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227c:	4293      	cmp	r3, r2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e0b1      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002284:	4b4b      	ldr	r3, [pc, #300]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d0ee      	beq.n	800226e <HAL_RCC_OscConfig+0x37e>
 8002290:	e014      	b.n	80022bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002292:	f7ff fb0d 	bl	80018b0 <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002298:	e00a      	b.n	80022b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800229a:	f7ff fb09 	bl	80018b0 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e09b      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b0:	4b40      	ldr	r3, [pc, #256]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1ee      	bne.n	800229a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022bc:	7dfb      	ldrb	r3, [r7, #23]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d105      	bne.n	80022ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022c2:	4b3c      	ldr	r3, [pc, #240]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	4a3b      	ldr	r2, [pc, #236]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 8087 	beq.w	80023e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022d8:	4b36      	ldr	r3, [pc, #216]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 030c 	and.w	r3, r3, #12
 80022e0:	2b08      	cmp	r3, #8
 80022e2:	d061      	beq.n	80023a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69db      	ldr	r3, [r3, #28]
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d146      	bne.n	800237a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ec:	4b33      	ldr	r3, [pc, #204]	@ (80023bc <HAL_RCC_OscConfig+0x4cc>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f2:	f7ff fadd 	bl	80018b0 <HAL_GetTick>
 80022f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f8:	e008      	b.n	800230c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022fa:	f7ff fad9 	bl	80018b0 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e06d      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230c:	4b29      	ldr	r3, [pc, #164]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1f0      	bne.n	80022fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002320:	d108      	bne.n	8002334 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002322:	4b24      	ldr	r3, [pc, #144]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	4921      	ldr	r1, [pc, #132]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002334:	4b1f      	ldr	r3, [pc, #124]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a19      	ldr	r1, [r3, #32]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002344:	430b      	orrs	r3, r1
 8002346:	491b      	ldr	r1, [pc, #108]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	4313      	orrs	r3, r2
 800234a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800234c:	4b1b      	ldr	r3, [pc, #108]	@ (80023bc <HAL_RCC_OscConfig+0x4cc>)
 800234e:	2201      	movs	r2, #1
 8002350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002352:	f7ff faad 	bl	80018b0 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800235a:	f7ff faa9 	bl	80018b0 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e03d      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800236c:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0f0      	beq.n	800235a <HAL_RCC_OscConfig+0x46a>
 8002378:	e035      	b.n	80023e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237a:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <HAL_RCC_OscConfig+0x4cc>)
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002380:	f7ff fa96 	bl	80018b0 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002388:	f7ff fa92 	bl	80018b0 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e026      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <HAL_RCC_OscConfig+0x4c4>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_OscConfig+0x498>
 80023a6:	e01e      	b.n	80023e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69db      	ldr	r3, [r3, #28]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d107      	bne.n	80023c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e019      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
 80023b4:	40021000 	.word	0x40021000
 80023b8:	40007000 	.word	0x40007000
 80023bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_RCC_OscConfig+0x500>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d106      	bne.n	80023e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023de:	429a      	cmp	r2, r3
 80023e0:	d001      	beq.n	80023e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e000      	b.n	80023e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40021000 	.word	0x40021000

080023f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0d0      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002408:	4b6a      	ldr	r3, [pc, #424]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	429a      	cmp	r2, r3
 8002414:	d910      	bls.n	8002438 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002416:	4b67      	ldr	r3, [pc, #412]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f023 0207 	bic.w	r2, r3, #7
 800241e:	4965      	ldr	r1, [pc, #404]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	4313      	orrs	r3, r2
 8002424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002426:	4b63      	ldr	r3, [pc, #396]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d001      	beq.n	8002438 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e0b8      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d020      	beq.n	8002486 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d005      	beq.n	800245c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002450:	4b59      	ldr	r3, [pc, #356]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	4a58      	ldr	r2, [pc, #352]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800245a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0308 	and.w	r3, r3, #8
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002468:	4b53      	ldr	r3, [pc, #332]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	4a52      	ldr	r2, [pc, #328]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002472:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002474:	4b50      	ldr	r3, [pc, #320]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	494d      	ldr	r1, [pc, #308]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	4313      	orrs	r3, r2
 8002484:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d040      	beq.n	8002514 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d107      	bne.n	80024aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800249a:	4b47      	ldr	r3, [pc, #284]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d115      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e07f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d107      	bne.n	80024c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024b2:	4b41      	ldr	r3, [pc, #260]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d109      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e073      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c2:	4b3d      	ldr	r3, [pc, #244]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e06b      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024d2:	4b39      	ldr	r3, [pc, #228]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f023 0203 	bic.w	r2, r3, #3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	4936      	ldr	r1, [pc, #216]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024e4:	f7ff f9e4 	bl	80018b0 <HAL_GetTick>
 80024e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ea:	e00a      	b.n	8002502 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ec:	f7ff f9e0 	bl	80018b0 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e053      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002502:	4b2d      	ldr	r3, [pc, #180]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 020c 	and.w	r2, r3, #12
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	429a      	cmp	r2, r3
 8002512:	d1eb      	bne.n	80024ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002514:	4b27      	ldr	r3, [pc, #156]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d210      	bcs.n	8002544 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b24      	ldr	r3, [pc, #144]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f023 0207 	bic.w	r2, r3, #7
 800252a:	4922      	ldr	r1, [pc, #136]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	4b20      	ldr	r3, [pc, #128]	@ (80025b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d001      	beq.n	8002544 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e032      	b.n	80025aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002550:	4b19      	ldr	r3, [pc, #100]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4916      	ldr	r1, [pc, #88]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	4313      	orrs	r3, r2
 8002560:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d009      	beq.n	8002582 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800256e:	4b12      	ldr	r3, [pc, #72]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	490e      	ldr	r1, [pc, #56]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 800257e:	4313      	orrs	r3, r2
 8002580:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002582:	f000 f821 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 8002586:	4602      	mov	r2, r0
 8002588:	4b0b      	ldr	r3, [pc, #44]	@ (80025b8 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	490a      	ldr	r1, [pc, #40]	@ (80025bc <HAL_RCC_ClockConfig+0x1c8>)
 8002594:	5ccb      	ldrb	r3, [r1, r3]
 8002596:	fa22 f303 	lsr.w	r3, r2, r3
 800259a:	4a09      	ldr	r2, [pc, #36]	@ (80025c0 <HAL_RCC_ClockConfig+0x1cc>)
 800259c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800259e:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <HAL_RCC_ClockConfig+0x1d0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff f942 	bl	800182c <HAL_InitTick>

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40022000 	.word	0x40022000
 80025b8:	40021000 	.word	0x40021000
 80025bc:	080042b0 	.word	0x080042b0
 80025c0:	20000000 	.word	0x20000000
 80025c4:	20000004 	.word	0x20000004

080025c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	2300      	movs	r3, #0
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025e2:	4b1e      	ldr	r3, [pc, #120]	@ (800265c <HAL_RCC_GetSysClockFreq+0x94>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d002      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x30>
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d003      	beq.n	80025fe <HAL_RCC_GetSysClockFreq+0x36>
 80025f6:	e027      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025f8:	4b19      	ldr	r3, [pc, #100]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x98>)
 80025fa:	613b      	str	r3, [r7, #16]
      break;
 80025fc:	e027      	b.n	800264e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	0c9b      	lsrs	r3, r3, #18
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	4a17      	ldr	r2, [pc, #92]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002608:	5cd3      	ldrb	r3, [r2, r3]
 800260a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d010      	beq.n	8002638 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002616:	4b11      	ldr	r3, [pc, #68]	@ (800265c <HAL_RCC_GetSysClockFreq+0x94>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	0c5b      	lsrs	r3, r3, #17
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	4a11      	ldr	r2, [pc, #68]	@ (8002668 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002622:	5cd3      	ldrb	r3, [r2, r3]
 8002624:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a0d      	ldr	r2, [pc, #52]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x98>)
 800262a:	fb03 f202 	mul.w	r2, r3, r2
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	fbb2 f3f3 	udiv	r3, r2, r3
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	e004      	b.n	8002642 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a0c      	ldr	r2, [pc, #48]	@ (800266c <HAL_RCC_GetSysClockFreq+0xa4>)
 800263c:	fb02 f303 	mul.w	r3, r2, r3
 8002640:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	613b      	str	r3, [r7, #16]
      break;
 8002646:	e002      	b.n	800264e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002648:	4b05      	ldr	r3, [pc, #20]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x98>)
 800264a:	613b      	str	r3, [r7, #16]
      break;
 800264c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800264e:	693b      	ldr	r3, [r7, #16]
}
 8002650:	4618      	mov	r0, r3
 8002652:	371c      	adds	r7, #28
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	40021000 	.word	0x40021000
 8002660:	007a1200 	.word	0x007a1200
 8002664:	080042c8 	.word	0x080042c8
 8002668:	080042d8 	.word	0x080042d8
 800266c:	003d0900 	.word	0x003d0900

08002670 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002674:	4b02      	ldr	r3, [pc, #8]	@ (8002680 <HAL_RCC_GetHCLKFreq+0x10>)
 8002676:	681b      	ldr	r3, [r3, #0]
}
 8002678:	4618      	mov	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	20000000 	.word	0x20000000

08002684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002688:	f7ff fff2 	bl	8002670 <HAL_RCC_GetHCLKFreq>
 800268c:	4602      	mov	r2, r0
 800268e:	4b05      	ldr	r3, [pc, #20]	@ (80026a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	4903      	ldr	r1, [pc, #12]	@ (80026a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800269a:	5ccb      	ldrb	r3, [r1, r3]
 800269c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40021000 	.word	0x40021000
 80026a8:	080042c0 	.word	0x080042c0

080026ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026b0:	f7ff ffde 	bl	8002670 <HAL_RCC_GetHCLKFreq>
 80026b4:	4602      	mov	r2, r0
 80026b6:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	0adb      	lsrs	r3, r3, #11
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	4903      	ldr	r1, [pc, #12]	@ (80026d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40021000 	.word	0x40021000
 80026d0:	080042c0 	.word	0x080042c0

080026d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002708 <RCC_Delay+0x34>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <RCC_Delay+0x38>)
 80026e2:	fba2 2303 	umull	r2, r3, r2, r3
 80026e6:	0a5b      	lsrs	r3, r3, #9
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	fb02 f303 	mul.w	r3, r2, r3
 80026ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80026f0:	bf00      	nop
  }
  while (Delay --);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1e5a      	subs	r2, r3, #1
 80026f6:	60fa      	str	r2, [r7, #12]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1f9      	bne.n	80026f0 <RCC_Delay+0x1c>
}
 80026fc:	bf00      	nop
 80026fe:	bf00      	nop
 8002700:	3714      	adds	r7, #20
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr
 8002708:	20000000 	.word	0x20000000
 800270c:	10624dd3 	.word	0x10624dd3

08002710 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e076      	b.n	8002810 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002726:	2b00      	cmp	r3, #0
 8002728:	d108      	bne.n	800273c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002732:	d009      	beq.n	8002748 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	61da      	str	r2, [r3, #28]
 800273a:	e005      	b.n	8002748 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d106      	bne.n	8002768 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7fe ff1e 	bl	80015a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2202      	movs	r2, #2
 800276c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800277e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800279a:	431a      	orrs	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	431a      	orrs	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027b8:	431a      	orrs	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027cc:	ea42 0103 	orr.w	r1, r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	0c1a      	lsrs	r2, r3, #16
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f002 0204 	and.w	r2, r2, #4
 80027ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002828:	f7ff f842 	bl	80018b0 <HAL_GetTick>
 800282c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b01      	cmp	r3, #1
 800283c:	d001      	beq.n	8002842 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800283e:	2302      	movs	r3, #2
 8002840:	e12a      	b.n	8002a98 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d002      	beq.n	800284e <HAL_SPI_Transmit+0x36>
 8002848:	88fb      	ldrh	r3, [r7, #6]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e122      	b.n	8002a98 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002858:	2b01      	cmp	r3, #1
 800285a:	d101      	bne.n	8002860 <HAL_SPI_Transmit+0x48>
 800285c:	2302      	movs	r3, #2
 800285e:	e11b      	b.n	8002a98 <HAL_SPI_Transmit+0x280>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2203      	movs	r2, #3
 800286c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	88fa      	ldrh	r2, [r7, #6]
 8002880:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	88fa      	ldrh	r2, [r7, #6]
 8002886:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2200      	movs	r2, #0
 8002898:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028ae:	d10f      	bne.n	80028d0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028da:	2b40      	cmp	r3, #64	@ 0x40
 80028dc:	d007      	beq.n	80028ee <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028f6:	d152      	bne.n	800299e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d002      	beq.n	8002906 <HAL_SPI_Transmit+0xee>
 8002900:	8b7b      	ldrh	r3, [r7, #26]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d145      	bne.n	8002992 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	881a      	ldrh	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	1c9a      	adds	r2, r3, #2
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002920:	b29b      	uxth	r3, r3
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800292a:	e032      	b.n	8002992 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b02      	cmp	r3, #2
 8002938:	d112      	bne.n	8002960 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	881a      	ldrh	r2, [r3, #0]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294a:	1c9a      	adds	r2, r3, #2
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002954:	b29b      	uxth	r3, r3
 8002956:	3b01      	subs	r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800295e:	e018      	b.n	8002992 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002960:	f7fe ffa6 	bl	80018b0 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	429a      	cmp	r2, r3
 800296e:	d803      	bhi.n	8002978 <HAL_SPI_Transmit+0x160>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002976:	d102      	bne.n	800297e <HAL_SPI_Transmit+0x166>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e082      	b.n	8002a98 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1c7      	bne.n	800292c <HAL_SPI_Transmit+0x114>
 800299c:	e053      	b.n	8002a46 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <HAL_SPI_Transmit+0x194>
 80029a6:	8b7b      	ldrh	r3, [r7, #26]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d147      	bne.n	8002a3c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	330c      	adds	r3, #12
 80029b6:	7812      	ldrb	r2, [r2, #0]
 80029b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029be:	1c5a      	adds	r2, r3, #1
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80029d2:	e033      	b.n	8002a3c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d113      	bne.n	8002a0a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	330c      	adds	r3, #12
 80029ec:	7812      	ldrb	r2, [r2, #0]
 80029ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	3b01      	subs	r3, #1
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a08:	e018      	b.n	8002a3c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a0a:	f7fe ff51 	bl	80018b0 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d803      	bhi.n	8002a22 <HAL_SPI_Transmit+0x20a>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d102      	bne.n	8002a28 <HAL_SPI_Transmit+0x210>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d109      	bne.n	8002a3c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e02d      	b.n	8002a98 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1c6      	bne.n	80029d4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a46:	69fa      	ldr	r2, [r7, #28]
 8002a48:	6839      	ldr	r1, [r7, #0]
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 fbc4 	bl	80031d8 <SPI_EndRxTxTransaction>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d002      	beq.n	8002a5c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2220      	movs	r2, #32
 8002a5a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10a      	bne.n	8002a7a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002a96:	2300      	movs	r3, #0
  }
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3720      	adds	r7, #32
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b088      	sub	sp, #32
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d001      	beq.n	8002ac0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002abc:	2302      	movs	r3, #2
 8002abe:	e104      	b.n	8002cca <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ac8:	d112      	bne.n	8002af0 <HAL_SPI_Receive+0x50>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10e      	bne.n	8002af0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ada:	88fa      	ldrh	r2, [r7, #6]
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	68b9      	ldr	r1, [r7, #8]
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 f8f3 	bl	8002cd2 <HAL_SPI_TransmitReceive>
 8002aec:	4603      	mov	r3, r0
 8002aee:	e0ec      	b.n	8002cca <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002af0:	f7fe fede 	bl	80018b0 <HAL_GetTick>
 8002af4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <HAL_SPI_Receive+0x62>
 8002afc:	88fb      	ldrh	r3, [r7, #6]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e0e1      	b.n	8002cca <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_SPI_Receive+0x74>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e0da      	b.n	8002cca <HAL_SPI_Receive+0x22a>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2204      	movs	r2, #4
 8002b20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	88fa      	ldrh	r2, [r7, #6]
 8002b3a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b62:	d10f      	bne.n	8002b84 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002b82:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b8e:	2b40      	cmp	r3, #64	@ 0x40
 8002b90:	d007      	beq.n	8002ba2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ba0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d170      	bne.n	8002c8c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002baa:	e035      	b.n	8002c18 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d115      	bne.n	8002be6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f103 020c 	add.w	r2, r3, #12
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc6:	7812      	ldrb	r2, [r2, #0]
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd0:	1c5a      	adds	r2, r3, #1
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002be4:	e018      	b.n	8002c18 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002be6:	f7fe fe63 	bl	80018b0 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d803      	bhi.n	8002bfe <HAL_SPI_Receive+0x15e>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfc:	d102      	bne.n	8002c04 <HAL_SPI_Receive+0x164>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d109      	bne.n	8002c18 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e058      	b.n	8002cca <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1c4      	bne.n	8002bac <HAL_SPI_Receive+0x10c>
 8002c22:	e038      	b.n	8002c96 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d113      	bne.n	8002c5a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c3c:	b292      	uxth	r2, r2
 8002c3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c44:	1c9a      	adds	r2, r3, #2
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	3b01      	subs	r3, #1
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c58:	e018      	b.n	8002c8c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c5a:	f7fe fe29 	bl	80018b0 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d803      	bhi.n	8002c72 <HAL_SPI_Receive+0x1d2>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c70:	d102      	bne.n	8002c78 <HAL_SPI_Receive+0x1d8>
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e01e      	b.n	8002cca <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1c6      	bne.n	8002c24 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	6839      	ldr	r1, [r7, #0]
 8002c9a:	68f8      	ldr	r0, [r7, #12]
 8002c9c:	f000 fa4a 	bl	8003134 <SPI_EndRxTransaction>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e000      	b.n	8002cca <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
  }
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b08a      	sub	sp, #40	@ 0x28
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ce4:	f7fe fde4 	bl	80018b0 <HAL_GetTick>
 8002ce8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cf0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002cf8:	887b      	ldrh	r3, [r7, #2]
 8002cfa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002cfc:	7ffb      	ldrb	r3, [r7, #31]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d00c      	beq.n	8002d1c <HAL_SPI_TransmitReceive+0x4a>
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d08:	d106      	bne.n	8002d18 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <HAL_SPI_TransmitReceive+0x46>
 8002d12:	7ffb      	ldrb	r3, [r7, #31]
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d001      	beq.n	8002d1c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	e17f      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_SPI_TransmitReceive+0x5c>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d002      	beq.n	8002d2e <HAL_SPI_TransmitReceive+0x5c>
 8002d28:	887b      	ldrh	r3, [r7, #2]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e174      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x6e>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e16d      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d003      	beq.n	8002d5c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2205      	movs	r2, #5
 8002d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	887a      	ldrh	r2, [r7, #2]
 8002d6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	887a      	ldrh	r2, [r7, #2]
 8002d72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	887a      	ldrh	r2, [r7, #2]
 8002d7e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	887a      	ldrh	r2, [r7, #2]
 8002d84:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9c:	2b40      	cmp	r3, #64	@ 0x40
 8002d9e:	d007      	beq.n	8002db0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002db8:	d17e      	bne.n	8002eb8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d002      	beq.n	8002dc8 <HAL_SPI_TransmitReceive+0xf6>
 8002dc2:	8afb      	ldrh	r3, [r7, #22]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d16c      	bne.n	8002ea2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dcc:	881a      	ldrh	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	1c9a      	adds	r2, r3, #2
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	3b01      	subs	r3, #1
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dec:	e059      	b.n	8002ea2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d11b      	bne.n	8002e34 <HAL_SPI_TransmitReceive+0x162>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d016      	beq.n	8002e34 <HAL_SPI_TransmitReceive+0x162>
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d113      	bne.n	8002e34 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e10:	881a      	ldrh	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1c:	1c9a      	adds	r2, r3, #2
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e30:	2300      	movs	r3, #0
 8002e32:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d119      	bne.n	8002e76 <HAL_SPI_TransmitReceive+0x1a4>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d014      	beq.n	8002e76 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e56:	b292      	uxth	r2, r2
 8002e58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5e:	1c9a      	adds	r2, r3, #2
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e72:	2301      	movs	r3, #1
 8002e74:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e76:	f7fe fd1b 	bl	80018b0 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d80d      	bhi.n	8002ea2 <HAL_SPI_TransmitReceive+0x1d0>
 8002e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e8c:	d009      	beq.n	8002ea2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e0bc      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1a0      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x11c>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d19b      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x11c>
 8002eb6:	e082      	b.n	8002fbe <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d002      	beq.n	8002ec6 <HAL_SPI_TransmitReceive+0x1f4>
 8002ec0:	8afb      	ldrh	r3, [r7, #22]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d171      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	330c      	adds	r3, #12
 8002ed0:	7812      	ldrb	r2, [r2, #0]
 8002ed2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eec:	e05d      	b.n	8002faa <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d11c      	bne.n	8002f36 <HAL_SPI_TransmitReceive+0x264>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d017      	beq.n	8002f36 <HAL_SPI_TransmitReceive+0x264>
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d114      	bne.n	8002f36 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	330c      	adds	r3, #12
 8002f16:	7812      	ldrb	r2, [r2, #0]
 8002f18:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d119      	bne.n	8002f78 <HAL_SPI_TransmitReceive+0x2a6>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d014      	beq.n	8002f78 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f74:	2301      	movs	r3, #1
 8002f76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f78:	f7fe fc9a 	bl	80018b0 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	6a3b      	ldr	r3, [r7, #32]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d803      	bhi.n	8002f90 <HAL_SPI_TransmitReceive+0x2be>
 8002f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8e:	d102      	bne.n	8002f96 <HAL_SPI_TransmitReceive+0x2c4>
 8002f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d109      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e038      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d19c      	bne.n	8002eee <HAL_SPI_TransmitReceive+0x21c>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d197      	bne.n	8002eee <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fbe:	6a3a      	ldr	r2, [r7, #32]
 8002fc0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 f908 	bl	80031d8 <SPI_EndRxTxTransaction>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d008      	beq.n	8002fe0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e01d      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10a      	bne.n	8002ffe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fe8:	2300      	movs	r3, #0
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	613b      	str	r3, [r7, #16]
 8002ffc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e000      	b.n	800301c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800301a:	2300      	movs	r3, #0
  }
}
 800301c:	4618      	mov	r0, r3
 800301e:	3728      	adds	r7, #40	@ 0x28
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	603b      	str	r3, [r7, #0]
 8003030:	4613      	mov	r3, r2
 8003032:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003034:	f7fe fc3c 	bl	80018b0 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	4413      	add	r3, r2
 8003042:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003044:	f7fe fc34 	bl	80018b0 <HAL_GetTick>
 8003048:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800304a:	4b39      	ldr	r3, [pc, #228]	@ (8003130 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	015b      	lsls	r3, r3, #5
 8003050:	0d1b      	lsrs	r3, r3, #20
 8003052:	69fa      	ldr	r2, [r7, #28]
 8003054:	fb02 f303 	mul.w	r3, r2, r3
 8003058:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800305a:	e054      	b.n	8003106 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003062:	d050      	beq.n	8003106 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003064:	f7fe fc24 	bl	80018b0 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	429a      	cmp	r2, r3
 8003072:	d902      	bls.n	800307a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d13d      	bne.n	80030f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003088:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003092:	d111      	bne.n	80030b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800309c:	d004      	beq.n	80030a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a6:	d107      	bne.n	80030b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c0:	d10f      	bne.n	80030e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e017      	b.n	8003126 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80030fc:	2300      	movs	r3, #0
 80030fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	3b01      	subs	r3, #1
 8003104:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	4013      	ands	r3, r2
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	429a      	cmp	r2, r3
 8003114:	bf0c      	ite	eq
 8003116:	2301      	moveq	r3, #1
 8003118:	2300      	movne	r3, #0
 800311a:	b2db      	uxtb	r3, r3
 800311c:	461a      	mov	r2, r3
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	429a      	cmp	r2, r3
 8003122:	d19b      	bne.n	800305c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3720      	adds	r7, #32
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	20000000 	.word	0x20000000

08003134 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af02      	add	r7, sp, #8
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003148:	d111      	bne.n	800316e <SPI_EndRxTransaction+0x3a>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003152:	d004      	beq.n	800315e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800315c:	d107      	bne.n	800316e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800316c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003176:	d117      	bne.n	80031a8 <SPI_EndRxTransaction+0x74>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003180:	d112      	bne.n	80031a8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2200      	movs	r2, #0
 800318a:	2101      	movs	r1, #1
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f7ff ff49 	bl	8003024 <SPI_WaitFlagStateUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d01a      	beq.n	80031ce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319c:	f043 0220 	orr.w	r2, r3, #32
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e013      	b.n	80031d0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2200      	movs	r2, #0
 80031b0:	2180      	movs	r1, #128	@ 0x80
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f7ff ff36 	bl	8003024 <SPI_WaitFlagStateUntilTimeout>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c2:	f043 0220 	orr.w	r2, r3, #32
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e000      	b.n	80031d0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af02      	add	r7, sp, #8
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2201      	movs	r2, #1
 80031ec:	2102      	movs	r1, #2
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f7ff ff18 	bl	8003024 <SPI_WaitFlagStateUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d007      	beq.n	800320a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031fe:	f043 0220 	orr.w	r2, r3, #32
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e013      	b.n	8003232 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2200      	movs	r2, #0
 8003212:	2180      	movs	r1, #128	@ 0x80
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7ff ff05 	bl	8003024 <SPI_WaitFlagStateUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d007      	beq.n	8003230 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003224:	f043 0220 	orr.w	r2, r3, #32
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e000      	b.n	8003232 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e042      	b.n	80032d2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d106      	bne.n	8003266 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7fe f9e9 	bl	8001638 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2224      	movs	r2, #36	@ 0x24
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68da      	ldr	r2, [r3, #12]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800327c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f972 	bl	8003568 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003292:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	695a      	ldr	r2, [r3, #20]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80032a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	b08a      	sub	sp, #40	@ 0x28
 80032de:	af02      	add	r7, sp, #8
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	603b      	str	r3, [r7, #0]
 80032e6:	4613      	mov	r3, r2
 80032e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b20      	cmp	r3, #32
 80032f8:	d175      	bne.n	80033e6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <HAL_UART_Transmit+0x2c>
 8003300:	88fb      	ldrh	r3, [r7, #6]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e06e      	b.n	80033e8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2221      	movs	r2, #33	@ 0x21
 8003314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003318:	f7fe faca 	bl	80018b0 <HAL_GetTick>
 800331c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	88fa      	ldrh	r2, [r7, #6]
 8003322:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	88fa      	ldrh	r2, [r7, #6]
 8003328:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003332:	d108      	bne.n	8003346 <HAL_UART_Transmit+0x6c>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d104      	bne.n	8003346 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800333c:	2300      	movs	r3, #0
 800333e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	61bb      	str	r3, [r7, #24]
 8003344:	e003      	b.n	800334e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800334e:	e02e      	b.n	80033ae <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	2200      	movs	r2, #0
 8003358:	2180      	movs	r1, #128	@ 0x80
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f000 f848 	bl	80033f0 <UART_WaitOnFlagUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d005      	beq.n	8003372 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2220      	movs	r2, #32
 800336a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e03a      	b.n	80033e8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10b      	bne.n	8003390 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	461a      	mov	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003386:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	3302      	adds	r3, #2
 800338c:	61bb      	str	r3, [r7, #24]
 800338e:	e007      	b.n	80033a0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	781a      	ldrb	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	3301      	adds	r3, #1
 800339e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1cb      	bne.n	8003350 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2200      	movs	r2, #0
 80033c0:	2140      	movs	r1, #64	@ 0x40
 80033c2:	68f8      	ldr	r0, [r7, #12]
 80033c4:	f000 f814 	bl	80033f0 <UART_WaitOnFlagUntilTimeout>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d005      	beq.n	80033da <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2220      	movs	r2, #32
 80033d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e006      	b.n	80033e8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2220      	movs	r2, #32
 80033de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	e000      	b.n	80033e8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80033e6:	2302      	movs	r3, #2
  }
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3720      	adds	r7, #32
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	4613      	mov	r3, r2
 80033fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003400:	e03b      	b.n	800347a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003402:	6a3b      	ldr	r3, [r7, #32]
 8003404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003408:	d037      	beq.n	800347a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340a:	f7fe fa51 	bl	80018b0 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	6a3a      	ldr	r2, [r7, #32]
 8003416:	429a      	cmp	r2, r3
 8003418:	d302      	bcc.n	8003420 <UART_WaitOnFlagUntilTimeout+0x30>
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e03a      	b.n	800349a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	f003 0304 	and.w	r3, r3, #4
 800342e:	2b00      	cmp	r3, #0
 8003430:	d023      	beq.n	800347a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2b80      	cmp	r3, #128	@ 0x80
 8003436:	d020      	beq.n	800347a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b40      	cmp	r3, #64	@ 0x40
 800343c:	d01d      	beq.n	800347a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0308 	and.w	r3, r3, #8
 8003448:	2b08      	cmp	r3, #8
 800344a:	d116      	bne.n	800347a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	617b      	str	r3, [r7, #20]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 f81d 	bl	80034a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2208      	movs	r2, #8
 800346c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e00f      	b.n	800349a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	4013      	ands	r3, r2
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	429a      	cmp	r2, r3
 8003488:	bf0c      	ite	eq
 800348a:	2301      	moveq	r3, #1
 800348c:	2300      	movne	r3, #0
 800348e:	b2db      	uxtb	r3, r3
 8003490:	461a      	mov	r2, r3
 8003492:	79fb      	ldrb	r3, [r7, #7]
 8003494:	429a      	cmp	r2, r3
 8003496:	d0b4      	beq.n	8003402 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3718      	adds	r7, #24
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b095      	sub	sp, #84	@ 0x54
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	330c      	adds	r3, #12
 80034b0:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b4:	e853 3f00 	ldrex	r3, [r3]
 80034b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	330c      	adds	r3, #12
 80034c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80034cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034d2:	e841 2300 	strex	r3, r2, [r1]
 80034d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1e5      	bne.n	80034aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	3314      	adds	r3, #20
 80034e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f023 0301 	bic.w	r3, r3, #1
 80034f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	3314      	adds	r3, #20
 80034fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003500:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003502:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003504:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003506:	e841 2300 	strex	r3, r2, [r1]
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1e5      	bne.n	80034de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003516:	2b01      	cmp	r3, #1
 8003518:	d119      	bne.n	800354e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	330c      	adds	r3, #12
 8003520:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	e853 3f00 	ldrex	r3, [r3]
 8003528:	60bb      	str	r3, [r7, #8]
   return(result);
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	f023 0310 	bic.w	r3, r3, #16
 8003530:	647b      	str	r3, [r7, #68]	@ 0x44
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	330c      	adds	r3, #12
 8003538:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800353a:	61ba      	str	r2, [r7, #24]
 800353c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353e:	6979      	ldr	r1, [r7, #20]
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	e841 2300 	strex	r3, r2, [r1]
 8003546:	613b      	str	r3, [r7, #16]
   return(result);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1e5      	bne.n	800351a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800355c:	bf00      	nop
 800355e:	3754      	adds	r7, #84	@ 0x54
 8003560:	46bd      	mov	sp, r7
 8003562:	bc80      	pop	{r7}
 8003564:	4770      	bx	lr
	...

08003568 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	4313      	orrs	r3, r2
 8003596:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80035a2:	f023 030c 	bic.w	r3, r3, #12
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	68b9      	ldr	r1, [r7, #8]
 80035ac:	430b      	orrs	r3, r1
 80035ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699a      	ldr	r2, [r3, #24]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a2c      	ldr	r2, [pc, #176]	@ (800367c <UART_SetConfig+0x114>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d103      	bne.n	80035d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80035d0:	f7ff f86c 	bl	80026ac <HAL_RCC_GetPCLK2Freq>
 80035d4:	60f8      	str	r0, [r7, #12]
 80035d6:	e002      	b.n	80035de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80035d8:	f7ff f854 	bl	8002684 <HAL_RCC_GetPCLK1Freq>
 80035dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	009a      	lsls	r2, r3, #2
 80035e8:	441a      	add	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f4:	4a22      	ldr	r2, [pc, #136]	@ (8003680 <UART_SetConfig+0x118>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	0119      	lsls	r1, r3, #4
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	4613      	mov	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	009a      	lsls	r2, r3, #2
 8003608:	441a      	add	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	fbb2 f2f3 	udiv	r2, r2, r3
 8003614:	4b1a      	ldr	r3, [pc, #104]	@ (8003680 <UART_SetConfig+0x118>)
 8003616:	fba3 0302 	umull	r0, r3, r3, r2
 800361a:	095b      	lsrs	r3, r3, #5
 800361c:	2064      	movs	r0, #100	@ 0x64
 800361e:	fb00 f303 	mul.w	r3, r0, r3
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	3332      	adds	r3, #50	@ 0x32
 8003628:	4a15      	ldr	r2, [pc, #84]	@ (8003680 <UART_SetConfig+0x118>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	095b      	lsrs	r3, r3, #5
 8003630:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003634:	4419      	add	r1, r3
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	4613      	mov	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4413      	add	r3, r2
 800363e:	009a      	lsls	r2, r3, #2
 8003640:	441a      	add	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	fbb2 f2f3 	udiv	r2, r2, r3
 800364c:	4b0c      	ldr	r3, [pc, #48]	@ (8003680 <UART_SetConfig+0x118>)
 800364e:	fba3 0302 	umull	r0, r3, r3, r2
 8003652:	095b      	lsrs	r3, r3, #5
 8003654:	2064      	movs	r0, #100	@ 0x64
 8003656:	fb00 f303 	mul.w	r3, r0, r3
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	011b      	lsls	r3, r3, #4
 800365e:	3332      	adds	r3, #50	@ 0x32
 8003660:	4a07      	ldr	r2, [pc, #28]	@ (8003680 <UART_SetConfig+0x118>)
 8003662:	fba2 2303 	umull	r2, r3, r2, r3
 8003666:	095b      	lsrs	r3, r3, #5
 8003668:	f003 020f 	and.w	r2, r3, #15
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	440a      	add	r2, r1
 8003672:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003674:	bf00      	nop
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40013800 	.word	0x40013800
 8003680:	51eb851f 	.word	0x51eb851f

08003684 <sniprintf>:
 8003684:	b40c      	push	{r2, r3}
 8003686:	b530      	push	{r4, r5, lr}
 8003688:	4b18      	ldr	r3, [pc, #96]	@ (80036ec <sniprintf+0x68>)
 800368a:	1e0c      	subs	r4, r1, #0
 800368c:	681d      	ldr	r5, [r3, #0]
 800368e:	b09d      	sub	sp, #116	@ 0x74
 8003690:	da08      	bge.n	80036a4 <sniprintf+0x20>
 8003692:	238b      	movs	r3, #139	@ 0x8b
 8003694:	f04f 30ff 	mov.w	r0, #4294967295
 8003698:	602b      	str	r3, [r5, #0]
 800369a:	b01d      	add	sp, #116	@ 0x74
 800369c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036a0:	b002      	add	sp, #8
 80036a2:	4770      	bx	lr
 80036a4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80036a8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80036b2:	bf0c      	ite	eq
 80036b4:	4623      	moveq	r3, r4
 80036b6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80036ba:	9304      	str	r3, [sp, #16]
 80036bc:	9307      	str	r3, [sp, #28]
 80036be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036c2:	9002      	str	r0, [sp, #8]
 80036c4:	9006      	str	r0, [sp, #24]
 80036c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80036ca:	4628      	mov	r0, r5
 80036cc:	ab21      	add	r3, sp, #132	@ 0x84
 80036ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80036d0:	a902      	add	r1, sp, #8
 80036d2:	9301      	str	r3, [sp, #4]
 80036d4:	f000 f9dc 	bl	8003a90 <_svfiprintf_r>
 80036d8:	1c43      	adds	r3, r0, #1
 80036da:	bfbc      	itt	lt
 80036dc:	238b      	movlt	r3, #139	@ 0x8b
 80036de:	602b      	strlt	r3, [r5, #0]
 80036e0:	2c00      	cmp	r4, #0
 80036e2:	d0da      	beq.n	800369a <sniprintf+0x16>
 80036e4:	2200      	movs	r2, #0
 80036e6:	9b02      	ldr	r3, [sp, #8]
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	e7d6      	b.n	800369a <sniprintf+0x16>
 80036ec:	2000000c 	.word	0x2000000c

080036f0 <_vsniprintf_r>:
 80036f0:	b530      	push	{r4, r5, lr}
 80036f2:	4614      	mov	r4, r2
 80036f4:	2c00      	cmp	r4, #0
 80036f6:	4605      	mov	r5, r0
 80036f8:	461a      	mov	r2, r3
 80036fa:	b09b      	sub	sp, #108	@ 0x6c
 80036fc:	da05      	bge.n	800370a <_vsniprintf_r+0x1a>
 80036fe:	238b      	movs	r3, #139	@ 0x8b
 8003700:	6003      	str	r3, [r0, #0]
 8003702:	f04f 30ff 	mov.w	r0, #4294967295
 8003706:	b01b      	add	sp, #108	@ 0x6c
 8003708:	bd30      	pop	{r4, r5, pc}
 800370a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800370e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	9319      	str	r3, [sp, #100]	@ 0x64
 8003718:	bf0c      	ite	eq
 800371a:	4623      	moveq	r3, r4
 800371c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003720:	9302      	str	r3, [sp, #8]
 8003722:	9305      	str	r3, [sp, #20]
 8003724:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003728:	9100      	str	r1, [sp, #0]
 800372a:	9104      	str	r1, [sp, #16]
 800372c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003730:	4669      	mov	r1, sp
 8003732:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003734:	f000 f9ac 	bl	8003a90 <_svfiprintf_r>
 8003738:	1c43      	adds	r3, r0, #1
 800373a:	bfbc      	itt	lt
 800373c:	238b      	movlt	r3, #139	@ 0x8b
 800373e:	602b      	strlt	r3, [r5, #0]
 8003740:	2c00      	cmp	r4, #0
 8003742:	d0e0      	beq.n	8003706 <_vsniprintf_r+0x16>
 8003744:	2200      	movs	r2, #0
 8003746:	9b00      	ldr	r3, [sp, #0]
 8003748:	701a      	strb	r2, [r3, #0]
 800374a:	e7dc      	b.n	8003706 <_vsniprintf_r+0x16>

0800374c <vsniprintf>:
 800374c:	b507      	push	{r0, r1, r2, lr}
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	4613      	mov	r3, r2
 8003752:	460a      	mov	r2, r1
 8003754:	4601      	mov	r1, r0
 8003756:	4803      	ldr	r0, [pc, #12]	@ (8003764 <vsniprintf+0x18>)
 8003758:	6800      	ldr	r0, [r0, #0]
 800375a:	f7ff ffc9 	bl	80036f0 <_vsniprintf_r>
 800375e:	b003      	add	sp, #12
 8003760:	f85d fb04 	ldr.w	pc, [sp], #4
 8003764:	2000000c 	.word	0x2000000c

08003768 <memset>:
 8003768:	4603      	mov	r3, r0
 800376a:	4402      	add	r2, r0
 800376c:	4293      	cmp	r3, r2
 800376e:	d100      	bne.n	8003772 <memset+0xa>
 8003770:	4770      	bx	lr
 8003772:	f803 1b01 	strb.w	r1, [r3], #1
 8003776:	e7f9      	b.n	800376c <memset+0x4>

08003778 <__errno>:
 8003778:	4b01      	ldr	r3, [pc, #4]	@ (8003780 <__errno+0x8>)
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	2000000c 	.word	0x2000000c

08003784 <__libc_init_array>:
 8003784:	b570      	push	{r4, r5, r6, lr}
 8003786:	2600      	movs	r6, #0
 8003788:	4d0c      	ldr	r5, [pc, #48]	@ (80037bc <__libc_init_array+0x38>)
 800378a:	4c0d      	ldr	r4, [pc, #52]	@ (80037c0 <__libc_init_array+0x3c>)
 800378c:	1b64      	subs	r4, r4, r5
 800378e:	10a4      	asrs	r4, r4, #2
 8003790:	42a6      	cmp	r6, r4
 8003792:	d109      	bne.n	80037a8 <__libc_init_array+0x24>
 8003794:	f000 fc76 	bl	8004084 <_init>
 8003798:	2600      	movs	r6, #0
 800379a:	4d0a      	ldr	r5, [pc, #40]	@ (80037c4 <__libc_init_array+0x40>)
 800379c:	4c0a      	ldr	r4, [pc, #40]	@ (80037c8 <__libc_init_array+0x44>)
 800379e:	1b64      	subs	r4, r4, r5
 80037a0:	10a4      	asrs	r4, r4, #2
 80037a2:	42a6      	cmp	r6, r4
 80037a4:	d105      	bne.n	80037b2 <__libc_init_array+0x2e>
 80037a6:	bd70      	pop	{r4, r5, r6, pc}
 80037a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80037ac:	4798      	blx	r3
 80037ae:	3601      	adds	r6, #1
 80037b0:	e7ee      	b.n	8003790 <__libc_init_array+0xc>
 80037b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037b6:	4798      	blx	r3
 80037b8:	3601      	adds	r6, #1
 80037ba:	e7f2      	b.n	80037a2 <__libc_init_array+0x1e>
 80037bc:	08004318 	.word	0x08004318
 80037c0:	08004318 	.word	0x08004318
 80037c4:	08004318 	.word	0x08004318
 80037c8:	0800431c 	.word	0x0800431c

080037cc <__retarget_lock_acquire_recursive>:
 80037cc:	4770      	bx	lr

080037ce <__retarget_lock_release_recursive>:
 80037ce:	4770      	bx	lr

080037d0 <memcpy>:
 80037d0:	440a      	add	r2, r1
 80037d2:	4291      	cmp	r1, r2
 80037d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80037d8:	d100      	bne.n	80037dc <memcpy+0xc>
 80037da:	4770      	bx	lr
 80037dc:	b510      	push	{r4, lr}
 80037de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037e2:	4291      	cmp	r1, r2
 80037e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037e8:	d1f9      	bne.n	80037de <memcpy+0xe>
 80037ea:	bd10      	pop	{r4, pc}

080037ec <_free_r>:
 80037ec:	b538      	push	{r3, r4, r5, lr}
 80037ee:	4605      	mov	r5, r0
 80037f0:	2900      	cmp	r1, #0
 80037f2:	d040      	beq.n	8003876 <_free_r+0x8a>
 80037f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037f8:	1f0c      	subs	r4, r1, #4
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	bfb8      	it	lt
 80037fe:	18e4      	addlt	r4, r4, r3
 8003800:	f000 f8de 	bl	80039c0 <__malloc_lock>
 8003804:	4a1c      	ldr	r2, [pc, #112]	@ (8003878 <_free_r+0x8c>)
 8003806:	6813      	ldr	r3, [r2, #0]
 8003808:	b933      	cbnz	r3, 8003818 <_free_r+0x2c>
 800380a:	6063      	str	r3, [r4, #4]
 800380c:	6014      	str	r4, [r2, #0]
 800380e:	4628      	mov	r0, r5
 8003810:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003814:	f000 b8da 	b.w	80039cc <__malloc_unlock>
 8003818:	42a3      	cmp	r3, r4
 800381a:	d908      	bls.n	800382e <_free_r+0x42>
 800381c:	6820      	ldr	r0, [r4, #0]
 800381e:	1821      	adds	r1, r4, r0
 8003820:	428b      	cmp	r3, r1
 8003822:	bf01      	itttt	eq
 8003824:	6819      	ldreq	r1, [r3, #0]
 8003826:	685b      	ldreq	r3, [r3, #4]
 8003828:	1809      	addeq	r1, r1, r0
 800382a:	6021      	streq	r1, [r4, #0]
 800382c:	e7ed      	b.n	800380a <_free_r+0x1e>
 800382e:	461a      	mov	r2, r3
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	b10b      	cbz	r3, 8003838 <_free_r+0x4c>
 8003834:	42a3      	cmp	r3, r4
 8003836:	d9fa      	bls.n	800382e <_free_r+0x42>
 8003838:	6811      	ldr	r1, [r2, #0]
 800383a:	1850      	adds	r0, r2, r1
 800383c:	42a0      	cmp	r0, r4
 800383e:	d10b      	bne.n	8003858 <_free_r+0x6c>
 8003840:	6820      	ldr	r0, [r4, #0]
 8003842:	4401      	add	r1, r0
 8003844:	1850      	adds	r0, r2, r1
 8003846:	4283      	cmp	r3, r0
 8003848:	6011      	str	r1, [r2, #0]
 800384a:	d1e0      	bne.n	800380e <_free_r+0x22>
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	4408      	add	r0, r1
 8003852:	6010      	str	r0, [r2, #0]
 8003854:	6053      	str	r3, [r2, #4]
 8003856:	e7da      	b.n	800380e <_free_r+0x22>
 8003858:	d902      	bls.n	8003860 <_free_r+0x74>
 800385a:	230c      	movs	r3, #12
 800385c:	602b      	str	r3, [r5, #0]
 800385e:	e7d6      	b.n	800380e <_free_r+0x22>
 8003860:	6820      	ldr	r0, [r4, #0]
 8003862:	1821      	adds	r1, r4, r0
 8003864:	428b      	cmp	r3, r1
 8003866:	bf01      	itttt	eq
 8003868:	6819      	ldreq	r1, [r3, #0]
 800386a:	685b      	ldreq	r3, [r3, #4]
 800386c:	1809      	addeq	r1, r1, r0
 800386e:	6021      	streq	r1, [r4, #0]
 8003870:	6063      	str	r3, [r4, #4]
 8003872:	6054      	str	r4, [r2, #4]
 8003874:	e7cb      	b.n	800380e <_free_r+0x22>
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	200005e8 	.word	0x200005e8

0800387c <sbrk_aligned>:
 800387c:	b570      	push	{r4, r5, r6, lr}
 800387e:	4e0f      	ldr	r6, [pc, #60]	@ (80038bc <sbrk_aligned+0x40>)
 8003880:	460c      	mov	r4, r1
 8003882:	6831      	ldr	r1, [r6, #0]
 8003884:	4605      	mov	r5, r0
 8003886:	b911      	cbnz	r1, 800388e <sbrk_aligned+0x12>
 8003888:	f000 fba8 	bl	8003fdc <_sbrk_r>
 800388c:	6030      	str	r0, [r6, #0]
 800388e:	4621      	mov	r1, r4
 8003890:	4628      	mov	r0, r5
 8003892:	f000 fba3 	bl	8003fdc <_sbrk_r>
 8003896:	1c43      	adds	r3, r0, #1
 8003898:	d103      	bne.n	80038a2 <sbrk_aligned+0x26>
 800389a:	f04f 34ff 	mov.w	r4, #4294967295
 800389e:	4620      	mov	r0, r4
 80038a0:	bd70      	pop	{r4, r5, r6, pc}
 80038a2:	1cc4      	adds	r4, r0, #3
 80038a4:	f024 0403 	bic.w	r4, r4, #3
 80038a8:	42a0      	cmp	r0, r4
 80038aa:	d0f8      	beq.n	800389e <sbrk_aligned+0x22>
 80038ac:	1a21      	subs	r1, r4, r0
 80038ae:	4628      	mov	r0, r5
 80038b0:	f000 fb94 	bl	8003fdc <_sbrk_r>
 80038b4:	3001      	adds	r0, #1
 80038b6:	d1f2      	bne.n	800389e <sbrk_aligned+0x22>
 80038b8:	e7ef      	b.n	800389a <sbrk_aligned+0x1e>
 80038ba:	bf00      	nop
 80038bc:	200005e4 	.word	0x200005e4

080038c0 <_malloc_r>:
 80038c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038c4:	1ccd      	adds	r5, r1, #3
 80038c6:	f025 0503 	bic.w	r5, r5, #3
 80038ca:	3508      	adds	r5, #8
 80038cc:	2d0c      	cmp	r5, #12
 80038ce:	bf38      	it	cc
 80038d0:	250c      	movcc	r5, #12
 80038d2:	2d00      	cmp	r5, #0
 80038d4:	4606      	mov	r6, r0
 80038d6:	db01      	blt.n	80038dc <_malloc_r+0x1c>
 80038d8:	42a9      	cmp	r1, r5
 80038da:	d904      	bls.n	80038e6 <_malloc_r+0x26>
 80038dc:	230c      	movs	r3, #12
 80038de:	6033      	str	r3, [r6, #0]
 80038e0:	2000      	movs	r0, #0
 80038e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039bc <_malloc_r+0xfc>
 80038ea:	f000 f869 	bl	80039c0 <__malloc_lock>
 80038ee:	f8d8 3000 	ldr.w	r3, [r8]
 80038f2:	461c      	mov	r4, r3
 80038f4:	bb44      	cbnz	r4, 8003948 <_malloc_r+0x88>
 80038f6:	4629      	mov	r1, r5
 80038f8:	4630      	mov	r0, r6
 80038fa:	f7ff ffbf 	bl	800387c <sbrk_aligned>
 80038fe:	1c43      	adds	r3, r0, #1
 8003900:	4604      	mov	r4, r0
 8003902:	d158      	bne.n	80039b6 <_malloc_r+0xf6>
 8003904:	f8d8 4000 	ldr.w	r4, [r8]
 8003908:	4627      	mov	r7, r4
 800390a:	2f00      	cmp	r7, #0
 800390c:	d143      	bne.n	8003996 <_malloc_r+0xd6>
 800390e:	2c00      	cmp	r4, #0
 8003910:	d04b      	beq.n	80039aa <_malloc_r+0xea>
 8003912:	6823      	ldr	r3, [r4, #0]
 8003914:	4639      	mov	r1, r7
 8003916:	4630      	mov	r0, r6
 8003918:	eb04 0903 	add.w	r9, r4, r3
 800391c:	f000 fb5e 	bl	8003fdc <_sbrk_r>
 8003920:	4581      	cmp	r9, r0
 8003922:	d142      	bne.n	80039aa <_malloc_r+0xea>
 8003924:	6821      	ldr	r1, [r4, #0]
 8003926:	4630      	mov	r0, r6
 8003928:	1a6d      	subs	r5, r5, r1
 800392a:	4629      	mov	r1, r5
 800392c:	f7ff ffa6 	bl	800387c <sbrk_aligned>
 8003930:	3001      	adds	r0, #1
 8003932:	d03a      	beq.n	80039aa <_malloc_r+0xea>
 8003934:	6823      	ldr	r3, [r4, #0]
 8003936:	442b      	add	r3, r5
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	f8d8 3000 	ldr.w	r3, [r8]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	bb62      	cbnz	r2, 800399c <_malloc_r+0xdc>
 8003942:	f8c8 7000 	str.w	r7, [r8]
 8003946:	e00f      	b.n	8003968 <_malloc_r+0xa8>
 8003948:	6822      	ldr	r2, [r4, #0]
 800394a:	1b52      	subs	r2, r2, r5
 800394c:	d420      	bmi.n	8003990 <_malloc_r+0xd0>
 800394e:	2a0b      	cmp	r2, #11
 8003950:	d917      	bls.n	8003982 <_malloc_r+0xc2>
 8003952:	1961      	adds	r1, r4, r5
 8003954:	42a3      	cmp	r3, r4
 8003956:	6025      	str	r5, [r4, #0]
 8003958:	bf18      	it	ne
 800395a:	6059      	strne	r1, [r3, #4]
 800395c:	6863      	ldr	r3, [r4, #4]
 800395e:	bf08      	it	eq
 8003960:	f8c8 1000 	streq.w	r1, [r8]
 8003964:	5162      	str	r2, [r4, r5]
 8003966:	604b      	str	r3, [r1, #4]
 8003968:	4630      	mov	r0, r6
 800396a:	f000 f82f 	bl	80039cc <__malloc_unlock>
 800396e:	f104 000b 	add.w	r0, r4, #11
 8003972:	1d23      	adds	r3, r4, #4
 8003974:	f020 0007 	bic.w	r0, r0, #7
 8003978:	1ac2      	subs	r2, r0, r3
 800397a:	bf1c      	itt	ne
 800397c:	1a1b      	subne	r3, r3, r0
 800397e:	50a3      	strne	r3, [r4, r2]
 8003980:	e7af      	b.n	80038e2 <_malloc_r+0x22>
 8003982:	6862      	ldr	r2, [r4, #4]
 8003984:	42a3      	cmp	r3, r4
 8003986:	bf0c      	ite	eq
 8003988:	f8c8 2000 	streq.w	r2, [r8]
 800398c:	605a      	strne	r2, [r3, #4]
 800398e:	e7eb      	b.n	8003968 <_malloc_r+0xa8>
 8003990:	4623      	mov	r3, r4
 8003992:	6864      	ldr	r4, [r4, #4]
 8003994:	e7ae      	b.n	80038f4 <_malloc_r+0x34>
 8003996:	463c      	mov	r4, r7
 8003998:	687f      	ldr	r7, [r7, #4]
 800399a:	e7b6      	b.n	800390a <_malloc_r+0x4a>
 800399c:	461a      	mov	r2, r3
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	42a3      	cmp	r3, r4
 80039a2:	d1fb      	bne.n	800399c <_malloc_r+0xdc>
 80039a4:	2300      	movs	r3, #0
 80039a6:	6053      	str	r3, [r2, #4]
 80039a8:	e7de      	b.n	8003968 <_malloc_r+0xa8>
 80039aa:	230c      	movs	r3, #12
 80039ac:	4630      	mov	r0, r6
 80039ae:	6033      	str	r3, [r6, #0]
 80039b0:	f000 f80c 	bl	80039cc <__malloc_unlock>
 80039b4:	e794      	b.n	80038e0 <_malloc_r+0x20>
 80039b6:	6005      	str	r5, [r0, #0]
 80039b8:	e7d6      	b.n	8003968 <_malloc_r+0xa8>
 80039ba:	bf00      	nop
 80039bc:	200005e8 	.word	0x200005e8

080039c0 <__malloc_lock>:
 80039c0:	4801      	ldr	r0, [pc, #4]	@ (80039c8 <__malloc_lock+0x8>)
 80039c2:	f7ff bf03 	b.w	80037cc <__retarget_lock_acquire_recursive>
 80039c6:	bf00      	nop
 80039c8:	200005e0 	.word	0x200005e0

080039cc <__malloc_unlock>:
 80039cc:	4801      	ldr	r0, [pc, #4]	@ (80039d4 <__malloc_unlock+0x8>)
 80039ce:	f7ff befe 	b.w	80037ce <__retarget_lock_release_recursive>
 80039d2:	bf00      	nop
 80039d4:	200005e0 	.word	0x200005e0

080039d8 <__ssputs_r>:
 80039d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039dc:	461f      	mov	r7, r3
 80039de:	688e      	ldr	r6, [r1, #8]
 80039e0:	4682      	mov	sl, r0
 80039e2:	42be      	cmp	r6, r7
 80039e4:	460c      	mov	r4, r1
 80039e6:	4690      	mov	r8, r2
 80039e8:	680b      	ldr	r3, [r1, #0]
 80039ea:	d82d      	bhi.n	8003a48 <__ssputs_r+0x70>
 80039ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80039f4:	d026      	beq.n	8003a44 <__ssputs_r+0x6c>
 80039f6:	6965      	ldr	r5, [r4, #20]
 80039f8:	6909      	ldr	r1, [r1, #16]
 80039fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039fe:	eba3 0901 	sub.w	r9, r3, r1
 8003a02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a06:	1c7b      	adds	r3, r7, #1
 8003a08:	444b      	add	r3, r9
 8003a0a:	106d      	asrs	r5, r5, #1
 8003a0c:	429d      	cmp	r5, r3
 8003a0e:	bf38      	it	cc
 8003a10:	461d      	movcc	r5, r3
 8003a12:	0553      	lsls	r3, r2, #21
 8003a14:	d527      	bpl.n	8003a66 <__ssputs_r+0x8e>
 8003a16:	4629      	mov	r1, r5
 8003a18:	f7ff ff52 	bl	80038c0 <_malloc_r>
 8003a1c:	4606      	mov	r6, r0
 8003a1e:	b360      	cbz	r0, 8003a7a <__ssputs_r+0xa2>
 8003a20:	464a      	mov	r2, r9
 8003a22:	6921      	ldr	r1, [r4, #16]
 8003a24:	f7ff fed4 	bl	80037d0 <memcpy>
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a32:	81a3      	strh	r3, [r4, #12]
 8003a34:	6126      	str	r6, [r4, #16]
 8003a36:	444e      	add	r6, r9
 8003a38:	6026      	str	r6, [r4, #0]
 8003a3a:	463e      	mov	r6, r7
 8003a3c:	6165      	str	r5, [r4, #20]
 8003a3e:	eba5 0509 	sub.w	r5, r5, r9
 8003a42:	60a5      	str	r5, [r4, #8]
 8003a44:	42be      	cmp	r6, r7
 8003a46:	d900      	bls.n	8003a4a <__ssputs_r+0x72>
 8003a48:	463e      	mov	r6, r7
 8003a4a:	4632      	mov	r2, r6
 8003a4c:	4641      	mov	r1, r8
 8003a4e:	6820      	ldr	r0, [r4, #0]
 8003a50:	f000 faaa 	bl	8003fa8 <memmove>
 8003a54:	2000      	movs	r0, #0
 8003a56:	68a3      	ldr	r3, [r4, #8]
 8003a58:	1b9b      	subs	r3, r3, r6
 8003a5a:	60a3      	str	r3, [r4, #8]
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	4433      	add	r3, r6
 8003a60:	6023      	str	r3, [r4, #0]
 8003a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a66:	462a      	mov	r2, r5
 8003a68:	f000 fad6 	bl	8004018 <_realloc_r>
 8003a6c:	4606      	mov	r6, r0
 8003a6e:	2800      	cmp	r0, #0
 8003a70:	d1e0      	bne.n	8003a34 <__ssputs_r+0x5c>
 8003a72:	4650      	mov	r0, sl
 8003a74:	6921      	ldr	r1, [r4, #16]
 8003a76:	f7ff feb9 	bl	80037ec <_free_r>
 8003a7a:	230c      	movs	r3, #12
 8003a7c:	f8ca 3000 	str.w	r3, [sl]
 8003a80:	89a3      	ldrh	r3, [r4, #12]
 8003a82:	f04f 30ff 	mov.w	r0, #4294967295
 8003a86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a8a:	81a3      	strh	r3, [r4, #12]
 8003a8c:	e7e9      	b.n	8003a62 <__ssputs_r+0x8a>
	...

08003a90 <_svfiprintf_r>:
 8003a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a94:	4698      	mov	r8, r3
 8003a96:	898b      	ldrh	r3, [r1, #12]
 8003a98:	4607      	mov	r7, r0
 8003a9a:	061b      	lsls	r3, r3, #24
 8003a9c:	460d      	mov	r5, r1
 8003a9e:	4614      	mov	r4, r2
 8003aa0:	b09d      	sub	sp, #116	@ 0x74
 8003aa2:	d510      	bpl.n	8003ac6 <_svfiprintf_r+0x36>
 8003aa4:	690b      	ldr	r3, [r1, #16]
 8003aa6:	b973      	cbnz	r3, 8003ac6 <_svfiprintf_r+0x36>
 8003aa8:	2140      	movs	r1, #64	@ 0x40
 8003aaa:	f7ff ff09 	bl	80038c0 <_malloc_r>
 8003aae:	6028      	str	r0, [r5, #0]
 8003ab0:	6128      	str	r0, [r5, #16]
 8003ab2:	b930      	cbnz	r0, 8003ac2 <_svfiprintf_r+0x32>
 8003ab4:	230c      	movs	r3, #12
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8003abc:	b01d      	add	sp, #116	@ 0x74
 8003abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac2:	2340      	movs	r3, #64	@ 0x40
 8003ac4:	616b      	str	r3, [r5, #20]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003aca:	2320      	movs	r3, #32
 8003acc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ad0:	2330      	movs	r3, #48	@ 0x30
 8003ad2:	f04f 0901 	mov.w	r9, #1
 8003ad6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ada:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003c74 <_svfiprintf_r+0x1e4>
 8003ade:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ae2:	4623      	mov	r3, r4
 8003ae4:	469a      	mov	sl, r3
 8003ae6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003aea:	b10a      	cbz	r2, 8003af0 <_svfiprintf_r+0x60>
 8003aec:	2a25      	cmp	r2, #37	@ 0x25
 8003aee:	d1f9      	bne.n	8003ae4 <_svfiprintf_r+0x54>
 8003af0:	ebba 0b04 	subs.w	fp, sl, r4
 8003af4:	d00b      	beq.n	8003b0e <_svfiprintf_r+0x7e>
 8003af6:	465b      	mov	r3, fp
 8003af8:	4622      	mov	r2, r4
 8003afa:	4629      	mov	r1, r5
 8003afc:	4638      	mov	r0, r7
 8003afe:	f7ff ff6b 	bl	80039d8 <__ssputs_r>
 8003b02:	3001      	adds	r0, #1
 8003b04:	f000 80a7 	beq.w	8003c56 <_svfiprintf_r+0x1c6>
 8003b08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b0a:	445a      	add	r2, fp
 8003b0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 809f 	beq.w	8003c56 <_svfiprintf_r+0x1c6>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b22:	f10a 0a01 	add.w	sl, sl, #1
 8003b26:	9304      	str	r3, [sp, #16]
 8003b28:	9307      	str	r3, [sp, #28]
 8003b2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b30:	4654      	mov	r4, sl
 8003b32:	2205      	movs	r2, #5
 8003b34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b38:	484e      	ldr	r0, [pc, #312]	@ (8003c74 <_svfiprintf_r+0x1e4>)
 8003b3a:	f000 fa5f 	bl	8003ffc <memchr>
 8003b3e:	9a04      	ldr	r2, [sp, #16]
 8003b40:	b9d8      	cbnz	r0, 8003b7a <_svfiprintf_r+0xea>
 8003b42:	06d0      	lsls	r0, r2, #27
 8003b44:	bf44      	itt	mi
 8003b46:	2320      	movmi	r3, #32
 8003b48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b4c:	0711      	lsls	r1, r2, #28
 8003b4e:	bf44      	itt	mi
 8003b50:	232b      	movmi	r3, #43	@ 0x2b
 8003b52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b56:	f89a 3000 	ldrb.w	r3, [sl]
 8003b5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b5c:	d015      	beq.n	8003b8a <_svfiprintf_r+0xfa>
 8003b5e:	4654      	mov	r4, sl
 8003b60:	2000      	movs	r0, #0
 8003b62:	f04f 0c0a 	mov.w	ip, #10
 8003b66:	9a07      	ldr	r2, [sp, #28]
 8003b68:	4621      	mov	r1, r4
 8003b6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b6e:	3b30      	subs	r3, #48	@ 0x30
 8003b70:	2b09      	cmp	r3, #9
 8003b72:	d94b      	bls.n	8003c0c <_svfiprintf_r+0x17c>
 8003b74:	b1b0      	cbz	r0, 8003ba4 <_svfiprintf_r+0x114>
 8003b76:	9207      	str	r2, [sp, #28]
 8003b78:	e014      	b.n	8003ba4 <_svfiprintf_r+0x114>
 8003b7a:	eba0 0308 	sub.w	r3, r0, r8
 8003b7e:	fa09 f303 	lsl.w	r3, r9, r3
 8003b82:	4313      	orrs	r3, r2
 8003b84:	46a2      	mov	sl, r4
 8003b86:	9304      	str	r3, [sp, #16]
 8003b88:	e7d2      	b.n	8003b30 <_svfiprintf_r+0xa0>
 8003b8a:	9b03      	ldr	r3, [sp, #12]
 8003b8c:	1d19      	adds	r1, r3, #4
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	9103      	str	r1, [sp, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	bfbb      	ittet	lt
 8003b96:	425b      	neglt	r3, r3
 8003b98:	f042 0202 	orrlt.w	r2, r2, #2
 8003b9c:	9307      	strge	r3, [sp, #28]
 8003b9e:	9307      	strlt	r3, [sp, #28]
 8003ba0:	bfb8      	it	lt
 8003ba2:	9204      	strlt	r2, [sp, #16]
 8003ba4:	7823      	ldrb	r3, [r4, #0]
 8003ba6:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ba8:	d10a      	bne.n	8003bc0 <_svfiprintf_r+0x130>
 8003baa:	7863      	ldrb	r3, [r4, #1]
 8003bac:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bae:	d132      	bne.n	8003c16 <_svfiprintf_r+0x186>
 8003bb0:	9b03      	ldr	r3, [sp, #12]
 8003bb2:	3402      	adds	r4, #2
 8003bb4:	1d1a      	adds	r2, r3, #4
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	9203      	str	r2, [sp, #12]
 8003bba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bbe:	9305      	str	r3, [sp, #20]
 8003bc0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003c78 <_svfiprintf_r+0x1e8>
 8003bc4:	2203      	movs	r2, #3
 8003bc6:	4650      	mov	r0, sl
 8003bc8:	7821      	ldrb	r1, [r4, #0]
 8003bca:	f000 fa17 	bl	8003ffc <memchr>
 8003bce:	b138      	cbz	r0, 8003be0 <_svfiprintf_r+0x150>
 8003bd0:	2240      	movs	r2, #64	@ 0x40
 8003bd2:	9b04      	ldr	r3, [sp, #16]
 8003bd4:	eba0 000a 	sub.w	r0, r0, sl
 8003bd8:	4082      	lsls	r2, r0
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	3401      	adds	r4, #1
 8003bde:	9304      	str	r3, [sp, #16]
 8003be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be4:	2206      	movs	r2, #6
 8003be6:	4825      	ldr	r0, [pc, #148]	@ (8003c7c <_svfiprintf_r+0x1ec>)
 8003be8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003bec:	f000 fa06 	bl	8003ffc <memchr>
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	d036      	beq.n	8003c62 <_svfiprintf_r+0x1d2>
 8003bf4:	4b22      	ldr	r3, [pc, #136]	@ (8003c80 <_svfiprintf_r+0x1f0>)
 8003bf6:	bb1b      	cbnz	r3, 8003c40 <_svfiprintf_r+0x1b0>
 8003bf8:	9b03      	ldr	r3, [sp, #12]
 8003bfa:	3307      	adds	r3, #7
 8003bfc:	f023 0307 	bic.w	r3, r3, #7
 8003c00:	3308      	adds	r3, #8
 8003c02:	9303      	str	r3, [sp, #12]
 8003c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c06:	4433      	add	r3, r6
 8003c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c0a:	e76a      	b.n	8003ae2 <_svfiprintf_r+0x52>
 8003c0c:	460c      	mov	r4, r1
 8003c0e:	2001      	movs	r0, #1
 8003c10:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c14:	e7a8      	b.n	8003b68 <_svfiprintf_r+0xd8>
 8003c16:	2300      	movs	r3, #0
 8003c18:	f04f 0c0a 	mov.w	ip, #10
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	3401      	adds	r4, #1
 8003c20:	9305      	str	r3, [sp, #20]
 8003c22:	4620      	mov	r0, r4
 8003c24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c28:	3a30      	subs	r2, #48	@ 0x30
 8003c2a:	2a09      	cmp	r2, #9
 8003c2c:	d903      	bls.n	8003c36 <_svfiprintf_r+0x1a6>
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0c6      	beq.n	8003bc0 <_svfiprintf_r+0x130>
 8003c32:	9105      	str	r1, [sp, #20]
 8003c34:	e7c4      	b.n	8003bc0 <_svfiprintf_r+0x130>
 8003c36:	4604      	mov	r4, r0
 8003c38:	2301      	movs	r3, #1
 8003c3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c3e:	e7f0      	b.n	8003c22 <_svfiprintf_r+0x192>
 8003c40:	ab03      	add	r3, sp, #12
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	462a      	mov	r2, r5
 8003c46:	4638      	mov	r0, r7
 8003c48:	4b0e      	ldr	r3, [pc, #56]	@ (8003c84 <_svfiprintf_r+0x1f4>)
 8003c4a:	a904      	add	r1, sp, #16
 8003c4c:	f3af 8000 	nop.w
 8003c50:	1c42      	adds	r2, r0, #1
 8003c52:	4606      	mov	r6, r0
 8003c54:	d1d6      	bne.n	8003c04 <_svfiprintf_r+0x174>
 8003c56:	89ab      	ldrh	r3, [r5, #12]
 8003c58:	065b      	lsls	r3, r3, #25
 8003c5a:	f53f af2d 	bmi.w	8003ab8 <_svfiprintf_r+0x28>
 8003c5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c60:	e72c      	b.n	8003abc <_svfiprintf_r+0x2c>
 8003c62:	ab03      	add	r3, sp, #12
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	462a      	mov	r2, r5
 8003c68:	4638      	mov	r0, r7
 8003c6a:	4b06      	ldr	r3, [pc, #24]	@ (8003c84 <_svfiprintf_r+0x1f4>)
 8003c6c:	a904      	add	r1, sp, #16
 8003c6e:	f000 f87d 	bl	8003d6c <_printf_i>
 8003c72:	e7ed      	b.n	8003c50 <_svfiprintf_r+0x1c0>
 8003c74:	080042da 	.word	0x080042da
 8003c78:	080042e0 	.word	0x080042e0
 8003c7c:	080042e4 	.word	0x080042e4
 8003c80:	00000000 	.word	0x00000000
 8003c84:	080039d9 	.word	0x080039d9

08003c88 <_printf_common>:
 8003c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c8c:	4616      	mov	r6, r2
 8003c8e:	4698      	mov	r8, r3
 8003c90:	688a      	ldr	r2, [r1, #8]
 8003c92:	690b      	ldr	r3, [r1, #16]
 8003c94:	4607      	mov	r7, r0
 8003c96:	4293      	cmp	r3, r2
 8003c98:	bfb8      	it	lt
 8003c9a:	4613      	movlt	r3, r2
 8003c9c:	6033      	str	r3, [r6, #0]
 8003c9e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ca2:	460c      	mov	r4, r1
 8003ca4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ca8:	b10a      	cbz	r2, 8003cae <_printf_common+0x26>
 8003caa:	3301      	adds	r3, #1
 8003cac:	6033      	str	r3, [r6, #0]
 8003cae:	6823      	ldr	r3, [r4, #0]
 8003cb0:	0699      	lsls	r1, r3, #26
 8003cb2:	bf42      	ittt	mi
 8003cb4:	6833      	ldrmi	r3, [r6, #0]
 8003cb6:	3302      	addmi	r3, #2
 8003cb8:	6033      	strmi	r3, [r6, #0]
 8003cba:	6825      	ldr	r5, [r4, #0]
 8003cbc:	f015 0506 	ands.w	r5, r5, #6
 8003cc0:	d106      	bne.n	8003cd0 <_printf_common+0x48>
 8003cc2:	f104 0a19 	add.w	sl, r4, #25
 8003cc6:	68e3      	ldr	r3, [r4, #12]
 8003cc8:	6832      	ldr	r2, [r6, #0]
 8003cca:	1a9b      	subs	r3, r3, r2
 8003ccc:	42ab      	cmp	r3, r5
 8003cce:	dc2b      	bgt.n	8003d28 <_printf_common+0xa0>
 8003cd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003cd4:	6822      	ldr	r2, [r4, #0]
 8003cd6:	3b00      	subs	r3, #0
 8003cd8:	bf18      	it	ne
 8003cda:	2301      	movne	r3, #1
 8003cdc:	0692      	lsls	r2, r2, #26
 8003cde:	d430      	bmi.n	8003d42 <_printf_common+0xba>
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	4638      	mov	r0, r7
 8003ce4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ce8:	47c8      	blx	r9
 8003cea:	3001      	adds	r0, #1
 8003cec:	d023      	beq.n	8003d36 <_printf_common+0xae>
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	6922      	ldr	r2, [r4, #16]
 8003cf2:	f003 0306 	and.w	r3, r3, #6
 8003cf6:	2b04      	cmp	r3, #4
 8003cf8:	bf14      	ite	ne
 8003cfa:	2500      	movne	r5, #0
 8003cfc:	6833      	ldreq	r3, [r6, #0]
 8003cfe:	f04f 0600 	mov.w	r6, #0
 8003d02:	bf08      	it	eq
 8003d04:	68e5      	ldreq	r5, [r4, #12]
 8003d06:	f104 041a 	add.w	r4, r4, #26
 8003d0a:	bf08      	it	eq
 8003d0c:	1aed      	subeq	r5, r5, r3
 8003d0e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003d12:	bf08      	it	eq
 8003d14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bfc4      	itt	gt
 8003d1c:	1a9b      	subgt	r3, r3, r2
 8003d1e:	18ed      	addgt	r5, r5, r3
 8003d20:	42b5      	cmp	r5, r6
 8003d22:	d11a      	bne.n	8003d5a <_printf_common+0xd2>
 8003d24:	2000      	movs	r0, #0
 8003d26:	e008      	b.n	8003d3a <_printf_common+0xb2>
 8003d28:	2301      	movs	r3, #1
 8003d2a:	4652      	mov	r2, sl
 8003d2c:	4641      	mov	r1, r8
 8003d2e:	4638      	mov	r0, r7
 8003d30:	47c8      	blx	r9
 8003d32:	3001      	adds	r0, #1
 8003d34:	d103      	bne.n	8003d3e <_printf_common+0xb6>
 8003d36:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d3e:	3501      	adds	r5, #1
 8003d40:	e7c1      	b.n	8003cc6 <_printf_common+0x3e>
 8003d42:	2030      	movs	r0, #48	@ 0x30
 8003d44:	18e1      	adds	r1, r4, r3
 8003d46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d50:	4422      	add	r2, r4
 8003d52:	3302      	adds	r3, #2
 8003d54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d58:	e7c2      	b.n	8003ce0 <_printf_common+0x58>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	4622      	mov	r2, r4
 8003d5e:	4641      	mov	r1, r8
 8003d60:	4638      	mov	r0, r7
 8003d62:	47c8      	blx	r9
 8003d64:	3001      	adds	r0, #1
 8003d66:	d0e6      	beq.n	8003d36 <_printf_common+0xae>
 8003d68:	3601      	adds	r6, #1
 8003d6a:	e7d9      	b.n	8003d20 <_printf_common+0x98>

08003d6c <_printf_i>:
 8003d6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d70:	7e0f      	ldrb	r7, [r1, #24]
 8003d72:	4691      	mov	r9, r2
 8003d74:	2f78      	cmp	r7, #120	@ 0x78
 8003d76:	4680      	mov	r8, r0
 8003d78:	460c      	mov	r4, r1
 8003d7a:	469a      	mov	sl, r3
 8003d7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d82:	d807      	bhi.n	8003d94 <_printf_i+0x28>
 8003d84:	2f62      	cmp	r7, #98	@ 0x62
 8003d86:	d80a      	bhi.n	8003d9e <_printf_i+0x32>
 8003d88:	2f00      	cmp	r7, #0
 8003d8a:	f000 80d1 	beq.w	8003f30 <_printf_i+0x1c4>
 8003d8e:	2f58      	cmp	r7, #88	@ 0x58
 8003d90:	f000 80b8 	beq.w	8003f04 <_printf_i+0x198>
 8003d94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d9c:	e03a      	b.n	8003e14 <_printf_i+0xa8>
 8003d9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003da2:	2b15      	cmp	r3, #21
 8003da4:	d8f6      	bhi.n	8003d94 <_printf_i+0x28>
 8003da6:	a101      	add	r1, pc, #4	@ (adr r1, 8003dac <_printf_i+0x40>)
 8003da8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003dac:	08003e05 	.word	0x08003e05
 8003db0:	08003e19 	.word	0x08003e19
 8003db4:	08003d95 	.word	0x08003d95
 8003db8:	08003d95 	.word	0x08003d95
 8003dbc:	08003d95 	.word	0x08003d95
 8003dc0:	08003d95 	.word	0x08003d95
 8003dc4:	08003e19 	.word	0x08003e19
 8003dc8:	08003d95 	.word	0x08003d95
 8003dcc:	08003d95 	.word	0x08003d95
 8003dd0:	08003d95 	.word	0x08003d95
 8003dd4:	08003d95 	.word	0x08003d95
 8003dd8:	08003f17 	.word	0x08003f17
 8003ddc:	08003e43 	.word	0x08003e43
 8003de0:	08003ed1 	.word	0x08003ed1
 8003de4:	08003d95 	.word	0x08003d95
 8003de8:	08003d95 	.word	0x08003d95
 8003dec:	08003f39 	.word	0x08003f39
 8003df0:	08003d95 	.word	0x08003d95
 8003df4:	08003e43 	.word	0x08003e43
 8003df8:	08003d95 	.word	0x08003d95
 8003dfc:	08003d95 	.word	0x08003d95
 8003e00:	08003ed9 	.word	0x08003ed9
 8003e04:	6833      	ldr	r3, [r6, #0]
 8003e06:	1d1a      	adds	r2, r3, #4
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	6032      	str	r2, [r6, #0]
 8003e0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e14:	2301      	movs	r3, #1
 8003e16:	e09c      	b.n	8003f52 <_printf_i+0x1e6>
 8003e18:	6833      	ldr	r3, [r6, #0]
 8003e1a:	6820      	ldr	r0, [r4, #0]
 8003e1c:	1d19      	adds	r1, r3, #4
 8003e1e:	6031      	str	r1, [r6, #0]
 8003e20:	0606      	lsls	r6, r0, #24
 8003e22:	d501      	bpl.n	8003e28 <_printf_i+0xbc>
 8003e24:	681d      	ldr	r5, [r3, #0]
 8003e26:	e003      	b.n	8003e30 <_printf_i+0xc4>
 8003e28:	0645      	lsls	r5, r0, #25
 8003e2a:	d5fb      	bpl.n	8003e24 <_printf_i+0xb8>
 8003e2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e30:	2d00      	cmp	r5, #0
 8003e32:	da03      	bge.n	8003e3c <_printf_i+0xd0>
 8003e34:	232d      	movs	r3, #45	@ 0x2d
 8003e36:	426d      	negs	r5, r5
 8003e38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e3c:	230a      	movs	r3, #10
 8003e3e:	4858      	ldr	r0, [pc, #352]	@ (8003fa0 <_printf_i+0x234>)
 8003e40:	e011      	b.n	8003e66 <_printf_i+0xfa>
 8003e42:	6821      	ldr	r1, [r4, #0]
 8003e44:	6833      	ldr	r3, [r6, #0]
 8003e46:	0608      	lsls	r0, r1, #24
 8003e48:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e4c:	d402      	bmi.n	8003e54 <_printf_i+0xe8>
 8003e4e:	0649      	lsls	r1, r1, #25
 8003e50:	bf48      	it	mi
 8003e52:	b2ad      	uxthmi	r5, r5
 8003e54:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e56:	6033      	str	r3, [r6, #0]
 8003e58:	bf14      	ite	ne
 8003e5a:	230a      	movne	r3, #10
 8003e5c:	2308      	moveq	r3, #8
 8003e5e:	4850      	ldr	r0, [pc, #320]	@ (8003fa0 <_printf_i+0x234>)
 8003e60:	2100      	movs	r1, #0
 8003e62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e66:	6866      	ldr	r6, [r4, #4]
 8003e68:	2e00      	cmp	r6, #0
 8003e6a:	60a6      	str	r6, [r4, #8]
 8003e6c:	db05      	blt.n	8003e7a <_printf_i+0x10e>
 8003e6e:	6821      	ldr	r1, [r4, #0]
 8003e70:	432e      	orrs	r6, r5
 8003e72:	f021 0104 	bic.w	r1, r1, #4
 8003e76:	6021      	str	r1, [r4, #0]
 8003e78:	d04b      	beq.n	8003f12 <_printf_i+0x1a6>
 8003e7a:	4616      	mov	r6, r2
 8003e7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e80:	fb03 5711 	mls	r7, r3, r1, r5
 8003e84:	5dc7      	ldrb	r7, [r0, r7]
 8003e86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e8a:	462f      	mov	r7, r5
 8003e8c:	42bb      	cmp	r3, r7
 8003e8e:	460d      	mov	r5, r1
 8003e90:	d9f4      	bls.n	8003e7c <_printf_i+0x110>
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d10b      	bne.n	8003eae <_printf_i+0x142>
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	07df      	lsls	r7, r3, #31
 8003e9a:	d508      	bpl.n	8003eae <_printf_i+0x142>
 8003e9c:	6923      	ldr	r3, [r4, #16]
 8003e9e:	6861      	ldr	r1, [r4, #4]
 8003ea0:	4299      	cmp	r1, r3
 8003ea2:	bfde      	ittt	le
 8003ea4:	2330      	movle	r3, #48	@ 0x30
 8003ea6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003eae:	1b92      	subs	r2, r2, r6
 8003eb0:	6122      	str	r2, [r4, #16]
 8003eb2:	464b      	mov	r3, r9
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	4640      	mov	r0, r8
 8003eb8:	f8cd a000 	str.w	sl, [sp]
 8003ebc:	aa03      	add	r2, sp, #12
 8003ebe:	f7ff fee3 	bl	8003c88 <_printf_common>
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d14a      	bne.n	8003f5c <_printf_i+0x1f0>
 8003ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eca:	b004      	add	sp, #16
 8003ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	f043 0320 	orr.w	r3, r3, #32
 8003ed6:	6023      	str	r3, [r4, #0]
 8003ed8:	2778      	movs	r7, #120	@ 0x78
 8003eda:	4832      	ldr	r0, [pc, #200]	@ (8003fa4 <_printf_i+0x238>)
 8003edc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ee0:	6823      	ldr	r3, [r4, #0]
 8003ee2:	6831      	ldr	r1, [r6, #0]
 8003ee4:	061f      	lsls	r7, r3, #24
 8003ee6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003eea:	d402      	bmi.n	8003ef2 <_printf_i+0x186>
 8003eec:	065f      	lsls	r7, r3, #25
 8003eee:	bf48      	it	mi
 8003ef0:	b2ad      	uxthmi	r5, r5
 8003ef2:	6031      	str	r1, [r6, #0]
 8003ef4:	07d9      	lsls	r1, r3, #31
 8003ef6:	bf44      	itt	mi
 8003ef8:	f043 0320 	orrmi.w	r3, r3, #32
 8003efc:	6023      	strmi	r3, [r4, #0]
 8003efe:	b11d      	cbz	r5, 8003f08 <_printf_i+0x19c>
 8003f00:	2310      	movs	r3, #16
 8003f02:	e7ad      	b.n	8003e60 <_printf_i+0xf4>
 8003f04:	4826      	ldr	r0, [pc, #152]	@ (8003fa0 <_printf_i+0x234>)
 8003f06:	e7e9      	b.n	8003edc <_printf_i+0x170>
 8003f08:	6823      	ldr	r3, [r4, #0]
 8003f0a:	f023 0320 	bic.w	r3, r3, #32
 8003f0e:	6023      	str	r3, [r4, #0]
 8003f10:	e7f6      	b.n	8003f00 <_printf_i+0x194>
 8003f12:	4616      	mov	r6, r2
 8003f14:	e7bd      	b.n	8003e92 <_printf_i+0x126>
 8003f16:	6833      	ldr	r3, [r6, #0]
 8003f18:	6825      	ldr	r5, [r4, #0]
 8003f1a:	1d18      	adds	r0, r3, #4
 8003f1c:	6961      	ldr	r1, [r4, #20]
 8003f1e:	6030      	str	r0, [r6, #0]
 8003f20:	062e      	lsls	r6, r5, #24
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	d501      	bpl.n	8003f2a <_printf_i+0x1be>
 8003f26:	6019      	str	r1, [r3, #0]
 8003f28:	e002      	b.n	8003f30 <_printf_i+0x1c4>
 8003f2a:	0668      	lsls	r0, r5, #25
 8003f2c:	d5fb      	bpl.n	8003f26 <_printf_i+0x1ba>
 8003f2e:	8019      	strh	r1, [r3, #0]
 8003f30:	2300      	movs	r3, #0
 8003f32:	4616      	mov	r6, r2
 8003f34:	6123      	str	r3, [r4, #16]
 8003f36:	e7bc      	b.n	8003eb2 <_printf_i+0x146>
 8003f38:	6833      	ldr	r3, [r6, #0]
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	1d1a      	adds	r2, r3, #4
 8003f3e:	6032      	str	r2, [r6, #0]
 8003f40:	681e      	ldr	r6, [r3, #0]
 8003f42:	6862      	ldr	r2, [r4, #4]
 8003f44:	4630      	mov	r0, r6
 8003f46:	f000 f859 	bl	8003ffc <memchr>
 8003f4a:	b108      	cbz	r0, 8003f50 <_printf_i+0x1e4>
 8003f4c:	1b80      	subs	r0, r0, r6
 8003f4e:	6060      	str	r0, [r4, #4]
 8003f50:	6863      	ldr	r3, [r4, #4]
 8003f52:	6123      	str	r3, [r4, #16]
 8003f54:	2300      	movs	r3, #0
 8003f56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f5a:	e7aa      	b.n	8003eb2 <_printf_i+0x146>
 8003f5c:	4632      	mov	r2, r6
 8003f5e:	4649      	mov	r1, r9
 8003f60:	4640      	mov	r0, r8
 8003f62:	6923      	ldr	r3, [r4, #16]
 8003f64:	47d0      	blx	sl
 8003f66:	3001      	adds	r0, #1
 8003f68:	d0ad      	beq.n	8003ec6 <_printf_i+0x15a>
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	079b      	lsls	r3, r3, #30
 8003f6e:	d413      	bmi.n	8003f98 <_printf_i+0x22c>
 8003f70:	68e0      	ldr	r0, [r4, #12]
 8003f72:	9b03      	ldr	r3, [sp, #12]
 8003f74:	4298      	cmp	r0, r3
 8003f76:	bfb8      	it	lt
 8003f78:	4618      	movlt	r0, r3
 8003f7a:	e7a6      	b.n	8003eca <_printf_i+0x15e>
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	4632      	mov	r2, r6
 8003f80:	4649      	mov	r1, r9
 8003f82:	4640      	mov	r0, r8
 8003f84:	47d0      	blx	sl
 8003f86:	3001      	adds	r0, #1
 8003f88:	d09d      	beq.n	8003ec6 <_printf_i+0x15a>
 8003f8a:	3501      	adds	r5, #1
 8003f8c:	68e3      	ldr	r3, [r4, #12]
 8003f8e:	9903      	ldr	r1, [sp, #12]
 8003f90:	1a5b      	subs	r3, r3, r1
 8003f92:	42ab      	cmp	r3, r5
 8003f94:	dcf2      	bgt.n	8003f7c <_printf_i+0x210>
 8003f96:	e7eb      	b.n	8003f70 <_printf_i+0x204>
 8003f98:	2500      	movs	r5, #0
 8003f9a:	f104 0619 	add.w	r6, r4, #25
 8003f9e:	e7f5      	b.n	8003f8c <_printf_i+0x220>
 8003fa0:	080042eb 	.word	0x080042eb
 8003fa4:	080042fc 	.word	0x080042fc

08003fa8 <memmove>:
 8003fa8:	4288      	cmp	r0, r1
 8003faa:	b510      	push	{r4, lr}
 8003fac:	eb01 0402 	add.w	r4, r1, r2
 8003fb0:	d902      	bls.n	8003fb8 <memmove+0x10>
 8003fb2:	4284      	cmp	r4, r0
 8003fb4:	4623      	mov	r3, r4
 8003fb6:	d807      	bhi.n	8003fc8 <memmove+0x20>
 8003fb8:	1e43      	subs	r3, r0, #1
 8003fba:	42a1      	cmp	r1, r4
 8003fbc:	d008      	beq.n	8003fd0 <memmove+0x28>
 8003fbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003fc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003fc6:	e7f8      	b.n	8003fba <memmove+0x12>
 8003fc8:	4601      	mov	r1, r0
 8003fca:	4402      	add	r2, r0
 8003fcc:	428a      	cmp	r2, r1
 8003fce:	d100      	bne.n	8003fd2 <memmove+0x2a>
 8003fd0:	bd10      	pop	{r4, pc}
 8003fd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003fd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003fda:	e7f7      	b.n	8003fcc <memmove+0x24>

08003fdc <_sbrk_r>:
 8003fdc:	b538      	push	{r3, r4, r5, lr}
 8003fde:	2300      	movs	r3, #0
 8003fe0:	4d05      	ldr	r5, [pc, #20]	@ (8003ff8 <_sbrk_r+0x1c>)
 8003fe2:	4604      	mov	r4, r0
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	602b      	str	r3, [r5, #0]
 8003fe8:	f7fd fba8 	bl	800173c <_sbrk>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d102      	bne.n	8003ff6 <_sbrk_r+0x1a>
 8003ff0:	682b      	ldr	r3, [r5, #0]
 8003ff2:	b103      	cbz	r3, 8003ff6 <_sbrk_r+0x1a>
 8003ff4:	6023      	str	r3, [r4, #0]
 8003ff6:	bd38      	pop	{r3, r4, r5, pc}
 8003ff8:	200005dc 	.word	0x200005dc

08003ffc <memchr>:
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	b510      	push	{r4, lr}
 8004000:	b2c9      	uxtb	r1, r1
 8004002:	4402      	add	r2, r0
 8004004:	4293      	cmp	r3, r2
 8004006:	4618      	mov	r0, r3
 8004008:	d101      	bne.n	800400e <memchr+0x12>
 800400a:	2000      	movs	r0, #0
 800400c:	e003      	b.n	8004016 <memchr+0x1a>
 800400e:	7804      	ldrb	r4, [r0, #0]
 8004010:	3301      	adds	r3, #1
 8004012:	428c      	cmp	r4, r1
 8004014:	d1f6      	bne.n	8004004 <memchr+0x8>
 8004016:	bd10      	pop	{r4, pc}

08004018 <_realloc_r>:
 8004018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800401c:	4607      	mov	r7, r0
 800401e:	4614      	mov	r4, r2
 8004020:	460d      	mov	r5, r1
 8004022:	b921      	cbnz	r1, 800402e <_realloc_r+0x16>
 8004024:	4611      	mov	r1, r2
 8004026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800402a:	f7ff bc49 	b.w	80038c0 <_malloc_r>
 800402e:	b92a      	cbnz	r2, 800403c <_realloc_r+0x24>
 8004030:	f7ff fbdc 	bl	80037ec <_free_r>
 8004034:	4625      	mov	r5, r4
 8004036:	4628      	mov	r0, r5
 8004038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800403c:	f000 f81a 	bl	8004074 <_malloc_usable_size_r>
 8004040:	4284      	cmp	r4, r0
 8004042:	4606      	mov	r6, r0
 8004044:	d802      	bhi.n	800404c <_realloc_r+0x34>
 8004046:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800404a:	d8f4      	bhi.n	8004036 <_realloc_r+0x1e>
 800404c:	4621      	mov	r1, r4
 800404e:	4638      	mov	r0, r7
 8004050:	f7ff fc36 	bl	80038c0 <_malloc_r>
 8004054:	4680      	mov	r8, r0
 8004056:	b908      	cbnz	r0, 800405c <_realloc_r+0x44>
 8004058:	4645      	mov	r5, r8
 800405a:	e7ec      	b.n	8004036 <_realloc_r+0x1e>
 800405c:	42b4      	cmp	r4, r6
 800405e:	4622      	mov	r2, r4
 8004060:	4629      	mov	r1, r5
 8004062:	bf28      	it	cs
 8004064:	4632      	movcs	r2, r6
 8004066:	f7ff fbb3 	bl	80037d0 <memcpy>
 800406a:	4629      	mov	r1, r5
 800406c:	4638      	mov	r0, r7
 800406e:	f7ff fbbd 	bl	80037ec <_free_r>
 8004072:	e7f1      	b.n	8004058 <_realloc_r+0x40>

08004074 <_malloc_usable_size_r>:
 8004074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004078:	1f18      	subs	r0, r3, #4
 800407a:	2b00      	cmp	r3, #0
 800407c:	bfbc      	itt	lt
 800407e:	580b      	ldrlt	r3, [r1, r0]
 8004080:	18c0      	addlt	r0, r0, r3
 8004082:	4770      	bx	lr

08004084 <_init>:
 8004084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004086:	bf00      	nop
 8004088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800408a:	bc08      	pop	{r3}
 800408c:	469e      	mov	lr, r3
 800408e:	4770      	bx	lr

08004090 <_fini>:
 8004090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004092:	bf00      	nop
 8004094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004096:	bc08      	pop	{r3}
 8004098:	469e      	mov	lr, r3
 800409a:	4770      	bx	lr
