#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-timescale=1ns/1ps' '-debug_access+pp' 'testbench/AESTb.sv' 'rtl/AESEncrypt.v' 'rtl/EncryptRound.v' 'rtl/AddRoundKey.v' 'rtl/ExpandKey.v' 'rtl/MixColumns.v' 'rtl/SBox.v' 'rtl/ShiftRows.v' 'rtl/SubBytes.v' 'rtl/SubWord.v' 'rtl/AESDecrypt.v' 'rtl/DecryptRound.v' 'rtl/InvMixColumns.v' 'rtl/InvSBox.v' 'rtl/InvShiftRows.v' 'rtl/InvSubBytes.v' 2>&1
