Drill report for /home/miceuz/Xaltura/rees-amps/rees-amp.kicad_pcb
Created on Mon 14 Mar 2016 01:53:20 PM EET

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'rees-amp.drl' contains
    plated through holes:
    =============================================================
    T1  0,80mm  0,031"  (39 holes)
    T2  1,25mm  0,049"  (9 holes)
    T3  2,50mm  0,098"  (2 holes)

    Total plated holes count 50


Drill file 'rees-amp-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
