Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PE_top_behav xil_defaultlib.tb_PE_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/PE_datapath.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v" Line 1. Module RF(DATA_BITWIDTH=16,ADDR_BITWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v" Line 1. Module RF(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v" Line 1. Module RF(DATA_BITWIDTH=16,ADDR_BITWIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/LAB/Project_Graduation/Project-Graduation/work_BH/eyeriss_0509/eyeriss_0509.srcs/sources_1/imports/sources/RF.v" Line 1. Module RF(DATA_BITWIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo(ELE_BANDWIDTH=16)
Compiling module xil_defaultlib.PE_control(WGHT_ADDR_BITWIDTH=7)
Compiling module xil_defaultlib.RF(DATA_BITWIDTH=16,ADDR_BITWIDT...
Compiling module xil_defaultlib.true_dpbram(RAM_DEPTH=128,RAM_PE...
Compiling module xil_defaultlib.RF(DATA_BITWIDTH=16)
Compiling module xil_defaultlib.PE_datapath
Compiling module xil_defaultlib.PE_top
Compiling module xil_defaultlib.tb_PE_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PE_top_behav
