
INFO (TDA-005): Command Line Invocation: 
            report_test_structures testmode=FULLSCAN  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 10.1.103 Jun 21, 2011 (linux26_64 ET101)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2010 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Wednesday Sep 07 18:51:57 2016  BRT
            Host machine is kriti, x86_64 running Linux 2.6.18-410.el5.
            This job is process number 14292.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=../outputs/dft-psynth/atpg
            TESTMODE=FULLSCAN

            logfile=../outputs/dft-psynth/atpg/testresults/logs/log_report_test_structures_FULLSCAN_090716185157-159341000
[end TDA_009]

Circuit Summary
---------------

Hierarchical Model:                  Flattened Model:
    79247  Blocks                         53182  Blocks
   244145  Pins                           53182  Nodes
   132736  Nets

Primary Inputs:                      Primary Outputs:
       14  Input Only                        11  Output Only
        0  Input/Output                       0  Input/Output
       14  Total Inputs                      11  Total Outputs

Tied Nets:                           Dotted Nets:
      856  Tied to 0                          0  Two-State
     1593  Tied to 1                          0  Three-State
        0  Tied to X                          0  Total Dotted Nets
     2449  Total Tied Nets

Selected Primitive Functions:
        0  Clock Chopper (CHOP) primitives 
        0  RAMs
        0  ROMs
        0  TSDs
        0  Resistors
        0  Transistors
     1598  MUX2s
        0  Latches

     1919  Flip-Flops


Information for Test Mode:  FULLSCAN
--------------------------

         Scan Type = GSD




Controllable/Observable Scan Chain Information for Test Mode:  FULLSCAN
----------------------------------------------------------

     1 Controllable Scan Chains
     1 Observable Scan Chains

  Longest Scan Chain: 1919 bits
  Average Scan Chain Length: 1919 bits


  Controllable Scan Chain 1
    Load Pin Index / Pin Name           8 / data_i[7]
    Bit Length                       1919
    Scan Section Sequence      Scan_Section_Sequence
  Observable Register 1
    Unload Pin Index / Pin Name        22 / data_o[7]
    Bit Length                       1919   Unload pin in phase with Load Pin
    Scan Section Sequence      Scan_Section_Sequence
    Not proven flushable


Report completed.


INFO (TDA-001): System Resource Statistics.  Maximum Storage used during the run
           and Cumulative Time in hours:minutes:seconds:

               Working Storage =           11,925,264  bytes
                  Mapped Files =            1,253,376  bytes
           (Paging) Swap Space =           13,631,488  bytes

                      CPU Time =    0:00:00.01
                  Elapsed Time =    0:00:00.10                    [end TDA_001]

     Date Ended:  Wednesday Sep 07 18:51:57 2016  BRT


