{
  "name": "core_arch::x86::avx512f::_mm512_cvtsd_f64",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_extract": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts an element from a vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be const and in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ]
  },
  "path": 8342,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:26956:1: 26958:2",
  "src": "pub fn _mm512_cvtsd_f64(a: __m512d) -> f64 {\n    unsafe { simd_extract!(a, 0) }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_cvtsd_f64(_1: core_arch::x86::__m512d) -> f64 {\n    let mut _0: f64;\n    debug a => _1;\n    bb0: {\n        _0 = intrinsics::simd::simd_extract::<core_arch::x86::__m512d, f64>(_1, core_arch::x86::avx512f::_mm512_cvtsd_f64::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Copy the lower double-precision (64-bit) floating-point element of a to dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_cvtsd_f64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}