Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jul 19 17:18:15 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |              53 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                              Enable Signal                             |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0 | bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_NS_fsm1 |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_NS_fsm11_out                | bd_0_i/hls_inst/inst/ap_NS_fsm10_out               |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                  | bd_0_i/hls_inst/inst/ap_CS_fsm_state4              |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/in_arr_ce0                                        |                                                    |                2 |              7 |         3.50 |
|  ap_clk      |                                                                        | ap_rst                                             |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                  |                                                    |                4 |             14 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm[4]                                      |                                                    |                4 |             32 |         8.00 |
+--------------+------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


