// Generated by CIRCT 42e53322a
module full_adder(	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:2:3
  input  a,	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:2:28
         b,	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:2:40
         cin,	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:2:52
  output sum,	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:2:67
         carry	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:2:81
);

  wire       _GEN;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:28:11
  wire       _GEN_0;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:27:11
  wire       _GEN_1;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:24:11
  wire       _GEN_2;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:22:11
  wire       _GEN_3;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:20:11
  wire [4:0] _GEN_4 =
    {_GEN, 4'h0}
    | {1'h0,
       {_GEN_0, 3'h0} | {1'h0, {_GEN_1, 2'h0} | {1'h0, {_GEN_2, 1'h0} | {1'h0, _GEN_3}}}};	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:4:14, :5:14, :6:14, :7:14, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:11, :19:11, :20:11, :22:11, :24:11, :27:11, :28:11
  assign _GEN_3 = ~a;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:20:11
  assign _GEN_2 = b ? _GEN_4[0] : a;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:19:11, :21:11, :22:11
  assign _GEN_1 = ~(_GEN_4[1]);	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:19:11, :23:11, :24:11
  assign _GEN_0 = cin & _GEN_4[1];	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:19:11, :23:11, :27:11
  assign _GEN = b & a;	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:28:11
  assign sum = cin ? _GEN_4[2] : _GEN_4[1];	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:19:11, :23:11, :25:11, :26:11, :32:5
  assign carry = _GEN_4[4] ? _GEN_4[4] : _GEN_4[3];	// /tmp/tmp.DHJTeAgFYz/59_100DaysRTL_Day023-FullAdderusingMux_full_adder.cleaned.mlir:19:11, :29:11, :30:11, :31:11, :32:5
endmodule

