

================================================================
== Vitis HLS Report for 'input_loader_q_res0_1_Pipeline_l_load_j'
================================================================
* Date:           Fri Sep 15 01:03:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      776|      776|  2.584 us|  2.584 us|  776|  776|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_446  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_451  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_456  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_461  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_466  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_471  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_476  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_481  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_486  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_491  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_496  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_501  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_506  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_511  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_516  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_521  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_j  |      774|      774|         8|          1|          1|   768|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|     7824|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     2073|      512|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4649|     8446|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U5424  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5425  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5426  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5427  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5428  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5429  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5430  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5431  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5432  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5433  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5434  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5435  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5436  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5437  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5438  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5439  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |grp_p_hls_fptosi_float_i8_fu_446     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_451     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_456     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_461     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_466     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_471     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_476     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_481     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_486     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_491     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_496     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_501     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_506     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_511     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_516     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_521     |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                |                               |        0|  48| 2576| 7824|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_604_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln174_fu_614_p2               |         +|   0|  0|  22|          15|          15|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln114_fu_598_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state8_pp0_stage0_iter7  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          38|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_10    |   9|          2|   10|         20|
    |inp_q2_blk_n             |   9|          2|    1|          2|
    |inp_res01_blk_n          |   9|          2|    1|          2|
    |j_fu_118                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |inp_0_load_reg_938                |  32|   0|   32|          0|
    |inp_10_load_reg_998               |  32|   0|   32|          0|
    |inp_11_load_reg_1004              |  32|   0|   32|          0|
    |inp_12_load_reg_1010              |  32|   0|   32|          0|
    |inp_13_load_reg_1016              |  32|   0|   32|          0|
    |inp_14_load_reg_1022              |  32|   0|   32|          0|
    |inp_15_load_reg_1028              |  32|   0|   32|          0|
    |inp_1_load_reg_944                |  32|   0|   32|          0|
    |inp_2_load_reg_950                |  32|   0|   32|          0|
    |inp_3_load_reg_956                |  32|   0|   32|          0|
    |inp_4_load_reg_962                |  32|   0|   32|          0|
    |inp_5_load_reg_968                |  32|   0|   32|          0|
    |inp_6_load_reg_974                |  32|   0|   32|          0|
    |inp_7_load_reg_980                |  32|   0|   32|          0|
    |inp_8_load_reg_986                |  32|   0|   32|          0|
    |inp_9_load_reg_992                |  32|   0|   32|          0|
    |j_fu_118                          |  10|   0|   10|          0|
    |mul_10_i_i_reg_1089               |  32|   0|   32|          0|
    |mul_11_i_i_reg_1094               |  32|   0|   32|          0|
    |mul_12_i_i_reg_1099               |  32|   0|   32|          0|
    |mul_13_i_i_reg_1104               |  32|   0|   32|          0|
    |mul_14_i_i_reg_1109               |  32|   0|   32|          0|
    |mul_1_i_i_reg_1039                |  32|   0|   32|          0|
    |mul_2_i_i_reg_1044                |  32|   0|   32|          0|
    |mul_3_i_i_reg_1049                |  32|   0|   32|          0|
    |mul_4_i_i_reg_1054                |  32|   0|   32|          0|
    |mul_5_i_i_reg_1059                |  32|   0|   32|          0|
    |mul_6_i_i_reg_1064                |  32|   0|   32|          0|
    |mul_7_i_i_reg_1069                |  32|   0|   32|          0|
    |mul_8_i_i_reg_1074                |  32|   0|   32|          0|
    |mul_9_i_i_reg_1079                |  32|   0|   32|          0|
    |mul_i_i_3530_reg_1084             |  32|   0|   32|          0|
    |mul_i_i_reg_1034                  |  32|   0|   32|          0|
    |inp_0_load_reg_938                |  64|  32|   32|          0|
    |inp_10_load_reg_998               |  64|  32|   32|          0|
    |inp_11_load_reg_1004              |  64|  32|   32|          0|
    |inp_12_load_reg_1010              |  64|  32|   32|          0|
    |inp_13_load_reg_1016              |  64|  32|   32|          0|
    |inp_14_load_reg_1022              |  64|  32|   32|          0|
    |inp_15_load_reg_1028              |  64|  32|   32|          0|
    |inp_1_load_reg_944                |  64|  32|   32|          0|
    |inp_2_load_reg_950                |  64|  32|   32|          0|
    |inp_3_load_reg_956                |  64|  32|   32|          0|
    |inp_4_load_reg_962                |  64|  32|   32|          0|
    |inp_5_load_reg_968                |  64|  32|   32|          0|
    |inp_6_load_reg_974                |  64|  32|   32|          0|
    |inp_7_load_reg_980                |  64|  32|   32|          0|
    |inp_8_load_reg_986                |  64|  32|   32|          0|
    |inp_9_load_reg_992                |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2073| 512| 1561|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1_Pipeline_l_load_j|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1_Pipeline_l_load_j|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_loader_q_res0.1_Pipeline_l_load_j|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1_Pipeline_l_load_j|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1_Pipeline_l_load_j|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_loader_q_res0.1_Pipeline_l_load_j|  return value|
|inp_res01_din             |  out|  512|     ap_fifo|                                inp_res01|       pointer|
|inp_res01_num_data_valid  |   in|   11|     ap_fifo|                                inp_res01|       pointer|
|inp_res01_fifo_cap        |   in|   11|     ap_fifo|                                inp_res01|       pointer|
|inp_res01_full_n          |   in|    1|     ap_fifo|                                inp_res01|       pointer|
|inp_res01_write           |  out|    1|     ap_fifo|                                inp_res01|       pointer|
|inp_q2_din                |  out|  128|     ap_fifo|                                   inp_q2|       pointer|
|inp_q2_num_data_valid     |   in|    3|     ap_fifo|                                   inp_q2|       pointer|
|inp_q2_fifo_cap           |   in|    3|     ap_fifo|                                   inp_q2|       pointer|
|inp_q2_full_n             |   in|    1|     ap_fifo|                                   inp_q2|       pointer|
|inp_q2_write              |  out|    1|     ap_fifo|                                   inp_q2|       pointer|
|sub_ln174_i               |   in|   15|     ap_none|                              sub_ln174_i|        scalar|
|inp_0_address0            |  out|   15|   ap_memory|                                    inp_0|         array|
|inp_0_ce0                 |  out|    1|   ap_memory|                                    inp_0|         array|
|inp_0_q0                  |   in|   32|   ap_memory|                                    inp_0|         array|
|inp_1_address0            |  out|   15|   ap_memory|                                    inp_1|         array|
|inp_1_ce0                 |  out|    1|   ap_memory|                                    inp_1|         array|
|inp_1_q0                  |   in|   32|   ap_memory|                                    inp_1|         array|
|inp_2_address0            |  out|   15|   ap_memory|                                    inp_2|         array|
|inp_2_ce0                 |  out|    1|   ap_memory|                                    inp_2|         array|
|inp_2_q0                  |   in|   32|   ap_memory|                                    inp_2|         array|
|inp_3_address0            |  out|   15|   ap_memory|                                    inp_3|         array|
|inp_3_ce0                 |  out|    1|   ap_memory|                                    inp_3|         array|
|inp_3_q0                  |   in|   32|   ap_memory|                                    inp_3|         array|
|inp_4_address0            |  out|   15|   ap_memory|                                    inp_4|         array|
|inp_4_ce0                 |  out|    1|   ap_memory|                                    inp_4|         array|
|inp_4_q0                  |   in|   32|   ap_memory|                                    inp_4|         array|
|inp_5_address0            |  out|   15|   ap_memory|                                    inp_5|         array|
|inp_5_ce0                 |  out|    1|   ap_memory|                                    inp_5|         array|
|inp_5_q0                  |   in|   32|   ap_memory|                                    inp_5|         array|
|inp_6_address0            |  out|   15|   ap_memory|                                    inp_6|         array|
|inp_6_ce0                 |  out|    1|   ap_memory|                                    inp_6|         array|
|inp_6_q0                  |   in|   32|   ap_memory|                                    inp_6|         array|
|inp_7_address0            |  out|   15|   ap_memory|                                    inp_7|         array|
|inp_7_ce0                 |  out|    1|   ap_memory|                                    inp_7|         array|
|inp_7_q0                  |   in|   32|   ap_memory|                                    inp_7|         array|
|inp_8_address0            |  out|   15|   ap_memory|                                    inp_8|         array|
|inp_8_ce0                 |  out|    1|   ap_memory|                                    inp_8|         array|
|inp_8_q0                  |   in|   32|   ap_memory|                                    inp_8|         array|
|inp_9_address0            |  out|   15|   ap_memory|                                    inp_9|         array|
|inp_9_ce0                 |  out|    1|   ap_memory|                                    inp_9|         array|
|inp_9_q0                  |   in|   32|   ap_memory|                                    inp_9|         array|
|inp_10_address0           |  out|   15|   ap_memory|                                   inp_10|         array|
|inp_10_ce0                |  out|    1|   ap_memory|                                   inp_10|         array|
|inp_10_q0                 |   in|   32|   ap_memory|                                   inp_10|         array|
|inp_11_address0           |  out|   15|   ap_memory|                                   inp_11|         array|
|inp_11_ce0                |  out|    1|   ap_memory|                                   inp_11|         array|
|inp_11_q0                 |   in|   32|   ap_memory|                                   inp_11|         array|
|inp_12_address0           |  out|   15|   ap_memory|                                   inp_12|         array|
|inp_12_ce0                |  out|    1|   ap_memory|                                   inp_12|         array|
|inp_12_q0                 |   in|   32|   ap_memory|                                   inp_12|         array|
|inp_13_address0           |  out|   15|   ap_memory|                                   inp_13|         array|
|inp_13_ce0                |  out|    1|   ap_memory|                                   inp_13|         array|
|inp_13_q0                 |   in|   32|   ap_memory|                                   inp_13|         array|
|inp_14_address0           |  out|   15|   ap_memory|                                   inp_14|         array|
|inp_14_ce0                |  out|    1|   ap_memory|                                   inp_14|         array|
|inp_14_q0                 |   in|   32|   ap_memory|                                   inp_14|         array|
|inp_15_address0           |  out|   15|   ap_memory|                                   inp_15|         array|
|inp_15_ce0                |  out|    1|   ap_memory|                                   inp_15|         array|
|inp_15_q0                 |   in|   32|   ap_memory|                                   inp_15|         array|
|tmp_i_i_51                |   in|   32|     ap_none|                               tmp_i_i_51|        scalar|
|tmp_i_i                   |   in|   32|     ap_none|                                  tmp_i_i|        scalar|
|tmp_14_i_i                |   in|   32|     ap_none|                               tmp_14_i_i|        scalar|
|tmp_15_i_i                |   in|   32|     ap_none|                               tmp_15_i_i|        scalar|
|tmp_16_i_i                |   in|   32|     ap_none|                               tmp_16_i_i|        scalar|
|tmp_17_i_i                |   in|   32|     ap_none|                               tmp_17_i_i|        scalar|
|tmp_18_i_i                |   in|   32|     ap_none|                               tmp_18_i_i|        scalar|
|tmp_19_i_i                |   in|   32|     ap_none|                               tmp_19_i_i|        scalar|
|tmp_20_i_i                |   in|   32|     ap_none|                               tmp_20_i_i|        scalar|
|tmp_21_i_i                |   in|   32|     ap_none|                               tmp_21_i_i|        scalar|
|tmp_22_i_i                |   in|   32|     ap_none|                               tmp_22_i_i|        scalar|
|tmp_23_i_i                |   in|   32|     ap_none|                               tmp_23_i_i|        scalar|
|tmp_24_i_i                |   in|   32|     ap_none|                               tmp_24_i_i|        scalar|
|tmp_25_i_i                |   in|   32|     ap_none|                               tmp_25_i_i|        scalar|
|tmp_26_i_i                |   in|   32|     ap_none|                               tmp_26_i_i|        scalar|
|tmp_27_i_i                |   in|   32|     ap_none|                               tmp_27_i_i|        scalar|
+--------------------------+-----+-----+------------+-----------------------------------------+--------------+

