
---------- Begin Simulation Statistics ----------
simSeconds                                   0.320912                       # Number of seconds simulated (Second)
simTicks                                 320911588750                       # Number of ticks simulated (Tick)
finalTick                                320911588750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2719.99                       # Real time elapsed on the host (Second)
hostTickRate                                117982797                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3969992                       # Number of bytes of host memory used (Byte)
simInsts                                    281369601                       # Number of instructions simulated (Count)
simOps                                      448975583                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   103445                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     165065                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data     93315651                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total     93315651                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data     93758653                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total     93758653                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data      9007696                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total      9007696                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data      9040266                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total      9040266                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data 346755190248                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 346755190248                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data 346755190248                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 346755190248                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data    102323347                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total    102323347                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data    102798919                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total    102798919                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.088032                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.088032                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.087941                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.087941                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 38495.436596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 38495.436596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 38356.746389                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 38356.746389                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs          593                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets      3872683                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets        19743                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs    24.708333                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   196.154738                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      3654924                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      3654924                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data      3481746                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      3481746                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data      3481746                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      3481746                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data      5525950                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5525950                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3448505                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data      5558513                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      9007018                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data 188567421248                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 188567421248                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 232600636725                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data 188977959498                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 421578596223                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.054005                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.054005                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.054072                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.087618                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 34123.982528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 34123.982528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67449.702618                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 33997.934249                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 46805.568305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      8865096                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3448505                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total      3448505                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 232600636725                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total 232600636725                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67449.702618                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 67449.702618                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.cores.core.data           40                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total           40                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.cores.core.data           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total           40                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       193000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       193000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.cores.core.data           40                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total           40                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.cores.core.data           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total           40                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data     78842238                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total     78842238                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data      8514024                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total      8514024                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data 333585893750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 333585893750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data     87356262                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     87356262                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.097463                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.097463                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 39180.755627                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 39180.755627                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data      3256042                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      3256042                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data      5257982                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5257982                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data 179553285750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 179553285750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.060190                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.060190                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 34148.706814                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 34148.706814                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::processor.cores.core.data       443002                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.hits::total       443002                       # number of SoftPFReq hits (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::processor.cores.core.data        32570                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.misses::total        32570                       # number of SoftPFReq misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::processor.cores.core.data       475572                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.accesses::total       475572                       # number of SoftPFReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::processor.cores.core.data     0.068486                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.missRate::total     0.068486                       # miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::processor.cores.core.data        32563                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMisses::total        32563                       # number of SoftPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::processor.cores.core.data    410538250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissLatency::total    410538250                       # number of SoftPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::processor.cores.core.data     0.068471                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.mshrMissRate::total     0.068471                       # mshr miss rate for SoftPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::processor.cores.core.data 12607.506986                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.SoftPFReq.avgMshrMissLatency::total 12607.506986                       # average SoftPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data     14473413                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total     14473413                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data       493672                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       493672                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data  13169296498                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total  13169296498                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data     14967085                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total     14967085                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.032984                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.032984                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 26676.207073                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 26676.207073                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data       225704                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total       225704                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data       267968                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       267968                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data   9014135498                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   9014135498                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.017904                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.017904                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 33638.850527                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 33638.850527                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5525950                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued    118483148                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused        10764                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful      3120959                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss        16704                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.026341                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.360933                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache     88159424                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR     26875214                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            5                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate    115034643                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified    141069194                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit     15369323                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand       106955                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage      4642813                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage       273615                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse   511.964371                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs    102766649                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      8865608                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs    11.591608                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick       151500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   230.213426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   281.750945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.449636                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.550295                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999930                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          183                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          329                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1          155                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          239                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.357422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.642578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses   1653649592                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses   1653649592                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst    142616567                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total    142616567                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst    142616567                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total    142616567                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         3790                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         3790                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         3790                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         3790                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    231521750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    231521750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    231521750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    231521750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst    142620357                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total    142620357                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst    142620357                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total    142620357                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.000027                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.000027                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 61087.532982                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 61087.532982                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 61087.532982                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 61087.532982                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          605                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          605                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          605                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          605                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         3185                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         3185                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         3185                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         3185                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    199769500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    199769500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    199769500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    199769500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.000022                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000022                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.000022                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000022                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 62721.978022                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 62721.978022                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 62721.978022                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 62721.978022                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         2672                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst    142616567                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total    142616567                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         3790                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         3790                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    231521750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    231521750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst    142620357                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total    142620357                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 61087.532982                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 61087.532982                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          605                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          605                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         3185                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         3185                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    199769500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    199769500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000022                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 62721.978022                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 62721.978022                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   511.963564                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs    142619751                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         3184                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs 44792.635364                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick        72500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.963564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999929                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999929                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          315                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses   2281928896                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses   2281928896                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      8742233                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      6169828                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      9515761                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq       141410                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp       141410                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       126559                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       126559                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      8742234                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         9040                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     26879132                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     26888172                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       203712                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    801314048                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    801517760                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          6817822                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic    160953920                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     15828024                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.000185                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.013597                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     15825097     99.98%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1         2927      0.02%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     15828024                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   6070358847                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy      1592249                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   4468156500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     17877971                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      9009181                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops         2907                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops         2907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher        17722                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst          203                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.cores.core.data      2024439                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2042364                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher        17722                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst          203                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.cores.core.data      2024439                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2042364                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst         2981                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data      3392664                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      6826428                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst         2981                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data      3392664                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      6826428                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher 231507120522                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst    191829000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data 168320508000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 400019457522                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher 231507120522                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst    191829000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data 168320508000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 400019457522                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher      3448505                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         3184                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data      5417103                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      8868792                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher      3448505                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         3184                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data      5417103                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      8868792                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994861                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.936244                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.626288                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.769713                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994861                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.936244                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.626288                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.769713                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67479.383138                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 64350.553506                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 49613.079279                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 58598.648887                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67479.383138                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 64350.553506                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 49613.079279                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 58598.648887                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks      2514904                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total      2514904                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrHits::processor.cores.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches.demandMshrHits::total            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches.overallMshrHits::processor.cores.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst         2980                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data      3392664                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      6826427                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst         2980                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data      3392664                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      6826427                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 230649424772                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst    191026000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data 167472342000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 398312792772                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 230649424772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst    191026000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data 167472342000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 398312792772                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994861                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.935930                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.626288                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.769713                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994861                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.935930                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.626288                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.769713                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67229.383138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 64102.684564                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 49363.079279                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 58348.648974                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67229.383138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 64102.684564                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 49363.079279                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 58348.648974                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      6810074                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks          867                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total          867                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data         6226                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total         6226                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data       120333                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total       120333                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data   7852562000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   7852562000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data       126559                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       126559                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.950806                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.950806                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 65256.928690                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 65256.928690                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data       120333                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total       120333                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data   7822478750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   7822478750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.950806                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.950806                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 65006.928690                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 65006.928690                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        17722                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst          203                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data      2018213                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2036138                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst         2981                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data      3272331                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      6706095                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher 231507120522                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst    191829000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data 160467946000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 392166895522                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher      3448505                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         3184                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data      5290544                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      8742233                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.994861                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.936244                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.618524                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.767092                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 67479.383138                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 64350.553506                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 49037.810050                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 58479.173874                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::processor.cores.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst         2980                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data      3272331                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      6706094                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 230649424772                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    191026000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data 159649863250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 390490314022                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994861                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.935930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.618524                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.767092                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 67229.383138                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 64102.684564                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 48787.810050                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 58229.173946                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data       141410                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total       141410                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data       141410                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total       141410                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      3654924                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      3654924                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      3654924                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      3654924                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse 16331.964309                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     17877085                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      6826458                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     2.618794                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick        72000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks     0.143224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  8074.630616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst     8.973283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  8248.217185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.492836                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.000548                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.503431                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total     0.996824                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022        15606                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024          778                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::0           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::1          989                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2        12136                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3         2453                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1          375                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2          193                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3           31                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.952515                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.047485                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    292873722                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    292873722                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadResp      6706093                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      4034326                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      8246061                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq       120333                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp       120333                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      6706093                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     20462577                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    597845120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          5470662                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     97243008                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples     12297088                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.000630                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.025092                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0     12289341     99.94%     99.94% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1         7747      0.06%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total     12297088                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   4043269064                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   3413213000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests     13636151                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      6809730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops         7747                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops         7747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher        33783                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.cores.core.inst            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.cores.core.data      1197504                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total      1231293                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher        33783                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.cores.core.inst            6                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.cores.core.data      1197504                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total      1231293                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher      3397000                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.cores.core.inst         2973                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.cores.core.data      2195160                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      5595133                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher      3397000                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.cores.core.inst         2973                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.cores.core.data      2195160                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      5595133                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher 215145436382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.cores.core.inst    179039500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.cores.core.data 140110402500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 355434878382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher 215145436382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.cores.core.inst    179039500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.cores.core.data 140110402500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 355434878382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.cores.core.inst         2979                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.cores.core.data      3392664                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      6826426                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.cores.core.inst         2979                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.cores.core.data      3392664                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      6826426                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990153                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.cores.core.inst     0.997986                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.cores.core.data     0.647031                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.819628                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990153                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.cores.core.inst     0.997986                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.cores.core.data     0.647031                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.819628                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63333.952423                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.cores.core.inst 60221.829802                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.cores.core.data 63826.965916                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 63525.724658                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63333.952423                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.cores.core.inst 60221.829802                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.cores.core.data 63826.965916                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 63525.724658                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks      1519422                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total      1519422                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3397000                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.cores.core.inst         2973                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.cores.core.data      2195160                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      5595133                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher      3397000                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.cores.core.inst         2973                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.cores.core.data      2195160                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      5595133                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 214296186382                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.cores.core.inst    178296250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.cores.core.data 139561612500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 354036095132                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 214296186382                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.cores.core.inst    178296250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.cores.core.data 139561612500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 354036095132                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990153                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.cores.core.inst     0.997986                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.cores.core.data     0.647031                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.819628                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990153                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.cores.core.inst     0.997986                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.cores.core.data     0.647031                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.819628                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63083.952423                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.cores.core.inst 59971.829802                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.cores.core.data 63576.965916                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 63275.724658                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63083.952423                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.cores.core.inst 59971.829802                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.cores.core.data 63576.965916                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 63275.724658                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      5470662                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks          829                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total          829                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.cores.core.data         3609                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total         3609                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.cores.core.data       116724                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total       116724                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.cores.core.data   7295073000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   7295073000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.cores.core.data       120333                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total       120333                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.cores.core.data     0.970008                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.970008                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.cores.core.data 62498.483602                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 62498.483602                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.cores.core.data       116724                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total       116724                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.cores.core.data   7265892000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   7265892000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.cores.core.data     0.970008                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.970008                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 62248.483602                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 62248.483602                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        33783                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.cores.core.inst            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.cores.core.data      1193895                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total      1227684                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher      3397000                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.cores.core.inst         2973                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.cores.core.data      2078436                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      5478409                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher 215145436382                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.cores.core.inst    179039500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.cores.core.data 132815329500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 348139805382                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher      3430783                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.cores.core.inst         2979                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.cores.core.data      3272331                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      6706093                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.990153                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.cores.core.inst     0.997986                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.cores.core.data     0.635155                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.816930                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 63333.952423                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 60221.829802                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.cores.core.data 63901.572865                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 63547.611247                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher      3397000                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.cores.core.inst         2973                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.cores.core.data      2078436                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      5478409                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 214296186382                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    178296250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.cores.core.data 132295720500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 346770203132                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.990153                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.997986                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.635155                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.816930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 63083.952423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 59971.829802                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 63651.572865                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 63297.611247                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks      2514904                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total      2514904                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks      2514904                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total      2514904                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse 130052.806258                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs     13635322                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      5601734                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     2.434125                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick        71500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   417.589317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher 70640.711682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.cores.core.inst    32.619484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.cores.core.data 58961.885775                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.003186                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.538946                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.cores.core.inst     0.000249                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.cores.core.data     0.449843                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.992224                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022       128502                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         2570                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::0           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::1          989                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2        12137                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::3       115348                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1          375                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2          193                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3         1823                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.980392                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.019608                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    223780150                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    223780150                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      5478409                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty      1519422                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      3944321                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq       116724                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp       116724                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      5478409                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      8324227                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      8329782                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total     16654009                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     16654009                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    227597248                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    227734272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    455331520                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    455331520                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      5595133                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      5595133    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      5595133                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   1908629168                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy   1908536715                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy   2988529147                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests     11058876                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      5463748                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    759564.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples   1672044.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.cores.core.inst::samples      1490.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.cores.core.data::samples   1122886.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.017314194652                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        44446                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        44446                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       6337517                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       716589                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               2796643                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               759564                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             2796643                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             759564                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ              223                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.23                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                56.05                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         2796643                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         759564                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0           2176346                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            495713                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2             90512                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3             30529                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4              2988                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5               307                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47            21594                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48            22482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            38797                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            45497                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            45451                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            45247                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            45099                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            45265                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            45965                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            45002                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            45372                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            45079                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            45511                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            45054                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            44530                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            44508                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            44575                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            44455                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65               30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        44446                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    62.064708                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    41.629715                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   373.356014                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-1023        44390     99.87%     99.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1024-2047           16      0.04%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2048-3071            9      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::3072-4095            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::6144-7167           26      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        44446                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        44446                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    17.088354                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    17.050387                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.148782                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        22041     49.59%     49.59% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          716      1.61%     51.20% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18        18379     41.35%     92.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19         2541      5.72%     98.27% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          608      1.37%     99.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21          130      0.29%     99.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           24      0.05%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        44446                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ             14272                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys         178985152                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       48612096                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        557739758.47109389                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        151481273.04891542                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            320911502750                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                90239.83                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher    107010816                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.cores.core.inst        95360                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.cores.core.data     71864704                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     48608576                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 333458870.765071451664                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.cores.core.inst 297153.494429546408                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.cores.core.data 223939260.903366208076                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 151470304.295765340328                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher      1672066                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.cores.core.inst         1490                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.cores.core.data      1123087                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       759564                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  47970298547                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.cores.core.inst     39719724                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.cores.core.data  33328158017                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 17222336635943                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     28689.24                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.cores.core.inst     26657.53                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.cores.core.data     29675.49                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  22673976.96                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher    107012224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.cores.core.inst        95360                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.cores.core.data     71877568                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total    178985152                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.cores.core.inst        95360                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        95360                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     48612096                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     48612096                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher      1672066                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.cores.core.inst         1490                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.cores.core.data      1123087                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      2796643                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       759564                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       759564                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher    333463258                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.cores.core.inst       297153                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.cores.core.data    223979347                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    557739758                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.cores.core.inst       297153                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       297153                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    151481273                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    151481273                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    151481273                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher    333463258                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.cores.core.inst       297153                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.cores.core.data    223979347                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total    709221032                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        2796420                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        759509                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        87236                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        87271                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        87422                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        87360                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        86995                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        87126                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        87906                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        87281                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        87001                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        87190                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        87773                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        87314                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        86905                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        86632                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        87127                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        87229                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        87874                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        88003                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        87299                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        86739                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        87699                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        87866                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        87332                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        87063                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        87398                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        87397                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        88457                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        88012                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        87283                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        87226                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        87478                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        87526                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0        23691                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1        23613                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2        23930                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3        23731                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4        23584                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5        23622                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6        23675                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7        23543                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8        23570                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        23582                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        23835                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        23706                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        23764                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13        23794                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14        23908                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15        23919                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16        23932                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17        23674                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18        23939                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19        23742                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20        23942                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21        23790                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22        23849                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23        23595                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        23692                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        23644                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26        23783                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27        23792                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28        23543                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29        23696                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30        23658                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31        23771                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       32423197648                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      9317671440                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  81338176288                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          11594.54                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     29086.54                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits       2330129                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       493023                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        83.33                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        64.91                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples       732771                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   310.571854                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   172.727827                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   343.048707                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127       321266     43.84%     43.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       140487     19.17%     63.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        55737      7.61%     70.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511        35378      4.83%     75.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639        35125      4.79%     80.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767        20007      2.73%     82.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895        14588      1.99%     84.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023        13856      1.89%     86.85% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151        96327     13.15%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total       732771                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesRead       178970880                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.bytesWritten     48608576                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        557.695285                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        151.470304                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              3.69                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          2.90                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.79                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         79.39                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 554832218.303955                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 979481250.719919                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 3828455397.043194                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 895183903.152036                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 27856738187.848190                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 116637242407.629196                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 24224400682.266972                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 174976334046.951294                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   545.247788                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE  72948776062                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF  14425950000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT 233536862688                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 587842648.847985                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1037762862.746352                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 3841851732.364791                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 896540360.352047                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 27856738187.848190                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 117017750091.649185                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 23961715174.516117                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 175200201058.312714                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   545.945386                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE  72019247218                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF  14425950000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT 234466391532                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    759858.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples   1724906.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.cores.core.inst::samples      1483.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.cores.core.data::samples   1071892.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.019602552652                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        44299                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        44299                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       6342348                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       716661                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               2798490                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               759858                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             2798490                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             759858                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ              209                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.28                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                56.13                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         2798490                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         759858                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0           2090342                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            594765                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2             85118                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3             25364                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4              2332                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5               323                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                35                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47            22814                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48            23654                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            39437                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            45430                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            45193                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            44946                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            44996                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            45078                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            45451                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            44882                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            45130                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            45099                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            45334                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            44859                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            44421                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            44333                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            44409                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            44308                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65               36                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        44299                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    62.711664                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    41.844175                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   410.515726                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-1023        44248     99.88%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-2047           12      0.03%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2048-3071            6      0.01%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::3072-4095            5      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::6144-7167           26      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::45056-46079            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        44299                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        44299                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    17.151787                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    17.113742                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.149404                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        20691     46.71%     46.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          655      1.48%     48.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18        19520     44.06%     92.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19         2601      5.87%     98.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          665      1.50%     99.62% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21          138      0.31%     99.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22           28      0.06%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        44299                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ             13376                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys         179103360                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       48630912                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        558108109.14506125                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        151539906.02029949                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            320911221250                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                90185.45                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher    110393984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.cores.core.inst        94912                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.cores.core.data     68601088                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     48627648                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 344001238.565430283546                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.cores.core.inst 295757.471301353886                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.cores.core.data 213769431.846359282732                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 151529734.994651257992                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher      1724934                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.cores.core.inst         1483                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.cores.core.data      1072073                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       759858                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher  49985812984                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.cores.core.inst     37375874                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.cores.core.data  31484856131                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 17295802788522                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     28978.39                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.cores.core.inst     25202.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.cores.core.data     29368.20                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  22761888.13                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher    110395776                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.cores.core.inst        94912                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.cores.core.data     68612672                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total    179103360                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.cores.core.inst        94912                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total        94912                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     48630912                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     48630912                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher      1724934                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.cores.core.inst         1483                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.cores.core.data      1072073                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      2798490                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       759858                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       759858                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher    344006823                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.cores.core.inst       295757                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.cores.core.data    213805529                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    558108109                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.cores.core.inst       295757                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       295757                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    151539906                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    151539906                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    151539906                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher    344006823                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.cores.core.inst       295757                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.cores.core.data    213805529                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total    709648015                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        2798281                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        759807                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        87362                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        87398                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        87130                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        87298                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        86983                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        87045                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        88010                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        87053                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        87153                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        87195                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        88152                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        87672                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        86979                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        86711                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        87030                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        87621                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        87867                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        88188                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        87434                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        86488                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        87850                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        88268                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        87186                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        86848                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        87725                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        87790                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        88410                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        87802                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        87468                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        87401                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        87524                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        87240                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0        23754                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1        23742                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2        23820                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3        23616                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4        23575                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5        23589                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6        23817                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7        23490                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8        23602                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9        23725                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        23890                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        23885                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        23801                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13        23861                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14        23791                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15        23984                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16        23919                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17        23766                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18        23895                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19        23682                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20        24033                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21        23839                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22        23578                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23        23571                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        23680                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        23835                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26        23663                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27        23867                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28        23565                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29        23638                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30        23636                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31        23698                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       32560513737                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      9323872292                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  81508044989                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          11635.90                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     29127.90                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits       2331568                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       493255                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        83.32                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        64.92                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples       733258                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   310.553939                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   172.634525                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   343.309159                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127       321432     43.84%     43.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       141888     19.35%     63.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        53879      7.35%     70.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511        35074      4.78%     75.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639        37512      5.12%     80.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767        18363      2.50%     82.94% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895        14574      1.99%     84.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023        12889      1.76%     86.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151        97647     13.32%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total       733258                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesRead       179089984                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.bytesWritten     48627648                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        558.066428                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        151.529735                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              3.69                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          2.91                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.79                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         79.39                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 556006428.431957                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 981551430.316721                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 3831264129.100790                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 896304454.752041                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 27856738187.848190                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 116731161610.912659                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 24159563059.694031                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 175012589301.044525                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   545.360764                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE  72756496577                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF  14425950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT 233729142173                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 587429414.207974                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1037033344.670358                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 3844147541.673616                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 896122807.440042                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 27856738187.848190                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 117098485814.437073                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 23905978837.971920                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 175225935948.237823                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   546.025579                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE  71852069040                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF  14425950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT 234633569710                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles       1283646356                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded       610737856                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded         1608                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued      568765777                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued       149061                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined    161763875                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined    238611706                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved          480                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples   1283232798                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     0.443229                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     0.954758                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0   1004329807     78.27%     78.27% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1    102456937      7.98%     86.25% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2     81983916      6.39%     92.64% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3     78944354      6.15%     98.79% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4     12924903      1.01%     99.80% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5      1768413      0.14%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6       808684      0.06%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7        12107      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8         3677      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total   1283232798                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu      3679035     62.86%     62.86% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            9      0.00%     62.86% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv         2459      0.04%     62.90% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd          331      0.01%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            8      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     62.91% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd        18352      0.31%     63.22% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     63.22% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu           17      0.00%     63.22% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     63.22% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt          884      0.02%     63.23% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc           38      0.00%     63.24% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%     63.24% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     63.24% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift       153938      2.63%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     65.87% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead        97037      1.66%     67.52% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite       229041      3.91%     71.44% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead       699809     11.96%     83.39% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite       971985     16.61%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass      1254700      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu    448822015     78.91%     79.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult         1456      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv        57784      0.01%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd         4042      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt         2220      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd      4383160      0.77%     79.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu        16371      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt        17511      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc         9813      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift      4379609      0.77%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            1      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt           39      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv           13      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead     82290988     14.47%     95.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite     14502539      2.55%     97.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead      6271912      1.10%     98.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite      6751604      1.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total    568765777                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         0.443086                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy             5852943                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.010291                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads   2381217979                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites    746423858                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses    533679965                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads     45548377                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites     26103860                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses     21337357                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses    549680461                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses     23683559                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numInsts         562450426                       # Number of executed instructions (Count)
board.processor.cores.core.numLoadInsts      88356257                       # Number of load instructions executed (Count)
board.processor.cores.core.numSquashedInsts      6315351                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.numNop                   0                       # Number of nop insts executed (Count)
board.processor.cores.core.numRefs          109539636                       # Number of memory reference insts executed (Count)
board.processor.cores.core.numBranches       65687193                       # Number of branches executed (Count)
board.processor.cores.core.numStoreInsts     21183379                       # Number of stores executed (Count)
board.processor.cores.core.numRate           0.438166                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.timesIdled            2246                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles          413558                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.committedInsts    281369601                       # Number of Instructions Simulated (Count)
board.processor.cores.core.committedOps     448975583                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.cpi               4.562136                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores.core.totalCpi          4.562136                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores.core.ipc               0.219196                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores.core.totalIpc          0.219196                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores.core.intRegfileReads    750630666                       # Number of integer regfile reads (Count)
board.processor.cores.core.intRegfileWrites    387620936                       # Number of integer regfile writes (Count)
board.processor.cores.core.fpRegfileReads     28724557                       # Number of floating regfile reads (Count)
board.processor.cores.core.fpRegfileWrites     14858167                       # Number of floating regfile writes (Count)
board.processor.cores.core.ccRegfileReads    364834888                       # number of cc regfile reads (Count)
board.processor.cores.core.ccRegfileWrites    242036216                       # number of cc regfile writes (Count)
board.processor.cores.core.miscRegfileReads    247489209                       # number of misc regfile reads (Count)
board.processor.cores.core.miscRegfileWrites          972                       # number of misc regfile writes (Count)
board.processor.cores.core.MemDepUnit__0.insertedLoads     98454858                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores     23928110                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      2956399                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores      2487532                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups     79769663                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.condPredicted     79641288                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condIncorrect      7682888                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.BTBLookups     43918993                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates      3923144                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits     43913684                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.999879                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.RASUsed        13451                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores.core.branchPred.RASIncorrect           21                       # Number of incorrect RAS predictions. (Count)
board.processor.cores.core.branchPred.indirectLookups        10887                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits         6013                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses         4874                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted         1886                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.commit.commitSquashedInsts    180718582                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls         1128                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts      7681149                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples   1256086429                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     0.357440                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     1.111555                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0   1067096455     84.95%     84.95% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1     90662961      7.22%     92.17% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2     19319138      1.54%     93.71% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3     51494199      4.10%     97.81% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4     10684389      0.85%     98.66% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5      1996383      0.16%     98.82% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6      1877996      0.15%     98.97% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7      2434962      0.19%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8     10519946      0.84%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total   1256086429                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.instsCommitted    281369601                       # Number of instructions committed (Count)
board.processor.cores.core.commit.opsCommitted    448975583                       # Number of ops (including micro ops) committed (Count)
board.processor.cores.core.commit.memRefs     83255250                       # Number of memory references committed (Count)
board.processor.cores.core.commit.loads      68154723                       # Number of loads committed (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars           80                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.branches     56726693                       # Number of branches committed (Count)
board.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores.core.commit.floating     17669432                       # Number of committed floating point instructions. (Count)
board.processor.cores.core.commit.integer    440285632                       # Number of committed integer instructions. (Count)
board.processor.cores.core.commit.functionCalls        11913                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass       242478      0.05%      0.05% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu    356995189     79.51%     79.57% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult         1443      0.00%     79.57% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv        37465      0.01%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd         3503      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt         1728      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.58% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd      4201970      0.94%     80.51% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.51% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu        14485      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt        16018      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc         9582      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.52% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift      4196423      0.93%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt           36      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv           12      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead     63668561     14.18%     95.64% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite     10362620      2.31%     97.95% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead      4486162      1.00%     98.94% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite      4737907      1.06%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total    448975583                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples     10519946                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.decode.idleCycles    958643818                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles    106355748                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles    209008217                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles      1378125                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles      7846890                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved     43371447                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred         2289                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts    653077360                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts      1879354                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.fetch.icacheStallCycles    982713034                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores.core.fetch.insts      425740906                       # Number of instructions fetch has processed (Count)
board.processor.cores.core.fetch.branches     79769663                       # Number of branches that fetch encountered (Count)
board.processor.cores.core.fetch.predictedBranches     43933148                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles     292656683                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles     15698306                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles          631                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles        13297                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.cacheLines    142620357                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes      7480488                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples   1283232798                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     0.517070                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     1.241986                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0   1068003041     83.23%     83.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1     28372483      2.21%     85.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2     45190662      3.52%     88.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3     21898568      1.71%     90.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4    119768044      9.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total   1283232798                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.branchRate     0.062143                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetch.rate        0.331665                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles      7846890                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles     56753264                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles      4982178                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts    610739464                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts     22380272                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts     98454858                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts     23928110                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts         1115                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents       205539                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents      4635126                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents        24389                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect      4212231                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect      4017013                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts      8229244                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit    557119225                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount    555017322                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst    398692968                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst    571218035                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        0.432376                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.697970                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.cores.core.lsq0.forwLoads       452723                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads     30300135                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation        24389                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores      8827583                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads           27                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache        17571                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples     68088005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean    22.237850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev    72.469412                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9     52620145     77.28%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19      9186329     13.49%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29      1987054      2.92%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39       100899      0.15%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49        72944      0.11%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59       111664      0.16%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69        69914      0.10%     94.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79       778648      1.14%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89       108298      0.16%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99        52016      0.08%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109       138752      0.20%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119        51258      0.08%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129       106201      0.16%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139        95425      0.14%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149       105418      0.15%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159        71778      0.11%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169       148685      0.22%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179       171516      0.25%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189        37798      0.06%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199        32489      0.05%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209        96889      0.14%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219        36260      0.05%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229        30804      0.05%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239      1107199      1.63%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249        25374      0.04%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259        37894      0.06%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269        23967      0.04%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279        13107      0.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289        17730      0.03%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299       227834      0.33%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows       423716      0.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         2342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total     68088005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.rdAccesses     88286614                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     21183413                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses      1567273                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses       293193                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    142621016                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses         1204                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 320911588750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles      7846890                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles    961612434                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles     97254451                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles        36295                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles    207184650                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles      9298078                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts    646827725                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents       201000                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents      2095769                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.SQFullEvents      6259026                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.fullRegistersEvents       619936                       # Number of times there has been no free registers (Count)
board.processor.cores.core.rename.renamedOperands   1267744167                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups   2407739927                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups    910312301                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups     29170701                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps    883352181                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps    384391977                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing          994                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing          985                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts      6332917                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads       1873349271                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes      1286574248                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts    281369601                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps    448975583                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls          114                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
