###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:11 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 23.419
= Slack Time                  -19.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.178 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.967 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.686 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.410 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.113 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.865 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.473 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.363 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.191 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.980 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.799 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.707 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.494 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.140 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.937 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.695 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.545 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.438 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.829 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.979 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.474 | 
     | \tx_core/tx_crc/crcpkt2 /U3623                    | B v -> Y ^   | AOI21X1 |  0.731 | 0.704 |  23.356 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3624                    | C ^ -> Y v   | OAI21X1 |  0.142 | 0.063 |  23.419 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0]        | D v          | DFFSR   |  0.142 | 0.000 |  23.419 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.178 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.389 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.698 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   20.020 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.254 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.478 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.483 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.113
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 23.405
= Slack Time                  -19.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.164 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.953 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.672 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.396 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.098 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.851 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.459 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.349 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.177 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.966 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.784 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.692 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.480 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.126 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.923 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.680 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.531 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.424 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.965 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.488 | 
     | \tx_core/tx_crc/crcpkt2 /U3501                    | B v -> Y ^   | AOI21X1 |  0.726 | 0.694 |  23.346 |    4.182 | 
     | \tx_core/tx_crc/crcpkt2 /U3502                    | C ^ -> Y v   | OAI21X1 |  0.136 | 0.059 |  23.405 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3]        | D v          | DFFSR   |  0.136 | 0.000 |  23.405 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.164 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.375 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.684 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   20.006 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.240 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.464 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.469 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.304
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.403
= Slack Time                  -19.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.164 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.953 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.672 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.396 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.098 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.850 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.459 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.349 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.177 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.966 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.784 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.692 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.480 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.126 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.923 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.680 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.531 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.424 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.965 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.488 | 
     | \tx_core/tx_crc/crcpkt2 /U3669                    | B v -> Y ^   | AOI21X1 |  0.725 | 0.686 |  23.338 |    4.175 | 
     | \tx_core/tx_crc/crcpkt2 /U3670                    | C ^ -> Y v   | OAI21X1 |  0.141 | 0.064 |  23.403 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14]       | D v          | DFFSR   |  0.141 | 0.000 |  23.403 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.164 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.375 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.684 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   20.006 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.239 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.464 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14]        | CLK ^        | DFFSR   | 0.133 | 0.004 |   1.304 |   20.467 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 23.403
= Slack Time                  -19.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.162 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.951 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.670 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.394 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.097 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.849 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.457 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.348 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.176 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.964 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.783 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.691 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.478 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.124 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.921 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.679 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.529 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.422 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.813 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.963 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.490 | 
     | \tx_core/tx_crc/crcpkt2 /U3718                    | B v -> Y ^   | AOI21X1 |  0.723 | 0.688 |  23.340 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3719                    | C ^ -> Y v   | OAI21X1 |  0.139 | 0.063 |  23.403 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13]       | D v          | DFFSR   |  0.139 | 0.000 |  23.403 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.162 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.373 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.682 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   20.004 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.238 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.462 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13]        | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.467 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.395
= Slack Time                  -19.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.156 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.946 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.665 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.388 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.091 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.843 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.452 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.342 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.170 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.959 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.777 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.685 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.473 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.119 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.915 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.673 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.523 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.417 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.807 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.958 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.496 | 
     | \tx_core/tx_crc/crcpkt2 /U3489                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.683 |  23.335 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3490                    | C ^ -> Y v   | OAI21X1 |  0.148 | 0.060 |  23.395 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29]       | D v          | DFFSR   |  0.148 | 0.000 |  23.395 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.156 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.367 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.676 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.998 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.232 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.457 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29]        | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.461 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.395
= Slack Time                  -19.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.156 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.946 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.665 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.388 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.091 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.843 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.452 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.342 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.170 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.959 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.777 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.685 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.473 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.119 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.915 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.673 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.523 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.417 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.807 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.958 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.496 | 
     | \tx_core/tx_crc/crcpkt2 /U3630                    | B v -> Y ^   | AOI21X1 |  0.733 | 0.678 |  23.330 |    4.174 | 
     | \tx_core/tx_crc/crcpkt2 /U3631                    | C ^ -> Y v   | OAI21X1 |  0.142 | 0.064 |  23.395 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18]       | D v          | DFFSR   |  0.142 | 0.000 |  23.395 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.156 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.367 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.676 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.998 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.232 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.456 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   20.460 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.304
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.393
= Slack Time                  -19.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.155 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.944 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.663 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.387 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.090 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.842 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.450 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.340 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.168 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.957 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.776 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.684 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.471 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.117 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.914 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.672 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.522 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.415 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.806 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.956 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.497 | 
     | \tx_core/tx_crc/crcpkt2 /U3636                    | B v -> Y ^   | AOI21X1 |  0.723 | 0.681 |  23.333 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3637                    | C ^ -> Y v   | OAI21X1 |  0.147 | 0.060 |  23.393 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11]       | D v          | DFFSR   |  0.147 | 0.000 |  23.393 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.155 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.366 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.675 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.997 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.231 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.455 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11]        | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   20.459 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.304
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 23.395
= Slack Time                  -19.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.155 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.944 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.663 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.387 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.089 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.841 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.450 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.340 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.168 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.957 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.775 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.683 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.471 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.117 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.914 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.671 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.522 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.415 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.806 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.956 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.497 | 
     | \tx_core/tx_crc/crcpkt2 /U3607                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.682 |  23.334 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3608                    | C ^ -> Y v   | OAI21X1 |  0.139 | 0.060 |  23.395 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4]        | D v          | DFFSR   |  0.139 | 0.000 |  23.395 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.155 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.366 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.675 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.997 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.230 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.455 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4]         | CLK ^        | DFFSR   | 0.133 | 0.004 |   1.304 |   20.459 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.391
= Slack Time                  -19.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.154 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.943 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.662 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.386 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.088 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.841 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.449 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.339 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.167 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.956 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.774 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.682 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.470 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.116 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.913 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.670 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.521 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.414 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.805 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.955 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.498 | 
     | \tx_core/tx_crc/crcpkt2 /U3693                    | B v -> Y ^   | AOI21X1 |  0.726 | 0.680 |  23.332 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3694                    | C ^ -> Y v   | OAI21X1 |  0.146 | 0.059 |  23.391 |    4.237 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22]       | D v          | DFFSR   |  0.146 | 0.000 |  23.391 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.154 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.365 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.674 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.996 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.230 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.454 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22]        | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   20.457 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 23.394
= Slack Time                  -19.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.153 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.943 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.662 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.385 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.088 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.840 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.449 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.339 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.167 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.956 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.774 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.682 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.469 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.116 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.912 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.670 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.520 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.414 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.955 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.499 | 
     | \tx_core/tx_crc/crcpkt2 /U3503                    | B v -> Y ^   | AOI21X1 |  0.722 | 0.681 |  23.333 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3504                    | C ^ -> Y v   | OAI21X1 |  0.139 | 0.061 |  23.394 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5]        | D v          | DFFSR   |  0.139 | 0.000 |  23.394 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.153 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.364 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.673 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.995 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.229 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.453 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.458 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 23.392
= Slack Time                  -19.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.151 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.940 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.659 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.383 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.086 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.838 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.446 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.336 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.164 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.953 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.772 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.680 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.467 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.113 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.910 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.668 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.518 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.411 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.802 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.952 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.501 | 
     | \tx_core/tx_crc/crcpkt2 /U3611                    | B v -> Y ^   | AOI21X1 |  0.720 | 0.679 |  23.331 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3612                    | C ^ -> Y v   | OAI21X1 |  0.137 | 0.061 |  23.392 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6]        | D v          | DFFSR   |  0.137 | 0.000 |  23.392 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.151 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.362 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.671 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.993 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.227 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.451 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.456 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.387
= Slack Time                  -19.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.148 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.937 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.656 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.380 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.083 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.835 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.443 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.334 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.162 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.950 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.769 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.677 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.464 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.111 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.907 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.665 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.515 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.408 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.799 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.949 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.504 | 
     | \tx_core/tx_crc/crcpkt2 /U3793                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.675 |  23.327 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3794                    | C ^ -> Y v   | OAI21X1 |  0.141 | 0.059 |  23.386 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8]        | D v          | DFFSR   |  0.141 | 0.000 |  23.387 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.148 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.359 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.668 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.990 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.224 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.448 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8]         | CLK ^        | DFFSR   | 0.133 | 0.002 |   1.303 |   20.451 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.242
- Arrival Time                 23.389
= Slack Time                  -19.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.148 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.937 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.656 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.380 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.082 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.834 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.443 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.333 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.161 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.950 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.768 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.676 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.464 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.110 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.907 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.664 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.515 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.408 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.799 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.949 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.504 | 
     | \tx_core/tx_crc/crcpkt2 /U3671                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.679 |  23.331 |    4.183 | 
     | \tx_core/tx_crc/crcpkt2 /U3672                    | C ^ -> Y v   | OAI21X1 |  0.137 | 0.058 |  23.389 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1]        | D v          | DFFSR   |  0.137 | 0.000 |  23.389 |    4.242 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.148 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.359 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.668 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.990 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.223 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.448 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   20.453 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.113
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 23.387
= Slack Time                  -19.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.147 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.936 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.655 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.379 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.081 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.834 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.442 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.332 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.160 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.949 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.767 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.675 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.463 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.109 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.906 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.663 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.514 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.407 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.798 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.948 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.505 | 
     | \tx_core/tx_crc/crcpkt2 /U3615                    | B v -> Y ^   | AOI21X1 |  0.720 | 0.675 |  23.327 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3616                    | C ^ -> Y v   | OAI21X1 |  0.136 | 0.060 |  23.387 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7]        | D v          | DFFSR   |  0.136 | 0.000 |  23.387 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.147 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.358 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.667 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.989 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.223 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.447 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7]         | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   20.450 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.302
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.236
- Arrival Time                 23.381
= Slack Time                  -19.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.145 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.934 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.653 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.377 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.080 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.832 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.440 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.331 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.159 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.947 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.766 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.674 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.461 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.108 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.904 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.662 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.512 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.405 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.796 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.946 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.507 | 
     | \tx_core/tx_crc/crcpkt2 /U3609                    | B v -> Y ^   | AOI21X1 |  0.718 | 0.665 |  23.317 |    4.172 | 
     | \tx_core/tx_crc/crcpkt2 /U3610                    | C ^ -> Y v   | OAI21X1 |  0.150 | 0.064 |  23.381 |    4.236 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12]       | D v          | DFFSR   |  0.150 | 0.000 |  23.381 |    4.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.145 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.356 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.665 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.987 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.221 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.445 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12]        | CLK ^        | DFFSR   | 0.133 | 0.002 |   1.302 |   20.448 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.237
- Arrival Time                 23.377
= Slack Time                  -19.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.140 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.929 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.648 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.371 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.074 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.826 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.435 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.325 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.153 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.942 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.760 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.668 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.456 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.102 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.898 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.656 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.506 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.400 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.791 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.941 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.512 | 
     | \tx_core/tx_crc/crcpkt2 /U3495                    | B v -> Y ^   | AOI21X1 |  0.725 | 0.665 |  23.317 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3496                    | C ^ -> Y v   | OAI21X1 |  0.146 | 0.059 |  23.377 |    4.237 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10]       | D v          | DFFSR   |  0.146 | 0.000 |  23.377 |    4.237 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.140 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.350 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.660 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.981 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.215 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.440 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   20.443 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.117
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.236
- Arrival Time                 23.374
= Slack Time                  -19.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.138 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.927 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.646 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.370 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.073 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.825 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.433 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.323 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.151 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.940 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.759 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.667 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.454 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.100 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.897 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.655 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.505 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.398 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.939 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.514 | 
     | \tx_core/tx_crc/crcpkt2 /U3628                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.655 |  23.307 |    4.169 | 
     | \tx_core/tx_crc/crcpkt2 /U3629                    | C ^ -> Y v   | OAI21X1 |  0.154 | 0.066 |  23.373 |    4.235 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28]       | D v          | DFFSR   |  0.154 | 0.000 |  23.374 |    4.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.138 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.349 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.658 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.980 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.214 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.438 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   20.441 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.118
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.235
- Arrival Time                 23.368
= Slack Time                  -19.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.132 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.921 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.640 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.364 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.067 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.819 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.427 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.318 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.146 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.934 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.753 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.661 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.448 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.095 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.891 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.649 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.499 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.392 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.783 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.933 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.520 | 
     | \tx_core/tx_crc/crcpkt2 /U3505                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.654 |  23.306 |    4.174 | 
     | \tx_core/tx_crc/crcpkt2 /U3506                    | C ^ -> Y v   | OAI21X1 |  0.157 | 0.061 |  23.368 |    4.235 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]       | D v          | DFFSR   |  0.157 | 0.000 |  23.368 |    4.235 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.132 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.343 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.652 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.974 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.208 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.432 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   20.436 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.365
= Slack Time                  -19.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.126 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.915 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.634 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.358 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.061 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.813 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.421 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.311 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.139 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.928 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.747 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.655 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.442 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.088 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.885 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.643 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.493 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.386 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.777 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.927 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.526 | 
     | \tx_core/tx_crc/crcpkt2 /U3613                    | B v -> Y ^   | AOI21X1 |  0.724 | 0.653 |  23.305 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3614                    | C ^ -> Y v   | OAI21X1 |  0.150 | 0.060 |  23.365 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27]       | D v          | DFFSR   |  0.150 | 0.000 |  23.365 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.126 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.337 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.646 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.968 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.202 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.426 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.431 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.362
= Slack Time                  -19.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.124 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.914 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.633 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.356 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.059 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.811 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.420 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.310 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.138 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.927 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.745 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.653 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.441 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.087 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.883 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.641 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.491 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.385 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.776 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.926 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.528 | 
     | \tx_core/tx_crc/crcpkt2 /U3617                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.654 |  23.306 |    4.181 | 
     | \tx_core/tx_crc/crcpkt2 /U3618                    | C ^ -> Y v   | OAI21X1 |  0.145 | 0.056 |  23.362 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23]       | D v          | DFFSR   |  0.145 | 0.000 |  23.362 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.124 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.335 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.644 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.966 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.200 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.424 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   20.428 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.237
- Arrival Time                 23.359
= Slack Time                  -19.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.122 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.911 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.630 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.354 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.057 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.809 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.417 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.307 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.135 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.924 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.742 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.650 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.438 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.084 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.881 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.639 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.489 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.382 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.773 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.923 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.530 | 
     | \tx_core/tx_crc/crcpkt2 /U3493                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.648 |  23.300 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3494                    | C ^ -> Y v   | OAI21X1 |  0.143 | 0.059 |  23.359 |    4.237 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30]       | D v          | DFFSR   |  0.143 | 0.000 |  23.359 |    4.237 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.122 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.333 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.642 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.964 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.198 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.422 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30]        | CLK ^        | DFFSR   | 0.138 | 0.002 |   1.302 |   20.425 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.360
= Slack Time                  -19.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.122 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.911 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.630 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.353 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.056 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.808 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.417 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.307 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.135 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.924 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.742 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.650 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.438 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.084 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.881 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.638 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.488 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.382 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.773 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.923 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.530 | 
     | \tx_core/tx_crc/crcpkt2 /U3632                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.652 |  23.304 |    4.182 | 
     | \tx_core/tx_crc/crcpkt2 /U3633                    | C ^ -> Y v   | OAI21X1 |  0.144 | 0.056 |  23.360 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16]       | D v          | DFFSR   |  0.144 | 0.000 |  23.360 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.122 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.333 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.642 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.963 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.197 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.422 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   20.425 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.303
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.361
= Slack Time                  -19.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.121 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.911 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.630 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.353 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.056 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.808 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.417 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.307 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.135 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.924 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.742 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.650 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.438 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.084 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.880 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.638 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.488 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.382 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.772 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.923 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.531 | 
     | \tx_core/tx_crc/crcpkt2 /U3507                    | B v -> Y ^   | AOI21X1 |  0.717 | 0.650 |  23.302 |    4.181 | 
     | \tx_core/tx_crc/crcpkt2 /U3508                    | C ^ -> Y v   | OAI21X1 |  0.138 | 0.058 |  23.361 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21]       | D v          | DFFSR   |  0.138 | 0.000 |  23.361 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.121 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.332 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.641 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.963 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.197 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   20.421 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21]        | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   20.425 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.304
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.358
= Slack Time                  -19.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.120 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.909 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.628 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.351 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.054 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.806 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.415 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.305 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.133 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.922 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.740 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.648 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.436 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.082 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.878 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.636 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.486 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.380 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.771 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.921 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.533 | 
     | \tx_core/tx_crc/crcpkt2 /U3497                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.646 |  23.298 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3498                    | C ^ -> Y v   | OAI21X1 |  0.144 | 0.060 |  23.358 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20]       | D v          | DFFSR   |  0.144 | 0.000 |  23.358 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.119 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.330 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.639 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.961 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.195 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.420 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20]        | CLK ^        | DFFSR   | 0.138 | 0.004 |   1.304 |   20.424 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.117
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.354
= Slack Time                  -19.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.116 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.905 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.624 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.348 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.051 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.803 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.411 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.302 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.130 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.918 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.737 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.645 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.432 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.079 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.875 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.633 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.376 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.767 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.917 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3529                    | B v -> Y ^   | AOI21X1 |  0.720 | 0.644 |  23.296 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3530                    | C ^ -> Y v   | OAI21X1 |  0.153 | 0.059 |  23.354 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24]       | D v          | DFFSR   |  0.153 | 0.000 |  23.354 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.116 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.327 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.636 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.958 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.192 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.416 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.422 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 23.356
= Slack Time                  -19.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.116 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.905 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.624 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.348 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.051 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.803 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.411 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.301 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.129 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.918 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.736 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.644 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.432 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.078 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.875 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.633 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.376 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.767 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.917 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3499                    | B v -> Y ^   | AOI21X1 |  0.721 | 0.644 |  23.296 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3500                    | C ^ -> Y v   | OAI21X1 |  0.145 | 0.060 |  23.356 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19]       | D v          | DFFSR   |  0.145 | 0.000 |  23.356 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.116 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.327 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.636 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.958 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.192 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.416 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.421 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.242
- Arrival Time                 23.358
= Slack Time                  -19.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.116 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.905 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.624 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.348 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.050 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.803 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.411 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.301 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.129 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.918 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.736 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.644 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.432 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.078 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.875 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.632 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.376 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.767 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.917 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3491                    | B v -> Y ^   | AOI21X1 |  0.719 | 0.646 |  23.298 |    4.182 | 
     | \tx_core/tx_crc/crcpkt2 /U3492                    | C ^ -> Y v   | OAI21X1 |  0.136 | 0.060 |  23.357 |    4.242 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2]        | D v          | DFFSR   |  0.136 | 0.000 |  23.358 |    4.242 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.116 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.327 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.636 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.958 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.192 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.416 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2]         | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.421 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 23.355
= Slack Time                  -19.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.114 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.903 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.622 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.346 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.048 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.800 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.409 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.299 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.127 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.916 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.734 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.642 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.430 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.076 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.873 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.630 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.481 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.374 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.765 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.915 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.538 | 
     | \tx_core/tx_crc/crcpkt2 /U3621                    | B v -> Y ^   | AOI21X1 |  0.727 | 0.646 |  23.298 |    4.184 | 
     | \tx_core/tx_crc/crcpkt2 /U3622                    | C ^ -> Y v   | OAI21X1 |  0.140 | 0.057 |  23.354 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26]       | D v          | DFFSR   |  0.140 | 0.000 |  23.355 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.114 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.325 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.634 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.955 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.189 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.414 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.419 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 23.351
= Slack Time                  -19.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.113 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.902 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.621 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.345 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.066 |  -18.047 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.800 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.408 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.298 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.126 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.915 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.733 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.641 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.429 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.075 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.872 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.630 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.480 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.373 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.764 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.914 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3619                    | B v -> Y ^   | AOI21X1 |  0.723 | 0.640 |  23.292 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3620                    | C ^ -> Y v   | OAI21X1 |  0.149 | 0.059 |  23.351 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25]       | D v          | DFFSR   |  0.149 | 0.000 |  23.351 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.113 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.324 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.633 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.955 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.189 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.413 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.418 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.306
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.350
= Slack Time                  -19.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.111 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.900 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.619 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.343 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.045 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.798 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.406 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.296 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.124 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.913 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.731 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.639 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.427 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.073 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.870 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.628 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.478 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.371 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.762 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.912 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.541 | 
     | \tx_core/tx_crc/crcpkt2 /U3716                    | B v -> Y ^   | AOI21X1 |  0.725 | 0.632 |  23.284 |    4.173 | 
     | \tx_core/tx_crc/crcpkt2 /U3717                    | C ^ -> Y v   | OAI21X1 |  0.149 | 0.066 |  23.350 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9]        | D v          | DFFSR   |  0.149 | 0.000 |  23.350 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.111 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.322 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.631 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.953 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.187 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.411 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9]         | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.306 |   20.417 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 23.345
= Slack Time                  -19.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.106 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.895 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.614 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.338 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.041 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.793 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.401 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.292 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.120 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.908 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.727 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.635 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.422 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.068 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.865 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.623 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.473 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.366 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.757 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.907 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.546 | 
     | \tx_core/tx_crc/crcpkt2 /U3634                    | B v -> Y ^   | AOI21X1 |  0.720 | 0.637 |  23.289 |    4.183 | 
     | \tx_core/tx_crc/crcpkt2 /U3635                    | C ^ -> Y v   | OAI21X1 |  0.146 | 0.056 |  23.345 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15]       | D v          | DFFSR   |  0.146 | 0.000 |  23.345 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.106 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.317 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.626 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.948 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.182 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.406 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   20.411 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.306
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 23.331
= Slack Time                  -19.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -19.091 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -18.881 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -18.600 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -18.323 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -18.026 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -17.778 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -17.387 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -17.277 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -17.105 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -16.894 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -16.712 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -16.620 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |  -16.408 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |  -16.054 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |  -15.850 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |  -15.608 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |  -15.458 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |  -15.352 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |  -14.742 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |   -4.893 | 
     | \tx_core/tx_crc/crcpkt2 /U3486                    | B ^ -> Y v   | NOR2X1  |  7.066 | 8.453 |  22.652 |    3.561 | 
     | \tx_core/tx_crc/crcpkt2 /U3638                    | B v -> Y ^   | AOI21X1 |  0.724 | 0.623 |  23.275 |    4.183 | 
     | \tx_core/tx_crc/crcpkt2 /U3639                    | C ^ -> Y v   | OAI21X1 |  0.147 | 0.056 |  23.331 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31]       | D v          | DFFSR   |  0.147 | 0.000 |  23.331 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   19.091 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   19.302 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   19.611 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   19.933 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   20.167 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   20.391 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31]        | CLK ^        | DFFSR   | 0.138 | 0.006 |   1.306 |   20.397 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.300
- Setup                         0.289
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.060
- Arrival Time                 16.653
= Slack Time                  -12.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.593 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.382 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.101 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.824 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.527 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.279 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.888 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.778 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.606 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.395 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.213 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.121 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.909 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.555 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.351 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.109 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.959 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.853 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.244 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.606 | 
     | \tx_core/tx_crc/crcpkt2 /U3018                    | A ^ -> Y v   | OAI22X1 |  1.356 | 2.454 |  16.653 |    4.060 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26]       | D v          | DFFSR   |  1.356 | 0.000 |  16.653 |    4.060 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.593 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.804 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.113 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.434 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.659 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.885 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[26]        | CLK ^        | DFFSR   | 0.147 | 0.007 |   1.300 |   13.892 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[12] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.298
- Setup                         0.290
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.058
- Arrival Time                 16.643
= Slack Time                  -12.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.585 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.374 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.093 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.817 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.519 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.272 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.880 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.770 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.598 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.387 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.205 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.113 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.901 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.547 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.344 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.101 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.952 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.845 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.236 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.614 | 
     | \tx_core/tx_crc/crcpkt2 /U3761                    | A ^ -> Y v   | OAI22X1 |  1.362 | 2.444 |  16.643 |    4.058 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[12]       | D v          | DFFSR   |  1.362 | 0.000 |  16.643 |    4.058 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.585 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.796 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.105 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.427 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.652 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.877 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[12]        | CLK ^        | DFFSR   | 0.147 | 0.006 |   1.298 |   13.883 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.292
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.054
- Arrival Time                 16.638
= Slack Time                  -12.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.584 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.373 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.092 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.816 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.519 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.271 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.879 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.770 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.598 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.386 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.205 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.113 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.900 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.547 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.343 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.101 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.951 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.844 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.235 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /U3706                    | A ^ -> Y v   | OAI22X1 |  1.349 | 2.439 |  16.638 |    4.054 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29]       | D v          | DFFSR   |  1.349 | 0.000 |  16.638 |    4.054 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.584 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.795 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.104 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.426 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.651 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   1.290 |   13.874 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[29]        | CLK ^        | DFFSR   | 0.135 | 0.002 |   1.292 |   13.876 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.300
- Setup                         0.289
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.061
- Arrival Time                 16.645
= Slack Time                  -12.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.583 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.372 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.091 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.815 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.518 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.270 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.878 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.769 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.597 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.385 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.204 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.112 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.899 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.546 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.342 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.100 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.950 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.844 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.234 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.615 | 
     | \tx_core/tx_crc/crcpkt2 /U3563                    | A ^ -> Y v   | OAI22X1 |  1.352 | 2.445 |  16.644 |    4.061 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14]       | D v          | DFFSR   |  1.352 | 0.000 |  16.645 |    4.061 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.794 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.103 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.425 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.650 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.876 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[14]        | CLK ^        | DFFSR   | 0.147 | 0.008 |   1.300 |   13.884 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.316
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.078
- Arrival Time                 16.661
= Slack Time                  -12.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.583 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.372 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.091 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.815 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.518 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.270 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.878 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.768 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.596 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.385 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.203 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.111 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.899 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.545 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.342 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.100 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.950 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.843 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.234 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.616 | 
     | \tx_core/tx_crc/crcpkt2 /U3424                    | A ^ -> Y v   | OAI22X1 |  1.357 | 2.462 |  16.661 |    4.078 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20]       | D v          | DFFSR   |  1.357 | 0.000 |  16.661 |    4.078 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.794 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.103 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.425 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.260 |   1.102 |   13.685 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.205 |   1.307 |   13.890 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[20]        | CLK ^        | DFFSR   | 0.112 | 0.008 |   1.316 |   13.899 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.301
- Setup                         0.289
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.062
- Arrival Time                 16.641
= Slack Time                  -12.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.579 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.368 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.087 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.811 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.514 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.266 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.874 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.764 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.592 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.381 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.199 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.107 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.895 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.541 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.338 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.096 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.946 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.839 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.230 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.620 | 
     | \tx_core/tx_crc/crcpkt2 /U3538                    | A ^ -> Y v   | OAI22X1 |  1.350 | 2.442 |  16.640 |    4.061 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19]       | D v          | DFFSR   |  1.350 | 0.000 |  16.641 |    4.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.579 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.790 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.099 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.421 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.646 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.871 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[19]        | CLK ^        | DFFSR   | 0.147 | 0.008 |   1.301 |   13.880 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.301
- Setup                         0.289
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.062
- Arrival Time                 16.640
= Slack Time                  -12.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.578 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.368 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.087 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.810 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.513 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.265 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.874 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.764 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.592 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.381 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.199 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.107 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.895 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.541 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.337 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.095 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.945 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.839 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.229 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.620 | 
     | \tx_core/tx_crc/crcpkt2 /U3678                    | A ^ -> Y v   | OAI22X1 |  1.350 | 2.441 |  16.640 |    4.062 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9]        | D v          | DFFSR   |  1.350 | 0.000 |  16.640 |    4.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.578 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.789 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.098 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.420 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.645 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.871 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[9]         | CLK ^        | DFFSR   | 0.147 | 0.009 |   1.301 |   13.879 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.316
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.078
- Arrival Time                 16.656
= Slack Time                  -12.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.578 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.367 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.086 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.810 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.513 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.265 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.873 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.763 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.591 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.380 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.199 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.107 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.894 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.540 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.337 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.095 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.945 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.838 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.229 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.621 | 
     | \tx_core/tx_crc/crcpkt2 /U3422                    | A ^ -> Y v   | OAI22X1 |  1.355 | 2.457 |  16.656 |    4.078 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0]        | D v          | DFFSR   |  1.355 | 0.000 |  16.656 |    4.078 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.578 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.789 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.098 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.420 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.260 |   1.102 |   13.680 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.205 |   1.307 |   13.885 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[0]         | CLK ^        | DFFSR   | 0.112 | 0.009 |   1.316 |   13.894 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.301
- Setup                         0.289
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.062
- Arrival Time                 16.639
= Slack Time                  -12.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.577 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.366 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.085 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.809 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.512 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.264 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.872 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.762 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.590 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.379 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.198 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.105 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.893 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.539 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.336 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.094 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.944 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.837 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.228 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.622 | 
     | \tx_core/tx_crc/crcpkt2 /U3561                    | A ^ -> Y v   | OAI22X1 |  1.349 | 2.440 |  16.639 |    4.062 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23]       | D v          | DFFSR   |  1.349 | 0.000 |  16.639 |    4.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.788 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.097 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.419 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.644 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.869 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[23]        | CLK ^        | DFFSR   | 0.147 | 0.008 |   1.301 |   13.878 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.292
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.054
- Arrival Time                 16.631
= Slack Time                  -12.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.577 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.366 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.085 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.809 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.511 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.264 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.872 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.762 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.590 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.379 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.197 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.105 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.893 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.539 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.336 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.093 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.944 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.837 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.228 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.622 | 
     | \tx_core/tx_crc/crcpkt2 /U3565                    | A ^ -> Y v   | OAI22X1 |  1.344 | 2.432 |  16.631 |    4.054 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22]       | D v          | DFFSR   |  1.344 | 0.000 |  16.631 |    4.054 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.788 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.097 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.419 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.644 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   1.290 |   13.867 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[22]        | CLK ^        | DFFSR   | 0.135 | 0.002 |   1.292 |   13.869 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.315
- Setup                         0.287
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.078
- Arrival Time                 16.650
= Slack Time                  -12.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.572 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.361 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.080 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.804 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.507 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.259 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.867 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.757 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.585 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.374 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.192 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.100 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.888 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.534 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.331 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.089 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.939 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.832 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.223 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.627 | 
     | \tx_core/tx_crc/crcpkt2 /U3194                    | A ^ -> Y v   | OAI22X1 |  1.351 | 2.451 |  16.650 |    4.078 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5]        | D v          | DFFSR   |  1.351 | 0.000 |  16.650 |    4.078 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.572 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.783 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.092 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.414 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.260 |   1.102 |   13.674 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.205 |   1.307 |   13.879 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[5]         | CLK ^        | DFFSR   | 0.112 | 0.008 |   1.315 |   13.887 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[2] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.300
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.062
- Arrival Time                 16.628
= Slack Time                  -12.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.567 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.356 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.075 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.798 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.501 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.253 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.862 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.752 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.580 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.369 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.187 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.095 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.883 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.529 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.325 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.083 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.933 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.827 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.218 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.632 | 
     | \tx_core/tx_crc/crcpkt2 /U3544                    | A ^ -> Y v   | OAI22X1 |  1.340 | 2.429 |  16.628 |    4.062 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[2]        | D v          | DFFSR   |  1.340 | 0.000 |  16.628 |    4.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.566 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.777 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.087 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.408 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.633 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.859 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[2]         | CLK ^        | DFFSR   | 0.147 | 0.007 |   1.300 |   13.866 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.301
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.063
- Arrival Time                 16.629
= Slack Time                  -12.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.566 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.355 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.074 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.798 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.500 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.253 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.861 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.751 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.579 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.368 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.186 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.094 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.882 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.528 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.325 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.082 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.933 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.826 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.217 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.633 | 
     | \tx_core/tx_crc/crcpkt2 /U3540                    | A ^ -> Y v   | OAI22X1 |  1.341 | 2.430 |  16.628 |    4.063 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18]       | D v          | DFFSR   |  1.341 | 0.000 |  16.629 |    4.063 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.566 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.777 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.086 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.408 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.633 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.858 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[18]        | CLK ^        | DFFSR   | 0.147 | 0.009 |   1.301 |   13.867 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.301
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.063
- Arrival Time                 16.628
= Slack Time                  -12.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.565 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.354 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.073 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.797 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.500 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.252 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.860 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.750 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.578 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.367 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.185 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.093 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.881 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.527 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.324 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.082 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.932 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.825 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.216 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.634 | 
     | \tx_core/tx_crc/crcpkt2 /U3548                    | A ^ -> Y v   | OAI22X1 |  1.342 | 2.429 |  16.628 |    4.063 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21]       | D v          | DFFSR   |  1.342 | 0.000 |  16.628 |    4.063 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.565 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.776 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.085 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.407 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.632 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.857 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[21]        | CLK ^        | DFFSR   | 0.147 | 0.009 |   1.301 |   13.866 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.317
- Setup                         0.287
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.080
- Arrival Time                 16.645
= Slack Time                  -12.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.565 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.354 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.073 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.796 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.499 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.251 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.860 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.750 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.578 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.367 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.185 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.093 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.881 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.527 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.324 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.081 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.932 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.825 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.216 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.634 | 
     | \tx_core/tx_crc/crcpkt2 /U3477                    | A ^ -> Y v   | OAI22X1 |  1.350 | 2.446 |  16.644 |    4.080 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3]        | D v          | DFFSR   |  1.350 | 0.000 |  16.645 |    4.080 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.565 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.776 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.085 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.406 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.260 |   1.102 |   13.667 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.205 |   1.307 |   13.872 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[3]         | CLK ^        | DFFSR   | 0.112 | 0.010 |   1.317 |   13.882 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin48_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.300
- Setup                         0.288
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.062
- Arrival Time                 16.627
= Slack Time                  -12.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.565 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.354 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.073 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.796 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.499 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.251 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.860 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.750 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.578 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.367 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.185 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.093 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.881 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.527 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.323 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.081 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.931 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.825 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.216 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.634 | 
     | \tx_core/tx_crc/crcpkt2 /U3060                    | A ^ -> Y v   | OAI22X1 |  1.339 | 2.428 |  16.627 |    4.062 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30]       | D v          | DFFSR   |  1.339 | 0.000 |  16.627 |    4.062 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.565 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.776 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.085 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.406 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.171 | 0.225 |   1.067 |   13.631 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7374__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.226 |   1.292 |   13.857 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin48_d_reg[30]        | CLK ^        | DFFSR   | 0.147 | 0.008 |   1.300 |   13.865 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.316
- Setup                         0.287
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.080
- Arrival Time                 16.641
= Slack Time                  -12.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.561 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.350 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.069 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.793 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.496 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.248 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.856 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.746 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.574 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.363 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.181 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.089 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.877 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.523 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.320 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.078 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.928 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.821 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.212 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.638 | 
     | \tx_core/tx_crc/crcpkt2 /U3660                    | A ^ -> Y v   | OAI22X1 |  1.346 | 2.442 |  16.640 |    4.079 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9]        | D v          | DFFSR   |  1.346 | 0.000 |  16.641 |    4.080 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.561 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.772 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.081 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.403 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.260 |   1.102 |   13.663 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.205 |   1.307 |   13.868 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[9]         | CLK ^        | DFFSR   | 0.112 | 0.009 |   1.316 |   13.877 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13] /D       (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.315
- Setup                         0.286
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.079
- Arrival Time                 16.638
= Slack Time                  -12.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                                   |              |         |        |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+--------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         |  0.000 |       |   0.000 |  -12.559 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 |  0.177 | 0.211 |   0.211 |  -12.348 | 
     | FECTS_clks_clk___L2_I1                            | A ^ -> Y ^   | CLKBUF1 |  0.191 | 0.281 |   0.492 |  -12.067 | 
     | FECTS_clks_clk___L3_I4                            | A ^ -> Y ^   | CLKBUF1 |  0.211 | 0.276 |   0.768 |  -11.791 | 
     | FECTS_clks_clk___L4_I6                            | A ^ -> Y ^   | CLKBUF1 |  0.256 | 0.297 |   1.065 |  -11.494 | 
     | FECTS_clks_clk___L5_I29                           | A ^ -> Y ^   | CLKBUF1 |  0.132 | 0.248 |   1.313 |  -11.246 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   |  0.228 | 0.392 |   1.705 |  -10.854 | 
     | \tx_core/axi_master /U498                         | B ^ -> Y v   | NOR2X1  |  0.095 | 0.110 |   1.815 |  -10.744 | 
     | \tx_core/axi_master /U492                         | A v -> Y ^   | NAND2X1 |  0.183 | 0.172 |   1.987 |  -10.572 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v   | NOR2X1  |  0.193 | 0.211 |   2.198 |  -10.361 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^   | NAND3X1 |  0.142 | 0.182 |   2.380 |  -10.179 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v   | NAND3X1 |  0.091 | 0.092 |   2.472 |  -10.087 | 
     | \tx_core/axi_master /U63                          | B v -> Y v   | OR2X2   |  0.172 | 0.212 |   2.684 |   -9.875 | 
     | \tx_core/axi_master /U520                         | A v -> Y v   | OR2X2   |  0.331 | 0.354 |   3.038 |   -9.521 | 
     | \tx_core/axi_master /U779                         | A v -> Y ^   | INVX8   |  0.167 | 0.203 |   3.241 |   -9.318 | 
     | \tx_core/axi_master /U2143                        | S ^ -> Y v   | MUX2X1  |  0.157 | 0.242 |   3.483 |   -9.076 | 
     | \tx_core/tx_crc/crcpkt2 /U125                     | A v -> Y v   | OR2X1   |  0.087 | 0.150 |   3.633 |   -8.926 | 
     | \tx_core/tx_crc/crcpkt2 /U1706                    | A v -> Y v   | OR2X2   |  0.043 | 0.107 |   3.740 |   -8.819 | 
     | \tx_core/tx_crc/crcpkt2 /U1705                    | B v -> Y v   | OR2X2   |  0.784 | 0.609 |   4.349 |   -8.210 | 
     | \tx_core/tx_crc/crcpkt2 /U1556                    | A v -> Y ^   | NAND2X1 | 10.967 | 9.850 |  14.199 |    1.640 | 
     | \tx_core/tx_crc/crcpkt2 /U3430                    | A ^ -> Y v   | OAI22X1 |  1.342 | 2.439 |  16.638 |    4.078 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13]       | D v          | DFFSR   |  1.342 | 0.000 |  16.638 |    4.079 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   12.559 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   12.770 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   13.079 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   13.401 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.191 | 0.260 |   1.102 |   13.661 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7379__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.205 |   1.307 |   13.866 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[13]        | CLK ^        | DFFSR   | 0.112 | 0.008 |   1.315 |   13.874 | 
     +------------------------------------------------------------------------------------------------------------------+ 

