
ubuntu-preinstalled/mksquashfs:     file format elf32-littlearm


Disassembly of section .init:

00003e0c <.init>:
    3e0c:	push	{r3, lr}
    3e10:	bl	6aa4 <ZSTD_maxCLevel@plt+0x25a8>
    3e14:	pop	{r3, pc}

Disassembly of section .plt:

00003e18 <pthread_mutex_unlock@plt-0x14>:
    3e18:	push	{lr}		; (str lr, [sp, #-4]!)
    3e1c:	ldr	lr, [pc, #4]	; 3e28 <pthread_mutex_unlock@plt-0x4>
    3e20:	add	lr, pc, lr
    3e24:	ldr	pc, [lr, #8]!
    3e28:	andeq	r0, r3, r8, lsl lr

00003e2c <pthread_mutex_unlock@plt>:
    3e2c:	add	ip, pc, #0, 12
    3e30:	add	ip, ip, #48, 20	; 0x30000
    3e34:	ldr	pc, [ip, #3608]!	; 0xe18

00003e38 <calloc@plt>:
    3e38:	add	ip, pc, #0, 12
    3e3c:	add	ip, ip, #48, 20	; 0x30000
    3e40:	ldr	pc, [ip, #3600]!	; 0xe10

00003e44 <LZ4_compress_HC@plt>:
    3e44:	add	ip, pc, #0, 12
    3e48:	add	ip, ip, #48, 20	; 0x30000
    3e4c:	ldr	pc, [ip, #3592]!	; 0xe08

00003e50 <raise@plt>:
    3e50:	add	ip, pc, #0, 12
    3e54:	add	ip, ip, #48, 20	; 0x30000
    3e58:	ldr	pc, [ip, #3584]!	; 0xe00

00003e5c <pthread_cond_broadcast@plt>:
    3e5c:	add	ip, pc, #0, 12
    3e60:	add	ip, ip, #48, 20	; 0x30000
    3e64:	ldr	pc, [ip, #3576]!	; 0xdf8

00003e68 <getpwnam@plt>:
    3e68:	add	ip, pc, #0, 12
    3e6c:	add	ip, ip, #48, 20	; 0x30000
    3e70:	ldr	pc, [ip, #3568]!	; 0xdf0

00003e74 <setitimer@plt>:
    3e74:	add	ip, pc, #0, 12
    3e78:	add	ip, ip, #48, 20	; 0x30000
    3e7c:	ldr	pc, [ip, #3560]!	; 0xde8

00003e80 <__pthread_register_cancel@plt>:
    3e80:	add	ip, pc, #0, 12
    3e84:	add	ip, ip, #48, 20	; 0x30000
    3e88:	ldr	pc, [ip, #3552]!	; 0xde0

00003e8c <strcmp@plt>:
    3e8c:	add	ip, pc, #0, 12
    3e90:	add	ip, ip, #48, 20	; 0x30000
    3e94:	ldr	pc, [ip, #3544]!	; 0xdd8

00003e98 <__cxa_finalize@plt>:
    3e98:	add	ip, pc, #0, 12
    3e9c:	add	ip, ip, #48, 20	; 0x30000
    3ea0:	ldr	pc, [ip, #3536]!	; 0xdd0

00003ea4 <lzma_stream_buffer_encode@plt>:
    3ea4:	add	ip, pc, #0, 12
    3ea8:	add	ip, ip, #48, 20	; 0x30000
    3eac:	ldr	pc, [ip, #3528]!	; 0xdc8

00003eb0 <strtol@plt>:
    3eb0:	add	ip, pc, #0, 12
    3eb4:	add	ip, ip, #48, 20	; 0x30000
    3eb8:	ldr	pc, [ip, #3520]!	; 0xdc0

00003ebc <getpwuid@plt>:
    3ebc:	add	ip, pc, #0, 12
    3ec0:	add	ip, ip, #48, 20	; 0x30000
    3ec4:	ldr	pc, [ip, #3512]!	; 0xdb8

00003ec8 <lzma_code@plt>:
    3ec8:	add	ip, pc, #0, 12
    3ecc:	add	ip, ip, #48, 20	; 0x30000
    3ed0:	ldr	pc, [ip, #3504]!	; 0xdb0

00003ed4 <regerror@plt>:
    3ed4:	add	ip, pc, #0, 12
    3ed8:	add	ip, ip, #48, 20	; 0x30000
    3edc:	ldr	pc, [ip, #3496]!	; 0xda8

00003ee0 <read@plt>:
    3ee0:	add	ip, pc, #0, 12
    3ee4:	add	ip, ip, #48, 20	; 0x30000
    3ee8:	ldr	pc, [ip, #3488]!	; 0xda0

00003eec <fflush@plt>:
    3eec:			; <UNDEFINED> instruction: 0xe7fd4778
    3ef0:	add	ip, pc, #0, 12
    3ef4:	add	ip, ip, #48, 20	; 0x30000
    3ef8:	ldr	pc, [ip, #3476]!	; 0xd94

00003efc <ZSTD_isError@plt>:
    3efc:	add	ip, pc, #0, 12
    3f00:	add	ip, ip, #48, 20	; 0x30000
    3f04:	ldr	pc, [ip, #3468]!	; 0xd8c

00003f08 <getuid@plt>:
    3f08:	add	ip, pc, #0, 12
    3f0c:	add	ip, ip, #48, 20	; 0x30000
    3f10:	ldr	pc, [ip, #3460]!	; 0xd84

00003f14 <lzo1x_decompress_safe@plt>:
    3f14:	add	ip, pc, #0, 12
    3f18:	add	ip, ip, #48, 20	; 0x30000
    3f1c:	ldr	pc, [ip, #3452]!	; 0xd7c

00003f20 <memmove@plt>:
    3f20:	add	ip, pc, #0, 12
    3f24:	add	ip, ip, #48, 20	; 0x30000
    3f28:	ldr	pc, [ip, #3444]!	; 0xd74

00003f2c <free@plt>:
    3f2c:			; <UNDEFINED> instruction: 0xe7fd4778
    3f30:	add	ip, pc, #0, 12
    3f34:	add	ip, ip, #48, 20	; 0x30000
    3f38:	ldr	pc, [ip, #3432]!	; 0xd68

00003f3c <fgets@plt>:
    3f3c:	add	ip, pc, #0, 12
    3f40:	add	ip, ip, #48, 20	; 0x30000
    3f44:	ldr	pc, [ip, #3424]!	; 0xd60

00003f48 <pthread_mutex_lock@plt>:
    3f48:	add	ip, pc, #0, 12
    3f4c:	add	ip, ip, #48, 20	; 0x30000
    3f50:	ldr	pc, [ip, #3416]!	; 0xd58

00003f54 <nanosleep@plt>:
    3f54:	add	ip, pc, #0, 12
    3f58:	add	ip, ip, #48, 20	; 0x30000
    3f5c:	ldr	pc, [ip, #3408]!	; 0xd50

00003f60 <ferror@plt>:
    3f60:	add	ip, pc, #0, 12
    3f64:	add	ip, ip, #48, 20	; 0x30000
    3f68:	ldr	pc, [ip, #3400]!	; 0xd48

00003f6c <strndup@plt>:
    3f6c:			; <UNDEFINED> instruction: 0xe7fd4778
    3f70:	add	ip, pc, #0, 12
    3f74:	add	ip, ip, #48, 20	; 0x30000
    3f78:	ldr	pc, [ip, #3388]!	; 0xd3c

00003f7c <pthread_self@plt>:
    3f7c:	add	ip, pc, #0, 12
    3f80:	add	ip, ip, #48, 20	; 0x30000
    3f84:	ldr	pc, [ip, #3380]!	; 0xd34

00003f88 <memcpy@plt>:
    3f88:	add	ip, pc, #0, 12
    3f8c:	add	ip, ip, #48, 20	; 0x30000
    3f90:	ldr	pc, [ip, #3372]!	; 0xd2c

00003f94 <execlp@plt>:
    3f94:	add	ip, pc, #0, 12
    3f98:	add	ip, ip, #48, 20	; 0x30000
    3f9c:	ldr	pc, [ip, #3364]!	; 0xd24

00003fa0 <pthread_mutex_init@plt>:
    3fa0:	add	ip, pc, #0, 12
    3fa4:	add	ip, ip, #48, 20	; 0x30000
    3fa8:	ldr	pc, [ip, #3356]!	; 0xd1c

00003fac <sigwait@plt>:
    3fac:	add	ip, pc, #0, 12
    3fb0:	add	ip, ip, #48, 20	; 0x30000
    3fb4:	ldr	pc, [ip, #3348]!	; 0xd14

00003fb8 <signal@plt>:
    3fb8:	add	ip, pc, #0, 12
    3fbc:	add	ip, ip, #48, 20	; 0x30000
    3fc0:	ldr	pc, [ip, #3340]!	; 0xd0c

00003fc4 <time@plt>:
    3fc4:	add	ip, pc, #0, 12
    3fc8:	add	ip, ip, #48, 20	; 0x30000
    3fcc:	ldr	pc, [ip, #3332]!	; 0xd04

00003fd0 <ZSTD_decompress@plt>:
    3fd0:	add	ip, pc, #0, 12
    3fd4:	add	ip, ip, #48, 20	; 0x30000
    3fd8:	ldr	pc, [ip, #3324]!	; 0xcfc

00003fdc <ftruncate64@plt>:
    3fdc:	add	ip, pc, #0, 12
    3fe0:	add	ip, ip, #48, 20	; 0x30000
    3fe4:	ldr	pc, [ip, #3316]!	; 0xcf4

00003fe8 <uncompress@plt>:
    3fe8:	add	ip, pc, #0, 12
    3fec:	add	ip, ip, #48, 20	; 0x30000
    3ff0:	ldr	pc, [ip, #3308]!	; 0xcec

00003ff4 <memcmp@plt>:
    3ff4:	add	ip, pc, #0, 12
    3ff8:	add	ip, ip, #48, 20	; 0x30000
    3ffc:	ldr	pc, [ip, #3300]!	; 0xce4

00004000 <lzo1x_999_compress_level@plt>:
    4000:	add	ip, pc, #0, 12
    4004:	add	ip, ip, #48, 20	; 0x30000
    4008:	ldr	pc, [ip, #3292]!	; 0xcdc

0000400c <strdup@plt>:
    400c:	add	ip, pc, #0, 12
    4010:	add	ip, ip, #48, 20	; 0x30000
    4014:	ldr	pc, [ip, #3284]!	; 0xcd4

00004018 <__stack_chk_fail@plt>:
    4018:	add	ip, pc, #0, 12
    401c:	add	ip, ip, #48, 20	; 0x30000
    4020:	ldr	pc, [ip, #3276]!	; 0xccc

00004024 <pthread_cond_init@plt>:
    4024:	add	ip, pc, #0, 12
    4028:	add	ip, ip, #48, 20	; 0x30000
    402c:	ldr	pc, [ip, #3268]!	; 0xcc4

00004030 <sysconf@plt>:
    4030:	add	ip, pc, #0, 12
    4034:	add	ip, ip, #48, 20	; 0x30000
    4038:	ldr	pc, [ip, #3260]!	; 0xcbc

0000403c <unlink@plt>:
    403c:			; <UNDEFINED> instruction: 0xe7fd4778
    4040:	add	ip, pc, #0, 12
    4044:	add	ip, ip, #48, 20	; 0x30000
    4048:	ldr	pc, [ip, #3248]!	; 0xcb0

0000404c <realloc@plt>:
    404c:	add	ip, pc, #0, 12
    4050:	add	ip, ip, #48, 20	; 0x30000
    4054:	ldr	pc, [ip, #3240]!	; 0xca8

00004058 <dup@plt>:
    4058:	add	ip, pc, #0, 12
    405c:	add	ip, ip, #48, 20	; 0x30000
    4060:	ldr	pc, [ip, #3232]!	; 0xca0

00004064 <deflateReset@plt>:
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #48, 20	; 0x30000
    406c:	ldr	pc, [ip, #3224]!	; 0xc98

00004070 <regexec@plt>:
    4070:	add	ip, pc, #0, 12
    4074:	add	ip, ip, #48, 20	; 0x30000
    4078:	ldr	pc, [ip, #3216]!	; 0xc90

0000407c <deflate@plt>:
    407c:	add	ip, pc, #0, 12
    4080:	add	ip, ip, #48, 20	; 0x30000
    4084:	ldr	pc, [ip, #3208]!	; 0xc88

00004088 <perror@plt>:
    4088:	add	ip, pc, #0, 12
    408c:	add	ip, ip, #48, 20	; 0x30000
    4090:	ldr	pc, [ip, #3200]!	; 0xc80

00004094 <__fxstat64@plt>:
    4094:	add	ip, pc, #0, 12
    4098:	add	ip, ip, #48, 20	; 0x30000
    409c:	ldr	pc, [ip, #3192]!	; 0xc78

000040a0 <readlink@plt>:
    40a0:	add	ip, pc, #0, 12
    40a4:	add	ip, ip, #48, 20	; 0x30000
    40a8:	ldr	pc, [ip, #3184]!	; 0xc70

000040ac <__memcpy_chk@plt>:
    40ac:	add	ip, pc, #0, 12
    40b0:	add	ip, ip, #48, 20	; 0x30000
    40b4:	ldr	pc, [ip, #3176]!	; 0xc68

000040b8 <fwrite@plt>:
    40b8:			; <UNDEFINED> instruction: 0xe7fd4778
    40bc:	add	ip, pc, #0, 12
    40c0:	add	ip, ip, #48, 20	; 0x30000
    40c4:	ldr	pc, [ip, #3164]!	; 0xc5c

000040c8 <ioctl@plt>:
    40c8:	add	ip, pc, #0, 12
    40cc:	add	ip, ip, #48, 20	; 0x30000
    40d0:	ldr	pc, [ip, #3156]!	; 0xc54

000040d4 <ZSTD_createCCtx@plt>:
    40d4:	add	ip, pc, #0, 12
    40d8:	add	ip, ip, #48, 20	; 0x30000
    40dc:	ldr	pc, [ip, #3148]!	; 0xc4c

000040e0 <lseek64@plt>:
    40e0:	add	ip, pc, #0, 12
    40e4:	add	ip, ip, #48, 20	; 0x30000
    40e8:	ldr	pc, [ip, #3140]!	; 0xc44

000040ec <regfree@plt>:
    40ec:	add	ip, pc, #0, 12
    40f0:	add	ip, ip, #48, 20	; 0x30000
    40f4:	ldr	pc, [ip, #3132]!	; 0xc3c

000040f8 <strtoll@plt>:
    40f8:	add	ip, pc, #0, 12
    40fc:	add	ip, ip, #48, 20	; 0x30000
    4100:	ldr	pc, [ip, #3124]!	; 0xc34

00004104 <waitpid@plt>:
    4104:	add	ip, pc, #0, 12
    4108:	add	ip, ip, #48, 20	; 0x30000
    410c:	ldr	pc, [ip, #3116]!	; 0xc2c

00004110 <strcpy@plt>:
    4110:	add	ip, pc, #0, 12
    4114:	add	ip, ip, #48, 20	; 0x30000
    4118:	ldr	pc, [ip, #3108]!	; 0xc24

0000411c <pthread_sigmask@plt>:
    411c:	add	ip, pc, #0, 12
    4120:	add	ip, ip, #48, 20	; 0x30000
    4124:	ldr	pc, [ip, #3100]!	; 0xc1c

00004128 <sched_yield@plt>:
    4128:	add	ip, pc, #0, 12
    412c:	add	ip, ip, #48, 20	; 0x30000
    4130:	ldr	pc, [ip, #3092]!	; 0xc14

00004134 <pthread_create@plt>:
    4134:			; <UNDEFINED> instruction: 0xe7fd4778
    4138:	add	ip, pc, #0, 12
    413c:	add	ip, ip, #48, 20	; 0x30000
    4140:	ldr	pc, [ip, #3080]!	; 0xc08

00004144 <deflateInit2_@plt>:
    4144:	add	ip, pc, #0, 12
    4148:	add	ip, ip, #48, 20	; 0x30000
    414c:	ldr	pc, [ip, #3072]!	; 0xc00

00004150 <floor@plt>:
    4150:	add	ip, pc, #0, 12
    4154:	add	ip, ip, #48, 20	; 0x30000
    4158:	ldr	pc, [ip, #3064]!	; 0xbf8

0000415c <strtof@plt>:
    415c:	add	ip, pc, #0, 12
    4160:	add	ip, ip, #48, 20	; 0x30000
    4164:	ldr	pc, [ip, #3056]!	; 0xbf0

00004168 <opendir@plt>:
    4168:	add	ip, pc, #0, 12
    416c:	add	ip, ip, #48, 20	; 0x30000
    4170:	ldr	pc, [ip, #3048]!	; 0xbe8

00004174 <deflateParams@plt>:
    4174:	add	ip, pc, #0, 12
    4178:	add	ip, ip, #48, 20	; 0x30000
    417c:	ldr	pc, [ip, #3040]!	; 0xbe0

00004180 <fnmatch@plt>:
    4180:	add	ip, pc, #0, 12
    4184:	add	ip, ip, #48, 20	; 0x30000
    4188:	ldr	pc, [ip, #3032]!	; 0xbd8

0000418c <open64@plt>:
    418c:	add	ip, pc, #0, 12
    4190:	add	ip, ip, #48, 20	; 0x30000
    4194:	ldr	pc, [ip, #3024]!	; 0xbd0

00004198 <__asprintf_chk@plt>:
    4198:	add	ip, pc, #0, 12
    419c:	add	ip, ip, #48, 20	; 0x30000
    41a0:	ldr	pc, [ip, #3016]!	; 0xbc8

000041a4 <getenv@plt>:
    41a4:	add	ip, pc, #0, 12
    41a8:	add	ip, ip, #48, 20	; 0x30000
    41ac:	ldr	pc, [ip, #3008]!	; 0xbc0

000041b0 <puts@plt>:
    41b0:			; <UNDEFINED> instruction: 0xe7fd4778
    41b4:	add	ip, pc, #0, 12
    41b8:	add	ip, ip, #48, 20	; 0x30000
    41bc:	ldr	pc, [ip, #2996]!	; 0xbb4

000041c0 <sysinfo@plt>:
    41c0:	add	ip, pc, #0, 12
    41c4:	add	ip, ip, #48, 20	; 0x30000
    41c8:	ldr	pc, [ip, #2988]!	; 0xbac

000041cc <malloc@plt>:
    41cc:	add	ip, pc, #0, 12
    41d0:	add	ip, ip, #48, 20	; 0x30000
    41d4:	ldr	pc, [ip, #2980]!	; 0xba4

000041d8 <log10@plt>:
    41d8:	add	ip, pc, #0, 12
    41dc:	add	ip, ip, #48, 20	; 0x30000
    41e0:	ldr	pc, [ip, #2972]!	; 0xb9c

000041e4 <sigaddset@plt>:
    41e4:	add	ip, pc, #0, 12
    41e8:	add	ip, ip, #48, 20	; 0x30000
    41ec:	ldr	pc, [ip, #2964]!	; 0xb94

000041f0 <__libc_start_main@plt>:
    41f0:	add	ip, pc, #0, 12
    41f4:	add	ip, ip, #48, 20	; 0x30000
    41f8:	ldr	pc, [ip, #2956]!	; 0xb8c

000041fc <strerror@plt>:
    41fc:	add	ip, pc, #0, 12
    4200:	add	ip, ip, #48, 20	; 0x30000
    4204:	ldr	pc, [ip, #2948]!	; 0xb84

00004208 <__vfprintf_chk@plt>:
    4208:	add	ip, pc, #0, 12
    420c:	add	ip, ip, #48, 20	; 0x30000
    4210:	ldr	pc, [ip, #2940]!	; 0xb7c

00004214 <ZSTD_compressCCtx@plt>:
    4214:	add	ip, pc, #0, 12
    4218:	add	ip, ip, #48, 20	; 0x30000
    421c:	ldr	pc, [ip, #2932]!	; 0xb74

00004220 <__gmon_start__@plt>:
    4220:	add	ip, pc, #0, 12
    4224:	add	ip, ip, #48, 20	; 0x30000
    4228:	ldr	pc, [ip, #2924]!	; 0xb6c

0000422c <__ctype_b_loc@plt>:
    422c:	add	ip, pc, #0, 12
    4230:	add	ip, ip, #48, 20	; 0x30000
    4234:	ldr	pc, [ip, #2916]!	; 0xb64

00004238 <getcwd@plt>:
    4238:	add	ip, pc, #0, 12
    423c:	add	ip, ip, #48, 20	; 0x30000
    4240:	ldr	pc, [ip, #2908]!	; 0xb5c

00004244 <getpid@plt>:
    4244:	add	ip, pc, #0, 12
    4248:	add	ip, ip, #48, 20	; 0x30000
    424c:	ldr	pc, [ip, #2900]!	; 0xb54

00004250 <exit@plt>:
    4250:	add	ip, pc, #0, 12
    4254:	add	ip, ip, #48, 20	; 0x30000
    4258:	ldr	pc, [ip, #2892]!	; 0xb4c

0000425c <strlen@plt>:
    425c:	add	ip, pc, #0, 12
    4260:	add	ip, ip, #48, 20	; 0x30000
    4264:	ldr	pc, [ip, #2884]!	; 0xb44

00004268 <setenv@plt>:
    4268:	add	ip, pc, #0, 12
    426c:	add	ip, ip, #48, 20	; 0x30000
    4270:	ldr	pc, [ip, #2876]!	; 0xb3c

00004274 <lzma_alone_decoder@plt>:
    4274:	add	ip, pc, #0, 12
    4278:	add	ip, ip, #48, 20	; 0x30000
    427c:	ldr	pc, [ip, #2868]!	; 0xb34

00004280 <lzma_end@plt>:
    4280:	add	ip, pc, #0, 12
    4284:	add	ip, ip, #48, 20	; 0x30000
    4288:	ldr	pc, [ip, #2860]!	; 0xb2c

0000428c <lzo1x_optimize@plt>:
    428c:	add	ip, pc, #0, 12
    4290:	add	ip, ip, #48, 20	; 0x30000
    4294:	ldr	pc, [ip, #2852]!	; 0xb24

00004298 <__open64_2@plt>:
    4298:	add	ip, pc, #0, 12
    429c:	add	ip, ip, #48, 20	; 0x30000
    42a0:	ldr	pc, [ip, #2844]!	; 0xb1c

000042a4 <__errno_location@plt>:
    42a4:	add	ip, pc, #0, 12
    42a8:	add	ip, ip, #48, 20	; 0x30000
    42ac:	ldr	pc, [ip, #2836]!	; 0xb14

000042b0 <__isoc99_sscanf@plt>:
    42b0:	add	ip, pc, #0, 12
    42b4:	add	ip, ip, #48, 20	; 0x30000
    42b8:	ldr	pc, [ip, #2828]!	; 0xb0c

000042bc <getgid@plt>:
    42bc:	add	ip, pc, #0, 12
    42c0:	add	ip, ip, #48, 20	; 0x30000
    42c4:	ldr	pc, [ip, #2820]!	; 0xb04

000042c8 <memset@plt>:
    42c8:	add	ip, pc, #0, 12
    42cc:	add	ip, ip, #48, 20	; 0x30000
    42d0:	ldr	pc, [ip, #2812]!	; 0xafc

000042d4 <sigtimedwait@plt>:
    42d4:	add	ip, pc, #0, 12
    42d8:	add	ip, ip, #48, 20	; 0x30000
    42dc:	ldr	pc, [ip, #2804]!	; 0xaf4

000042e0 <__pthread_unregister_cancel@plt>:
    42e0:	add	ip, pc, #0, 12
    42e4:	add	ip, ip, #48, 20	; 0x30000
    42e8:	ldr	pc, [ip, #2796]!	; 0xaec

000042ec <putchar@plt>:
    42ec:			; <UNDEFINED> instruction: 0xe7fd4778
    42f0:	add	ip, pc, #0, 12
    42f4:	add	ip, ip, #48, 20	; 0x30000
    42f8:	ldr	pc, [ip, #2784]!	; 0xae0

000042fc <strncpy@plt>:
    42fc:	add	ip, pc, #0, 12
    4300:	add	ip, ip, #48, 20	; 0x30000
    4304:	ldr	pc, [ip, #2776]!	; 0xad8

00004308 <pthread_cancel@plt>:
    4308:	add	ip, pc, #0, 12
    430c:	add	ip, ip, #48, 20	; 0x30000
    4310:	ldr	pc, [ip, #2768]!	; 0xad0

00004314 <__printf_chk@plt>:
    4314:			; <UNDEFINED> instruction: 0xe7fd4778
    4318:	add	ip, pc, #0, 12
    431c:	add	ip, ip, #48, 20	; 0x30000
    4320:	ldr	pc, [ip, #2756]!	; 0xac4

00004324 <write@plt>:
    4324:	add	ip, pc, #0, 12
    4328:	add	ip, ip, #48, 20	; 0x30000
    432c:	ldr	pc, [ip, #2748]!	; 0xabc

00004330 <LZ4_decompress_safe@plt>:
    4330:	add	ip, pc, #0, 12
    4334:	add	ip, ip, #48, 20	; 0x30000
    4338:	ldr	pc, [ip, #2740]!	; 0xab4

0000433c <__pthread_unwind_next@plt>:
    433c:	add	ip, pc, #0, 12
    4340:	add	ip, ip, #48, 20	; 0x30000
    4344:	ldr	pc, [ip, #2732]!	; 0xaac

00004348 <__fprintf_chk@plt>:
    4348:	add	ip, pc, #0, 12
    434c:	add	ip, ip, #48, 20	; 0x30000
    4350:	ldr	pc, [ip, #2724]!	; 0xaa4

00004354 <pthread_kill@plt>:
    4354:	add	ip, pc, #0, 12
    4358:	add	ip, ip, #48, 20	; 0x30000
    435c:	ldr	pc, [ip, #2716]!	; 0xa9c

00004360 <fclose@plt>:
    4360:	add	ip, pc, #0, 12
    4364:	add	ip, ip, #48, 20	; 0x30000
    4368:	ldr	pc, [ip, #2708]!	; 0xa94

0000436c <pthread_exit@plt>:
    436c:	add	ip, pc, #0, 12
    4370:	add	ip, ip, #48, 20	; 0x30000
    4374:	ldr	pc, [ip, #2700]!	; 0xa8c

00004378 <llistxattr@plt>:
    4378:	add	ip, pc, #0, 12
    437c:	add	ip, ip, #48, 20	; 0x30000
    4380:	ldr	pc, [ip, #2692]!	; 0xa84

00004384 <pipe@plt>:
    4384:	add	ip, pc, #0, 12
    4388:	add	ip, ip, #48, 20	; 0x30000
    438c:	ldr	pc, [ip, #2684]!	; 0xa7c

00004390 <lgetxattr@plt>:
    4390:	add	ip, pc, #0, 12
    4394:	add	ip, ip, #48, 20	; 0x30000
    4398:	ldr	pc, [ip, #2676]!	; 0xa74

0000439c <lzma_alone_encoder@plt>:
    439c:	add	ip, pc, #0, 12
    43a0:	add	ip, ip, #48, 20	; 0x30000
    43a4:	ldr	pc, [ip, #2668]!	; 0xa6c

000043a8 <sigemptyset@plt>:
    43a8:	add	ip, pc, #0, 12
    43ac:	add	ip, ip, #48, 20	; 0x30000
    43b0:	ldr	pc, [ip, #2660]!	; 0xa64

000043b4 <fork@plt>:
    43b4:	add	ip, pc, #0, 12
    43b8:	add	ip, ip, #48, 20	; 0x30000
    43bc:	ldr	pc, [ip, #2652]!	; 0xa5c

000043c0 <execl@plt>:
    43c0:	add	ip, pc, #0, 12
    43c4:	add	ip, ip, #48, 20	; 0x30000
    43c8:	ldr	pc, [ip, #2644]!	; 0xa54

000043cc <lzma_stream_buffer_decode@plt>:
    43cc:	add	ip, pc, #0, 12
    43d0:	add	ip, ip, #48, 20	; 0x30000
    43d4:	ldr	pc, [ip, #2636]!	; 0xa4c

000043d8 <pthread_join@plt>:
    43d8:	add	ip, pc, #0, 12
    43dc:	add	ip, ip, #48, 20	; 0x30000
    43e0:	ldr	pc, [ip, #2628]!	; 0xa44

000043e4 <__sigsetjmp@plt>:
    43e4:	add	ip, pc, #0, 12
    43e8:	add	ip, ip, #48, 20	; 0x30000
    43ec:	ldr	pc, [ip, #2620]!	; 0xa3c

000043f0 <fputc@plt>:
    43f0:	add	ip, pc, #0, 12
    43f4:	add	ip, ip, #48, 20	; 0x30000
    43f8:	ldr	pc, [ip, #2612]!	; 0xa34

000043fc <readdir64@plt>:
    43fc:	add	ip, pc, #0, 12
    4400:	add	ip, ip, #48, 20	; 0x30000
    4404:	ldr	pc, [ip, #2604]!	; 0xa2c

00004408 <regcomp@plt>:
    4408:	add	ip, pc, #0, 12
    440c:	add	ip, ip, #48, 20	; 0x30000
    4410:	ldr	pc, [ip, #2596]!	; 0xa24

00004414 <putc@plt>:
    4414:	add	ip, pc, #0, 12
    4418:	add	ip, ip, #48, 20	; 0x30000
    441c:	ldr	pc, [ip, #2588]!	; 0xa1c

00004420 <fopen64@plt>:
    4420:	add	ip, pc, #0, 12
    4424:	add	ip, ip, #48, 20	; 0x30000
    4428:	ldr	pc, [ip, #2580]!	; 0xa14

0000442c <pthread_cond_wait@plt>:
    442c:	add	ip, pc, #0, 12
    4430:	add	ip, ip, #48, 20	; 0x30000
    4434:	ldr	pc, [ip, #2572]!	; 0xa0c

00004438 <sigwaitinfo@plt>:
    4438:	add	ip, pc, #0, 12
    443c:	add	ip, ip, #48, 20	; 0x30000
    4440:	ldr	pc, [ip, #2564]!	; 0xa04

00004444 <pthread_testcancel@plt>:
    4444:	add	ip, pc, #0, 12
    4448:	add	ip, ip, #48, 20	; 0x30000
    444c:	ldr	pc, [ip, #2556]!	; 0x9fc

00004450 <LZ4_compress_default@plt>:
    4450:	add	ip, pc, #0, 12
    4454:	add	ip, ip, #48, 20	; 0x30000
    4458:	ldr	pc, [ip, #2548]!	; 0x9f4

0000445c <__xstat64@plt>:
    445c:	add	ip, pc, #0, 12
    4460:	add	ip, ip, #48, 20	; 0x30000
    4464:	ldr	pc, [ip, #2540]!	; 0x9ec

00004468 <isatty@plt>:
    4468:	add	ip, pc, #0, 12
    446c:	add	ip, ip, #48, 20	; 0x30000
    4470:	ldr	pc, [ip, #2532]!	; 0x9e4

00004474 <lzma_lzma_preset@plt>:
    4474:	add	ip, pc, #0, 12
    4478:	add	ip, ip, #48, 20	; 0x30000
    447c:	ldr	pc, [ip, #2524]!	; 0x9dc

00004480 <ZSTD_getErrorCode@plt>:
    4480:	add	ip, pc, #0, 12
    4484:	add	ip, ip, #48, 20	; 0x30000
    4488:	ldr	pc, [ip, #2516]!	; 0x9d4

0000448c <strncmp@plt>:
    448c:	add	ip, pc, #0, 12
    4490:	add	ip, ip, #48, 20	; 0x30000
    4494:	ldr	pc, [ip, #2508]!	; 0x9cc

00004498 <pthread_cond_signal@plt>:
    4498:	add	ip, pc, #0, 12
    449c:	add	ip, ip, #48, 20	; 0x30000
    44a0:	ldr	pc, [ip, #2500]!	; 0x9c4

000044a4 <abort@plt>:
    44a4:	add	ip, pc, #0, 12
    44a8:	add	ip, ip, #48, 20	; 0x30000
    44ac:	ldr	pc, [ip, #2492]!	; 0x9bc

000044b0 <close@plt>:
    44b0:	add	ip, pc, #0, 12
    44b4:	add	ip, ip, #48, 20	; 0x30000
    44b8:	ldr	pc, [ip, #2484]!	; 0x9b4

000044bc <__lxstat64@plt>:
    44bc:	add	ip, pc, #0, 12
    44c0:	add	ip, ip, #48, 20	; 0x30000
    44c4:	ldr	pc, [ip, #2476]!	; 0x9ac

000044c8 <closedir@plt>:
    44c8:			; <UNDEFINED> instruction: 0xe7fd4778
    44cc:	add	ip, pc, #0, 12
    44d0:	add	ip, ip, #48, 20	; 0x30000
    44d4:	ldr	pc, [ip, #2464]!	; 0x9a0

000044d8 <getgrgid@plt>:
    44d8:	add	ip, pc, #0, 12
    44dc:	add	ip, ip, #48, 20	; 0x30000
    44e0:	ldr	pc, [ip, #2456]!	; 0x998

000044e4 <getgrnam@plt>:
    44e4:	add	ip, pc, #0, 12
    44e8:	add	ip, ip, #48, 20	; 0x30000
    44ec:	ldr	pc, [ip, #2448]!	; 0x990

000044f0 <__snprintf_chk@plt>:
    44f0:	add	ip, pc, #0, 12
    44f4:	add	ip, ip, #48, 20	; 0x30000
    44f8:	ldr	pc, [ip, #2440]!	; 0x988

000044fc <ZSTD_maxCLevel@plt>:
    44fc:	add	ip, pc, #0, 12
    4500:	add	ip, ip, #48, 20	; 0x30000
    4504:	ldr	pc, [ip, #2432]!	; 0x980

Disassembly of section .text:

00004508 <.text>:
    4508:	svcmi	0x00f0e92d
    450c:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    4510:	strmi	r8, [sp], -r2, lsl #22
    4514:	blcs	ffc42898 <__bss_end__@@Base+0xff7bc78c>
    4518:	blcc	ffc4289c <__bss_end__@@Base+0xff7bc790>
    451c:			; <UNDEFINED> instruction: 0xf5ad447a
    4520:	ldmpl	r3, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr}^
    4524:			; <UNDEFINED> instruction: 0x93bb681b
    4528:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    452c:	cdp2	0, 8, cr15, cr2, cr10, {0}
    4530:	blcc	ff7428b4 <__bss_end__@@Base+0xff2bc7a8>
    4534:	ldrbtmi	r2, [fp], #-3585	; 0xfffff1ff
    4538:	andsls	r9, r9, r6, lsl r3
    453c:			; <UNDEFINED> instruction: 0xf8dfdd09
    4540:	stmdavs	r8!, {r2, r4, r6, r7, r8, r9, fp, ip}^
    4544:			; <UNDEFINED> instruction: 0xf7ff4479
    4548:	strmi	lr, [r4], -r2, lsr #25
    454c:			; <UNDEFINED> instruction: 0xf0002800
    4550:			; <UNDEFINED> instruction: 0xf8df8300
    4554:	movwcs	r2, #52164	; 0xcbc4
    4558:	ldrbtmi	r2, [sl], #-1
    455c:	blx	1e5a8 <_IO_stdin_used@@Base+0x1ff8>
    4560:	addsmi	pc, r1, #805306368	; 0x30000000
    4564:	movwcc	sp, #4099	; 0x1003
    4568:	mvnsle	r2, r5, lsl fp
    456c:	svcls	0x00192300
    4570:	blne	fea428f4 <__bss_end__@@Base+0xfe5bc7e8>
    4574:	b	48b964 <__bss_end__@@Base+0x5858>
    4578:	svclt	0x00380227
    457c:	mcrcs	6, 0, r4, cr1, cr10, {1}
    4580:	strteq	lr, [r2], #2639	; 0xa4f
    4584:	ldmdbls	r6, {r1, r3, r9, sl, lr}
    4588:	stmpl	r8, {r0, r1, r3, r4, sl, ip, pc}
    458c:	ldrtls	r9, [r3], #-1073	; 0xfffffbcf
    4590:	bl	fe9dc5a4 <__bss_end__@@Base+0xfe556498>
    4594:	bl	fe8c52ac <__bss_end__@@Base+0xfe43f1a0>
    4598:	teqls	r2, #4, 6	; 0x10000000
    459c:	tsthi	r9, r0, asr #6	; <UNPREDICTABLE>
    45a0:			; <UNDEFINED> instruction: 0xf04f4629
    45a4:	and	r0, r5, r1, lsl #22
    45a8:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    45ac:			; <UNDEFINED> instruction: 0xf000429e
    45b0:			; <UNDEFINED> instruction: 0x469b80fd
    45b4:	svccc	0x0004f851
    45b8:	blcs	b6262c <__bss_end__@@Base+0x6dc520>
    45bc:			; <UNDEFINED> instruction: 0xf1bbd1f4
    45c0:	vpmax.f32	d16, d0, d2
    45c4:			; <UNDEFINED> instruction: 0xf8df80f6
    45c8:	ldrmi	r1, [r3, #2904]!	; 0xb58
    45cc:			; <UNDEFINED> instruction: 0xf1059b16
    45d0:			; <UNDEFINED> instruction: 0xf8df0004
    45d4:			; <UNDEFINED> instruction: 0xf1ab2b50
    45d8:	ldmdapl	r9, {r1, sl}^
    45dc:	svcvs	0x0097447a
    45e0:	cmpmi	r8, r2, asr #17	; <UNPREDICTABLE>
    45e4:	ble	199c60c <__bss_end__@@Base+0x1516500>
    45e8:	blcc	f4296c <__bss_end__@@Base+0xabc860>
    45ec:	blhi	f42970 <__bss_end__@@Base+0xabc864>
    45f0:	blge	f42974 <__bss_end__@@Base+0xabc868>
    45f4:	ldrbtmi	r4, [r8], #1147	; 0x47b
    45f8:	mcr	4, 0, r4, cr8, cr10, {7}
    45fc:	ands	r3, lr, r0, lsl sl
    4600:	bleq	80a34 <stotal_xattr_bytes@@Base+0x3ae9c>
    4604:			; <UNDEFINED> instruction: 0xf000455e
    4608:	stcne	3, cr8, [r3, #-444]!	; 0xfffffe44
    460c:	stmiapl	r8!, {r2, r3, r5, r6, r7, fp, ip}^
    4610:			; <UNDEFINED> instruction: 0xf9f2f011
    4614:	blcc	742998 <__bss_end__@@Base+0x2bc88c>
    4618:	stmvs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    461c:	bcs	1e484 <_IO_stdin_used@@Base+0x1ed4>
    4620:	movthi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    4624:	svclt	0x00182f00
    4628:			; <UNDEFINED> instruction: 0xf04042b8
    462c:	strmi	r8, [r7], -r8, lsl #8
    4630:			; <UNDEFINED> instruction: 0xf8c32201
    4634:			; <UNDEFINED> instruction: 0xf10b21c4
    4638:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    463c:			; <UNDEFINED> instruction: 0xf855dd3b
    4640:	strbmi	r9, [r1], -fp, lsr #32
    4644:	streq	lr, [fp], #2639	; 0xa4f
    4648:			; <UNDEFINED> instruction: 0xf7ff4648
    464c:	stmdacs	r0, {r5, sl, fp, sp, lr, pc}
    4650:			; <UNDEFINED> instruction: 0xf899d0d6
    4654:	bcs	b4c65c <__bss_end__@@Base+0x6c6550>
    4658:			; <UNDEFINED> instruction: 0xf899d106
    465c:	bcs	194c668 <__bss_end__@@Base+0x14c655c>
    4660:			; <UNDEFINED> instruction: 0xf899d102
    4664:	teqlt	r2, #2
    4668:			; <UNDEFINED> instruction: 0x46484651
    466c:	stc	7, cr15, [lr], {255}	; 0xff
    4670:	mrc	1, 0, fp, cr8, cr8, {6}
    4674:			; <UNDEFINED> instruction: 0x46481a10
    4678:	stc	7, cr15, [r8], {255}	; 0xff
    467c:			; <UNDEFINED> instruction: 0xf8dfb1a8
    4680:			; <UNDEFINED> instruction: 0x46481ab8
    4684:			; <UNDEFINED> instruction: 0xf7ff4479
    4688:	cmnlt	r0, r2, lsl #24
    468c:	bne	feb42a10 <__bss_end__@@Base+0xfe6bc904>
    4690:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4694:	bl	ffec2698 <__bss_end__@@Base+0xffa3c58c>
    4698:			; <UNDEFINED> instruction: 0xf8dfb138
    469c:	strbmi	r1, [r8], -r4, lsr #21
    46a0:			; <UNDEFINED> instruction: 0xf7ff4479
    46a4:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    46a8:			; <UNDEFINED> instruction: 0xf10bd1c5
    46ac:			; <UNDEFINED> instruction: 0xf10b0b01
    46b0:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    46b4:			; <UNDEFINED> instruction: 0xf8dfdcc3
    46b8:	ldrbtmi	r4, [ip], #-2700	; 0xfffff574
    46bc:	blcs	20550 <_IO_stdin_used@@Base+0x3fa0>
    46c0:	strbthi	pc, [r5], #-0	; <UNPREDICTABLE>
    46c4:	bcc	fe042a48 <__bss_end__@@Base+0xfdbbc93c>
    46c8:			; <UNDEFINED> instruction: 0xf8d3447b
    46cc:	strcc	r4, [r2], #-344	; 0xfffffea8
    46d0:	vhsub.u8	d20, d16, d22
    46d4:			; <UNDEFINED> instruction: 0xf8df8281
    46d8:	tstcs	r0, r4, ror sl
    46dc:	bcc	1c42a60 <__bss_end__@@Base+0x17bc954>
    46e0:			; <UNDEFINED> instruction: 0xf8df447a
    46e4:	ldrbtmi	fp, [fp], #-2672	; 0xfffff590
    46e8:	cmpcc	r8, #192, 4
    46ec:	ldrsbls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    46f0:	mcr	4, 0, r4, cr8, cr11, {7}
    46f4:	vmov	s16, r2
    46f8:			; <UNDEFINED> instruction: 0x911f3a90
    46fc:	tstls	ip, r1, lsl #6
    4700:	tstls	sl, #1073741831	; 0x40000007
    4704:			; <UNDEFINED> instruction: 0xf8dfe02f
    4708:			; <UNDEFINED> instruction: 0x46501a50
    470c:			; <UNDEFINED> instruction: 0xf7ff4479
    4710:	movlt	lr, #194560	; 0x2f800
    4714:	bne	1142a98 <__bss_end__@@Base+0xcbc98c>
    4718:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    471c:	bl	fedc2720 <__bss_end__@@Base+0xfe93c614>
    4720:	stmdacs	r0, {r1, r9, sl, lr}
    4724:	mvnhi	pc, r0, asr #32
    4728:	adcmi	r3, r6, #16777216	; 0x1000000
    472c:	ldrthi	pc, [r7], #-0	; <UNPREDICTABLE>
    4730:	bcc	b42ab4 <__bss_end__@@Base+0x6bc9a8>
    4734:			; <UNDEFINED> instruction: 0xf8559021
    4738:			; <UNDEFINED> instruction: 0xf8590024
    473c:			; <UNDEFINED> instruction: 0xf00a1003
    4740:	stmdacs	r0, {r0, r5, r9, fp, ip, sp, lr, pc}
    4744:	strthi	pc, [fp], #-0
    4748:	bne	642acc <__bss_end__@@Base+0x1bc9c0>
    474c:			; <UNDEFINED> instruction: 0xf8df2001
    4750:	bls	852fb8 <__bss_end__@@Base+0x3cceac>
    4754:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    4758:	tsteq	r0, r1, asr #17	; <UNPREDICTABLE>
    475c:	strcc	r6, [r1], #-538	; 0xfffffde6
    4760:	vhsub.u8	d20, d16, d22
    4764:			; <UNDEFINED> instruction: 0xf855823f
    4768:	adceq	sl, r7, r4, lsr #32
    476c:	stmibne	fp!, {r0, r3, r4, r6, r9, sl, lr}^
    4770:	tstls	r8, #160, 12	; 0xa000000
    4774:			; <UNDEFINED> instruction: 0xf7ff4650
    4778:	stmdacs	r0, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    477c:	strcc	sp, [r1], #-451	; 0xfffffe3d
    4780:			; <UNDEFINED> instruction: 0xf00042a6
    4784:			; <UNDEFINED> instruction: 0xf8df8220
    4788:	andcs	r3, r0, #228, 18	; 0x390000
    478c:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    4790:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4794:			; <UNDEFINED> instruction: 0xf9f6f00a
    4798:			; <UNDEFINED> instruction: 0xf0002800
    479c:			; <UNDEFINED> instruction: 0xf8df8214
    47a0:	andcs	r3, r1, #208, 18	; 0x340000
    47a4:			; <UNDEFINED> instruction: 0xf8c3447b
    47a8:	ldrb	r2, [r8, r0, asr #3]
    47ac:			; <UNDEFINED> instruction: 0xf0402e02
    47b0:			; <UNDEFINED> instruction: 0xf8df8416
    47b4:	stmdavs	r9!, {r6, r7, r8, fp}
    47b8:			; <UNDEFINED> instruction: 0xf8df4478
    47bc:			; <UNDEFINED> instruction: 0xf01249bc
    47c0:			; <UNDEFINED> instruction: 0xf8dff83b
    47c4:	ldrbtmi	r0, [ip], #-2488	; 0xfffff648
    47c8:			; <UNDEFINED> instruction: 0xf0124478
    47cc:			; <UNDEFINED> instruction: 0xf8dff835
    47d0:	ldrbtmi	r0, [r8], #-2480	; 0xfffff650
    47d4:			; <UNDEFINED> instruction: 0xf830f012
    47d8:	stmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    47dc:			; <UNDEFINED> instruction: 0xf0124478
    47e0:			; <UNDEFINED> instruction: 0xf8dff82b
    47e4:	strtmi	r0, [r1], -r4, lsr #19
    47e8:			; <UNDEFINED> instruction: 0xf0114478
    47ec:			; <UNDEFINED> instruction: 0xf8dff931
    47f0:	ldrbtmi	r0, [r8], #-2460	; 0xfffff664
    47f4:			; <UNDEFINED> instruction: 0xf820f012
    47f8:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    47fc:			; <UNDEFINED> instruction: 0xf0124478
    4800:			; <UNDEFINED> instruction: 0xf8dff81b
    4804:	ldrbtmi	r0, [r8], #-2448	; 0xfffff670
    4808:			; <UNDEFINED> instruction: 0xf816f012
    480c:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4810:			; <UNDEFINED> instruction: 0xf0124478
    4814:			; <UNDEFINED> instruction: 0xf8dff811
    4818:	ldrbtmi	r0, [r8], #-2436	; 0xfffff67c
    481c:			; <UNDEFINED> instruction: 0xf80cf012
    4820:	ldmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4824:			; <UNDEFINED> instruction: 0xf0124478
    4828:			; <UNDEFINED> instruction: 0xf8dff807
    482c:	ldrbtmi	r0, [r8], #-2424	; 0xfffff688
    4830:			; <UNDEFINED> instruction: 0xf802f012
    4834:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4838:			; <UNDEFINED> instruction: 0xf0114478
    483c:			; <UNDEFINED> instruction: 0xf8dffffd
    4840:	ldrbtmi	r0, [r8], #-2412	; 0xfffff694
    4844:			; <UNDEFINED> instruction: 0xfff8f011
    4848:	stmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    484c:			; <UNDEFINED> instruction: 0xf0114478
    4850:			; <UNDEFINED> instruction: 0xf8dffff3
    4854:	ldrbtmi	r0, [r8], #-2400	; 0xfffff6a0
    4858:			; <UNDEFINED> instruction: 0xffeef011
    485c:	ldmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4860:			; <UNDEFINED> instruction: 0xf0114478
    4864:			; <UNDEFINED> instruction: 0xf8dfffe9
    4868:	ldrbtmi	r0, [r8], #-2388	; 0xfffff6ac
    486c:			; <UNDEFINED> instruction: 0xffe4f011
    4870:	stmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4874:			; <UNDEFINED> instruction: 0xf0114478
    4878:			; <UNDEFINED> instruction: 0xf8dfffdf
    487c:	ldrbtmi	r0, [r8], #-2376	; 0xfffff6b8
    4880:			; <UNDEFINED> instruction: 0xffdaf011
    4884:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4888:			; <UNDEFINED> instruction: 0xf0114478
    488c:			; <UNDEFINED> instruction: 0xf8dfffd5
    4890:	ldrbtmi	r0, [r8], #-2364	; 0xfffff6c4
    4894:			; <UNDEFINED> instruction: 0xffd0f011
    4898:	ldmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    489c:			; <UNDEFINED> instruction: 0xf0114478
    48a0:			; <UNDEFINED> instruction: 0xf8dfffcb
    48a4:	ldrbtmi	r0, [r8], #-2352	; 0xfffff6d0
    48a8:			; <UNDEFINED> instruction: 0xffc6f011
    48ac:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    48b0:			; <UNDEFINED> instruction: 0xf0114478
    48b4:			; <UNDEFINED> instruction: 0xf8dfffc1
    48b8:	ldrbtmi	r0, [r8], #-2340	; 0xfffff6dc
    48bc:			; <UNDEFINED> instruction: 0xffbcf011
    48c0:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    48c4:			; <UNDEFINED> instruction: 0xf0114478
    48c8:			; <UNDEFINED> instruction: 0xf8dfffb7
    48cc:	ldrbtmi	r0, [r8], #-2328	; 0xfffff6e8
    48d0:			; <UNDEFINED> instruction: 0xffb2f011
    48d4:	ldmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    48d8:			; <UNDEFINED> instruction: 0xf0114478
    48dc:			; <UNDEFINED> instruction: 0xf8dfffad
    48e0:	ldrbtmi	r0, [r8], #-2316	; 0xfffff6f4
    48e4:			; <UNDEFINED> instruction: 0xffa8f011
    48e8:	stmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    48ec:			; <UNDEFINED> instruction: 0xf0114478
    48f0:			; <UNDEFINED> instruction: 0xf8dfffa3
    48f4:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
    48f8:			; <UNDEFINED> instruction: 0xff9ef011
    48fc:	ldmeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4900:			; <UNDEFINED> instruction: 0xf0114478
    4904:			; <UNDEFINED> instruction: 0xf8dfff99
    4908:	ldrbtmi	r0, [r8], #-2292	; 0xfffff70c
    490c:			; <UNDEFINED> instruction: 0xff94f011
    4910:	stmiaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4914:			; <UNDEFINED> instruction: 0xf0114478
    4918:			; <UNDEFINED> instruction: 0xf8dfff8f
    491c:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
    4920:			; <UNDEFINED> instruction: 0xff8af011
    4924:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4928:			; <UNDEFINED> instruction: 0xf0114478
    492c:			; <UNDEFINED> instruction: 0xf8dfff85
    4930:	ldrbtmi	r0, [r8], #-2268	; 0xfffff724
    4934:			; <UNDEFINED> instruction: 0xff80f011
    4938:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    493c:			; <UNDEFINED> instruction: 0xf0114478
    4940:			; <UNDEFINED> instruction: 0xf8dfff7b
    4944:	ldrbtmi	r0, [r8], #-2256	; 0xfffff730
    4948:			; <UNDEFINED> instruction: 0xff76f011
    494c:	stmiaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4950:			; <UNDEFINED> instruction: 0xf0114478
    4954:			; <UNDEFINED> instruction: 0xf8dfff71
    4958:	ldrbtmi	r0, [r8], #-2244	; 0xfffff73c
    495c:			; <UNDEFINED> instruction: 0xff6cf011
    4960:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4964:			; <UNDEFINED> instruction: 0xf0114478
    4968:			; <UNDEFINED> instruction: 0xf8dfff67
    496c:	ldrbtmi	r0, [r8], #-2232	; 0xfffff748
    4970:			; <UNDEFINED> instruction: 0xff62f011
    4974:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4978:			; <UNDEFINED> instruction: 0xf0114478
    497c:			; <UNDEFINED> instruction: 0xf8dfff5d
    4980:	ldrbtmi	r0, [r8], #-2220	; 0xfffff754
    4984:			; <UNDEFINED> instruction: 0xff58f011
    4988:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    498c:			; <UNDEFINED> instruction: 0xf0114478
    4990:			; <UNDEFINED> instruction: 0xf8dfff53
    4994:	ldrbtmi	r0, [r8], #-2208	; 0xfffff760
    4998:			; <UNDEFINED> instruction: 0xff4ef011
    499c:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49a0:			; <UNDEFINED> instruction: 0xf0114478
    49a4:			; <UNDEFINED> instruction: 0xf8dfff49
    49a8:	ldrbtmi	r0, [r8], #-2196	; 0xfffff76c
    49ac:			; <UNDEFINED> instruction: 0xff44f011
    49b0:	stmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49b4:			; <UNDEFINED> instruction: 0xf0114478
    49b8:			; <UNDEFINED> instruction: 0xf8dfff3f
    49bc:	ldrbtmi	r0, [r8], #-2184	; 0xfffff778
    49c0:			; <UNDEFINED> instruction: 0xff3af011
    49c4:	stmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    49c8:			; <UNDEFINED> instruction: 0xf0114478
    49cc:			; <UNDEFINED> instruction: 0xf8dfff35
    49d0:	ldrbtmi	r0, [r8], #-2172	; 0xfffff784
    49d4:			; <UNDEFINED> instruction: 0xff30f011
    49d8:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    49dc:			; <UNDEFINED> instruction: 0xf0114478
    49e0:			; <UNDEFINED> instruction: 0xf8dfff2b
    49e4:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
    49e8:			; <UNDEFINED> instruction: 0xff26f011
    49ec:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    49f0:			; <UNDEFINED> instruction: 0xf0114478
    49f4:			; <UNDEFINED> instruction: 0xf8dfff21
    49f8:	ldrbtmi	r0, [r8], #-2148	; 0xfffff79c
    49fc:			; <UNDEFINED> instruction: 0xff1cf011
    4a00:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4a04:			; <UNDEFINED> instruction: 0xf0114478
    4a08:			; <UNDEFINED> instruction: 0xf8dfff17
    4a0c:	ldrbtmi	r0, [r8], #-2136	; 0xfffff7a8
    4a10:			; <UNDEFINED> instruction: 0xff12f011
    4a14:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4a18:			; <UNDEFINED> instruction: 0xf0114478
    4a1c:			; <UNDEFINED> instruction: 0xf8dfff0d
    4a20:	ldrbtmi	r0, [r8], #-2124	; 0xfffff7b4
    4a24:			; <UNDEFINED> instruction: 0xff08f011
    4a28:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4a2c:			; <UNDEFINED> instruction: 0xf0114478
    4a30:			; <UNDEFINED> instruction: 0xf8dfff03
    4a34:	ldrbtmi	r0, [r8], #-2112	; 0xfffff7c0
    4a38:	mrc2	0, 7, pc, cr14, cr1, {0}
    4a3c:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a40:			; <UNDEFINED> instruction: 0xf0114478
    4a44:			; <UNDEFINED> instruction: 0xf8dffef9
    4a48:	ldmdbls	r9, {r2, r4, r5, fp}
    4a4c:			; <UNDEFINED> instruction: 0xf0114478
    4a50:			; <UNDEFINED> instruction: 0xf8dffef3
    4a54:	ldrbtmi	r0, [r8], #-2092	; 0xfffff7d4
    4a58:	mcr2	0, 7, pc, cr14, cr1, {0}	; <UNPREDICTABLE>
    4a5c:	stmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a60:			; <UNDEFINED> instruction: 0xf0114478
    4a64:			; <UNDEFINED> instruction: 0xf8dffee9
    4a68:	ldrbtmi	r0, [r8], #-2080	; 0xfffff7e0
    4a6c:	mcr2	0, 7, pc, cr4, cr1, {0}	; <UNPREDICTABLE>
    4a70:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a74:			; <UNDEFINED> instruction: 0xf0114478
    4a78:			; <UNDEFINED> instruction: 0xf8dffedf
    4a7c:	ldrbtmi	r0, [r8], #-2068	; 0xfffff7ec
    4a80:	mrc2	0, 6, pc, cr10, cr1, {0}
    4a84:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a88:			; <UNDEFINED> instruction: 0xf0114478
    4a8c:			; <UNDEFINED> instruction: 0xf8dffed5
    4a90:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
    4a94:	mrc2	0, 6, pc, cr0, cr1, {0}
    4a98:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4a9c:			; <UNDEFINED> instruction: 0xf0114478
    4aa0:			; <UNDEFINED> instruction: 0xf8dffecb
    4aa4:	ldrbtmi	r0, [r8], #-2044	; 0xfffff804
    4aa8:	mcr2	0, 6, pc, cr6, cr1, {0}	; <UNPREDICTABLE>
    4aac:	ubfxeq	pc, pc, #17, #21
    4ab0:			; <UNDEFINED> instruction: 0xf0114478
    4ab4:			; <UNDEFINED> instruction: 0xf8dffec1
    4ab8:	ldrbtmi	r0, [r8], #-2032	; 0xfffff810
    4abc:	mrc2	0, 5, pc, cr12, cr1, {0}
    4ac0:	ubfxeq	pc, pc, #17, #9
    4ac4:			; <UNDEFINED> instruction: 0xf0114478
    4ac8:			; <UNDEFINED> instruction: 0xf8dffeb7
    4acc:	ldrbtmi	r0, [r8], #-2020	; 0xfffff81c
    4ad0:	mrc2	0, 5, pc, cr2, cr1, {0}
    4ad4:			; <UNDEFINED> instruction: 0x07dcf8df
    4ad8:			; <UNDEFINED> instruction: 0xf0114478
    4adc:	strtmi	pc, [r0], -sp, lsr #29
    4ae0:			; <UNDEFINED> instruction: 0xfffaf010
    4ae4:			; <UNDEFINED> instruction: 0xf7ff2001
    4ae8:			; <UNDEFINED> instruction: 0xf8dfebb4
    4aec:	ldrbmi	r1, [r0], -ip, asr #15
    4af0:			; <UNDEFINED> instruction: 0xf7ff4479
    4af4:	stmdblt	r8!, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4af8:			; <UNDEFINED> instruction: 0x37c0f8df
    4afc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4b00:			; <UNDEFINED> instruction: 0xe62c63da
    4b04:	sbfxne	pc, pc, #17, #25
    4b08:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4b0c:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b10:	subsle	r2, r3, r0, lsl #16
    4b14:	sbfxne	pc, pc, #17, #13
    4b18:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4b1c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b20:			; <UNDEFINED> instruction: 0xf0402800
    4b24:	strcc	r8, [r1], #-232	; 0xffffff18
    4b28:			; <UNDEFINED> instruction: 0xf00142a6
    4b2c:			; <UNDEFINED> instruction: 0xf8df80c0
    4b30:			; <UNDEFINED> instruction: 0xf8553798
    4b34:			; <UNDEFINED> instruction: 0xf8590024
    4b38:			; <UNDEFINED> instruction: 0xf00a1003
    4b3c:	stmdacs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    4b40:	adcshi	pc, r5, r1
    4b44:			; <UNDEFINED> instruction: 0x3784f8df
    4b48:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4b4c:	orrscs	pc, r8, r3, asr #17
    4b50:			; <UNDEFINED> instruction: 0xf8dfe605
    4b54:	ldrbtmi	r0, [r8], #-1916	; 0xfffff884
    4b58:	bl	b42b5c <__bss_end__@@Base+0x6bca50>
    4b5c:			; <UNDEFINED> instruction: 0x0774f8df
    4b60:			; <UNDEFINED> instruction: 0xf7ff4478
    4b64:			; <UNDEFINED> instruction: 0xf8dfeb28
    4b68:	ldrbtmi	r0, [r8], #-1904	; 0xfffff890
    4b6c:	bl	8c2b70 <__bss_end__@@Base+0x43ca64>
    4b70:			; <UNDEFINED> instruction: 0x0768f8df
    4b74:			; <UNDEFINED> instruction: 0xf7ff4478
    4b78:			; <UNDEFINED> instruction: 0xf8dfeb1e
    4b7c:	ldrbtmi	r0, [r8], #-1892	; 0xfffff89c
    4b80:	bl	642b84 <__bss_end__@@Base+0x1bca78>
    4b84:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    4b88:			; <UNDEFINED> instruction: 0xf7ff4478
    4b8c:			; <UNDEFINED> instruction: 0xf8dfeb14
    4b90:	ldrbtmi	r0, [r8], #-1880	; 0xfffff8a8
    4b94:	bl	3c2b98 <id_table@@Base+0x3cef0>
    4b98:	smmlseq	r0, pc, r8, pc	; <UNPREDICTABLE>
    4b9c:			; <UNDEFINED> instruction: 0xf7ff4478
    4ba0:			; <UNDEFINED> instruction: 0xf8dfeb0a
    4ba4:	ldrbtmi	r0, [r8], #-1868	; 0xfffff8b4
    4ba8:	bl	142bac <read_from_file_buffer2@@Base+0x3cff4>
    4bac:			; <UNDEFINED> instruction: 0x0744f8df
    4bb0:			; <UNDEFINED> instruction: 0xf7ff4478
    4bb4:	strtmi	lr, [r0], -r0, lsl #22
    4bb8:	bl	12c2bbc <__bss_end__@@Base+0xe3cab0>
    4bbc:			; <UNDEFINED> instruction: 0x3738f8df
    4bc0:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    4bc4:			; <UNDEFINED> instruction: 0xf8dfe5cb
    4bc8:			; <UNDEFINED> instruction: 0xf8550734
    4bcc:	stmdavs	r9!, {r3, r5, sp}
    4bd0:			; <UNDEFINED> instruction: 0xf0114478
    4bd4:			; <UNDEFINED> instruction: 0xe785fe31
    4bd8:	andcs	r2, r1, #0, 6
    4bdc:	andsls	r9, sl, #2080374784	; 0x7c000000
    4be0:	tstcc	ip, #3358720	; 0x334000
    4be4:	blx	fe2c0c16 <__bss_end__@@Base+0xfde3ab0a>
    4be8:			; <UNDEFINED> instruction: 0x3714f8df
    4bec:			; <UNDEFINED> instruction: 0xf8d3447b
    4bf0:			; <UNDEFINED> instruction: 0xb122209c
    4bf4:	teqcs	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    4bf8:			; <UNDEFINED> instruction: 0xf0402a00
    4bfc:			; <UNDEFINED> instruction: 0xf8df8132
    4c00:			; <UNDEFINED> instruction: 0xf8df2704
    4c04:	ldrbtmi	r3, [sl], #-1796	; 0xfffff8fc
    4c08:	svcvs	0x0092447b
    4c0c:	ldmibvs	r3, {r3, r4, fp, sp, lr}^
    4c10:			; <UNDEFINED> instruction: 0x4798b113
    4c14:	cmple	lr, r0, lsl #16
    4c18:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    4c1c:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    4c20:	ldmdbls	sl, {r1, r3, r4, r5, r6, sl, lr}
    4c24:	ldmdals	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4c28:			; <UNDEFINED> instruction: 0xf8d36c92
    4c2c:	bcs	11194 <ZSTD_maxCLevel@plt+0xcc98>
    4c30:	strmi	fp, [r1], -r8, lsl #30
    4c34:	blcs	290a4 <_IO_stdin_used@@Base+0xcaf4>
    4c38:	tsthi	r7, r0, asr #6	; <UNPREDICTABLE>
    4c3c:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4c40:	bvc	fed4207c <__bss_end__@@Base+0xfe8bbf70>
    4c44:	strcs	r9, [r0], #-2582	; 0xfffff5ea
    4c48:			; <UNDEFINED> instruction: 0x86c8f8df
    4c4c:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4c50:	strd	r4, [r5], -r8
    4c54:	ldrsbcc	pc, [r8, #-136]	; 0xffffff78	; <UNPREDICTABLE>
    4c58:	adcmi	r3, r3, #16777216	; 0x1000000
    4c5c:	tsthi	r5, r0, asr #6	; <UNPREDICTABLE>
    4c60:	ldrdcc	pc, [r0], -r9
    4c64:	andcs	r4, r3, r2, asr r6
    4c68:			; <UNDEFINED> instruction: 0xf85300a7
    4c6c:			; <UNDEFINED> instruction: 0xf7ff1024
    4c70:	andcc	lr, r1, r6, lsr #24
    4c74:			; <UNDEFINED> instruction: 0xf8d9d1ee
    4c78:	bls	588c80 <__bss_end__@@Base+0x102b74>
    4c7c:			; <UNDEFINED> instruction: 0x3698f8df
    4c80:	stmibpl	fp, {r1, r4, r6, r7, fp, ip, lr}^
    4c84:			; <UNDEFINED> instruction: 0x93286814
    4c88:	bl	342c8c <read_from_file_buffer@@Base+0xfd02c>
    4c8c:			; <UNDEFINED> instruction: 0xf7ff6800
    4c90:	blls	a3f770 <__bss_end__@@Base+0x5b9664>
    4c94:	strmi	r2, [r2], -r1, lsl #2
    4c98:			; <UNDEFINED> instruction: 0xf8df9200
    4c9c:	strtmi	r2, [r0], -r0, lsl #13
    4ca0:			; <UNDEFINED> instruction: 0xf7ff447a
    4ca4:			; <UNDEFINED> instruction: 0xf001eb52
    4ca8:			; <UNDEFINED> instruction: 0xe71bfff1
    4cac:			; <UNDEFINED> instruction: 0x0670f8df
    4cb0:			; <UNDEFINED> instruction: 0xf0114478
    4cb4:			; <UNDEFINED> instruction: 0xf001fdc1
    4cb8:	ldr	pc, [r3, -r9, ror #31]
    4cbc:			; <UNDEFINED> instruction: 0x0664f8df
    4cc0:	stmdavs	r9!, {r1, r5, fp, sp, lr}
    4cc4:			; <UNDEFINED> instruction: 0xf0114478
    4cc8:			; <UNDEFINED> instruction: 0xf8dffdb7
    4ccc:	stmdavs	r9!, {r2, r3, r4, r6, r9, sl}
    4cd0:			; <UNDEFINED> instruction: 0xf0114478
    4cd4:			; <UNDEFINED> instruction: 0xf8dffdb1
    4cd8:			; <UNDEFINED> instruction: 0xf8df1654
    4cdc:	ldrbtmi	r0, [r9], #-1620	; 0xfffff9ac
    4ce0:			; <UNDEFINED> instruction: 0xf0104478
    4ce4:			; <UNDEFINED> instruction: 0xe6fdfeb5
    4ce8:			; <UNDEFINED> instruction: 0x0648f8df
    4cec:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    4cf0:	stc2	0, cr15, [r2, #68]!	; 0x44
    4cf4:			; <UNDEFINED> instruction: 0xf8dfe6f6
    4cf8:	ldrbmi	r1, [r0], -r0, asr #12
    4cfc:			; <UNDEFINED> instruction: 0xf7ff4479
    4d00:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
    4d04:	adchi	pc, r4, r0
    4d08:			; <UNDEFINED> instruction: 0x1630f8df
    4d0c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4d10:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d14:			; <UNDEFINED> instruction: 0xf0002800
    4d18:			; <UNDEFINED> instruction: 0xf8df8156
    4d1c:	ldrbmi	r1, [r0], -r4, lsr #12
    4d20:			; <UNDEFINED> instruction: 0xf7ff4479
    4d24:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    4d28:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    4d2c:			; <UNDEFINED> instruction: 0x1614f8df
    4d30:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4d34:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d38:			; <UNDEFINED> instruction: 0xf0012800
    4d3c:			; <UNDEFINED> instruction: 0xf8df80d4
    4d40:	ldrbmi	r1, [r0], -r8, lsl #12
    4d44:			; <UNDEFINED> instruction: 0xf7ff4479
    4d48:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    4d4c:	sbchi	pc, fp, r1
    4d50:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4d54:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4d58:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d5c:			; <UNDEFINED> instruction: 0xf0012800
    4d60:			; <UNDEFINED> instruction: 0xf8df80de
    4d64:	ldrbmi	r1, [r0], -ip, ror #11
    4d68:			; <UNDEFINED> instruction: 0xf7ff4479
    4d6c:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
    4d70:	sbcshi	pc, r5, r1
    4d74:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4d78:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4d7c:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d80:			; <UNDEFINED> instruction: 0xf0012800
    4d84:			; <UNDEFINED> instruction: 0xf8df8095
    4d88:			; <UNDEFINED> instruction: 0x465015d0
    4d8c:			; <UNDEFINED> instruction: 0xf7ff4479
    4d90:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    4d94:	addhi	pc, ip, r1
    4d98:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    4d9c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4da0:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4da4:			; <UNDEFINED> instruction: 0xf0012800
    4da8:			; <UNDEFINED> instruction: 0xf8df80c7
    4dac:			; <UNDEFINED> instruction: 0x465015b4
    4db0:			; <UNDEFINED> instruction: 0xf7ff4479
    4db4:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
    4db8:	adcshi	pc, lr, r1
    4dbc:	strne	pc, [r4, #2271]!	; 0x8df
    4dc0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4dc4:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dc8:			; <UNDEFINED> instruction: 0xf0012800
    4dcc:			; <UNDEFINED> instruction: 0xf8df807f
    4dd0:			; <UNDEFINED> instruction: 0x46501598
    4dd4:			; <UNDEFINED> instruction: 0xf7ff4479
    4dd8:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
    4ddc:	rsbshi	pc, r6, r1
    4de0:	strne	pc, [r8, #2271]	; 0x8df
    4de4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4de8:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dec:			; <UNDEFINED> instruction: 0xf0012800
    4df0:			; <UNDEFINED> instruction: 0xf8df8088
    4df4:			; <UNDEFINED> instruction: 0x4650157c
    4df8:			; <UNDEFINED> instruction: 0xf7ff4479
    4dfc:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
    4e00:	rsbshi	pc, pc, r1
    4e04:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4e08:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4e0c:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e10:			; <UNDEFINED> instruction: 0xf0012800
    4e14:			; <UNDEFINED> instruction: 0xf8df803f
    4e18:	ldrbmi	r1, [r0], -r0, ror #10
    4e1c:			; <UNDEFINED> instruction: 0xf7ff4479
    4e20:	stmdacs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
    4e24:	eorshi	pc, r6, r1
    4e28:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    4e2c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4e30:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e34:			; <UNDEFINED> instruction: 0xf0402800
    4e38:	strcc	r8, [r1], #-1818	; 0xfffff8e6
    4e3c:	stmdavs	r3, {r0, r1, r2, r3, r7, sl, sp, lr, pc}^
    4e40:	ldreq	pc, [ip, #-2271]!	; 0xfffff721
    4e44:	stmdavs	r9!, {r1, r3, r4, r5, r6, fp, sp, lr}
    4e48:			; <UNDEFINED> instruction: 0xf0114478
    4e4c:			; <UNDEFINED> instruction: 0xe649fcf5
    4e50:	adcmi	r3, r6, #16777216	; 0x1000000
    4e54:	strhi	pc, [r1, -r0]
    4e58:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    4e5c:	blx	8c0e8c <__bss_end__@@Base+0x43ad80>
    4e60:	andcs	lr, r0, #2097152000	; 0x7d000000
    4e64:	teqcs	r8, r3, asr #17	; <UNPREDICTABLE>
    4e68:	movwcc	lr, #5833	; 0x16c9
    4e6c:	ldrmi	pc, [r4, #-2271]	; 0xfffff721
    4e70:	andcs	sl, r3, r0, asr #30
    4e74:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    4e78:			; <UNDEFINED> instruction: 0x463a447c
    4e7c:			; <UNDEFINED> instruction: 0xf7ff66a1
    4e80:	andcc	lr, r1, lr, ror #21
    4e84:	addshi	pc, r4, r0
    4e88:	vst2.8	{d6,d8}, [r3 :256], fp
    4e8c:			; <UNDEFINED> instruction: 0xf5b34370
    4e90:			; <UNDEFINED> instruction: 0xf0004fc0
    4e94:			; <UNDEFINED> instruction: 0xf5b3878b
    4e98:			; <UNDEFINED> instruction: 0xf0404f00
    4e9c:	cdpvs	7, 6, cr8, cr2, cr0, {4}
    4ea0:	tstcs	r2, r0, asr #4	; <UNPREDICTABLE>
    4ea4:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    4ea8:			; <UNDEFINED> instruction: 0xf1032a00
    4eac:	svclt	0x00080301
    4eb0:			; <UNDEFINED> instruction: 0xf8552102
    4eb4:			; <UNDEFINED> instruction: 0xf7ff0023
    4eb8:			; <UNDEFINED> instruction: 0xf8dfe9f0
    4ebc:	bls	5921f4 <__bss_end__@@Base+0x10c0e8>
    4ec0:			; <UNDEFINED> instruction: 0x601858d3
    4ec4:			; <UNDEFINED> instruction: 0xf0003001
    4ec8:			; <UNDEFINED> instruction: 0xf8df8763
    4ecc:			; <UNDEFINED> instruction: 0xf8df34c0
    4ed0:	ldrbtmi	r8, [fp], #-1216	; 0xfffffb40
    4ed4:	ldrtls	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4ed8:			; <UNDEFINED> instruction: 0xf8df44f8
    4edc:			; <UNDEFINED> instruction: 0xf8d3a4bc
    4ee0:	ldrbtmi	r4, [r9], #344	; 0x158
    4ee4:	ldrbtmi	r4, [sl], #1603	; 0x643
    4ee8:	strcc	r4, [r2], #-1712	; 0xfffff950
    4eec:	ldrmi	r4, [sp], -lr, lsr #12
    4ef0:			; <UNDEFINED> instruction: 0x4649e039
    4ef4:			; <UNDEFINED> instruction: 0xf7fe4638
    4ef8:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4efc:	addhi	pc, r4, r0
    4f00:			; <UNDEFINED> instruction: 0x46384651
    4f04:	svc	0x00c2f7fe
    4f08:			; <UNDEFINED> instruction: 0xf8dfb358
    4f0c:			; <UNDEFINED> instruction: 0x46381490
    4f10:			; <UNDEFINED> instruction: 0xf7fe4479
    4f14:			; <UNDEFINED> instruction: 0xb320efbc
    4f18:	strne	pc, [r4], #2271	; 0x8df
    4f1c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4f20:	svc	0x00b4f7fe
    4f24:			; <UNDEFINED> instruction: 0xf8dfb1e8
    4f28:			; <UNDEFINED> instruction: 0x4638147c
    4f2c:			; <UNDEFINED> instruction: 0xf7fe4479
    4f30:	lsrslt	lr, lr, #31
    4f34:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4f38:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4f3c:	svc	0x00a6f7fe
    4f40:			; <UNDEFINED> instruction: 0xf8dfb178
    4f44:	ldrtmi	r1, [r8], -r8, ror #8
    4f48:			; <UNDEFINED> instruction: 0xf7fe4479
    4f4c:	smlaltblt	lr, r0, r0, pc	; <UNPREDICTABLE>
    4f50:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4f54:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4f58:	svc	0x0098f7fe
    4f5c:	svclt	0x00182800
    4f60:			; <UNDEFINED> instruction: 0xf10b46a3
    4f64:	strbmi	r0, [r4, #-1025]	; 0xfffffbff
    4f68:			; <UNDEFINED> instruction: 0xf856da63
    4f6c:	strtmi	r7, [r9], -r4, lsr #32
    4f70:			; <UNDEFINED> instruction: 0x932900a3
    4f74:	bleq	8138c <stotal_xattr_bytes@@Base+0x3b7f4>
    4f78:			; <UNDEFINED> instruction: 0xf7fe4638
    4f7c:	blls	a80da4 <__bss_end__@@Base+0x5fac98>
    4f80:			; <UNDEFINED> instruction: 0xd1b62800
    4f84:	ldmdavs	r8, {r0, r1, r4, r5, sl, lr}^
    4f88:	ldc2l	0, cr15, [r2, #32]!
    4f8c:			; <UNDEFINED> instruction: 0xf8dfe7e9
    4f90:	ldrbtmi	r0, [r8], #-1060	; 0xfffffbdc
    4f94:	ldc2	0, cr15, [r0, #-64]!	; 0xffffffc0
    4f98:			; <UNDEFINED> instruction: 0xf7ff67a0
    4f9c:			; <UNDEFINED> instruction: 0xf8dfbb93
    4fa0:			; <UNDEFINED> instruction: 0xf8550418
    4fa4:	stmdavs	r9!, {r3, r5, sp}
    4fa8:			; <UNDEFINED> instruction: 0xf0114478
    4fac:	ldr	pc, [r9, #3141]	; 0xc45
    4fb0:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fb4:	blcs	9efc8 <stotal_xattr_bytes@@Base+0x59430>
    4fb8:	strbhi	pc, [fp, r0]	; <UNPREDICTABLE>
    4fbc:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
    4fc0:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fc4:	strcc	lr, [r1], #-1422	; 0xfffffa72
    4fc8:	andsle	r4, r5, r6, lsr #5
    4fcc:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    4fd0:			; <UNDEFINED> instruction: 0xf00e2100
    4fd4:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    4fd8:	blge	ff0821dc <__bss_end__@@Base+0xfebfc0d0>
    4fdc:	ldmdbmi	r0, {r1, r7, r8, sl, sp, lr, pc}^
    4fe0:	rscscc	pc, pc, fp, lsl #2
    4fe4:	stcne	12, cr9, [fp, #-88]!	; 0xffffffa8
    4fe8:	stmdapl	r1!, {r0, r2, r4, r5, r6, r7, r9, fp, lr}^
    4fec:			; <UNDEFINED> instruction: 0xf8c2447a
    4ff0:	andvs	r0, fp, r8, asr r1
    4ff4:	bllt	1802ff8 <__bss_end__@@Base+0x137ceec>
    4ff8:			; <UNDEFINED> instruction: 0xf85548f2
    4ffc:	stmdavs	r9!, {r3, r5, sp}
    5000:			; <UNDEFINED> instruction: 0xf0114478
    5004:	strb	pc, [sp, #-3097]!	; 0xfffff3e7	; <UNPREDICTABLE>
    5008:			; <UNDEFINED> instruction: 0x46464635
    500c:	adcmi	r3, r6, #16777216	; 0x1000000
    5010:	ldrhi	pc, [r9], -r0
    5014:	ldrbtmi	r4, [pc], #-4076	; 501c <ZSTD_maxCLevel@plt+0xb20>
    5018:	ble	355af0 <sid_table@@Base+0xfe6c>
    501c:			; <UNDEFINED> instruction: 0xf8556cfb
    5020:	strcc	r0, [r1], #-36	; 0xffffffdc
    5024:			; <UNDEFINED> instruction: 0xf007b113
    5028:	ldrb	pc, [r5, r5, ror #26]!	; <UNPREDICTABLE>
    502c:			; <UNDEFINED> instruction: 0xf822f008
    5030:			; <UNDEFINED> instruction: 0x4635e7f2
    5034:	mvnle	r4, r6, asr #12
    5038:			; <UNDEFINED> instruction: 0xf8df4be4
    503c:	ldrbtmi	r9, [fp], #-916	; 0xfffffc6c
    5040:	orrshi	pc, r0, #14614528	; 0xdf0000
    5044:	ldrbtmi	r4, [r9], #4068	; 0xfe4
    5048:	ldrsbmi	pc, [r8, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    504c:	ldrbtmi	r4, [pc], #-1272	; 5054 <ZSTD_maxCLevel@plt+0xb58>
    5050:	strtmi	r3, [r2], r2, lsl #8
    5054:			; <UNDEFINED> instruction: 0x4641e033
    5058:			; <UNDEFINED> instruction: 0xf7fe4620
    505c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    5060:	bichi	pc, sl, r0
    5064:			; <UNDEFINED> instruction: 0x46204639
    5068:	svc	0x0010f7fe
    506c:	ldmibmi	fp, {r3, r4, r8, r9, ip, sp, pc}^
    5070:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5074:	svc	0x000af7fe
    5078:	ldmibmi	r9, {r3, r5, r6, r7, r8, ip, sp, pc}^
    507c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5080:	svc	0x0004f7fe
    5084:	ldmibmi	r7, {r3, r4, r5, r7, r8, ip, sp, pc}^
    5088:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    508c:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    5090:	ldmibmi	r5, {r3, r7, r8, ip, sp, pc}^
    5094:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5098:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    509c:	ldmibmi	r3, {r3, r4, r6, r8, ip, sp, pc}^
    50a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    50a4:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    50a8:	ldmibmi	r1, {r3, r5, r8, ip, sp, pc}^
    50ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    50b0:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    50b4:			; <UNDEFINED> instruction: 0xf10ab908
    50b8:			; <UNDEFINED> instruction: 0xf10a0a01
    50bc:	ldrmi	r0, [r2, #2561]!	; 0xa01
    50c0:	orrshi	pc, sl, r0, lsl #5
    50c4:	eormi	pc, sl, r5, asr r8	; <UNPREDICTABLE>
    50c8:	b	13d69f4 <__bss_end__@@Base+0xf508e8>
    50cc:	strtmi	r0, [r0], -sl, lsl #23
    50d0:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    50d4:			; <UNDEFINED> instruction: 0xd1be2800
    50d8:	andeq	lr, fp, #5120	; 0x1400
    50dc:	vstmiami	r5, {d20-d27}
    50e0:	beq	81510 <stotal_xattr_bytes@@Base+0x3b978>
    50e4:	bls	59f22c <__bss_end__@@Base+0x119120>
    50e8:			; <UNDEFINED> instruction: 0xf8d4447c
    50ec:	ldmpl	r3, {r3, r4, r6, r8, ip}^
    50f0:			; <UNDEFINED> instruction: 0xf010681a
    50f4:	stmdacs	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    50f8:	msrhi	CPSR_sxc, #0
    50fc:	ldrdcc	pc, [r4, #-132]	; 0xffffff7c
    5100:			; <UNDEFINED> instruction: 0xf8c43301
    5104:	ldrb	r3, [r8, r4, asr #2]
    5108:	andeq	r0, r3, r0, lsr #14
    510c:	andeq	r0, r0, r0, lsl #5
    5110:	andeq	r0, r3, r6, lsl #14
    5114:	strdeq	r9, [r1], -r0
    5118:	andeq	r0, r3, sl, lsr #21
    511c:	andeq	r0, r0, r4, ror #5
    5120:	andeq	r0, r0, r4, ror #6
    5124:	strdeq	r1, [r3], -r0
    5128:	andeq	r9, r1, ip, ror #26
    512c:	andeq	r9, r1, r2, lsl #25
    5130:	andeq	r9, r1, r8, asr sp
    5134:			; <UNDEFINED> instruction: 0x000312b4
    5138:	andeq	r9, r1, r0, ror #25
    513c:	ldrdeq	r9, [r1], -r6
    5140:	ldrdeq	r9, [r1], -r0
    5144:	andeq	r1, r3, r2, lsl r2
    5148:	andeq	r1, r3, r4, lsl #4
    514c:	andeq	r1, r3, ip, ror #3
    5150:	andeq	r0, r3, lr, lsl r9
    5154:	andeq	r9, r1, r8, lsl #25
    5158:	andeq	r9, r1, r8, ror ip
    515c:	muleq	r1, sl, ip
    5160:	andeq	r0, r0, r4, ror #4
    5164:	andeq	r1, r3, r8, ror r1
    5168:	andeq	r0, r3, lr, lsr #17
    516c:	andeq	r0, r0, r0, ror r2
    5170:	andeq	r1, r3, r8, lsr #2
    5174:	andeq	sl, r1, r0, lsl r4
    5178:	andeq	r9, r1, r2, lsr #22
    517c:	andeq	sl, r1, r0, asr r4
    5180:	andeq	sl, r1, r2, ror #8
    5184:	andeq	sl, r1, r4, lsl #9
    5188:	muleq	r1, r4, r4
    518c:	andeq	sl, r1, lr, lsl #9
    5190:	andeq	sl, r1, ip, asr #9
    5194:	andeq	sl, r1, lr, lsl r5
    5198:	andeq	sl, r1, r4, asr r5
    519c:	andeq	sl, r1, r6, lsl #11
    51a0:	andeq	sl, r1, r0, asr #11
    51a4:	ldrdeq	sl, [r1], -lr
    51a8:	andeq	sl, r1, r0, lsr #12
    51ac:	andeq	sl, r1, r2, asr r6
    51b0:	andeq	sl, r1, r0, ror r6
    51b4:	muleq	r1, r6, r6
    51b8:			; <UNDEFINED> instruction: 0x0001a6bc
    51bc:	ldrdeq	sl, [r1], -r6
    51c0:	andeq	sl, r1, ip, lsl #14
    51c4:	andeq	sl, r1, r6, lsr #14
    51c8:	andeq	sl, r1, r4, asr #14
    51cc:	andeq	sl, r1, r6, ror #14
    51d0:	andeq	sl, r1, r4, lsl #15
    51d4:	andeq	sl, r1, r6, asr #15
    51d8:	strdeq	sl, [r1], -r0
    51dc:	andeq	sl, r1, r2, lsl r8
    51e0:	andeq	sl, r1, ip, asr #16
    51e4:	andeq	sl, r1, r2, ror r8
    51e8:	muleq	r1, r8, r8
    51ec:	andeq	sl, r1, r2, asr #17
    51f0:	andeq	sl, r1, r0, lsl #18
    51f4:	andeq	sl, r1, r2, lsr r9
    51f8:	andeq	sl, r1, r8, asr #18
    51fc:	andeq	sl, r1, lr, asr r9
    5200:	andeq	sl, r1, r8, lsl #19
    5204:			; <UNDEFINED> instruction: 0x0001a9b6
    5208:	ldrdeq	sl, [r1], -ip
    520c:	strdeq	sl, [r1], -r2
    5210:	andeq	sl, r1, r8, lsl #20
    5214:	andeq	sl, r1, sl, lsr #20
    5218:	andeq	sl, r1, ip, asr #20
    521c:	andeq	sl, r1, sl, ror #20
    5220:	andeq	sl, r1, r8, lsl #21
    5224:	andeq	sl, r1, sl, asr #21
    5228:	strdeq	sl, [r1], -ip
    522c:	andeq	sl, r1, r2, lsl fp
    5230:	andeq	sl, r1, r8, asr #22
    5234:	muleq	r1, sl, fp
    5238:	andeq	sl, r1, r0, ror #23
    523c:	strdeq	sl, [r1], -r6
    5240:	andeq	sl, r1, r0, lsr #24
    5244:	andeq	sl, r1, lr, asr ip
    5248:	andeq	sl, r1, ip, lsl #25
    524c:			; <UNDEFINED> instruction: 0x0001acbe
    5250:	ldrdeq	sl, [r1], -r0
    5254:	andeq	sl, r1, r6, ror #25
    5258:	andeq	sl, r1, r4, lsl sp
    525c:	andeq	sl, r1, r2, asr #26
    5260:	andeq	sl, r1, r0, lsl #27
    5264:	andeq	sl, r1, r6, lsr #27
    5268:			; <UNDEFINED> instruction: 0x0001adb8
    526c:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    5270:	andeq	sl, r1, r0, lsl #28
    5274:	andeq	sl, r1, r6, lsr lr
    5278:	andeq	sl, r1, ip, ror lr
    527c:	andeq	sl, r1, ip, lsl #29
    5280:	andeq	sl, r1, r2, asr #29
    5284:	andeq	sl, r1, r0, lsr #30
    5288:	andeq	sl, r1, r2, lsr pc
    528c:	andeq	sl, r1, r8, asr pc
    5290:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    5294:	strdeq	sl, [r1], -r0
    5298:	strdeq	sl, [r1], -lr
    529c:	andeq	fp, r1, r8, lsl r0
    52a0:	andeq	fp, r1, lr, lsr r0
    52a4:	andeq	fp, r1, r8, rrx
    52a8:	andeq	fp, r1, lr, lsl #1
    52ac:	strheq	fp, [r1], -r8
    52b0:	ldrdeq	fp, [r1], -lr
    52b4:	andeq	fp, r1, r0, lsl r1
    52b8:	ldrdeq	r9, [r1], -r4
    52bc:	andeq	r0, r3, r6, lsl #10
    52c0:			; <UNDEFINED> instruction: 0x000198b6
    52c4:			; <UNDEFINED> instruction: 0x000198ba
    52c8:	andeq	r0, r0, r0, ror #6
    52cc:	andeq	r0, r3, r2, lsl #27
    52d0:	andeq	r9, r1, sl, ror #9
    52d4:	andeq	r9, r1, r4, lsl #10
    52d8:	andeq	r9, r1, sl, lsr r5
    52dc:	andeq	r9, r1, r0, ror r5
    52e0:	andeq	r9, r1, r2, lsr #11
    52e4:	ldrdeq	r9, [r1], -r8
    52e8:	strdeq	r9, [r1], -r6
    52ec:	andeq	r9, r1, ip, lsr #12
    52f0:	andeq	r9, r1, r2, ror #12
    52f4:	muleq	r1, r8, r6
    52f8:	andeq	r0, r3, r4, asr #8
    52fc:			; <UNDEFINED> instruction: 0x000197bc
    5300:	andeq	r0, r3, r0, ror #25
    5304:	andeq	r0, r3, r6, asr #25
    5308:	strdeq	r0, [r3], -ip
    530c:	andeq	r0, r3, r4, ror #7
    5310:	andeq	r0, r3, r8, lsr #25
    5314:	andeq	r0, r3, ip, ror ip
    5318:	andeq	r0, r0, ip, asr #5
    531c:	andeq	sl, r1, r4, lsl #31
    5320:	andeq	fp, r1, ip, lsr #3
    5324:	andeq	r9, r1, r0, ror #11
    5328:	strdeq	r9, [r1], -ip
    532c:	andeq	r9, r1, sl, lsl #12
    5330:	andeq	r9, r1, r4, ror #29
    5334:	muleq	r1, r2, r5
    5338:	andeq	r9, r1, r4, ror r6
    533c:	andeq	r9, r1, sl, asr r7
    5340:	andeq	r9, r1, r4, lsr #14
    5344:	andeq	r9, r1, lr, lsr #14
    5348:	andeq	r9, r1, ip, lsr #14
    534c:	andeq	r9, r1, lr, lsl r7
    5350:	andeq	r9, r1, ip, lsl r7
    5354:	andeq	r9, r1, lr, lsl #14
    5358:	andeq	r9, r1, ip, lsl #14
    535c:	andeq	r9, r1, r6, lsr #14
    5360:	andeq	r9, r1, ip, ror #13
    5364:	strdeq	r9, [r1], -sl
    5368:	muleq	r1, r4, r5
    536c:	andeq	r9, r1, lr, ror #13
    5370:	strdeq	r9, [r1], -r0
    5374:	andeq	r9, r1, r6, ror #13
    5378:	andeq	r9, r1, r8, ror #13
    537c:	andeq	r9, r1, sl, asr #8
    5380:	andeq	r9, r1, r8, lsr #9
    5384:	andeq	r0, r3, r4, asr sl
    5388:	andeq	r0, r0, r4, ror r2
    538c:	strdeq	r0, [r3], -sl
    5390:	andeq	r9, r1, r8, lsl #9
    5394:	andeq	r9, r1, lr, ror #24
    5398:	andeq	r9, r1, sl, ror #8
    539c:	andeq	r9, r1, r4, asr #20
    53a0:	andeq	r9, r1, r6, asr #8
    53a4:	andeq	r9, r1, r0, ror r5
    53a8:	andeq	r9, r1, lr, lsr #8
    53ac:	andeq	r9, r1, r0, lsr r3
    53b0:	andeq	r9, r1, sl, lsl r4
    53b4:	andeq	r9, r1, r6, asr r3
    53b8:	andeq	r9, r1, r4, ror #7
    53bc:			; <UNDEFINED> instruction: 0x0001acba
    53c0:	andeq	r0, r3, r0, ror #17
    53c4:	andeq	r9, r1, r8, asr #8
    53c8:	andeq	pc, r2, lr, ror #31
    53cc:	andeq	r0, r3, lr, lsl #17
    53d0:	andeq	r9, r1, lr, lsl #18
    53d4:	andeq	r9, r1, r4, lsl #22
    53d8:	andeq	r9, r1, r2, lsl #6
    53dc:	andeq	r9, r1, lr, ror #5
    53e0:	andeq	r9, r1, r6, ror #5
    53e4:	andeq	r9, r1, r2, lsl r4
    53e8:	ldrdeq	r9, [r1], -r2
    53ec:	ldrdeq	r9, [r1], -r6
    53f0:	andeq	r9, r1, r2, asr #5
    53f4:	andeq	r0, r3, r4, ror #15
    53f8:	stcmi	8, cr15, [ip], {223}	; 0xdf
    53fc:	mcrvs	4, 3, r4, cr3, cr12, {3}
    5400:	cmple	sl, r0, lsl #22
    5404:			; <UNDEFINED> instruction: 0xf8df9816
    5408:			; <UNDEFINED> instruction: 0xf8df1c84
    540c:			; <UNDEFINED> instruction: 0xf8d43c84
    5410:	stmdapl	r6, {r3, r4, r6, r8, sp}^
    5414:	andcc	r5, r1, #12779520	; 0xc30000
    5418:			; <UNDEFINED> instruction: 0xf8554631
    541c:	ldmdavs	r8, {r1, r5, sp}
    5420:	ldc2	0, cr15, [r2], {10}
    5424:	stmdacs	r0, {r5, r7, r8, r9, sl, sp, lr}
    5428:	orrshi	pc, r8, r0
    542c:	stclcs	8, cr15, [r4], #-892	; 0xfffffc84
    5430:	ldmvs	r1!, {r2, r3, r8, r9, sp}^
    5434:	ldrbtmi	r2, [sl], #-1
    5438:	blx	1d484 <_IO_stdin_used@@Base+0xed4>
    543c:	addsmi	pc, r1, #805306368	; 0x30000000
    5440:	movwcc	sp, #4099	; 0x1003
    5444:	mvnsle	r2, r5, lsl fp
    5448:	cdpls	3, 1, cr2, cr6, cr0, {0}
    544c:	mcrreq	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    5450:	ldcne	8, cr15, [r8], #-892	; 0xfffffc84
    5454:	mcrrcs	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    5458:			; <UNDEFINED> instruction: 0xf8df5830
    545c:	ldrbtmi	r4, [sl], #-3140	; 0xfffff3bc
    5460:	ldrbtmi	r6, [ip], #-3
    5464:	blhi	6db638 <__bss_end__@@Base+0x25552c>
    5468:	tsteq	r1, r3	; <UNPREDICTABLE>
    546c:	addsne	pc, ip, r2, asr #17
    5470:	smlalbteq	pc, r0, r3, r3	; <UNPREDICTABLE>
    5474:	msrne	SPSR_s, r2, asr #17
    5478:	biceq	pc, r0, r3, asr #7
    547c:	vqshl.u64	q11, <illegal reg q0.5>, #3
    5480:			; <UNDEFINED> instruction: 0xf8c22100
    5484:	vsra.u64	d17, d16, #61
    5488:			; <UNDEFINED> instruction: 0xf8c221c0
    548c:	vbic.i32	d17, #184	; 0x000000b8
    5490:			; <UNDEFINED> instruction: 0xf8c21100
    5494:	vorr.i32	<illegal reg q8.5>, #188	; 0x000000bc
    5498:			; <UNDEFINED> instruction: 0xf8c21140
    549c:	vmla.f<illegal width 8>	<illegal reg q8.5>, <illegal reg q1.5>, d0[4]
    54a0:			; <UNDEFINED> instruction: 0xf8c22140
    54a4:	vaddw.u8	<illegal reg q8.5>, <illegal reg q9.5>, d28
    54a8:			; <UNDEFINED> instruction: 0xf8c22180
    54ac:	vmla.f<illegal width 8>	<illegal reg q8.5>, <illegal reg q9.5>, d0[2]
    54b0:	vsubl.u8	<illegal reg q8.5>, d19, d0
    54b4:	cmnvs	r2, #192, 6
    54b8:			; <UNDEFINED> instruction: 0xf8df6563
    54bc:	blls	6e0464 <__bss_end__@@Base+0x25a358>
    54c0:	bls	cd66c0 <__bss_end__@@Base+0x8505b4>
    54c4:	ldmib	r6, {r1, r4, r5, r8, fp, ip, pc}^
    54c8:	stmib	sp, {r0, r3, r4, lr}^
    54cc:	ldmdals	r1!, {lr}
    54d0:	mrrc2	0, 0, pc, sl, cr9	; <UNPREDICTABLE>
    54d4:	ldmvs	fp, {r0, r1, r4, r5, r7, r8, r9, sl, fp, sp, lr}^
    54d8:			; <UNDEFINED> instruction: 0xf106b143
    54dc:	andcs	r0, r0, #132	; 0x84
    54e0:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    54e4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    54e8:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    54ec:	blmi	fee43870 <__bss_end__@@Base+0xfe9bd764>
    54f0:	mcrvs	4, 3, r4, cr3, cr12, {3}
    54f4:			; <UNDEFINED> instruction: 0xf0002b00
    54f8:	svcvs	0x00a281ae
    54fc:	blcc	feb43880 <__bss_end__@@Base+0xfe6bd774>
    5500:	ldrbtmi	r6, [fp], #-2578	; 0xfffff5ee
    5504:	bcs	1f56c <_IO_stdin_used@@Base+0x2fbc>
    5508:	orrhi	pc, r3, r0
    550c:			; <UNDEFINED> instruction: 0x4790a934
    5510:	ldrdcc	pc, [r8, r4]!
    5514:	blcs	16d2c <ZSTD_maxCLevel@plt+0x12830>
    5518:	orrhi	pc, r6, r0
    551c:			; <UNDEFINED> instruction: 0xf0002c00
    5520:	ldmdbls	r4!, {r0, r1, r3, r4, r5, r6, r8, pc}
    5524:			; <UNDEFINED> instruction: 0xf8dfad34
    5528:			; <UNDEFINED> instruction: 0xf10d6b68
    552c:	rsbcs	r0, r0, #190	; 0xbe
    5530:	b	1bce138 <__bss_end__@@Base+0x174802c>
    5534:	strcs	r4, [r2, -r1, asr #2]
    5538:	cmpmi	r1, pc, ror #20
    553c:	adcsne	pc, lr, sp, lsr #17
    5540:	mrcls	6, 0, r4, cr6, cr1, {1}
    5544:	stmib	sp, {r1, r2, r4, r5, r6, fp, ip, lr}^
    5548:	ldmdavs	r0!, {ip, sp, lr}
    554c:	blx	1d4155c <__bss_end__@@Base+0x18bb450>
    5550:	ldmdavs	r0!, {r0, r3, r5, fp, sp, lr}
    5554:	movwcs	r2, #610	; 0x262
    5558:	strne	lr, [r0], #-2509	; 0xfffff633
    555c:	blx	1b4156c <__bss_end__@@Base+0x16bb460>
    5560:	blcc	13438e4 <__bss_end__@@Base+0xebd7d8>
    5564:	andcs	r6, r0, sl, lsr #16
    5568:	tstcs	r1, fp, ror r4
    556c:			; <UNDEFINED> instruction: 0xf8c33262
    5570:	stmib	r3, {r3, r6, r7, r8, ip}^
    5574:			; <UNDEFINED> instruction: 0xf8df2008
    5578:	ldrbtmi	r4, [ip], #-2876	; 0xfffff4c4
    557c:			; <UNDEFINED> instruction: 0x1190f8d4
    5580:			; <UNDEFINED> instruction: 0xf8d4b129
    5584:			; <UNDEFINED> instruction: 0xf0070194
    5588:			; <UNDEFINED> instruction: 0xf8c4fe3f
    558c:			; <UNDEFINED> instruction: 0xf00f0194
    5590:			; <UNDEFINED> instruction: 0xf010fda5
    5594:			; <UNDEFINED> instruction: 0xf8dffa2f
    5598:	ldrbtmi	r3, [fp], #-2848	; 0xfffff4e0
    559c:	bcs	20f0c <_IO_stdin_used@@Base+0x495c>
    55a0:	rscshi	pc, r3, r0
    55a4:	stmdblt	r2!, {r2, r3, r4, r9, fp, ip, pc}
    55a8:	ldrsbcc	pc, [r8, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    55ac:			; <UNDEFINED> instruction: 0xf0002b01
    55b0:			; <UNDEFINED> instruction: 0xf8df810a
    55b4:	ldmdage	ip!, {r3, r8, r9, fp, sp}
    55b8:	blne	14393c <read_from_file_buffer2@@Base+0x3dd84>
    55bc:	ldrbtmi	r9, [sl], #-2842	; 0xfffff4e6
    55c0:			; <UNDEFINED> instruction: 0xf0084479
    55c4:			; <UNDEFINED> instruction: 0xf8dff931
    55c8:	vpmin.s8	q10, <illegal reg q11.5>, q14
    55cc:	svcls	0x00163668
    55d0:	ldrbtcc	pc, [r1], -r7, asr #5	; <UNPREDICTABLE>
    55d4:			; <UNDEFINED> instruction: 0xf8df447c
    55d8:			; <UNDEFINED> instruction: 0xf8df2ab4
    55dc:	svcvs	0x00e31aec
    55e0:	ldrdeq	pc, [r4, #-132]!	; 0xffffff7c
    55e4:			; <UNDEFINED> instruction: 0xf8d44479
    55e8:	smullseq	r5, fp, ip, r0
    55ec:	b	10db8dc <__bss_end__@@Base+0xc557d0>
    55f0:			; <UNDEFINED> instruction: 0xf8d40340
    55f4:			; <UNDEFINED> instruction: 0x432b015c
    55f8:	ldrdpl	pc, [r0, #-132]!	; 0xffffff7c
    55fc:	b	10dd65c <__bss_end__@@Base+0xc57550>
    5600:	stmdavs	lr, {r8, r9, ip}
    5604:	movtne	lr, #23107	; 0x5a43
    5608:			; <UNDEFINED> instruction: 0xf8d46b4d
    560c:	stfvse	f0, [r9, #-80]	; 0xffffffb0
    5610:	orrne	lr, r5, #274432	; 0x43000
    5614:	ldrsbvs	r6, [r0], #-6
    5618:	bicne	lr, r1, #274432	; 0x43000
    561c:	bicsvs	r2, r1, r4, lsl #2
    5620:	teqeq	ip, sp	; <illegal shifter operand>
    5624:	bvs	1c439a8 <__bss_end__@@Base+0x17bd89c>
    5628:	asrspl	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    562c:	smlabteq	r8, r2, r9, lr
    5630:	b	10dbd1c <__bss_end__@@Base+0xc55c10>
    5634:			; <UNDEFINED> instruction: 0xf8d42305
    5638:			; <UNDEFINED> instruction: 0xf8d451ac
    563c:	stmdavs	r9, {r3, r6, r7, r8, sp, lr}
    5640:	movtcs	lr, #23107	; 0x5a43
    5644:	ldrdeq	pc, [r0, #132]	; 0x84
    5648:	teqpl	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    564c:	orrcs	lr, r6, #274432	; 0x43000
    5650:	b	10e619c <__bss_end__@@Base+0xc60090>
    5654:	tsthi	r3, #335544323	; 0x14000003
    5658:			; <UNDEFINED> instruction: 0xf0002800
    565c:			; <UNDEFINED> instruction: 0xf8df80d7
    5660:	bls	594018 <__bss_end__@@Base+0x10df0c>
    5664:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    5668:	strcs	r9, [r0], #-2582	; 0xfffff5ea
    566c:	bcc	7439f0 <__bss_end__@@Base+0x2bd8e4>
    5670:			; <UNDEFINED> instruction: 0x609858d3
    5674:	blx	10c16c2 <__bss_end__@@Base+0xc3b5b6>
    5678:	stmdavs	r0!, {r1, sp, lr, pc}
    567c:	ldc2l	0, cr15, [sl, #-12]!
    5680:			; <UNDEFINED> instruction: 0xf00f4620
    5684:			; <UNDEFINED> instruction: 0x4604f975
    5688:	mvnsle	r2, r0, lsl #16
    568c:	bcc	1043a10 <__bss_end__@@Base+0xbbd904>
    5690:	blvs	ff6d6884 <__bss_end__@@Base+0xff250778>
    5694:			; <UNDEFINED> instruction: 0xf0002b00
    5698:			; <UNDEFINED> instruction: 0xf8df80b6
    569c:	ldmdage	r4!, {r3, r4, r5, r9, fp, ip, sp}^
    56a0:	tstcs	r0, r6, lsl sl
    56a4:	tstls	r7, #13828096	; 0xd30000
    56a8:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    56ac:			; <UNDEFINED> instruction: 0xf0402800
    56b0:			; <UNDEFINED> instruction: 0xf8df8098
    56b4:	ldmdage	r4!, {r2, r5, r9, fp, lr}^
    56b8:	bl	ff8c36b8 <__bss_end__@@Base+0xff43d5ac>
    56bc:			; <UNDEFINED> instruction: 0x4620447c
    56c0:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    56c4:	strtmi	lr, [r0], -r9
    56c8:	bl	fec436c8 <__bss_end__@@Base+0xfe7bd5bc>
    56cc:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    56d0:	stc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    56d4:			; <UNDEFINED> instruction: 0xf7fe4620
    56d8:	bvs	fe9807c0 <__bss_end__@@Base+0xfe4fa6b4>
    56dc:	mvnsle	r2, r0, lsl #26
    56e0:			; <UNDEFINED> instruction: 0xf7fea874
    56e4:	blls	600ee4 <__bss_end__@@Base+0x17add8>
    56e8:	ldrmi	r4, [r8, r0, lsr #12]
    56ec:			; <UNDEFINED> instruction: 0xf8df4629
    56f0:	vldrls.16	s6, [r6, #-472]	; 0xfffffe28	; <UNPREDICTABLE>
    56f4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    56f8:	blx	1341748 <__bss_end__@@Base+0xebb63c>
    56fc:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5700:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5704:	blx	fe7c1754 <__bss_end__@@Base+0xfe33b648>
    5708:			; <UNDEFINED> instruction: 0xf47f2800
    570c:			; <UNDEFINED> instruction: 0xf011aad4
    5710:			; <UNDEFINED> instruction: 0xf8dff817
    5714:	bls	593cfc <__bss_end__@@Base+0x10dbf0>
    5718:			; <UNDEFINED> instruction: 0x11bcf8d4
    571c:			; <UNDEFINED> instruction: 0xf00858d0
    5720:	bvs	ff904bf4 <__bss_end__@@Base+0xff47eae8>
    5724:	cmnle	r4, r0, lsl #22
    5728:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    572c:			; <UNDEFINED> instruction: 0xf8df2000
    5730:	ldrbtmi	r3, [sl], #-2488	; 0xfffff648
    5734:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5738:	ldrhmi	r9, [sl], #-187	; 0xffffff45
    573c:			; <UNDEFINED> instruction: 0xf50dd161
    5740:	ldc	13, cr7, [sp], #244	; 0xf4
    5744:	pop	{r1, r8, r9, fp, pc}
    5748:			; <UNDEFINED> instruction: 0xf8df8ff0
    574c:	ldrbtmi	r0, [r8], #-2464	; 0xfffff660
    5750:			; <UNDEFINED> instruction: 0xf872f011
    5754:	blx	fe6c1760 <__bss_end__@@Base+0xfe23b654>
    5758:	stmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    575c:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5760:			; <UNDEFINED> instruction: 0xf0114478
    5764:			; <UNDEFINED> instruction: 0xf8dff869
    5768:	ldrbtmi	r0, [r8], #-2444	; 0xfffff674
    576c:			; <UNDEFINED> instruction: 0xf864f011
    5770:	blx	fe34177c <__bss_end__@@Base+0xfdebb670>
    5774:	ldmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5778:	ldmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    577c:			; <UNDEFINED> instruction: 0xf0114478
    5780:			; <UNDEFINED> instruction: 0xf001f85b
    5784:			; <UNDEFINED> instruction: 0xf7fffa83
    5788:	bls	733e44 <__bss_end__@@Base+0x2add38>
    578c:			; <UNDEFINED> instruction: 0xf47f2a00
    5790:			; <UNDEFINED> instruction: 0xf8d3af10
    5794:	blcs	51cfc <stotal_xattr_bytes@@Base+0xc164>
    5798:	svcge	0x000bf47f
    579c:			; <UNDEFINED> instruction: 0xf4039b5e
    57a0:			; <UNDEFINED> instruction: 0xf5b34370
    57a4:			; <UNDEFINED> instruction: 0xf47f4f80
    57a8:			; <UNDEFINED> instruction: 0xf8dfaf04
    57ac:			; <UNDEFINED> instruction: 0xf8df2950
    57b0:	blls	68bcf8 <__bss_end__@@Base+0x205bec>
    57b4:	cfldrsls	mvf4, [r6], {122}	; 0x7a
    57b8:	stmdapl	r1!, {r2, r3, r4, r5, fp, sp, pc}^
    57bc:	stmdavs	r9, {r0, r3, fp, sp, lr}
    57c0:			; <UNDEFINED> instruction: 0xf832f008
    57c4:	blls	17bf3c8 <__bss_end__@@Base+0x13392bc>
    57c8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    57cc:	svcmi	0x0080f5b3
    57d0:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    57d4:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    57d8:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    57dc:	ldrbtmi	r9, [sl], #-2842	; 0xfffff4e6
    57e0:			; <UNDEFINED> instruction: 0xf8dfe7e9
    57e4:	blls	5c7c7c <__bss_end__@@Base+0x141b70>
    57e8:			; <UNDEFINED> instruction: 0x47984478
    57ec:			; <UNDEFINED> instruction: 0xf7fea874
    57f0:	bls	5c0e90 <__bss_end__@@Base+0x13ad84>
    57f4:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    57f8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    57fc:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    5800:			; <UNDEFINED> instruction: 0xf7fee792
    5804:			; <UNDEFINED> instruction: 0xf003ec0a
    5808:	strb	pc, [r6, -pc, lsl #24]	; <UNPREDICTABLE>
    580c:	bl	ff6c380c <__bss_end__@@Base+0xff23d700>
    5810:			; <UNDEFINED> instruction: 0xf8d4e72a
    5814:	teqlt	ip, r8, lsr #3
    5818:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    581c:	tstcs	r0, r0, rrx
    5820:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5824:	strt	r0, [r6], r8, lsl #2
    5828:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    582c:			; <UNDEFINED> instruction: 0xf8df2300
    5830:	andcs	r1, r4, #232, 16	; 0xe80000
    5834:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    5838:	ldrsbeq	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    583c:	andcc	r6, r1, lr, lsl #16
    5840:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5844:	eorpl	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    5848:			; <UNDEFINED> instruction: 0x96014479
    584c:	strls	r2, [r0, #-1]
    5850:	stcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    5854:	ldmdbls	r6, {r1, r5, r6, r9, sl, sp, lr, pc}
    5858:	urdeqs	f7, f4
    585c:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5860:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5864:	ldmvc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5868:	bge	d9baa8 <__bss_end__@@Base+0x91599c>
    586c:	ldrbtmi	r5, [pc], #-2251	; 5874 <ZSTD_maxCLevel@plt+0x1378>
    5870:	ldmib	r6, {r2, r9, ip, pc}^
    5874:	ldrtmi	fp, [r2], -r8
    5878:	blge	d5f8e4 <__bss_end__@@Base+0x8d97d8>
    587c:			; <UNDEFINED> instruction: 0x4c1bea4f
    5880:	b	132a494 <__bss_end__@@Base+0xea4388>
    5884:			; <UNDEFINED> instruction: 0xf1044000
    5888:	strdls	r0, [r2], -r0	; <UNPREDICTABLE>
    588c:	blx	fe304112 <__bss_end__@@Base+0xfde7e006>
    5890:			; <UNDEFINED> instruction: 0xf1049301
    5894:	ldmdals	sp, {r3, r4, r7, r8, r9}
    5898:			; <UNDEFINED> instruction: 0xf1049300
    589c:			; <UNDEFINED> instruction: 0x97130394
    58a0:	strbvc	pc, [r0, r4, lsl #10]	; <UNPREDICTABLE>
    58a4:	and	pc, r8, sp, asr #17
    58a8:			; <UNDEFINED> instruction: 0xf1049715
    58ac:			; <UNDEFINED> instruction: 0x97140718
    58b0:			; <UNDEFINED> instruction: 0x9712af3b
    58b4:			; <UNDEFINED> instruction: 0x9711af3a
    58b8:	ldrbeq	pc, [r4, r4, lsl #2]!	; <UNPREDICTABLE>
    58bc:			; <UNDEFINED> instruction: 0xf1049710
    58c0:	strls	r0, [pc, -r0, lsr #15]
    58c4:	ldrvc	pc, [r8, r4, lsl #10]
    58c8:			; <UNDEFINED> instruction: 0xf504970e
    58cc:			; <UNDEFINED> instruction: 0x970d77ba
    58d0:	ldrvc	pc, [r8, r4, lsl #10]!
    58d4:			; <UNDEFINED> instruction: 0xf504970c
    58d8:	strls	r7, [fp, -lr, lsl #15]
    58dc:	ldrvc	pc, [r6, r4, lsl #10]!
    58e0:			; <UNDEFINED> instruction: 0xf504970a
    58e4:			; <UNDEFINED> instruction: 0x970977b4
    58e8:	strvc	pc, [r4, r4, lsl #10]!
    58ec:	svcge	0x00399708
    58f0:	svcge	0x00389707
    58f4:	svcge	0x00379706
    58f8:			; <UNDEFINED> instruction: 0xf00a9705
    58fc:	strmi	pc, [r2], -r7, lsl #29
    5900:	stmib	r4, {r0, r1, r3, r9, sl, lr}^
    5904:	tstmi	r3, #8, 6	; 0x20000000
    5908:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    590c:			; <UNDEFINED> instruction: 0xf8c46933
    5910:			; <UNDEFINED> instruction: 0xf8c43128
    5914:	cmnlt	r3, ip, asr #3
    5918:	mvnsmi	pc, #12582912	; 0xc00000
    591c:	cmncc	pc, #160, 18	; 0x280000
    5920:	mvnsmi	pc, r3, lsr #8
    5924:	cmneq	pc, r1, lsr #32	; <UNPREDICTABLE>
    5928:			; <UNDEFINED> instruction: 0xf7fe0109
    592c:	lslvs	lr, r0	; <illegal shifter operand>
    5930:			; <UNDEFINED> instruction: 0xf0002800
    5934:			; <UNDEFINED> instruction: 0xf8df8145
    5938:	andcs	r6, r1, ip, ror #15
    593c:	ubfxge	pc, pc, #17, #9
    5940:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
    5944:	ubfxne	pc, pc, #17, #5
    5948:	andcs	r4, r4, #-100663296	; 0xfa000000
    594c:	ldrsbmi	pc, [r8, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    5950:	svcge	0x00384479
    5954:	strmi	r9, [r4], #-1824	; 0xfffff8e0
    5958:			; <UNDEFINED> instruction: 0x9724af36
    595c:			; <UNDEFINED> instruction: 0xf855af37
    5960:			; <UNDEFINED> instruction: 0xf8da4024
    5964:	strls	r5, [r5, -r0]!
    5968:	strmi	lr, [r0, #-2509]	; 0xfffff633
    596c:	ldcl	7, cr15, [r4], {254}	; 0xfe
    5970:	sbfxeq	pc, pc, #17, #29
    5974:			; <UNDEFINED> instruction: 0xf7fe4478
    5978:			; <UNDEFINED> instruction: 0xf8dfec1e
    597c:	ldrbtmi	r0, [r8], #-1976	; 0xfffff848
    5980:	ldc	7, cr15, [r8], {254}	; 0xfe
    5984:			; <UNDEFINED> instruction: 0xf8df9f16
    5988:			; <UNDEFINED> instruction: 0xf8d637b0
    598c:			; <UNDEFINED> instruction: 0xf8df1128
    5990:	ldmpl	fp!, {r2, r3, r5, r7, r8, r9, sl}^
    5994:	strmi	lr, [r8, #-2518]	; 0xfffff62a
    5998:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    599c:	ldmdapl	r8!, {r0, r3, r4, sp, lr}
    59a0:			; <UNDEFINED> instruction: 0x379cf8df
    59a4:			; <UNDEFINED> instruction: 0x179cf8df
    59a8:	strmi	lr, [r0, #-2496]	; 0xfffff640
    59ac:	ldmpl	ip!, {r2, r5, fp, ip, pc}
    59b0:	stmdavs	r0, {r5, r9, fp, ip, pc}
    59b4:	ldmdavs	r2, {r1, r2, r3, r4, sl, ip, pc}
    59b8:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    59bc:	ldrbmi	r9, [sl], #-3109	; 0xfffff3db
    59c0:	orreq	pc, r4, r6, asr #17
    59c4:	stmdavs	r4!, {r4, r9, sl, lr}
    59c8:	strtmi	r5, [ip], #-2299	; 0xfffff705
    59cc:	vsubl.u8	<illegal reg q12.5>, d4, d26
    59d0:	vld2.8	{d0-d1}, [r4], ip
    59d4:			; <UNDEFINED> instruction: 0x601a54ff
    59d8:	ldreq	pc, [pc], #-36	; 59e0 <ZSTD_maxCLevel@plt+0x14e4>
    59dc:	ldmdapl	fp!, {r0, r1, r5, sl, ip, pc}^
    59e0:	andhi	pc, r0, r3, asr #17
    59e4:	bl	ffcc39e4 <__bss_end__@@Base+0xff83d8d8>
    59e8:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    59ec:	ldmdapl	r9!, {r1, r3, r5, r9, fp, ip, pc}^
    59f0:	stmdacs	r0, {r3, sp, lr}
    59f4:	ldmdbge	sl, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    59f8:	eorcs	lr, fp, sp, asr #19
    59fc:			; <UNDEFINED> instruction: 0xf7fe4640
    5a00:	blls	5c09a0 <__bss_end__@@Base+0x13a894>
    5a04:			; <UNDEFINED> instruction: 0x1744f8df
    5a08:	ldmib	sp, {r0, r3, r4, r6, fp, ip, lr}^
    5a0c:	strmi	r2, [r1], fp, lsr #6
    5a10:	stmdacs	r0, {r3, sp, lr}
    5a14:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    5a18:			; <UNDEFINED> instruction: 0x1098f8d6
    5a1c:			; <UNDEFINED> instruction: 0xf7fe4618
    5a20:	blls	9004f8 <__bss_end__@@Base+0x47a3ec>
    5a24:	ldrdne	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    5a28:	strbmi	r4, [r2], -r8, asr #12
    5a2c:			; <UNDEFINED> instruction: 0xf7fe4419
    5a30:	ldmdbls	r6, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    5a34:			; <UNDEFINED> instruction: 0x3718f8df
    5a38:			; <UNDEFINED> instruction: 0xf8df9f22
    5a3c:	stmiapl	fp, {r3, r4, r8, r9, sl, sp}^
    5a40:	strbmi	lr, [ip, #-2518]	; 0xfffff62a
    5a44:			; <UNDEFINED> instruction: 0xc710f8df
    5a48:			; <UNDEFINED> instruction: 0x460f601f
    5a4c:			; <UNDEFINED> instruction: 0xf8df588b
    5a50:			; <UNDEFINED> instruction: 0xf8d6270c
    5a54:	stmib	r3, {r5, r7, ip}^
    5a58:	ldmpl	sl!, {r8, sl, lr}
    5a5c:			; <UNDEFINED> instruction: 0x3700f8df
    5a60:	andsvs	r9, r1, r3, lsr #26
    5a64:			; <UNDEFINED> instruction: 0xf8d658fa
    5a68:			; <UNDEFINED> instruction: 0xf8d630f4
    5a6c:	strtmi	r1, [fp], #-328	; 0xfffffeb8
    5a70:			; <UNDEFINED> instruction: 0xf8576013
    5a74:			; <UNDEFINED> instruction: 0xf8df200c
    5a78:			; <UNDEFINED> instruction: 0xf8df36ec
    5a7c:	andsvs	ip, r1, ip, ror #13
    5a80:			; <UNDEFINED> instruction: 0xf8d658fa
    5a84:			; <UNDEFINED> instruction: 0xf8df1168
    5a88:	ldmdals	lr, {r2, r5, r6, r7, r9, sl, ip, sp}
    5a8c:	ldmpl	sl!, {r0, r4, sp, lr}^
    5a90:	ldrdne	pc, [ip, #-134]!	; 0xffffff7a
    5a94:			; <UNDEFINED> instruction: 0x36d8f8df
    5a98:	ldmpl	sl!, {r0, r4, sp, lr}^
    5a9c:			; <UNDEFINED> instruction: 0x311cf8d6
    5aa0:	ldrsbne	pc, [r0, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
    5aa4:	andsvs	r3, r3, r1, lsl #6
    5aa8:	andcs	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    5aac:			; <UNDEFINED> instruction: 0x36c4f8df
    5ab0:	ldmpl	sl!, {r0, r4, sp, lr}^
    5ab4:	ldrsbne	pc, [r4, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
    5ab8:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    5abc:			; <UNDEFINED> instruction: 0xf8d66011
    5ac0:	ldmpl	fp!, {r2, r3, r4, r5, r8, sp}^
    5ac4:			; <UNDEFINED> instruction: 0xf8d6601a
    5ac8:			; <UNDEFINED> instruction: 0xf8c630f8
    5acc:			; <UNDEFINED> instruction: 0xf00831b8
    5ad0:			; <UNDEFINED> instruction: 0xf015f8fd
    5ad4:	blls	944a08 <__bss_end__@@Base+0x4be8fc>
    5ad8:	stmdals	r2!, {r5, sl, fp, ip, pc}
    5adc:	ldrdls	pc, [r0], -r3
    5ae0:	bls	d6c77c <__bss_end__@@Base+0x8e6670>
    5ae4:	addeq	pc, ip, r6, asr #17
    5ae8:	stmdavs	r3!, {r0, r3, r4, fp, sp, lr}
    5aec:	strbmi	r9, [r9], #-3101	; 0xfffff3e3
    5af0:			; <UNDEFINED> instruction: 0xf8c6445b
    5af4:			; <UNDEFINED> instruction: 0xf8c61118
    5af8:	movwcs	r3, #4260	; 0x10a4
    5afc:	addseq	pc, r0, r6, asr #17
    5b00:	rsccs	pc, ip, r6, asr #17
    5b04:	asrcc	pc, r6, #17	; <UNPREDICTABLE>
    5b08:	rsble	r2, r2, r0, lsl #24
    5b0c:			; <UNDEFINED> instruction: 0x366cf8df
    5b10:			; <UNDEFINED> instruction: 0xc66cf8df
    5b14:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, fp, ip, pc}^
    5b18:	ldrdeq	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    5b1c:	movwcs	r6, #26
    5b20:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    5b24:	rsccs	pc, r4, r6, asr #17
    5b28:			; <UNDEFINED> instruction: 0xf8c64642
    5b2c:	stmdbne	r1, {r2, r3, r4, r7, r8, ip}^
    5b30:	blls	79dc24 <__bss_end__@@Base+0x317b18>
    5b34:	rschi	pc, r8, r6, asr #17
    5b38:	movwcc	r6, #10331	; 0x285b
    5b3c:	eorcc	pc, r4, sl, asr #17
    5b40:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b44:	svcls	0x003a9a20
    5b48:	strtmi	r2, [r0], -r1, lsl #6
    5b4c:	movwls	r6, #6161	; 0x1811
    5b50:	ldrbmi	r9, [r9], #-2846	; 0xfffff4e2
    5b54:	movwcs	lr, #35283	; 0x89d3
    5b58:			; <UNDEFINED> instruction: 0xf8c69700
    5b5c:			; <UNDEFINED> instruction: 0xf0011088
    5b60:			; <UNDEFINED> instruction: 0xf8d6f8e7
    5b64:			; <UNDEFINED> instruction: 0xf8d620f4
    5b68:	strtmi	r3, [sl], #-284	; 0xfffffee4
    5b6c:	rscscs	pc, r4, r6, asr #17
    5b70:			; <UNDEFINED> instruction: 0xf8c63301
    5b74:			; <UNDEFINED> instruction: 0xf8df311c
    5b78:	ldrbtmi	r2, [sl], #-1548	; 0xfffff9f4
    5b7c:			; <UNDEFINED> instruction: 0x111cf8d2
    5b80:	ldrdcc	pc, [r8, #-130]	; 0xffffff7e
    5b84:	ldrdeq	pc, [r8, #-130]!	; 0xffffff7e
    5b88:			; <UNDEFINED> instruction: 0xf8d2440b
    5b8c:	strmi	r1, [r3], #-364	; 0xfffffe94
    5b90:	ldrsbeq	pc, [r0, #-130]!	; 0xffffff7e	; <UNPREDICTABLE>
    5b94:			; <UNDEFINED> instruction: 0xf8d2440b
    5b98:	strmi	r1, [r3], #-372	; 0xfffffe8c
    5b9c:			; <UNDEFINED> instruction: 0xf8c2440b
    5ba0:	strbt	r3, [r8], #276	; 0x114
    5ba4:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5ba8:			; <UNDEFINED> instruction: 0xf0104478
    5bac:			; <UNDEFINED> instruction: 0xf8dffe45
    5bb0:	ldrbtmi	r0, [r8], #-1500	; 0xfffffa24
    5bb4:	mcr2	0, 2, pc, cr0, cr0, {0}	; <UNPREDICTABLE>
    5bb8:			; <UNDEFINED> instruction: 0xf868f001
    5bbc:	svclt	0x0092f7fe
    5bc0:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    5bc4:			; <UNDEFINED> instruction: 0xf0104478
    5bc8:			; <UNDEFINED> instruction: 0xf001fe37
    5bcc:			; <UNDEFINED> instruction: 0xf7fef85f
    5bd0:	svcls	0x0016bf89
    5bd4:	strcc	pc, [r8, #2271]!	; 0x8df
    5bd8:	ldmpl	fp!, {r0, r3, r4, r5, sl, fp, ip, pc}^
    5bdc:	eorls	r1, sp, #18432	; 0x4800
    5be0:	andsvs	r4, sl, r0, lsl r6
    5be4:	b	ffcc3be4 <__bss_end__@@Base+0xff83dad8>
    5be8:	strcc	pc, [r8, #2271]!	; 0x8df
    5bec:	ldmpl	fp!, {r0, r2, r3, r5, r9, fp, ip, pc}^
    5bf0:	mvnslt	r6, r8, lsl r0
    5bf4:	ldrsbtne	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    5bf8:			; <UNDEFINED> instruction: 0xf7fe4421
    5bfc:	ldmdbls	r6, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    5c00:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5c04:	stmpl	sl, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
    5c08:	ldmdavs	fp, {r1, r3, r4, r5, r8, fp, ip, pc}^
    5c0c:	movwcc	r6, #4116	; 0x1014
    5c10:	ldmdbmi	r9!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    5c14:	eorcc	pc, r4, sl, asr #17
    5c18:	addlt	pc, r8, r6, asr #17
    5c1c:	orrsne	pc, ip, r6, asr #17
    5c20:			; <UNDEFINED> instruction: 0xf8dfe7a9
    5c24:	ldrbtmi	r0, [r8], #-1396	; 0xfffffa8c
    5c28:	mcr2	0, 0, pc, cr6, cr0, {0}	; <UNPREDICTABLE>
    5c2c:			; <UNDEFINED> instruction: 0xf82ef001
    5c30:	svclt	0x0058f7fe
    5c34:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5c38:			; <UNDEFINED> instruction: 0xf0104478
    5c3c:			; <UNDEFINED> instruction: 0xf001fdfd
    5c40:			; <UNDEFINED> instruction: 0xf7fef825
    5c44:			; <UNDEFINED> instruction: 0xf8dfbf4f
    5c48:	stmdavs	r9!, {r3, r4, r6, r8, sl}
    5c4c:			; <UNDEFINED> instruction: 0xf0104478
    5c50:			; <UNDEFINED> instruction: 0xf001fdf3
    5c54:			; <UNDEFINED> instruction: 0xf7fef81b
    5c58:			; <UNDEFINED> instruction: 0xf8dfbf45
    5c5c:			; <UNDEFINED> instruction: 0xf8550548
    5c60:	stmdavs	r9!, {r3, r5, sp}
    5c64:			; <UNDEFINED> instruction: 0xf0104478
    5c68:			; <UNDEFINED> instruction: 0xf7fefde7
    5c6c:			; <UNDEFINED> instruction: 0xf8dfbf3b
    5c70:	andcs	r1, r2, #56, 10	; 0xe000000
    5c74:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    5c78:	stc	7, cr15, [r8], {254}	; 0xfe
    5c7c:	cmple	r5, r0, lsl #16
    5c80:	strne	pc, [r8, #-2271]!	; 0xfffff721
    5c84:	andeq	pc, r2, sl, lsl #2
    5c88:			; <UNDEFINED> instruction: 0xf7fe4479
    5c8c:			; <UNDEFINED> instruction: 0xf8dfe900
    5c90:	ldrbtmi	r3, [fp], #-1312	; 0xfffffae0
    5c94:	cmplt	r8, #620	; 0x26c
    5c98:	blne	c6030c <__bss_end__@@Base+0x7da200>
    5c9c:	suble	r2, r2, r0, lsl #22
    5ca0:			; <UNDEFINED> instruction: 0x47989818
    5ca4:	blle	28fcac <read_from_file_buffer@@Base+0x4a04c>
    5ca8:			; <UNDEFINED> instruction: 0xf7fe4404
    5cac:			; <UNDEFINED> instruction: 0xf8dfbd58
    5cb0:	stmdavs	r9!, {r2, r8, sl}
    5cb4:			; <UNDEFINED> instruction: 0xf0104478
    5cb8:			; <UNDEFINED> instruction: 0xf7fefdbf
    5cbc:	andcc	fp, r1, r3, lsl pc
    5cc0:	ldrdge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5cc4:	svcge	0x000ef47e
    5cc8:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5ccc:			; <UNDEFINED> instruction: 0xf8da6829
    5cd0:	ldrbtmi	r2, [r8], #-0
    5cd4:	ldc2	0, cr15, [r0, #64]!	; 0x40
    5cd8:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5cdc:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
    5ce0:	ldrdcc	pc, [r4, #131]	; 0x83
    5ce4:			; <UNDEFINED> instruction: 0xf8dfb923
    5ce8:	ldrbtmi	r0, [r8], #-1240	; 0xfffffb28
    5cec:	stc2	0, cr15, [r4, #64]!	; 0x40
    5cf0:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5cf4:	svcvs	0x009a447b
    5cf8:	cmplt	r3, #19456	; 0x4c00
    5cfc:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    5d00:			; <UNDEFINED> instruction: 0xf8df447b
    5d04:	ldmdavs	r2, {r3, r6, r7, sl}^
    5d08:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    5d0c:	ldc2	0, cr15, [r4, #64]	; 0x40
    5d10:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5d14:	svcvs	0x009b447b
    5d18:	blcs	2098c <_IO_stdin_used@@Base+0x43dc>
    5d1c:	mcrge	4, 7, pc, cr2, cr14, {1}	; <UNPREDICTABLE>
    5d20:			; <UNDEFINED> instruction: 0xf7fe4798
    5d24:			; <UNDEFINED> instruction: 0xf8ddbedf
    5d28:	strb	sl, [sp, r0, rrx]
    5d2c:	strtne	pc, [r4], #2271	; 0x8df
    5d30:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    5d34:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d38:	strcc	fp, [r1], #-2488	; 0xfffff648
    5d3c:	andle	r4, ip, r6, lsr #5
    5d40:	ldmdavs	r8!, {r0, r1, r2, r3, r5, sl, lr}^
    5d44:	cdp2	0, 4, cr15, cr6, cr15, {0}
    5d48:			; <UNDEFINED> instruction: 0xf47e2800
    5d4c:			; <UNDEFINED> instruction: 0xf7fead08
    5d50:			; <UNDEFINED> instruction: 0xf8dfbec9
    5d54:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
    5d58:			; <UNDEFINED> instruction: 0xf8dfe7d3
    5d5c:	stmdavs	r9!, {r7, sl}
    5d60:			; <UNDEFINED> instruction: 0xf0104478
    5d64:			; <UNDEFINED> instruction: 0xf7fefd69
    5d68:			; <UNDEFINED> instruction: 0xf8dfbebd
    5d6c:			; <UNDEFINED> instruction: 0x46501474
    5d70:			; <UNDEFINED> instruction: 0xf7fe4479
    5d74:	bllt	fe63ffac <__bss_end__@@Base+0xfe1b9ea0>
    5d78:	adcmi	r3, r6, #16777216	; 0x1000000
    5d7c:	strtmi	sp, [pc], #-40	; 5d84 <ZSTD_maxCLevel@plt+0x1888>
    5d80:			; <UNDEFINED> instruction: 0xf00f6878
    5d84:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5d88:	cfstrdge	mvd15, [r9], #504	; 0x1f8
    5d8c:	mcrlt	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    5d90:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5d94:			; <UNDEFINED> instruction: 0xf7fe4478
    5d98:			; <UNDEFINED> instruction: 0xf7fee978
    5d9c:			; <UNDEFINED> instruction: 0xf8dfbea3
    5da0:	ldrbtmi	r0, [r8], #-1096	; 0xfffffbb8
    5da4:	stc2l	0, cr15, [r8, #-64]	; 0xffffffc0
    5da8:	mrclt	7, 4, APSR_nzcv, cr12, cr14, {7}
    5dac:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    5db0:	movwcc	r2, #4354	; 0x1102
    5db4:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    5db8:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dbc:	bls	598c94 <__bss_end__@@Base+0x112b88>
    5dc0:			; <UNDEFINED> instruction: 0x601858d3
    5dc4:	andsle	r3, lr, r1
    5dc8:	strbtvs	r2, [r3], r1, lsl #6
    5dcc:	ldmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dd0:	ldreq	pc, [r8], #-2271	; 0xfffff721
    5dd4:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    5dd8:	stc2	0, cr15, [lr, #-64]!	; 0xffffffc0
    5ddc:	mcrlt	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    5de0:	strne	pc, [ip], #-2271	; 0xfffff721
    5de4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    5de8:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dec:			; <UNDEFINED> instruction: 0xf8dfb308
    5df0:	ldrbmi	r1, [r0], -r4, lsl #8
    5df4:			; <UNDEFINED> instruction: 0xf7fe4479
    5df8:	ldmdblt	r0, {r1, r3, r6, fp, sp, lr, pc}^
    5dfc:	ldrbtmi	r4, [fp], #-3070	; 0xfffff402
    5e00:			; <UNDEFINED> instruction: 0xf7fe6518
    5e04:	ldmmi	sp!, {r2, r3, r5, r7, sl, fp, ip, sp, pc}^
    5e08:			; <UNDEFINED> instruction: 0xf7fe4478
    5e0c:			; <UNDEFINED> instruction: 0xf7fee93e
    5e10:	ldmibmi	fp!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, pc}^
    5e14:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    5e18:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e1c:	bmi	ffe74484 <__bss_end__@@Base+0xff9ee378>
    5e20:	blmi	ffe4e228 <__bss_end__@@Base+0xff9c811c>
    5e24:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5e28:			; <UNDEFINED> instruction: 0xf8c364d1
    5e2c:			; <UNDEFINED> instruction: 0xf7fe1188
    5e30:	strcc	fp, [r1], #-3222	; 0xfffff36a
    5e34:	tstle	r6, r6, lsr #5
    5e38:	stmdavs	r9!, {r2, r4, r5, r6, r7, fp, lr}
    5e3c:			; <UNDEFINED> instruction: 0xf0104478
    5e40:			; <UNDEFINED> instruction: 0xf7fefcfb
    5e44:	ldmibmi	r2!, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, pc}^
    5e48:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    5e4c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e50:	bmi	ffc344d8 <__bss_end__@@Base+0xff7ae3cc>
    5e54:	blmi	ffc0e260 <__bss_end__@@Base+0xff788154>
    5e58:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    5e5c:			; <UNDEFINED> instruction: 0xf8c364d0
    5e60:			; <UNDEFINED> instruction: 0xf7fe1188
    5e64:	blmi	ffb7505c <__bss_end__@@Base+0xff6eef50>
    5e68:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    5e6c:			; <UNDEFINED> instruction: 0xf8d3447b
    5e70:	movwcc	r3, #4440	; 0x1158
    5e74:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    5e78:			; <UNDEFINED> instruction: 0xf84af008
    5e7c:	ldrbmi	r4, [r0], -r8, ror #19
    5e80:			; <UNDEFINED> instruction: 0xf7fe4479
    5e84:	stmdacs	r0, {r2, fp, sp, lr, pc}
    5e88:	blmi	ff9ba470 <__bss_end__@@Base+0xff534364>
    5e8c:	orrsvs	r4, r8, #2063597568	; 0x7b000000
    5e90:	stcllt	7, cr15, [r5], #-1016	; 0xfffffc08
    5e94:	adcmi	r3, r6, #16777216	; 0x1000000
    5e98:	addhi	pc, ip, r0
    5e9c:	tstcs	r2, pc, lsr #8
    5ea0:			; <UNDEFINED> instruction: 0xf00e6878
    5ea4:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    5ea8:	cfldrdge	mvd15, [r9], {126}	; 0x7e
    5eac:	mrclt	7, 0, APSR_nzcv, cr10, cr14, {7}
    5eb0:	adcmi	r3, r6, #16777216	; 0x1000000
    5eb4:	addshi	pc, r9, r0
    5eb8:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    5ebc:			; <UNDEFINED> instruction: 0xf00d2102
    5ec0:	stmdacs	r0, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    5ec4:	cfstrdge	mvd15, [fp], {126}	; 0x7e
    5ec8:	mcrlt	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5ecc:	adcmi	r3, r6, #16777216	; 0x1000000
    5ed0:	strtmi	sp, [pc], #-121	; 5ed8 <ZSTD_maxCLevel@plt+0x19dc>
    5ed4:	ldmdavs	r8!, {r0, r1, r8, sp}^
    5ed8:	ldc2	0, cr15, [r2], {14}
    5edc:			; <UNDEFINED> instruction: 0xf47e2800
    5ee0:			; <UNDEFINED> instruction: 0xf7feac3e
    5ee4:	strcc	fp, [r1], #-3583	; 0xfffff201
    5ee8:			; <UNDEFINED> instruction: 0xf00042a6
    5eec:			; <UNDEFINED> instruction: 0xf8558090
    5ef0:	tstcs	r3, r4, lsr #32
    5ef4:	ldc2	0, cr15, [r6, #52]	; 0x34
    5ef8:			; <UNDEFINED> instruction: 0xf47e2800
    5efc:			; <UNDEFINED> instruction: 0xf7feac30
    5f00:	strcc	fp, [r1], #-3569	; 0xfffff20f
    5f04:			; <UNDEFINED> instruction: 0xf00042a6
    5f08:	strtmi	r8, [pc], #-145	; 5f10 <ZSTD_maxCLevel@plt+0x1a14>
    5f0c:	ldmdavs	r8!, {r0, r8, sp}^
    5f10:	blx	ffdc1f52 <__bss_end__@@Base+0xff93be46>
    5f14:			; <UNDEFINED> instruction: 0xf47e2800
    5f18:			; <UNDEFINED> instruction: 0xf7feac22
    5f1c:	strcc	fp, [r1], #-3555	; 0xfffff21d
    5f20:	rsble	r4, fp, r6, lsr #5
    5f24:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    5f28:			; <UNDEFINED> instruction: 0xf00d2101
    5f2c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    5f30:	cfldrsge	mvf15, [r5], {126}	; 0x7e
    5f34:	ldcllt	7, cr15, [r6, #1016]	; 0x3f8
    5f38:	adcmi	r3, r6, #16777216	; 0x1000000
    5f3c:			; <UNDEFINED> instruction: 0xf855d04c
    5f40:	tstcs	r0, r4, lsr #32
    5f44:	blx	ff741f86 <__bss_end__@@Base+0xff2bbe7a>
    5f48:			; <UNDEFINED> instruction: 0xf47e2800
    5f4c:			; <UNDEFINED> instruction: 0xf7feac08
    5f50:			; <UNDEFINED> instruction: 0xf8d4bdc9
    5f54:	vst4.16	{d19,d21,d23,d25}, [pc :64], r8
    5f58:	vqsub.s8	<illegal reg q11.5>, q8, q1
    5f5c:	movwcc	r2, #4418	; 0x1142
    5f60:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    5f64:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f68:	bls	598c94 <__bss_end__@@Base+0x112b88>
    5f6c:			; <UNDEFINED> instruction: 0x601858d3
    5f70:	subsle	r3, r5, r1
    5f74:	strbtvs	r2, [r3], -r1, lsl #6
    5f78:	svclt	0x00a7f7fe
    5f7c:	ldrbmi	r4, [r0], -sl, lsr #19
    5f80:			; <UNDEFINED> instruction: 0xf7fd4479
    5f84:	stmdacs	r0, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    5f88:	orrshi	pc, r1, r0
    5f8c:	ldrbmi	r4, [r0], -r7, lsr #19
    5f90:			; <UNDEFINED> instruction: 0xf7fd4479
    5f94:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5f98:	orrhi	pc, r5, r0
    5f9c:	ldrbmi	r4, [r0], -r4, lsr #19
    5fa0:			; <UNDEFINED> instruction: 0xf7fd4479
    5fa4:	stmdacs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5fa8:	blmi	fe8ba4d4 <__bss_end__@@Base+0xfe4343c8>
    5fac:	ldrbvs	r4, [r8, #-1147]	; 0xfffffb85
    5fb0:	bllt	ff583fb0 <__bss_end__@@Base+0xff0fdea4>
    5fb4:			; <UNDEFINED> instruction: 0xf85548a0
    5fb8:	stmdavs	r9!, {r3, r5, sp}
    5fbc:			; <UNDEFINED> instruction: 0xf0104478
    5fc0:			; <UNDEFINED> instruction: 0xf7fefc3b
    5fc4:	ldmmi	sp, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, pc}
    5fc8:	eorcs	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    5fcc:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    5fd0:	ldc2	0, cr15, [r2], #-64	; 0xffffffc0
    5fd4:	stclt	7, cr15, [r6, #1016]	; 0x3f8
    5fd8:			; <UNDEFINED> instruction: 0xf8554899
    5fdc:	stmdavs	r9!, {r3, r5, sp}
    5fe0:			; <UNDEFINED> instruction: 0xf0104478
    5fe4:			; <UNDEFINED> instruction: 0xf7fefc29
    5fe8:	ldmmi	r6, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5fec:	eorcs	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    5ff0:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    5ff4:	stc2	0, cr15, [r0], #-64	; 0xffffffc0
    5ff8:	ldcllt	7, cr15, [r4, #-1016]!	; 0xfffffc08
    5ffc:			; <UNDEFINED> instruction: 0xf8554892
    6000:	stmdavs	r9!, {r3, r5, sp}
    6004:			; <UNDEFINED> instruction: 0xf0104478
    6008:			; <UNDEFINED> instruction: 0xf7fefc17
    600c:	stmmi	pc, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    6010:	eorcs	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    6014:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6018:	stc2	0, cr15, [lr], {16}
    601c:	stcllt	7, cr15, [r2, #-1016]!	; 0xfffffc08
    6020:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
    6024:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6028:	ldcllt	7, cr15, [ip, #-1016]	; 0xfffffc08
    602c:			; <UNDEFINED> instruction: 0xf8554889
    6030:	stmdavs	r9!, {r3, r5, sp}
    6034:			; <UNDEFINED> instruction: 0xf0104478
    6038:			; <UNDEFINED> instruction: 0xf7fefbff
    603c:	stmibmi	r6, {r0, r1, r4, r6, r8, sl, fp, ip, sp, pc}
    6040:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6044:	svc	0x0022f7fd
    6048:	stmibmi	r4, {r3, r4, r5, r8, ip, sp, pc}
    604c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6050:	svc	0x001cf7fd
    6054:			; <UNDEFINED> instruction: 0xf0402800
    6058:	strcc	r8, [r1], #-261	; 0xfffffefb
    605c:	andle	r4, sl, r6, lsr #5
    6060:	cfmuld	mvd4, mvd8, mvd15
    6064:	movwcs	r1, #43536	; 0xaa10
    6068:	ldmdavs	r8!, {r0, r9, sp}^
    606c:	ldc2	0, cr15, [r8], {8}
    6070:			; <UNDEFINED> instruction: 0xf47e2800
    6074:	ldmdami	sl!, {r2, r4, r5, r6, r8, r9, fp, sp, pc}^
    6078:	eorcs	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    607c:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6080:	blx	ff6c20ca <__bss_end__@@Base+0xff23bfbe>
    6084:	stclt	7, cr15, [lr, #-1016]!	; 0xfffffc08
    6088:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
    608c:	andeq	r0, r0, r4, lsl #5
    6090:	andeq	r0, r0, r4, ror r2
    6094:	andeq	pc, r2, lr, asr #23
    6098:	andeq	r0, r0, r4, ror #5
    609c:	andeq	r0, r3, lr, ror #8
    60a0:	andeq	pc, r2, r2, lsr #23
    60a4:	andeq	r0, r3, ip, lsl #8
    60a8:	ldrdeq	r0, [r3], -ip
    60ac:	andeq	pc, r2, r2, lsl #22
    60b0:	andeq	r0, r3, r4, ror #6
    60b4:	andeq	r0, r3, r2, asr r3
    60b8:	andeq	r0, r3, r2, lsr r3
    60bc:	andeq	r6, r0, r3, ror #4
    60c0:	andeq	r9, r1, r4, lsl #12
    60c4:	strdeq	r0, [r3], -r8
    60c8:	andeq	pc, r2, r0, lsr #20
    60cc:	andeq	r0, r0, r0, ror r2
    60d0:	andeq	pc, r2, r4, ror r9	; <UNPREDICTABLE>
    60d4:	andeq	r0, r0, r8, asr #4
    60d8:	andeq	r0, r3, r0, lsl r2
    60dc:	andeq	r0, r0, r8, ror #6
    60e0:	andeq	r0, r0, r8, asr #5
    60e4:	andeq	pc, r2, sl, lsl #10
    60e8:	andeq	r0, r0, r0, lsl #5
    60ec:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    60f0:	andeq	sl, r1, r0, lsl r6
    60f4:	andeq	sl, r1, lr, asr #12
    60f8:	andeq	sl, r1, r8, lsl #13
    60fc:	andeq	r1, r0, r9, lsl #12
    6100:	andeq	r0, r0, r4, ror #6
    6104:	andeq	r1, r0, pc, lsl r5
    6108:	andeq	r0, r3, r4, ror #1
    610c:	muleq	r0, r4, r3
    6110:	andeq	r0, r3, ip, lsr #1
    6114:	muleq	r3, r8, r0
    6118:	andeq	pc, r2, lr, asr #15
    611c:	andeq	sl, r1, r0, ror #11
    6120:			; <UNDEFINED> instruction: 0x000014bf
    6124:	andeq	pc, r2, sl, lsl #31
    6128:			; <UNDEFINED> instruction: 0x0002f6bc
    612c:	andeq	sl, r1, r0, asr #10
    6130:	andeq	sl, r1, ip, asr r5
    6134:	ldrdeq	sl, [r1], -r6
    6138:	andeq	r0, r0, r8, asr r2
    613c:	andeq	r0, r0, r4, lsl r3
    6140:	ldrdeq	r0, [r0], -r4
    6144:	andeq	r0, r0, r8, lsl #5
    6148:			; <UNDEFINED> instruction: 0x000002bc
    614c:	andeq	r0, r0, r4, ror r3
    6150:	andeq	r0, r0, r8, lsl r3
    6154:	andeq	r0, r0, ip, lsr #6
    6158:	andeq	r0, r0, ip, ror #6
    615c:	andeq	r0, r0, r8, ror #5
    6160:			; <UNDEFINED> instruction: 0x000002b4
    6164:	andeq	r0, r0, r0, lsr #7
    6168:	andeq	r0, r0, ip, asr r3
    616c:	andeq	r0, r0, ip, lsl #7
    6170:	andeq	r0, r0, ip, lsl #6
    6174:	andeq	r0, r0, r0, lsr r3
    6178:	andeq	r0, r0, r0, lsr #5
    617c:	andeq	r0, r0, r0, asr r3
    6180:	muleq	r0, r8, r3
    6184:	andeq	pc, r2, r2, asr sp	; <UNPREDICTABLE>
    6188:	andeq	sl, r1, r8, asr #3
    618c:	andeq	sl, r1, r6, lsl #4
    6190:	muleq	r1, r8, r2
    6194:	andeq	r0, r0, r8, lsl #6
    6198:	andeq	sl, r1, r6, lsr r2
    619c:	andeq	sl, r1, r4, lsr #4
    61a0:	andeq	sl, r1, r0, ror #1
    61a4:	andeq	r8, r1, r4, asr #15
    61a8:	muleq	r1, r6, r8
    61ac:	andeq	r8, r1, r8, lsl #17
    61b0:	andeq	pc, r2, sl, lsr ip	; <UNPREDICTABLE>
    61b4:	andeq	r8, r1, ip, lsr #14
    61b8:	andeq	r8, r1, r6, asr #16
    61bc:	andeq	pc, r2, lr, ror #23
    61c0:	andeq	r8, r1, r6, asr r8
    61c4:	ldrdeq	pc, [r2], -r8
    61c8:	andeq	r8, r1, r4, asr #29
    61cc:	andeq	r8, r1, lr, asr r8
    61d0:			; <UNDEFINED> instruction: 0x0002fbb8
    61d4:	andeq	r8, r1, r2, lsr r6
    61d8:	ldrdeq	r8, [r1], -r6
    61dc:	andeq	r8, r1, r0, asr #16
    61e0:	andeq	r8, r1, ip, asr #16
    61e4:	andeq	r9, r1, r0, lsr pc
    61e8:	andeq	r9, r1, sl, asr pc
    61ec:	andeq	r8, r1, sl, ror #15
    61f0:	andeq	r8, r1, r2, lsl #16
    61f4:	andeq	r8, r1, r4, lsr #16
    61f8:	andeq	pc, r2, r6, lsl #4
    61fc:	muleq	r1, r0, lr
    6200:	andeq	r8, r1, r2, lsl r8
    6204:	andeq	pc, r2, r0, ror #3
    6208:	andeq	pc, r2, r6, lsr #21
    620c:			; <UNDEFINED> instruction: 0x000187b8
    6210:	andeq	r8, r1, sl, ror #15
    6214:	andeq	pc, r2, ip, lsr #3
    6218:	andeq	pc, r2, r2, ror sl	; <UNPREDICTABLE>
    621c:	andeq	pc, r2, r0, ror #20
    6220:			; <UNDEFINED> instruction: 0x000187bc
    6224:	andeq	pc, r2, r8, ror r1	; <UNPREDICTABLE>
    6228:	andeq	r8, r1, r8, asr #13
    622c:	andeq	r8, r1, r8, asr #13
    6230:	andeq	r8, r1, r4, asr #13
    6234:	andeq	pc, r2, r8, asr r0	; <UNPREDICTABLE>
    6238:	andeq	r8, r1, r4, ror #9
    623c:	ldrdeq	r8, [r1], -r2
    6240:	andeq	r8, r1, r0, asr #9
    6244:	andeq	r8, r1, r6, asr r4
    6248:	andeq	r8, r1, r4, asr #8
    624c:	andeq	r8, r1, r2, lsr r4
    6250:	andeq	r9, r1, r2, lsr ip
    6254:	andeq	r8, r1, ip, ror #8
    6258:	andeq	r8, r1, lr, lsr #12
    625c:	andeq	r8, r1, sl, lsr #12
    6260:	strdeq	r8, [r1], -lr
    6264:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    6268:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    626c:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    6270:	bllt	e17a80 <__bss_end__@@Base+0x991974>
    6274:	adcmi	r3, r6, #16777216	; 0x1000000
    6278:	strtmi	sp, [pc], #-28	; 6280 <ZSTD_maxCLevel@plt+0x1d84>
    627c:	bne	fe441ae4 <__bss_end__@@Base+0xfdfbb9d8>
    6280:			; <UNDEFINED> instruction: 0xf0086878
    6284:			; <UNDEFINED> instruction: 0xb1a8fc4d
    6288:			; <UNDEFINED> instruction: 0x3668f8df
    628c:	cfldrsvs	mvf4, [fp, #492]	; 0x1ec
    6290:			; <UNDEFINED> instruction: 0xf73e2b00
    6294:			; <UNDEFINED> instruction: 0xf8dfaa64
    6298:	stmdavs	r9!, {r5, r6, r9, sl}
    629c:			; <UNDEFINED> instruction: 0xf0104478
    62a0:			; <UNDEFINED> instruction: 0xf7fefacb
    62a4:	movwcs	fp, #7199	; 0x1c1f
    62a8:			; <UNDEFINED> instruction: 0xf7fe931f
    62ac:	andsls	fp, sl, r8, asr sl
    62b0:	blt	15842b0 <__bss_end__@@Base+0x10fe1a4>
    62b4:			; <UNDEFINED> instruction: 0x0644f8df
    62b8:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    62bc:	blx	fef42304 <__bss_end__@@Base+0xfeabc1f8>
    62c0:	ldclt	7, cr15, [r0], {254}	; 0xfe
    62c4:			; <UNDEFINED> instruction: 0x1638f8df
    62c8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    62cc:	ldcl	7, cr15, [lr, #1012]	; 0x3f4
    62d0:	strcc	fp, [r1], #-2496	; 0xfffff640
    62d4:	eorsle	r4, r4, r6, lsr #5
    62d8:			; <UNDEFINED> instruction: 0xf10d442f
    62dc:	andcs	r0, r0, #196, 16	; 0xc40000
    62e0:			; <UNDEFINED> instruction: 0x46416878
    62e4:	ldc2	0, cr15, [ip], {8}
    62e8:			; <UNDEFINED> instruction: 0xf8d8b358
    62ec:	blcs	122f4 <ZSTD_maxCLevel@plt+0xddf8>
    62f0:	bge	d83ff0 <__bss_end__@@Base+0x8fdee4>
    62f4:			; <UNDEFINED> instruction: 0x060cf8df
    62f8:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    62fc:	blx	fe742344 <__bss_end__@@Base+0xfe2bc238>
    6300:	bllt	ffc44300 <__bss_end__@@Base+0xff7be1f4>
    6304:			; <UNDEFINED> instruction: 0x1600f8df
    6308:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    630c:	ldc	7, cr15, [lr, #1012]!	; 0x3f4
    6310:	strcc	fp, [r1], #-2936	; 0xfffff488
    6314:	eorle	r4, r4, r6, lsr #5
    6318:			; <UNDEFINED> instruction: 0xf10d442f
    631c:	andcs	r0, r0, #204, 16	; 0xcc0000
    6320:			; <UNDEFINED> instruction: 0x46416878
    6324:	blx	fff4234e <__bss_end__@@Base+0xffabc242>
    6328:			; <UNDEFINED> instruction: 0xf8d8b1d8
    632c:	blcs	52334 <stotal_xattr_bytes@@Base+0xc79c>
    6330:	subsne	sp, sl, pc, lsl #26
    6334:	cmneq	r3, #166912	; 0x28c00
    6338:			; <UNDEFINED> instruction: 0xf8c8921b
    633c:			; <UNDEFINED> instruction: 0xf7fe3000
    6340:			; <UNDEFINED> instruction: 0xf8dfba0e
    6344:	stmdavs	r9!, {r3, r6, r7, r8, sl}
    6348:			; <UNDEFINED> instruction: 0xf0104478
    634c:			; <UNDEFINED> instruction: 0xf7fefa75
    6350:			; <UNDEFINED> instruction: 0xf8dfbbc9
    6354:	stmdavs	r9!, {r2, r3, r4, r5, r7, r8, sl}
    6358:			; <UNDEFINED> instruction: 0xf0104478
    635c:			; <UNDEFINED> instruction: 0xf7fefa6d
    6360:			; <UNDEFINED> instruction: 0xf8dfbbc1
    6364:	stmdavs	r9!, {r4, r5, r7, r8, sl}
    6368:			; <UNDEFINED> instruction: 0xf0104478
    636c:			; <UNDEFINED> instruction: 0xf7fefa65
    6370:			; <UNDEFINED> instruction: 0xf8dfbbb9
    6374:	ldrbmi	r1, [r0], -r4, lsr #11
    6378:			; <UNDEFINED> instruction: 0xf7fd4479
    637c:	strmi	lr, [r2], -r8, lsl #27
    6380:	strcc	fp, [r1], #-2496	; 0xfffff640
    6384:	rsbsle	r4, r2, r6, lsr #5
    6388:			; <UNDEFINED> instruction: 0xf10d442f
    638c:	ldmdavs	r8!, {r3, r6, r7, fp}^
    6390:			; <UNDEFINED> instruction: 0xf0084641
    6394:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6398:			; <UNDEFINED> instruction: 0xf8d8d069
    639c:	blcs	123a4 <ZSTD_maxCLevel@plt+0xdea8>
    63a0:	ldmibge	sp, {r1, r2, r3, r4, r5, r8, r9, sl, ip, sp, lr, pc}^
    63a4:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    63a8:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    63ac:	blx	11423f4 <__bss_end__@@Base+0xcbc2e8>
    63b0:	bllt	fe6443b0 <__bss_end__@@Base+0xfe1be2a4>
    63b4:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    63b8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    63bc:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    63c0:	teqle	sl, r0, lsl #16
    63c4:	adcmi	r3, r6, #16777216	; 0x1000000
    63c8:	adcshi	pc, sl, r0
    63cc:	ldmdbge	lr!, {r0, r1, r2, r3, r5, sl, lr}
    63d0:	andcs	r2, r1, #671088640	; 0x28000000
    63d4:			; <UNDEFINED> instruction: 0xf0086878
    63d8:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    63dc:	adcshi	pc, r0, r0
    63e0:	teqcs	lr, #3620864	; 0x374000
    63e4:			; <UNDEFINED> instruction: 0xf5732a00
    63e8:	ble	78e7f0 <__bss_end__@@Base+0x3086e4>
    63ec:	ldrmi	r2, [r9], -r0, lsl #20
    63f0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    63f4:	ble	197c3c <read_from_file_buffer2@@Base+0x92084>
    63f8:	mvnsvc	pc, #82837504	; 0x4f00000
    63fc:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    6400:			; <UNDEFINED> instruction: 0xf14118c0
    6404:	stfeqs	f0, [r2, #-0]
    6408:	movwcc	lr, #6722	; 0x1a42
    640c:	blcs	3eb078 <inode_info@@Base+0x253c0>
    6410:	addshi	pc, lr, r0, asr #6
    6414:	addsne	r9, r0, r9, lsl sl
    6418:	eorsls	r9, r1, fp, lsl r0
    641c:	movteq	lr, #2978	; 0xba2
    6420:	bne	6ea4f4 <__bss_end__@@Base+0x2643e8>
    6424:			; <UNDEFINED> instruction: 0xf7fe9332
    6428:			; <UNDEFINED> instruction: 0xf8dfb99a
    642c:	stmdavs	r9!, {r3, r4, r5, r6, r7, sl}
    6430:			; <UNDEFINED> instruction: 0xf0104478
    6434:			; <UNDEFINED> instruction: 0xf7fefa01
    6438:			; <UNDEFINED> instruction: 0xf8dfbb55
    643c:	ldrbmi	r1, [r0], -ip, ror #9
    6440:			; <UNDEFINED> instruction: 0xf7fd4479
    6444:	teqlt	r8, #36, 26	; 0x900
    6448:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    644c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6450:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    6454:	strcc	fp, [r1], #-2456	; 0xfffff668
    6458:			; <UNDEFINED> instruction: 0xf47e42a6
    645c:			; <UNDEFINED> instruction: 0xf8dfa980
    6460:	stmdavs	r9!, {r4, r6, r7, sl}
    6464:			; <UNDEFINED> instruction: 0xf0104478
    6468:			; <UNDEFINED> instruction: 0xf7fef9e7
    646c:			; <UNDEFINED> instruction: 0xf8dfbb3b
    6470:	stmdavs	r9!, {r2, r6, r7, sl}
    6474:			; <UNDEFINED> instruction: 0xf0104478
    6478:			; <UNDEFINED> instruction: 0xf7fef9df
    647c:			; <UNDEFINED> instruction: 0xf8dfbb33
    6480:			; <UNDEFINED> instruction: 0x465014b8
    6484:			; <UNDEFINED> instruction: 0xf7fd4479
    6488:	bllt	1841898 <__bss_end__@@Base+0x13bb78c>
    648c:	strtcc	pc, [ip], #2271	; 0x8df
    6490:	cmpvs	r8, #2063597568	; 0x7b000000
    6494:	stmdblt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6498:	adcmi	r3, r6, #16777216	; 0x1000000
    649c:			; <UNDEFINED> instruction: 0xf8dfd061
    64a0:	strtmi	r8, [pc], #-1184	; 64a8 <ZSTD_maxCLevel@plt+0x1fac>
    64a4:	ldrbtmi	r2, [r8], #513	; 0x201
    64a8:			; <UNDEFINED> instruction: 0x46416878
    64ac:	blx	e424d6 <__bss_end__@@Base+0x9bc3ca>
    64b0:	eorsle	r2, sp, r0, lsl #16
    64b4:	ldrdne	pc, [r0], -r8
    64b8:	andcs	r2, r1, #12, 6	; 0x30000000
    64bc:			; <UNDEFINED> instruction: 0xf003fa02
    64c0:	andsle	r4, pc, r1, lsl #5
    64c4:	blcs	5530d0 <__bss_end__@@Base+0xccfc4>
    64c8:	ldflsd	f5, [r6], {248}	; 0xf8
    64cc:			; <UNDEFINED> instruction: 0xf8df2200
    64d0:			; <UNDEFINED> instruction: 0xf8df3474
    64d4:	stmdavs	r9!, {r2, r4, r5, r6, sl}
    64d8:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    64dc:			; <UNDEFINED> instruction: 0xf010601a
    64e0:			; <UNDEFINED> instruction: 0xf7fef9ab
    64e4:			; <UNDEFINED> instruction: 0xf8dfbaff
    64e8:	ldrbmi	r1, [r0], -r4, ror #8
    64ec:			; <UNDEFINED> instruction: 0xf7fd4479
    64f0:	ldmdblt	r0!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    64f4:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    64f8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    64fc:	cmpcs	ip, r3, asr #17	; <UNPREDICTABLE>
    6500:	pushlt	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6504:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6508:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    650c:			; <UNDEFINED> instruction: 0xf7fe6013
    6510:			; <UNDEFINED> instruction: 0xf8dfb926
    6514:	ldrbmi	r1, [r0], -r0, asr #8
    6518:			; <UNDEFINED> instruction: 0xf7fd4479
    651c:	bllt	1041804 <__bss_end__@@Base+0xbbb6f8>
    6520:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6524:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6528:	msrcs	SPSR_, r3, asr #17
    652c:	ldmdblt	r7, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6530:	strteq	pc, [r8], #-2271	; 0xfffff721
    6534:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6538:			; <UNDEFINED> instruction: 0xf97ef010
    653c:	blt	ff4c453c <__bss_end__@@Base+0xff03e430>
    6540:	ldreq	pc, [ip], #-2271	; 0xfffff721
    6544:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6548:			; <UNDEFINED> instruction: 0xf976f010
    654c:	blt	ff2c454c <__bss_end__@@Base+0xfee3e440>
    6550:	ldreq	pc, [r0], #-2271	; 0xfffff721
    6554:	stmdavs	r9!, {r4, r9, sp}
    6558:			; <UNDEFINED> instruction: 0xf0104478
    655c:			; <UNDEFINED> instruction: 0xf7fef96d
    6560:			; <UNDEFINED> instruction: 0xf8dfbac1
    6564:	stmdavs	r9!, {r2, sl}
    6568:			; <UNDEFINED> instruction: 0xf0104478
    656c:			; <UNDEFINED> instruction: 0xf7fef965
    6570:	ldmibmi	lr!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, pc}^
    6574:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6578:	stc	7, cr15, [r8], {253}	; 0xfd
    657c:	strcc	fp, [r1], #-2384	; 0xfffff6b0
    6580:			; <UNDEFINED> instruction: 0xf47e42a6
    6584:	ldmmi	sl!, {r2, r3, r5, r6, r7, fp, sp, pc}^
    6588:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    658c:			; <UNDEFINED> instruction: 0xf954f010
    6590:	blt	fea44590 <__bss_end__@@Base+0xfe5be484>
    6594:			; <UNDEFINED> instruction: 0x465049f7
    6598:			; <UNDEFINED> instruction: 0xf7fd4479
    659c:			; <UNDEFINED> instruction: 0xb128ec78
    65a0:			; <UNDEFINED> instruction: 0x465049f5
    65a4:			; <UNDEFINED> instruction: 0xf7fd4479
    65a8:	stmdblt	r8, {r1, r4, r5, r6, sl, fp, sp, lr, pc}^
    65ac:	strdcs	r4, [r0], -r3
    65b0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    65b4:	smlabteq	r6, r3, r9, lr
    65b8:	smlabteq	r4, r3, r9, lr
    65bc:	stmialt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    65c0:	ldrbmi	r4, [r0], -pc, ror #19
    65c4:			; <UNDEFINED> instruction: 0xf7fd4479
    65c8:	strmi	lr, [r0], r2, ror #24
    65cc:	strcc	fp, [r1], #-2824	; 0xfffff4f8
    65d0:	subsle	r4, r4, r6, lsr #5
    65d4:			; <UNDEFINED> instruction: 0xf10d1d3b
    65d8:	andcs	r0, sl, #192, 20	; 0xc0000
    65dc:	stmiapl	r8!, {r1, r2, r5, r8, r9, ip, pc}^
    65e0:			; <UNDEFINED> instruction: 0xf7fd4651
    65e4:	svcmi	0x00e7ed8a
    65e8:	ldrdcs	pc, [r0], -sl
    65ec:	blls	9977f0 <__bss_end__@@Base+0x5116e4>
    65f0:	smlabteq	r4, r7, r9, lr
    65f4:	bcs	24644 <_IO_stdin_used@@Base+0x8094>
    65f8:	stmdbcs	r1, {r1, r2, r4, r5, r8, ip, lr, pc}
    65fc:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    6600:	stmiage	sp!, {r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr, pc}
    6604:	stmdavs	r9!, {r5, r6, r7, fp, lr}
    6608:			; <UNDEFINED> instruction: 0xf0104478
    660c:			; <UNDEFINED> instruction: 0xf7fef915
    6610:	ldmibmi	lr, {r0, r3, r5, r6, r9, fp, ip, sp, pc}^
    6614:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6618:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    661c:	stmdacs	r0, {r7, r9, sl, lr}
    6620:	strcc	sp, [r1], #-315	; 0xfffffec5
    6624:	eorsle	r4, r1, r6, lsr #5
    6628:			; <UNDEFINED> instruction: 0xf10d1d3b
    662c:	andcs	r0, sl, #192, 20	; 0xc0000
    6630:	stmiapl	r8!, {r0, r1, r2, r5, r8, r9, ip, pc}^
    6634:			; <UNDEFINED> instruction: 0xf7fd4651
    6638:	svcmi	0x00d5ed60
    663c:	ldrdcs	pc, [r0], -sl
    6640:	blls	9d7844 <__bss_end__@@Base+0x551738>
    6644:	smlabteq	r6, r7, r9, lr
    6648:	bcs	24698 <_IO_stdin_used@@Base+0x80e8>
    664c:	addshi	pc, r0, r0, asr #32
    6650:	svclt	0x00082901
    6654:			; <UNDEFINED> instruction: 0xf4fe2800
    6658:	stmiami	lr, {r1, r7, fp, sp, pc}^
    665c:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6660:			; <UNDEFINED> instruction: 0xf8eaf010
    6664:	blt	fc4664 <__bss_end__@@Base+0xb3e558>
    6668:			; <UNDEFINED> instruction: 0xf7fd58e8
    666c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    6670:	addhi	pc, r7, r0
    6674:	stmib	r7, {r0, r1, r7, fp, sp, lr}^
    6678:			; <UNDEFINED> instruction: 0xf7fe3804
    667c:	stmiami	r6, {r4, r5, r6, fp, ip, sp, pc}^
    6680:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6684:			; <UNDEFINED> instruction: 0xf8d8f010
    6688:	blt	b44688 <__bss_end__@@Base+0x6be57c>
    668c:	stmdavs	r9!, {r0, r1, r6, r7, fp, lr}
    6690:			; <UNDEFINED> instruction: 0xf0104478
    6694:			; <UNDEFINED> instruction: 0xf7fef8d1
    6698:	stmibmi	r1, {r0, r2, r5, r9, fp, ip, sp, pc}^
    669c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    66a0:	bl	ffd4469c <__bss_end__@@Base+0xff8be590>
    66a4:	ldmibmi	pc!, {r3, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
    66a8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    66ac:	bl	ffbc46a8 <__bss_end__@@Base+0xff73e59c>
    66b0:	blmi	fef74b78 <__bss_end__@@Base+0xfeaeea6c>
    66b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    66b8:	addscs	pc, ip, r3, asr #17
    66bc:	stmdalt	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    66c0:			; <UNDEFINED> instruction: 0x465049ba
    66c4:			; <UNDEFINED> instruction: 0xf7fd4479
    66c8:			; <UNDEFINED> instruction: 0xb128ebe2
    66cc:			; <UNDEFINED> instruction: 0x465049b8
    66d0:			; <UNDEFINED> instruction: 0xf7fd4479
    66d4:	ldmdblt	r0!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    66d8:	andcs	r4, r1, #186368	; 0x2d800
    66dc:			; <UNDEFINED> instruction: 0xf8c3447b
    66e0:			; <UNDEFINED> instruction: 0xf7fe2138
    66e4:	ldmibmi	r4!, {r2, r3, r4, r5, fp, ip, sp, pc}
    66e8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    66ec:	bl	ff3c46e8 <__bss_end__@@Base+0xfef3e5dc>
    66f0:	ldmibmi	r2!, {r3, r5, r8, ip, sp, pc}
    66f4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    66f8:	bl	ff2446f4 <__bss_end__@@Base+0xfedbe5e8>
    66fc:	blmi	fec34bc4 <__bss_end__@@Base+0xfe7aeab8>
    6700:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6704:	msrcs	SPSR_s, r3, asr #17
    6708:	stmdalt	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    670c:	ldrbmi	r4, [r0], -sp, lsr #19
    6710:			; <UNDEFINED> instruction: 0xf7fd4479
    6714:			; <UNDEFINED> instruction: 0xb128ebbc
    6718:	ldrbmi	r4, [r0], -fp, lsr #19
    671c:			; <UNDEFINED> instruction: 0xf7fd4479
    6720:	stmdblt	r8!, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6724:	andcs	r4, r1, #173056	; 0x2a400
    6728:			; <UNDEFINED> instruction: 0x67da447b
    672c:	ldmdalt	r7, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6730:	ldrbmi	r4, [r0], -r7, lsr #19
    6734:			; <UNDEFINED> instruction: 0xf7fd4479
    6738:			; <UNDEFINED> instruction: 0xb128ebaa
    673c:	ldrbmi	r4, [r0], -r5, lsr #19
    6740:			; <UNDEFINED> instruction: 0xf7fd4479
    6744:	ldmdblt	r0!, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    6748:	andcs	r4, r1, #166912	; 0x28c00
    674c:			; <UNDEFINED> instruction: 0xf8c3447b
    6750:			; <UNDEFINED> instruction: 0xf7fe21b0
    6754:	stmibmi	r1!, {r2, fp, ip, sp, pc}
    6758:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    675c:	bl	fe5c4758 <__bss_end__@@Base+0xfe13e64c>
    6760:	blmi	fe7f4e28 <__bss_end__@@Base+0xfe36ed1c>
    6764:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6768:			; <UNDEFINED> instruction: 0x21acf8c3
    676c:	svclt	0x00f7f7fd
    6770:			; <UNDEFINED> instruction: 0xf7fd58e8
    6774:			; <UNDEFINED> instruction: 0xb1b8eeb8
    6778:	stmib	r7, {r0, r1, r7, fp, sp, lr}^
    677c:			; <UNDEFINED> instruction: 0xf7fd3806
    6780:	ldmmi	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    6784:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    6788:			; <UNDEFINED> instruction: 0xf856f010
    678c:	stmiblt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6790:			; <UNDEFINED> instruction: 0x46504995
    6794:			; <UNDEFINED> instruction: 0xf7fd4479
    6798:	stmdblt	r0!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    679c:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    67a0:			; <UNDEFINED> instruction: 0x01acf8c3
    67a4:	svclt	0x00dbf7fd
    67a8:	stmdavs	r9!, {r0, r4, r7, fp, lr}
    67ac:			; <UNDEFINED> instruction: 0xf0104478
    67b0:			; <UNDEFINED> instruction: 0xf7fef843
    67b4:	stmibmi	pc, {r0, r1, r2, r4, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    67b8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    67bc:	bl	19c47b8 <__bss_end__@@Base+0x153e6ac>
    67c0:	blmi	fe374c88 <__bss_end__@@Base+0xfdeeeb7c>
    67c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    67c8:			; <UNDEFINED> instruction: 0x21bcf8c3
    67cc:	svclt	0x00c7f7fd
    67d0:	ldrbmi	r4, [r0], -sl, lsl #19
    67d4:			; <UNDEFINED> instruction: 0xf7fd4479
    67d8:	stmdblt	r0!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    67dc:	ldrbtmi	r4, [fp], #-2952	; 0xfffff478
    67e0:			; <UNDEFINED> instruction: 0xf7fd6498
    67e4:	stmibmi	r7, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    67e8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    67ec:	bl	13c47e8 <__bss_end__@@Base+0xf3e6dc>
    67f0:			; <UNDEFINED> instruction: 0xf43e2800
    67f4:	stmibmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, fp, sp, pc}
    67f8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    67fc:	bl	11c47f8 <__bss_end__@@Base+0xd3e6ec>
    6800:	blmi	fe0b4ca8 <__bss_end__@@Base+0xfdc2eb9c>
    6804:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6808:			; <UNDEFINED> instruction: 0xf7fd665a
    680c:	stmibmi	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    6810:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6814:	bl	ec4810 <__bss_end__@@Base+0xa3e704>
    6818:	blmi	1fb4ce0 <__bss_end__@@Base+0x1b2ebd4>
    681c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6820:			; <UNDEFINED> instruction: 0x21a8f8c3
    6824:	svclt	0x009bf7fd
    6828:			; <UNDEFINED> instruction: 0x4650497b
    682c:			; <UNDEFINED> instruction: 0xf7fd4479
    6830:	cmnlt	r0, lr, lsr #22
    6834:			; <UNDEFINED> instruction: 0x46504979
    6838:			; <UNDEFINED> instruction: 0xf7fd4479
    683c:	ldmdblt	r0, {r3, r5, r8, r9, fp, sp, lr, pc}^
    6840:	andcs	r4, r1, #121856	; 0x1dc00
    6844:			; <UNDEFINED> instruction: 0xf8c3447b
    6848:			; <UNDEFINED> instruction: 0xf7fd214c
    684c:	movwcs	fp, #8072	; 0x1f88
    6850:			; <UNDEFINED> instruction: 0xf7fd931c
    6854:	ldmdbmi	r3!, {r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    6858:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    685c:	bl	5c4858 <__bss_end__@@Base+0x13e74c>
    6860:	strcc	fp, [r1], #-2360	; 0xfffff6c8
    6864:	eorsle	r4, r4, r6, lsr #5
    6868:	ldmdavs	fp!, {r0, r1, r2, r3, r5, sl, lr}^
    686c:			; <UNDEFINED> instruction: 0xf7fd931d
    6870:	stmdbmi	sp!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
    6874:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    6878:	bl	244874 <dupl@@Base+0x3ec24>
    687c:	stmdami	fp!, {r7, r8, r9, fp, ip, sp, pc}^
    6880:			; <UNDEFINED> instruction: 0xf7fd4478
    6884:	stmdami	sl!, {r3, r4, r7, sl, fp, sp, lr, pc}^
    6888:			; <UNDEFINED> instruction: 0xf7fd4478
    688c:	stmdami	r9!, {r2, r4, r7, sl, fp, sp, lr, pc}^
    6890:			; <UNDEFINED> instruction: 0xf7fd4478
    6894:	stmdami	r8!, {r4, r7, sl, fp, sp, lr, pc}^
    6898:			; <UNDEFINED> instruction: 0xf7fd4478
    689c:	stmdami	r7!, {r2, r3, r7, sl, fp, sp, lr, pc}^
    68a0:			; <UNDEFINED> instruction: 0xf7fd4478
    68a4:	stmdami	r6!, {r3, r7, sl, fp, sp, lr, pc}^
    68a8:			; <UNDEFINED> instruction: 0xf7fd4478
    68ac:	stmdami	r5!, {r2, r7, sl, fp, sp, lr, pc}^
    68b0:			; <UNDEFINED> instruction: 0xf7fd4478
    68b4:	stmdami	r4!, {r7, sl, fp, sp, lr, pc}^
    68b8:			; <UNDEFINED> instruction: 0xf7fd4478
    68bc:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    68c0:			; <UNDEFINED> instruction: 0xf7fd4478
    68c4:	stmdami	r2!, {r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    68c8:			; <UNDEFINED> instruction: 0xf7fd4478
    68cc:			; <UNDEFINED> instruction: 0xf7fdec74
    68d0:	stmdami	r0!, {r1, r2, r6, r8, r9, sl, fp, ip, sp, pc}^
    68d4:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    68d8:			; <UNDEFINED> instruction: 0xffaef00f
    68dc:	stmdblt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68e0:	stmdavs	r9!, {r0, r2, r3, r4, r6, fp, lr}
    68e4:			; <UNDEFINED> instruction: 0xf00f4478
    68e8:			; <UNDEFINED> instruction: 0xf7fdffa7
    68ec:	svclt	0x0000bf62
    68f0:	andeq	r8, r1, sl, lsr r4
    68f4:	andeq	lr, r2, r8, ror sp
    68f8:	andeq	r8, r1, ip, asr #8
    68fc:	strdeq	r8, [r1], -r6
    6900:	andeq	r8, r1, r6, asr #8
    6904:	andeq	r8, r1, r2, asr r4
    6908:	andeq	r8, r1, r2, ror r4
    690c:	ldrdeq	r8, [r1], -r4
    6910:	andeq	r8, r1, r4, ror #8
    6914:	andeq	r8, r1, r4, lsr #8
    6918:	andeq	r8, r1, r8, ror r4
    691c:	andeq	r8, r1, sl, lsl #9
    6920:	andeq	r8, r1, lr, lsr #9
    6924:	andeq	r8, r1, r8, ror #8
    6928:	muleq	r1, ip, r4
    692c:	andeq	r7, r1, r2, lsl pc
    6930:			; <UNDEFINED> instruction: 0x000184b4
    6934:	andeq	r8, r1, ip, lsl #7
    6938:			; <UNDEFINED> instruction: 0x000184b0
    693c:	andeq	lr, r2, r4, ror fp
    6940:	andeq	lr, r2, lr, asr fp
    6944:	andeq	r0, r0, r4, ror #5
    6948:	andeq	r9, r1, r2, asr #21
    694c:	andeq	r8, r1, r8, asr r4
    6950:	ldrdeq	pc, [r2], -r2
    6954:	andeq	fp, r1, r0, lsr #1
    6958:	andeq	pc, r2, r6, lsr #7
    695c:	andeq	r8, r1, r6, asr #7
    6960:	andeq	r8, r1, sl, lsr #6
    6964:	andeq	r8, r1, ip, asr r3
    6968:	andeq	r8, r1, r8, ror r3
    696c:	ldrdeq	r8, [r1], -lr
    6970:	ldrdeq	r8, [r1], -r2
    6974:	andeq	r8, r1, r0, ror #7
    6978:	andeq	r8, r1, r0, ror #7
    697c:	andeq	lr, r2, r2, asr sl
    6980:	andeq	r8, r1, ip, asr #7
    6984:	andeq	lr, r2, r8, lsl sl
    6988:			; <UNDEFINED> instruction: 0x000183b8
    698c:	strdeq	r8, [r1], -sl
    6990:	andeq	lr, r2, r4, asr #19
    6994:	andeq	r8, r1, r6, ror #7
    6998:	andeq	r8, r1, sl, lsl r3
    699c:	andeq	r8, r1, ip, lsl #7
    69a0:	strdeq	r8, [r1], -sl
    69a4:	strdeq	r8, [r1], -r6
    69a8:	andeq	pc, r2, r6, lsl r2	; <UNPREDICTABLE>
    69ac:	strdeq	r8, [r1], -r0
    69b0:	andeq	r8, r1, ip, ror #7
    69b4:	strdeq	pc, [r2], -r0
    69b8:	andeq	r8, r1, sl, ror #7
    69bc:	andeq	r8, r1, r6, ror #7
    69c0:	andeq	pc, r2, sl, asr #3
    69c4:	andeq	r8, r1, r0, ror #7
    69c8:	ldrdeq	r8, [r1], -ip
    69cc:	andeq	pc, r2, r4, lsr #3
    69d0:	ldrdeq	r8, [r1], -ip
    69d4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    69d8:	andeq	pc, r2, r0, lsl #3
    69dc:	ldrdeq	r8, [r1], -r2
    69e0:	andeq	pc, r2, r6, ror #2
    69e4:	andeq	r8, r1, lr, asr r2
    69e8:	andeq	r8, r1, r4, lsr #7
    69ec:	andeq	pc, r2, lr, lsr #2
    69f0:			; <UNDEFINED> instruction: 0x000182bc
    69f4:	andeq	r8, r1, r6, lsl #7
    69f8:	andeq	pc, r2, r6, lsl #2
    69fc:	andeq	r8, r1, r4, ror r3
    6a00:	andeq	lr, r2, r6, lsr #16
    6a04:	andeq	r8, r1, r6, ror #6
    6a08:	andeq	r8, r1, sl, asr r3
    6a0c:	andeq	pc, r2, r6, asr #1
    6a10:	andeq	r8, r1, lr, asr #6
    6a14:	andeq	pc, r2, lr, lsr #1
    6a18:	andeq	r8, r1, ip, lsr r3
    6a1c:	andeq	r8, r1, r4, asr #6
    6a20:	andeq	pc, r2, r8, lsl #1
    6a24:	strdeq	r7, [r1], -r6
    6a28:			; <UNDEFINED> instruction: 0x000177be
    6a2c:	andeq	r7, r1, r0, asr #15
    6a30:	ldrdeq	r7, [r1], -ip
    6a34:	andeq	r7, r1, r4, lsl r8
    6a38:	andeq	r7, r1, ip, asr #16
    6a3c:	andeq	r7, r1, r0, lsl #17
    6a40:			; <UNDEFINED> instruction: 0x000178b8
    6a44:	ldrdeq	r7, [r1], -r8
    6a48:	andeq	r7, r1, r0, lsl r9
    6a4c:	andeq	r7, r1, r8, asr #18
    6a50:	andeq	r7, r1, r0, lsl #19
    6a54:			; <UNDEFINED> instruction: 0x000182b6
    6a58:	andeq	r8, r1, ip, asr #5
    6a5c:	bleq	42ba0 <append_fragments@@Base+0xd104>
    6a60:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6a64:	strbtmi	fp, [sl], -r2, lsl #24
    6a68:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    6a6c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    6a70:	ldrmi	sl, [sl], #776	; 0x308
    6a74:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    6a78:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    6a7c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    6a80:			; <UNDEFINED> instruction: 0xf85a4b06
    6a84:	stmdami	r6, {r0, r1, ip, sp}
    6a88:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    6a8c:	bl	fec44a88 <__bss_end__@@Base+0xfe7be97c>
    6a90:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    6a94:	andeq	lr, r2, ip, lsr #3
    6a98:	andeq	r0, r0, ip, asr #4
    6a9c:	andeq	r0, r0, r0, lsl r3
    6aa0:	andeq	r0, r0, r8, asr r3
    6aa4:	ldr	r3, [pc, #20]	; 6ac0 <ZSTD_maxCLevel@plt+0x25c4>
    6aa8:	ldr	r2, [pc, #20]	; 6ac4 <ZSTD_maxCLevel@plt+0x25c8>
    6aac:	add	r3, pc, r3
    6ab0:	ldr	r2, [r3, r2]
    6ab4:	cmp	r2, #0
    6ab8:	bxeq	lr
    6abc:	b	4220 <__gmon_start__@plt>
    6ac0:	andeq	lr, r2, ip, lsl #3
    6ac4:	strdeq	r0, [r0], -r8
    6ac8:	blmi	1d8ae8 <read_from_file_buffer2@@Base+0xd2f30>
    6acc:	bmi	1d7cb4 <read_from_file_buffer2@@Base+0xd20fc>
    6ad0:	addmi	r4, r3, #2063597568	; 0x7b000000
    6ad4:	andle	r4, r3, sl, ror r4
    6ad8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6adc:	ldrmi	fp, [r8, -r3, lsl #2]
    6ae0:	svclt	0x00004770
    6ae4:	strdeq	lr, [r2], -r8
    6ae8:	strdeq	lr, [r2], -r4
    6aec:	andeq	lr, r2, r8, ror #2
    6af0:	andeq	r0, r0, ip, ror #4
    6af4:	stmdbmi	r9, {r3, fp, lr}
    6af8:	bmi	257ce0 <read_from_file_buffer@@Base+0x12080>
    6afc:	bne	257ce8 <read_from_file_buffer@@Base+0x12088>
    6b00:	svceq	0x00cb447a
    6b04:			; <UNDEFINED> instruction: 0x01a1eb03
    6b08:	andle	r1, r3, r9, asr #32
    6b0c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6b10:	ldrmi	fp, [r8, -r3, lsl #2]
    6b14:	svclt	0x00004770
    6b18:	andeq	lr, r2, ip, asr #27
    6b1c:	andeq	lr, r2, r8, asr #27
    6b20:	andeq	lr, r2, ip, lsr r1
    6b24:	muleq	r0, ip, r3
    6b28:	blmi	2b3f50 <read_from_file_buffer@@Base+0x6e2f0>
    6b2c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    6b30:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    6b34:	blmi	2750e8 <read_from_file_buffer@@Base+0x2f488>
    6b38:	ldrdlt	r5, [r3, -r3]!
    6b3c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6b40:			; <UNDEFINED> instruction: 0xf7fd6818
    6b44:			; <UNDEFINED> instruction: 0xf7ffe9aa
    6b48:	blmi	1c6a4c <read_from_file_buffer2@@Base+0xc0e94>
    6b4c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6b50:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    6b54:	muleq	r2, r6, sp
    6b58:	andeq	lr, r2, ip, lsl #2
    6b5c:	andeq	r0, r0, r8, ror #4
    6b60:	andeq	lr, r2, r2, asr #9
    6b64:	andeq	lr, r2, r6, ror sp
    6b68:	svclt	0x0000e7c4
    6b6c:	andeq	r0, r0, r0
    6b70:	ldrblt	r4, [r0, #2313]	; 0x909
    6b74:	cfstrsmi	mvf4, [r9], {121}	; 0x79
    6b78:			; <UNDEFINED> instruction: 0x4603461f
    6b7c:	ldrmi	fp, [r6], -r2, lsl #1
    6b80:	stmdbpl	r8, {r0, r1, r2, r9, fp, lr}
    6b84:	stmib	sp, {r0, r8, sp}^
    6b88:	ldrbtmi	r6, [sl], #-1792	; 0xfffff900
    6b8c:			; <UNDEFINED> instruction: 0xf7fd6800
    6b90:	ldrdlt	lr, [r2], -ip
    6b94:	svclt	0x0000bdd0
    6b98:	andeq	lr, r2, r8, asr #1
    6b9c:	muleq	r0, r4, r3
    6ba0:	andeq	r5, r1, r6, lsr #20
    6ba4:	tstcs	r0, r1, lsr sl
    6ba8:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    6bac:	svcmi	0x00f0e92d
    6bb0:	ldmpl	r3, {r0, r1, r3, r6, r7, ip, sp, pc}^
    6bb4:	ldmdavs	fp, {r1, fp, sp, pc}
    6bb8:			; <UNDEFINED> instruction: 0xf04f9349
    6bbc:	blmi	b477c4 <__bss_end__@@Base+0x6c16b8>
    6bc0:	movwls	r4, #5243	; 0x147b
    6bc4:	stc	7, cr15, [lr], {253}	; 0xfd
    6bc8:	cmple	r8, r0, lsl #16
    6bcc:	stcmi	8, cr10, [sl, #-8]!
    6bd0:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bd4:	bls	59880 <stotal_xattr_bytes@@Base+0x13ce8>
    6bd8:			; <UNDEFINED> instruction: 0xf105447d
    6bdc:			; <UNDEFINED> instruction: 0xf8520830
    6be0:	and	fp, pc, r3
    6be4:			; <UNDEFINED> instruction: 0xf7ff4648
    6be8:	bls	86afc <stotal_xattr_bytes@@Base+0x40f64>
    6bec:	blmi	918478 <__bss_end__@@Base+0x49236c>
    6bf0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bf4:			; <UNDEFINED> instruction: 0xffcef010
    6bf8:			; <UNDEFINED> instruction: 0xf7fd4640
    6bfc:	strtmi	lr, [r8], -lr, asr #24
    6c00:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c04:	ldrdeq	pc, [r0], -fp
    6c08:	blx	1c2c54 <read_from_file_buffer2@@Base+0xbd09c>
    6c0c:	ldrsbtge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6c10:			; <UNDEFINED> instruction: 0x460444fa
    6c14:			; <UNDEFINED> instruction: 0x9018f8d0
    6c18:			; <UNDEFINED> instruction: 0xf7fd4650
    6c1c:			; <UNDEFINED> instruction: 0xf8dae996
    6c20:	blvs	198ac88 <__bss_end__@@Base+0x1504b7c>
    6c24:	movwcs	lr, #35290	; 0x89da
    6c28:	tstne	r9, r1, lsl #22
    6c2c:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
    6c30:	stcvc	0, cr15, [r0], {38}	; 0x26
    6c34:	bl	49ee74 <__bss_end__@@Base+0x18d68>
    6c38:	stmib	r1, {r2, r3, r9, sl}^
    6c3c:	bl	10cf844 <__bss_end__@@Base+0xc49738>
    6c40:			; <UNDEFINED> instruction: 0xf8da77ec
    6c44:			; <UNDEFINED> instruction: 0xf8c41028
    6c48:	stmdbcc	r1, {r2, r4, r5, lr, pc}
    6c4c:	movwcs	lr, #27076	; 0x69c4
    6c50:	strvs	lr, [r8, -sl, asr #19]
    6c54:	eorne	pc, r8, sl, asr #17
    6c58:	sbcle	r2, r6, r0, lsl #16
    6c5c:	stmdami	sl, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    6c60:			; <UNDEFINED> instruction: 0xf7fd4478
    6c64:	stmdage	r2, {r2, r5, r6, r7, fp, sp, lr, pc}
    6c68:	bl	1a44c64 <__bss_end__@@Base+0x15beb58>
    6c6c:	muleq	r2, r2, r0
    6c70:	andeq	r0, r0, r0, lsl #5
    6c74:	andeq	lr, r2, ip, ror r0
    6c78:	strdeq	lr, [r2], -r4
    6c7c:	andeq	r0, r0, r8, lsr #7
    6c80:	andeq	r0, r0, r8, ror #6
    6c84:			; <UNDEFINED> instruction: 0x0002ecbc
    6c88:	andeq	lr, r2, ip, ror #24
    6c8c:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    6c90:	mrcvs	4, 0, r4, cr12, cr11, {3}
    6c94:			; <UNDEFINED> instruction: 0xf7fdb174
    6c98:	stmdavs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    6c9c:	mulle	r6, r8, r2
    6ca0:	tstcs	sl, r8, lsl r6
    6ca4:	bl	15c4ca0 <__bss_end__@@Base+0x113eb94>
    6ca8:			; <UNDEFINED> instruction: 0xf7fd2000
    6cac:	andcs	lr, r1, r0, ror #22
    6cb0:	b	ff3c4cac <__bss_end__@@Base+0xfef3eba0>
    6cb4:			; <UNDEFINED> instruction: 0xb1226e5a
    6cb8:			; <UNDEFINED> instruction: 0xb1086e98
    6cbc:			; <UNDEFINED> instruction: 0xb11b6edb
    6cc0:	svcvs	0x0018bd10
    6cc4:	rscsle	r2, fp, r0, lsl #16
    6cc8:			; <UNDEFINED> instruction: 0x4010e8bd
    6ccc:	ldmiblt	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6cd0:	andeq	lr, r2, ip, lsr ip
    6cd4:			; <UNDEFINED> instruction: 0xf7ffb508
    6cd8:	ldrdcs	pc, [r1], -r9
    6cdc:	b	fee44cd8 <__bss_end__@@Base+0xfe9bebcc>
    6ce0:	stmdami	r6, {r0, r2, r8, fp, lr}
    6ce4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6ce8:			; <UNDEFINED> instruction: 0xf00fb508
    6cec:			; <UNDEFINED> instruction: 0xf7fffda5
    6cf0:	andcs	pc, r1, sp, asr #31
    6cf4:	b	feb44cf0 <__bss_end__@@Base+0xfe6bebe4>
    6cf8:	strdeq	r9, [r1], -ip
    6cfc:	ldrdeq	r5, [r1], -lr
    6d00:			; <UNDEFINED> instruction: 0x4604b538
    6d04:			; <UNDEFINED> instruction: 0xf7fd6a40
    6d08:	cmnlt	r0, sl, ror fp
    6d0c:			; <UNDEFINED> instruction: 0xf7fd3013
    6d10:			; <UNDEFINED> instruction: 0x4605e97e
    6d14:			; <UNDEFINED> instruction: 0xf7fd201c
    6d18:	teqlt	r8, sl, asr sl
    6d1c:	andvs	r2, r5, r0, lsl #6
    6d20:	stmib	r0, {r2, r6, r8, sp, lr}^
    6d24:	sbcvs	r3, r3, r1, lsl #6
    6d28:	ldflts	f6, [r8, #-524]!	; 0xfffffdf4
    6d2c:			; <UNDEFINED> instruction: 0xffd8f7ff
    6d30:	ldrbmi	lr, [r0, sp, lsr #18]!
    6d34:	cfldr32mi	mvfx2, [sp], {152}	; 0x98
    6d38:	cfmsub32mi	mvax4, mvfx4, mvfx13, mvfx1
    6d3c:	ldmdbmi	sp, {r4, r7, r9, sl, lr}
    6d40:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    6d44:			; <UNDEFINED> instruction: 0xf854461f
    6d48:	svcvs	0x0071a001
    6d4c:	ldrdeq	pc, [r0], -sl
    6d50:	tstpl	r5, r1, lsl #22	; <UNPREDICTABLE>
    6d54:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d58:	andeq	pc, r0, sl, asr #17
    6d5c:	strmi	fp, [r4], -r8, asr #3
    6d60:			; <UNDEFINED> instruction: 0xf8d64648
    6d64:			; <UNDEFINED> instruction: 0xf7fda074
    6d68:	movwcs	lr, #6482	; 0x1952
    6d6c:	andeq	pc, r1, #-2147483646	; 0x80000002
    6d70:			; <UNDEFINED> instruction: 0xf50afb05
    6d74:	cmnpl	r0, r1, ror #18
    6d78:	stmib	r1, {r3, fp, ip, pc}^
    6d7c:			; <UNDEFINED> instruction: 0x6772871e
    6d80:	addeq	pc, r0, r1, asr #17
    6d84:			; <UNDEFINED> instruction: 0xf8819809
    6d88:			; <UNDEFINED> instruction: 0xf881308e
    6d8c:	pop	{r2, r3, r7}
    6d90:	stmdbmi	r9, {r4, r5, r6, r7, r8, r9, sl, pc}
    6d94:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    6d98:	tstcc	r4, r8, ror r4
    6d9c:	stc2l	0, cr15, [ip, #-60]	; 0xffffffc4
    6da0:			; <UNDEFINED> instruction: 0xff74f7ff
    6da4:			; <UNDEFINED> instruction: 0xf7fd2001
    6da8:	svclt	0x0000ea54
    6dac:	strdeq	sp, [r2], -ip
    6db0:	andeq	lr, r2, sl, lsl #23
    6db4:	muleq	r0, r8, r2
    6db8:	andeq	r9, r1, sl, asr #4
    6dbc:	andeq	r5, r1, ip, lsr #16
    6dc0:	bmi	1619324 <__bss_end__@@Base+0x1193218>
    6dc4:	blmi	1617fb0 <__bss_end__@@Base+0x1191ea4>
    6dc8:	svcmi	0x00f0e92d
    6dcc:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    6dd0:	svcvs	0x005fb087
    6dd4:	ldmdavs	r2, {r1, r2, r9, sl, lr}
    6dd8:			; <UNDEFINED> instruction: 0xf04f9205
    6ddc:	stmvs	r2, {r9}
    6de0:	adcsmi	r4, sl, #83968	; 0x14800
    6de4:	eorle	r4, r8, #2063597568	; 0x7b000000
    6de8:	stcle	15, cr2, [r6, #-0]
    6dec:	strcs	r4, [r0, #-2640]	; 0xfffff5b0
    6df0:	ldmpl	fp, {r3, r5, r7, r9, sl, lr}
    6df4:	strcc	r6, [r8], #-2076	; 0xfffff7e4
    6df8:	umullcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    6dfc:			; <UNDEFINED> instruction: 0xf854201c
    6e00:	blcs	6de28 <stotal_xattr_bytes@@Base+0x28290>
    6e04:	ldmvs	r3!, {r1, r8, r9, sl, fp, ip, sp, pc}^
    6e08:	rscsvs	r3, r3, r1, lsl #6
    6e0c:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e10:	rsble	r2, ip, r0, lsl #16
    6e14:	strcc	r6, [r1, #-2610]	; 0xfffff5ce
    6e18:	adcmi	r6, pc, #11730944	; 0xb30000
    6e1c:			; <UNDEFINED> instruction: 0xf10460c4
    6e20:			; <UNDEFINED> instruction: 0xf1030498
    6e24:			; <UNDEFINED> instruction: 0xf8c00301
    6e28:	stmib	r0, {ip, pc}^
    6e2c:	stmib	r0, {r0, fp, pc}^
    6e30:	adcsvs	r8, r3, r4, lsl #12
    6e34:	eorsvs	r6, r0, #-2147483616	; 0x80000020
    6e38:	bvs	1c3b5b8 <__bss_end__@@Base+0x17b54ac>
    6e3c:	b	ff7c4e38 <__bss_end__@@Base+0xff33ed2c>
    6e40:	suble	r2, r5, r0, lsl #16
    6e44:	ldreq	pc, [r3, -r0, lsl #2]
    6e48:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    6e4c:	ldrdls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    6e50:	ldrtmi	r2, [r8], -r1, lsl #10
    6e54:	ldrdhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    6e58:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e5c:	movwcs	r6, #2612	; 0xa34
    6e60:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    6e64:	movwls	r4, #13560	; 0x34f8
    6e68:	andls	r4, r4, r3, lsl #13
    6e6c:	eor	fp, r2, r4, lsl r9
    6e70:	movwlt	r6, #18852	; 0x49a4
    6e74:	ldrbmi	r6, [r9], -r0, lsr #16
    6e78:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e7c:	mvnsle	r2, r0, lsl #16
    6e80:			; <UNDEFINED> instruction: 0x46504659
    6e84:	ldc2l	0, cr15, [r8], {15}
    6e88:			; <UNDEFINED> instruction: 0xd12c2d01
    6e8c:	movwls	r9, #15108	; 0x3b04
    6e90:	strls	r2, [r0, #-257]	; 0xfffffeff
    6e94:	ldrtmi	sl, [fp], -r4, lsl #16
    6e98:	strmi	r4, [sp], #-1610	; 0xfffff9b6
    6e9c:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ea0:	eorsle	r3, r3, r1
    6ea4:	strbmi	r9, [r0], -r4, lsl #18
    6ea8:	stc2l	0, cr15, [r6], {15}
    6eac:			; <UNDEFINED> instruction: 0xf8dd6a34
    6eb0:	stccs	0, cr11, [r0], {16}
    6eb4:			; <UNDEFINED> instruction: 0x201cd1de
    6eb8:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ebc:	bls	f3b04 <stotal_xattr_bytes@@Base+0xadf6c>
    6ec0:			; <UNDEFINED> instruction: 0xf8c02300
    6ec4:	mrsvs	fp, (UNDEF: 70)
    6ec8:	stmib	r0, {r1, r6, sp, lr}^
    6ecc:	orrvs	r3, r3, r2, lsl #6
    6ed0:	blmi	519744 <__bss_end__@@Base+0x93638>
    6ed4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ed8:	blls	160f48 <read_from_file_buffer2@@Base+0x5b390>
    6edc:	tstle	r3, sl, asr r0
    6ee0:	pop	{r0, r1, r2, ip, sp, pc}
    6ee4:	stmdals	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ee8:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6eec:	ldmdbmi	r5, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6ef0:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    6ef4:			; <UNDEFINED> instruction: 0xf00f4478
    6ef8:			; <UNDEFINED> instruction: 0xf7fffc9f
    6efc:	andcs	pc, r1, r7, asr #29
    6f00:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f04:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    6f08:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f0c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    6f10:	ldc2	0, cr15, [r2], {15}
    6f14:	mrc2	7, 5, pc, cr10, cr15, {7}
    6f18:			; <UNDEFINED> instruction: 0xf7fd2001
    6f1c:	svclt	0x0000e99a
    6f20:	andeq	sp, r2, r8, ror lr
    6f24:	andeq	r0, r0, r0, lsl #5
    6f28:	andeq	lr, r2, r0, lsl #22
    6f2c:	andeq	sp, r2, r8, asr lr
    6f30:	muleq	r0, r8, r2
    6f34:	andeq	r5, r1, r8, asr #15
    6f38:	andeq	r5, r1, r6, lsl #15
    6f3c:	andeq	fp, r1, r0, asr #26
    6f40:	andeq	sp, r2, r8, ror #26
    6f44:	andeq	r9, r1, lr, ror #1
    6f48:	ldrdeq	r5, [r1], -r0
    6f4c:	andeq	r5, r1, r2, ror #13
    6f50:	andmi	pc, r0, #111	; 0x6f
    6f54:	addmi	r1, r8, #16, 20	; 0x10000
    6f58:	andcs	fp, r0, ip, lsr #31
    6f5c:	ldrbmi	r2, [r0, -r1]!
    6f60:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    6f64:			; <UNDEFINED> instruction: 0xf101fa43
    6f68:	svclt	0x00ac4281
    6f6c:	andcs	r2, r1, r0
    6f70:	svclt	0x00004770
    6f74:			; <UNDEFINED> instruction: 0x4604b510
    6f78:	andmi	pc, r0, pc, rrx
    6f7c:	stc2l	0, cr15, [ip, #80]!	; 0x50
    6f80:	svclt	0x00ac42a0
    6f84:	andcs	r2, r1, r0
    6f88:	svclt	0x0000bd10
    6f8c:			; <UNDEFINED> instruction: 0x17d3b570
    6f90:	strmi	r4, [r4], -lr, lsl #12
    6f94:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    6f98:	rscscc	pc, pc, pc, asr #32
    6f9c:			; <UNDEFINED> instruction: 0xf9fef015
    6fa0:	bl	1c57a28 <__bss_end__@@Base+0x17d191c>
    6fa4:	svclt	0x00b40306
    6fa8:	andcs	r2, r0, r1
    6fac:	svclt	0x0000bd70
    6fb0:	mvnsmi	lr, sp, lsr #18
    6fb4:	cdpmi	0, 2, cr11, cr3, cr4, {4}
    6fb8:	stcmi	6, cr4, [r3], #-92	; 0xffffffa4
    6fbc:	cfstrsls	mvf4, [fp, #-504]	; 0xfffffe08
    6fc0:			; <UNDEFINED> instruction: 0x460e5934
    6fc4:	strls	r6, [r3], #-2084	; 0xfffff7dc
    6fc8:	streq	pc, [r0], #-79	; 0xffffffb1
    6fcc:			; <UNDEFINED> instruction: 0xb1bd461c
    6fd0:			; <UNDEFINED> instruction: 0x46304639
    6fd4:			; <UNDEFINED> instruction: 0xf7fc4622
    6fd8:	blls	342f40 <read_from_file_buffer@@Base+0xfd2e0>
    6fdc:	svclt	0x00142b00
    6fe0:	addvc	pc, r0, pc, asr #32
    6fe4:	andmi	pc, r0, pc, asr #8
    6fe8:	bmi	617c70 <__bss_end__@@Base+0x191b64>
    6fec:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    6ff0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ff4:	subsmi	r9, sl, r3, lsl #22
    6ff8:	andlt	sp, r4, r1, lsr #2
    6ffc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7000:	ldrdhi	pc, [ip], #-143	; 0xffffff71
    7004:	ldrbtmi	r9, [r8], #3338	; 0xd0a
    7008:	cfstr32ge	mvfx9, [r2, #-0]
    700c:			; <UNDEFINED> instruction: 0xf8d89501
    7010:	pushvs	{r3, r4, r5, r6, ip, lr}
    7014:	mcrrne	7, 10, r4, r3, cr8
    7018:	stmdacs	r0, {r2, ip, lr, pc}
    701c:	addmi	fp, r4, #24, 30	; 0x60
    7020:	ldrb	sp, [r5, r3, ror #25]
    7024:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    7028:	bls	99058 <stotal_xattr_bytes@@Base+0x534c0>
    702c:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}^
    7030:	stc2	0, cr15, [r2], {15}
    7034:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    7038:			; <UNDEFINED> instruction: 0xf7fd2001
    703c:			; <UNDEFINED> instruction: 0xf7fce90a
    7040:	svclt	0x0000efec
    7044:	andeq	sp, r2, r0, lsl #25
    7048:	andeq	r0, r0, r0, lsl #5
    704c:	andeq	sp, r2, lr, asr #24
    7050:	andeq	lr, r2, r6, asr #17
    7054:	andeq	r5, r1, r0, lsr r6
    7058:	ldmdbmi	r4!, {r0, r1, r4, r5, r8, r9, fp, lr}
    705c:	bmi	d18250 <__bss_end__@@Base+0x892144>
    7060:	svcvs	0x009b4479
    7064:	svcmi	0x00f0e92d
    7068:	ldmvs	sp, {r0, r3, r7, ip, sp, pc}^
    706c:	ldcmi	8, cr5, [r1], #-552	; 0xfffffdd8
    7070:	andls	r6, r7, #1179648	; 0x120000
    7074:	andeq	pc, r0, #79	; 0x4f
    7078:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    707c:	teqlt	sp, r6, lsl #4
    7080:	stmdage	r6, {r0, r2, r3, r5, r8, r9, fp, lr}
    7084:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7088:			; <UNDEFINED> instruction: 0x47a86819
    708c:	cmple	r1, r0, lsl #16
    7090:			; <UNDEFINED> instruction: 0xf04f492a
    7094:	bmi	a89ca0 <__bss_end__@@Base+0x603b94>
    7098:	svcmi	0x002b4b2a
    709c:			; <UNDEFINED> instruction: 0xf8544e2b
    70a0:	ldrbtmi	sl, [pc], #-1	; 70a8 <ZSTD_maxCLevel@plt+0x2bac>
    70a4:	andls	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    70a8:			; <UNDEFINED> instruction: 0xf854447e
    70ac:			; <UNDEFINED> instruction: 0xf8da8003
    70b0:			; <UNDEFINED> instruction: 0xf0100000
    70b4:	strmi	pc, [r4], -r7, asr #27
    70b8:	ldrdeq	pc, [r0], -r9
    70bc:	movwcs	lr, #27092	; 0x69d4
    70c0:			; <UNDEFINED> instruction: 0xf9e6f011
    70c4:			; <UNDEFINED> instruction: 0xf1046b63
    70c8:	strmi	r0, [r5], -r8, asr #4
    70cc:			; <UNDEFINED> instruction: 0xf1056ff8
    70d0:	stmib	sp, {r3, r6, r8}^
    70d4:	ldmdavs	r0!, {r0, r8, r9, fp}
    70d8:	stmdals	r6, {ip, pc}
    70dc:			; <UNDEFINED> instruction: 0xff68f7ff
    70e0:	movwcs	lr, #27092	; 0x69d4
    70e4:	stceq	0, cr15, [r0], {79}	; 0x4f
    70e8:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    70ec:	ldmib	r4, {r2, r8, r9, sp}^
    70f0:			; <UNDEFINED> instruction: 0xf8852302
    70f4:	stmib	r5, {r0, r2, r3, r4, r5, lr, pc}^
    70f8:	ldmib	sp, {r1, r8, r9, sp}^
    70fc:	stmib	r5, {r2, r8, r9, sp}^
    7100:	cmnvs	r8, #402653184	; 0x18000000
    7104:	ldrdeq	pc, [r0], -r8
    7108:			; <UNDEFINED> instruction: 0xff1cf010
    710c:			; <UNDEFINED> instruction: 0xf0114620
    7110:	strb	pc, [ip, r7, lsr #20]	; <UNPREDICTABLE>
    7114:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    7118:	blx	fe3c315e <__bss_end__@@Base+0xfdf3d052>
    711c:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
    7120:			; <UNDEFINED> instruction: 0xf7fd2001
    7124:	svclt	0x0000e896
    7128:	andeq	lr, r2, r0, ror r8
    712c:	ldrdeq	sp, [r2], -ip
    7130:	andeq	r0, r0, r0, lsl #5
    7134:	andeq	sp, r2, r2, asr #23
    7138:	andeq	sp, r2, lr, ror pc
    713c:	andeq	r0, r0, r8, asr #6
    7140:	andeq	r0, r0, ip, ror r2
    7144:	andeq	r0, r0, r8, lsr #7
    7148:	andeq	lr, r2, sl, lsr #16
    714c:	andeq	sp, r2, ip, asr pc
    7150:	andeq	r5, r1, r6, lsl #11
    7154:	svcmi	0x00f0e92d
    7158:	mrrcmi	0, 13, fp, r5, cr3
    715c:	bmi	1571188 <__bss_end__@@Base+0x10eb07c>
    7160:	ldrbtmi	r4, [ip], #-2389	; 0xfffff6ab
    7164:	blmi	1558354 <__bss_end__@@Base+0x10d2248>
    7168:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    716c:	strcs	r6, [r0], #-3986	; 0xfffff06e
    7170:	cmpls	r1, r9, lsl #16
    7174:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7178:	andvs	r4, r4, r1, asr r9
    717c:	tstls	r5, r9, ror r4
    7180:	ldmvs	r3, {r0, r3, r4, fp, sp, lr}^
    7184:	andcs	fp, r1, #-1073741818	; 0xc0000006
    7188:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    718c:	blmi	137b784 <__bss_end__@@Base+0xef5678>
    7190:	bls	1711c0 <read_from_file_buffer2@@Base+0x6b608>
    7194:	ldmpl	r3, {r8, sp}^
    7198:			; <UNDEFINED> instruction: 0xf7fd9307
    719c:	stmdacs	r0, {r2, r5, r8, fp, sp, lr, pc}
    71a0:	stmdage	sl, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    71a4:			; <UNDEFINED> instruction: 0xf7fc4d48
    71a8:	blmi	1242b60 <__bss_end__@@Base+0xdbca54>
    71ac:	ldrbtmi	r9, [sp], #-2565	; 0xfffff5fb
    71b0:			; <UNDEFINED> instruction: 0x911cf8df
    71b4:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    71b8:	blls	1abdd8 <read_from_file_buffer2@@Base+0xa6220>
    71bc:			; <UNDEFINED> instruction: 0xf0106818
    71c0:	stmdbmi	r4, {r0, r6, r8, sl, fp, ip, sp, lr, pc}^
    71c4:	movwcs	lr, #27088	; 0x69d0
    71c8:	stmdals	r5, {r2, r9, sl, lr}
    71cc:	stmdavs	r8, {r0, r6, fp, ip, lr}
    71d0:			; <UNDEFINED> instruction: 0xf95ef011
    71d4:	blvs	18e3198 <__bss_end__@@Base+0x145d08c>
    71d8:	subeq	pc, r8, #4, 2
    71dc:			; <UNDEFINED> instruction: 0xf8d94606
    71e0:	cps	#0
    71e4:	strls	r0, [r1, -r8, asr #2]
    71e8:	strls	r2, [r2, -r1, lsl #14]
    71ec:	stmdals	r9, {ip, pc}
    71f0:	mrc2	7, 6, pc, cr14, cr15, {7}
    71f4:	strtmi	r4, [r8], -r7, lsl #12
    71f8:	stmvc	r0, {r0, r1, r2, r5, ip, sp, lr, pc}
    71fc:	eorshi	pc, r4, r6, asr #17
    7200:	mcr	7, 5, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    7204:			; <UNDEFINED> instruction: 0xf8d569a0
    7208:	stmibvs	fp!, {r7, sp}
    720c:	movwne	lr, #2819	; 0xb03
    7210:	ldmib	r5, {r1, r3, r6, r8, r9, fp, ip, sp, pc}^
    7214:	ldrtmi	sl, [r1], -r8, lsl #22
    7218:			; <UNDEFINED> instruction: 0xf8df6aa8
    721c:	bl	6b7514 <__bss_end__@@Base+0x231408>
    7220:	stmib	r3, {r3, r9}^
    7224:			; <UNDEFINED> instruction: 0xf100ab00
    7228:	adcvs	r3, r8, #255	; 0xff
    722c:	addsvs	r9, pc, r5, lsl #16
    7230:	mvnvc	lr, #76800	; 0x12c00
    7234:	blge	1c1954 <read_from_file_buffer2@@Base+0xbbd9c>
    7238:	movwcs	lr, #35269	; 0x89c5
    723c:	andcc	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    7240:			; <UNDEFINED> instruction: 0xf0106818
    7244:	stmibvs	r0!, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    7248:	bvs	ffa618fc <__bss_end__@@Base+0xff5db7f0>
    724c:	movwne	lr, #2819	; 0xb03
    7250:	movwcs	lr, #2515	; 0x9d3
    7254:	stmdami	r1!, {r0, r3, r8, r9, fp, ip, sp, pc}
    7258:			; <UNDEFINED> instruction: 0xf7fc4478
    725c:	strtmi	lr, [r0], -r8, ror #27
    7260:			; <UNDEFINED> instruction: 0xf97ef011
    7264:			; <UNDEFINED> instruction: 0xf8dfe7a9
    7268:			; <UNDEFINED> instruction: 0x17c1c078
    726c:	addsvs	r9, pc, r5, lsl #20
    7270:	smlabteq	r6, r6, r9, lr
    7274:			; <UNDEFINED> instruction: 0xf8524631
    7278:	ldmdavs	r8, {r2, r3, ip, sp}
    727c:	stc2	0, cr15, [sl], {16}
    7280:			; <UNDEFINED> instruction: 0xf7fc4628
    7284:	ubfx	lr, r4, #27, #11
    7288:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    728c:	blx	ff5432d0 <__bss_end__@@Base+0xff0bd1c4>
    7290:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    7294:			; <UNDEFINED> instruction: 0xf7fc2001
    7298:			; <UNDEFINED> instruction: 0xf7ffefdc
    729c:	ldrb	pc, [sl, r9, ror #24]	; <UNPREDICTABLE>
    72a0:	blls	1d92ec <read_from_file_buffer2@@Base+0xd3734>
    72a4:			; <UNDEFINED> instruction: 0x47984478
    72a8:			; <UNDEFINED> instruction: 0xf7fda80a
    72ac:	svclt	0x0000e848
    72b0:	ldrdeq	sp, [r2], -sl
    72b4:	andeq	lr, r2, r8, ror #14
    72b8:	andeq	r0, r0, r0, lsl #5
    72bc:	muleq	r2, sl, lr
    72c0:	andeq	sp, r2, r0, asr #21
    72c4:	andeq	r0, r0, r8, asr #4
    72c8:	andeq	lr, r2, lr, lsl r7
    72cc:	andeq	r0, r0, r8, asr #6
    72d0:	andeq	sp, r2, lr, asr #28
    72d4:	andeq	r0, r0, ip, ror r2
    72d8:	andeq	r0, r0, r8, ror #6
    72dc:	andeq	lr, r2, r4, ror r6
    72e0:	andeq	r0, r0, r8, lsl #7
    72e4:	andeq	r5, r1, r2, lsl r4
    72e8:	andeq	lr, r2, r8, lsr #12
    72ec:	strdlt	fp, [r5], r0
    72f0:	strmi	r4, [lr], -r9, lsl #24
    72f4:	strmi	r9, [r1], -sl, lsl #26
    72f8:			; <UNDEFINED> instruction: 0x4617447c
    72fc:			; <UNDEFINED> instruction: 0x461e4632
    7300:	ldrdeq	pc, [r4], r4
    7304:	stcls	6, cr4, [fp], {59}	; 0x3b
    7308:	strls	r9, [r0], -r1, lsl #10
    730c:			; <UNDEFINED> instruction: 0xf7ff9402
    7310:	andlt	pc, r5, pc, asr #28
    7314:	svclt	0x0000bdf0
    7318:	ldrdeq	lr, [r2], -r4
    731c:	mvnsmi	lr, sp, lsr #18
    7320:	stclmi	6, cr4, [sl, #-512]	; 0xfffffe00
    7324:	ldrbtmi	fp, [sp], #-132	; 0xffffff7c
    7328:	ldrdcc	pc, [r8], r5
    732c:	svcpl	0x0000f5b3
    7330:	mcrmi	3, 2, sp, cr7, cr5, {2}
    7334:	ldrbtmi	r4, [lr], #-3143	; 0xfffff3b9
    7338:			; <UNDEFINED> instruction: 0xf8d5447c
    733c:	vhadd.s8	d17, d20, d12
    7340:	ldmib	r5, {r0, r9}^
    7344:	bne	ff2163dc <__bss_end__@@Base+0xfed902d0>
    7348:	stmdale	pc, {r4, r7, r9, lr}	; <UNPREDICTABLE>
    734c:	vmax.s8	q10, q2, q8
    7350:	ldrtmi	r0, [r9], #-1794	; 0xfffff8fe
    7354:	mrc	7, 3, APSR_nzcv, cr10, cr12, {7}
    7358:	stmdacs	r0, {r2, r7, r9, sl, lr}
    735c:	ldmib	r5, {r1, r3, r5, r6, ip, lr, pc}^
    7360:			; <UNDEFINED> instruction: 0xf8c52323
    7364:	ldrtmi	r0, [sl], #-148	; 0xffffff6c
    7368:	addcs	pc, ip, r5, asr #17
    736c:			; <UNDEFINED> instruction: 0x2098f8d6
    7370:			; <UNDEFINED> instruction: 0xf8d62700
    7374:	ldcne	0, cr0, [r9], {132}	; 0x84
    7378:	vst1.8	{d25}, [pc], r2
    737c:			; <UNDEFINED> instruction: 0xf8d65300
    7380:	strbtmi	r7, [r1], #-156	; 0xffffff64
    7384:	strcc	lr, [r0, -sp, asr #19]
    7388:	mrc2	7, 0, pc, cr2, cr15, {7}
    738c:			; <UNDEFINED> instruction: 0x2324e9d6
    7390:	streq	pc, [lr, -r0, asr #7]
    7394:			; <UNDEFINED> instruction: 0xf1075298
    7398:	stmdblt	pc, {r1, sl, fp}	; <UNPREDICTABLE>
    739c:	sfmeq	f7, 1, [r2], {72}	; 0x48
    73a0:	ldrdcc	pc, [r0], r4	; <UNPREDICTABLE>
    73a4:			; <UNDEFINED> instruction: 0x0098f8d4
    73a8:	ldrdcs	pc, [r8], r4
    73ac:	movwpl	pc, #1283	; 0x503	; <UNPREDICTABLE>
    73b0:			; <UNDEFINED> instruction: 0x7090f8d4
    73b4:	tstpl	r0, r0, lsl #10	; <UNPREDICTABLE>
    73b8:	andpl	pc, r0, #679477248	; 0x28800000
    73bc:	strbtmi	r3, [r7], #-770	; 0xfffffcfe
    73c0:	adccc	pc, r0, r4, asr #17
    73c4:	addsvc	pc, r0, r4, asr #17
    73c8:	stc	7, cr15, [sl, #1008]!	; 0x3f0
    73cc:	ldrdcc	pc, [r8], r4
    73d0:	movwpl	pc, #1443	; 0x5a3	; <UNPREDICTABLE>
    73d4:	addcc	pc, r8, r4, asr #17
    73d8:	svcpl	0x0000f5b3
    73dc:	bmi	7bbe98 <__bss_end__@@Base+0x335d8c>
    73e0:			; <UNDEFINED> instruction: 0xf8d2447a
    73e4:			; <UNDEFINED> instruction: 0xf8d210a4
    73e8:	bne	ff2c7650 <__bss_end__@@Base+0xfee41544>
    73ec:	ble	558900 <__bss_end__@@Base+0xd27f4>
    73f0:	streq	lr, [r3], #-2984	; 0xfffff458
    73f4:			; <UNDEFINED> instruction: 0xf508b929
    73f8:	vld2.8	{d5-d8}, [r3], r0
    73fc:			; <UNDEFINED> instruction: 0xf02454ff
    7400:	strtmi	r0, [r1], #-1055	; 0xfffffbe1
    7404:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    7408:	bmi	533a90 <__bss_end__@@Base+0xad984>
    740c:			; <UNDEFINED> instruction: 0xf8d2447a
    7410:			; <UNDEFINED> instruction: 0xf8c230a4
    7414:	strtmi	r0, [r3], #-152	; 0xffffff68
    7418:	adccc	pc, r4, r2, asr #17
    741c:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    7420:	ldrdne	pc, [r8], r2
    7424:	movweq	lr, #6920	; 0x1b08
    7428:			; <UNDEFINED> instruction: 0xf8c24408
    742c:	andlt	r3, r4, r8, lsl #1
    7430:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7434:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    7438:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    743c:			; <UNDEFINED> instruction: 0xf00f3128
    7440:			; <UNDEFINED> instruction: 0xf7fff9fb
    7444:	andcs	pc, r1, r3, lsr #24
    7448:	svc	0x0002f7fc
    744c:	andeq	lr, r2, r6, lsr #11
    7450:	muleq	r2, r6, r5
    7454:	muleq	r2, r4, r5
    7458:	andeq	lr, r2, ip, ror #9
    745c:	andeq	lr, r2, r0, asr #9
    7460:	andeq	lr, r2, lr, lsr #9
    7464:	andeq	r8, r1, r8, lsr #23
    7468:	andeq	r5, r1, sl, lsl #3
    746c:	mrcne	5, 0, fp, cr5, cr8, {7}
    7470:			; <UNDEFINED> instruction: 0x4606dd1f
    7474:	strcs	r4, [r0], #-1551	; 0xfffff9f1
    7478:	adcmi	lr, r5, #1
    747c:	blne	abe8e0 <__bss_end__@@Base+0x6387d4>
    7480:			; <UNDEFINED> instruction: 0x46301939
    7484:	stc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    7488:	svclt	0x00c82800
    748c:	ldclle	8, cr1, [r4], #144	; 0x90
    7490:			; <UNDEFINED> instruction: 0xf7fcd00d
    7494:	stmdavs	r0, {r3, r8, r9, sl, fp, sp, lr, pc}
    7498:	rscle	r2, lr, r4, lsl #16
    749c:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    74a0:	ldrbtcc	pc, [pc], #79	; 74a8 <ZSTD_maxCLevel@plt+0x2fac>	; <UNPREDICTABLE>
    74a4:	stmdami	r4, {r0, r9, sl, lr}
    74a8:			; <UNDEFINED> instruction: 0xf00f4478
    74ac:	strtmi	pc, [r0], -r5, asr #19
    74b0:	strcs	fp, [r0], #-3576	; 0xfffff208
    74b4:	svclt	0x0000e7fb
    74b8:	andeq	r5, r1, r8, lsr #4
    74bc:	sbcslt	fp, r1, r0, lsr r5
    74c0:	tstcs	r0, r4, lsl #12
    74c4:	movwcs	lr, #22989	; 0x59cd
    74c8:	bmi	d314f0 <__bss_end__@@Base+0x8ab3e4>
    74cc:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    74d0:	ldmpl	r3, {r0, r1, sl, ip, pc}^
    74d4:	movtls	r6, #63515	; 0xf81b
    74d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    74dc:	movwls	r9, #31573	; 0x7b55
    74e0:	movwls	r2, #17153	; 0x4301
    74e4:	svc	0x007ef7fc
    74e8:	cmple	ip, r0, lsl #16
    74ec:	strmi	r4, [r4], -sp, lsr #26
    74f0:	ldrbtmi	sl, [sp], #-2056	; 0xfffff7f8
    74f4:	stcl	7, cr15, [r4], {252}	; 0xfc
    74f8:	adceq	pc, r8, r5, lsl #2
    74fc:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    7500:	teqcs	r0, #3489792	; 0x354000
    7504:	stmdals	r3, {r0, r2, r8, fp, ip, pc}
    7508:	stmdbls	r6, {r1, r3, r7, fp, ip}
    750c:	bl	106c514 <__bss_end__@@Base+0xbe6408>
    7510:			; <UNDEFINED> instruction: 0xf7fc0303
    7514:	smlattcc	r1, r6, sp, lr
    7518:			; <UNDEFINED> instruction: 0xf1b0bf08
    751c:			; <UNDEFINED> instruction: 0xd01a3fff
    7520:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    7524:			; <UNDEFINED> instruction: 0xf7ff9a54
    7528:	blls	15473b4 <__bss_end__@@Base+0x10c12a8>
    752c:	sfmle	f4, 4, [r5], #-524	; 0xfffffdf4
    7530:			; <UNDEFINED> instruction: 0xf7fca808
    7534:	ldmdami	ip, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    7538:	adccc	r4, r8, r8, ror r4
    753c:	ldcl	7, cr15, [r6], #-1008	; 0xfffffc10
    7540:	blmi	5d9db0 <__bss_end__@@Base+0x153ca4>
    7544:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7548:	blls	13e15b8 <__bss_end__@@Base+0xf5b4ac>
    754c:	qsuble	r4, sl, r2
    7550:	subslt	r9, r1, r4, lsl #16
    7554:			; <UNDEFINED> instruction: 0xf7fcbd30
    7558:	stmdavs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    755c:	mcr	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    7560:	teqcs	r0, #3489792	; 0x354000
    7564:	strmi	r9, [r1], -r6, lsl #26
    7568:	stmne	r2, {r0, r2, fp, ip, pc}
    756c:	bl	11595b4 <__bss_end__@@Base+0xcd34a8>
    7570:	ldrbtmi	r0, [r8], #-771	; 0xfffffcfd
    7574:			; <UNDEFINED> instruction: 0xf960f00f
    7578:	ldrb	r9, [r9, r4, lsl #8]
    757c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    7580:			; <UNDEFINED> instruction: 0xf95af00f
    7584:	stmdami	ip, {r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7588:	adccc	r4, r8, r8, ror r4
    758c:	mcrr	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    7590:			; <UNDEFINED> instruction: 0xf7fca808
    7594:			; <UNDEFINED> instruction: 0xf7fceed4
    7598:	svclt	0x0000ed40
    759c:	andeq	sp, r2, lr, ror #14
    75a0:	andeq	r0, r0, r0, lsl #5
    75a4:	ldrdeq	lr, [r2], -sl
    75a8:	muleq	r2, r4, r3
    75ac:	strdeq	sp, [r2], -r8
    75b0:	andeq	r5, r1, r6, ror r1
    75b4:			; <UNDEFINED> instruction: 0x000151b2
    75b8:	andeq	lr, r2, r4, asr #6
    75bc:	blmi	fe41a000 <__bss_end__@@Base+0xfdf93ef4>
    75c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    75c4:			; <UNDEFINED> instruction: 0xf5ad43f0
    75c8:	ldmpl	r3, {r0, r3, r4, r8, sl, fp, ip, sp, lr}^
    75cc:	orrsls	r6, r7, #1769472	; 0x1b0000
    75d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75d4:	andls	r4, r4, fp, lsl #23
    75d8:	ldrbtmi	r3, [fp], #-1
    75dc:			; <UNDEFINED> instruction: 0xf0009303
    75e0:	stmdage	sl, {r3, r6, r7, pc}
    75e4:			; <UNDEFINED> instruction: 0xf7fc2100
    75e8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    75ec:	sbchi	pc, r3, r0, asr #32
    75f0:			; <UNDEFINED> instruction: 0xf8dfa80a
    75f4:			; <UNDEFINED> instruction: 0xf7fc8214
    75f8:	stmmi	r4, {r2, r6, sl, fp, sp, lr, pc}
    75fc:	ldrbtmi	r9, [r8], #2820	; 0xb04
    7600:			; <UNDEFINED> instruction: 0xf10d4478
    7604:	sbccc	r0, r8, r3, lsr #12
    7608:			; <UNDEFINED> instruction: 0x461c17dd
    760c:	ldc	7, cr15, [ip], {252}	; 0xfc
    7610:	bls	da414 <stotal_xattr_bytes@@Base+0x9487c>
    7614:			; <UNDEFINED> instruction: 0xe01d58d7
    7618:	strtmi	r9, [r2], -r3, lsl #16
    761c:			; <UNDEFINED> instruction: 0x462b497d
    7620:	andls	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    7624:			; <UNDEFINED> instruction: 0xf8d99600
    7628:			; <UNDEFINED> instruction: 0xf0110000
    762c:	stmdacs	r0, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
    7630:	addshi	pc, ip, r0, asr #32
    7634:			; <UNDEFINED> instruction: 0x46226838
    7638:			; <UNDEFINED> instruction: 0xf011462b
    763c:	bllt	1e457a8 <__bss_end__@@Base+0x19bf69c>
    7640:	ldrdeq	pc, [r0], -r9
    7644:	strtmi	r4, [fp], -r2, lsr #12
    7648:			; <UNDEFINED> instruction: 0xf852f011
    764c:	strbmi	fp, [r0], -r0, asr #22
    7650:			; <UNDEFINED> instruction: 0xf8f2f00f
    7654:			; <UNDEFINED> instruction: 0x46226838
    7658:	strls	r4, [r0], -fp, lsr #12
    765c:			; <UNDEFINED> instruction: 0xf8c8f011
    7660:	sbcsle	r2, r9, r0, lsl #16
    7664:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
    7668:	strmi	r9, [r4], -r5
    766c:	sbceq	pc, r8, r3, lsl #2
    7670:	bl	ff745668 <__bss_end__@@Base+0xff2bf55c>
    7674:	tstlt	r3, r3, lsr r8
    7678:			; <UNDEFINED> instruction: 0xf0114620
    767c:	stmdage	sl, {r0, r6, r8, fp, ip, sp, lr, pc}
    7680:	mcr	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    7684:	bmi	196d6a0 <__bss_end__@@Base+0x14e7594>
    7688:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    768c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7690:			; <UNDEFINED> instruction: 0x405a9b97
    7694:	adchi	pc, pc, r0, asr #32
    7698:	cfldr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
    769c:	mvnshi	lr, #12386304	; 0xbd0000
    76a0:	ldmdami	pc, {r0, r2, ip, pc}^	; <UNPREDICTABLE>
    76a4:	sbccc	r4, r8, r8, ror r4
    76a8:	bl	ff0456a0 <__bss_end__@@Base+0xfebbf594>
    76ac:	ldmdbmi	sp, {r1, r5, r9, sl, lr}^
    76b0:	stcls	6, cr4, [r3], {43}	; 0x2b
    76b4:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
    76b8:	mcr2	0, 3, pc, cr8, cr0, {0}	; <UNPREDICTABLE>
    76bc:	tstcs	r0, sl, asr fp
    76c0:	andls	r4, r6, #2097152	; 0x200000
    76c4:	ldmdage	r0, {r0, r1, r5, r6, r7, fp, ip, lr}^
    76c8:			; <UNDEFINED> instruction: 0xf7fc9307
    76cc:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    76d0:	mrcmi	1, 2, sp, cr6, cr0, {3}
    76d4:	ldrbtmi	sl, [lr], #-3408	; 0xfffff2b0
    76d8:			; <UNDEFINED> instruction: 0xf7fc4628
    76dc:			; <UNDEFINED> instruction: 0x4630ebd2
    76e0:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    76e4:	ldmibvs	r4!, {r2, r8, r9, fp, ip, pc}
    76e8:	bl	118f90 <read_from_file_buffer2@@Base+0x133d8>
    76ec:	stmiavs	r2!, {r0, r1, sl, ip}
    76f0:	stmdbhi	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    76f4:	strvc	pc, [r0, #34]	; 0x22
    76f8:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    76fc:	ldrtmi	r9, [r0], -r7, lsl #22
    7700:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    7704:	ldrle	r0, [r1, #-475]	; 0xfffffe25
    7708:			; <UNDEFINED> instruction: 0xf1039b05
    770c:	blls	187834 <read_from_file_buffer2@@Base+0x81c7c>
    7710:	eorsle	r2, r8, r0, lsl #22
    7714:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
    7718:			; <UNDEFINED> instruction: 0xf7fc462a
    771c:	stmdals	r5, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    7720:			; <UNDEFINED> instruction: 0xf938f011
    7724:			; <UNDEFINED> instruction: 0xf0109806
    7728:			; <UNDEFINED> instruction: 0xe7a8ff1b
    772c:			; <UNDEFINED> instruction: 0xf1039b06
    7730:	blcs	7c58 <ZSTD_maxCLevel@plt+0x375c>
    7734:	strtmi	sp, [sl], -r5, asr #32
    7738:	blmi	f9ac34 <__bss_end__@@Base+0xb14b28>
    773c:	ldrbtmi	sl, [sp], #-3081	; 0xfffff3f7
    7740:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
    7744:	subcc	r6, r8, lr, lsr #31
    7748:	strls	r6, [r0], #-2075	; 0xfffff7e5
    774c:			; <UNDEFINED> instruction: 0x47b06976
    7750:	mvnle	r3, r1
    7754:	ldmdami	r8!, {r0, r1, r3, r5, r7, r8, r9, sl, fp, sp, lr}
    7758:	ldmdavs	r9, {r1, r5, fp, sp, lr}^
    775c:			; <UNDEFINED> instruction: 0xf00f4478
    7760:			; <UNDEFINED> instruction: 0xf7fff86b
    7764:	mulcs	r1, r3, sl
    7768:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    776c:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    7770:	andcs	lr, r0, sl, ror r7
    7774:	ldmdami	r2!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    7778:	sbccc	r4, r8, r8, ror r4
    777c:	bl	15c5774 <__bss_end__@@Base+0x113f668>
    7780:			; <UNDEFINED> instruction: 0xf7fca80a
    7784:	stmdbmi	pc!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7788:	stcls	6, cr4, [r3], {66}	; 0x42
    778c:	stmdapl	r1!, {r0, r1, r3, r6, r9, sl, lr}^
    7790:	andpl	lr, r0, sp, asr #19
    7794:			; <UNDEFINED> instruction: 0xf7ff6808
    7798:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    779c:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    77a0:			; <UNDEFINED> instruction: 0xf00f4478
    77a4:	stmdami	r9!, {r0, r3, r6, fp, ip, sp, lr, pc}
    77a8:			; <UNDEFINED> instruction: 0xf00f4478
    77ac:			; <UNDEFINED> instruction: 0xf7fff845
    77b0:	ldrb	pc, [r8, sp, ror #20]	; <UNPREDICTABLE>
    77b4:	blls	1d9854 <read_from_file_buffer2@@Base+0xd3c9c>
    77b8:			; <UNDEFINED> instruction: 0x47984478
    77bc:			; <UNDEFINED> instruction: 0xf7fca850
    77c0:	stmdbmi	r4!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    77c4:	stcls	6, cr4, [r3], {66}	; 0x42
    77c8:	ldmdami	lr, {r0, r1, r3, r6, r9, sl, lr}
    77cc:	stmdapl	r4!, {r5, fp, ip, lr}^
    77d0:	stmdavs	r0, {r8, sl, ip, pc}
    77d4:			; <UNDEFINED> instruction: 0xf7ff9401
    77d8:			; <UNDEFINED> instruction: 0x4621fe71
    77dc:			; <UNDEFINED> instruction: 0xd1aa2800
    77e0:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    77e4:			; <UNDEFINED> instruction: 0xf828f00f
    77e8:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    77ec:			; <UNDEFINED> instruction: 0xf824f00f
    77f0:	blx	13457f4 <__bss_end__@@Base+0xebf6e8>
    77f4:			; <UNDEFINED> instruction: 0xf7fce7b7
    77f8:	svclt	0x0000ec10
    77fc:	andeq	sp, r2, ip, ror r6
    7800:	andeq	r0, r0, r0, lsl #5
    7804:	andeq	sp, r2, r2, ror #12
    7808:	andeq	r5, r1, lr, asr #2
    780c:	andeq	lr, r2, ip, asr #5
    7810:			; <UNDEFINED> instruction: 0x000003bc
    7814:	strdeq	r0, [r0], -ip
    7818:	andeq	lr, r2, r6, ror #4
    781c:			; <UNDEFINED> instruction: 0x0002d5b2
    7820:	andeq	lr, r2, r8, lsr #4
    7824:	andeq	r0, r0, ip, ror r2
    7828:	andeq	r0, r0, r8, asr #4
    782c:	strdeq	lr, [r2], -r6
    7830:	andeq	lr, r2, lr, lsl #3
    7834:	andeq	sp, r2, r2, asr #17
    7838:	andeq	r5, r1, r8, rrx
    783c:	andeq	lr, r2, lr, asr r1
    7840:	andeq	lr, r2, r4, asr r1
    7844:	andeq	r0, r0, r4, ror r2
    7848:	andeq	r4, r1, r8, asr #31
    784c:	strdeq	r4, [r1], -r0
    7850:	andeq	lr, r2, r4, lsl r1
    7854:	andeq	r0, r0, r0, asr #5
    7858:	andeq	r4, r1, r6, lsl #31
    785c:	andeq	r4, r1, lr, lsr #31
    7860:	mvnsmi	lr, sp, lsr #18
    7864:	svclt	0x00c21e16
    7868:	strmi	r4, [r8], r7, lsl #12
    786c:	cfstr32le	mvfx2, [r2], {-0}
    7870:	adcmi	lr, lr, #27
    7874:	blne	1cbece0 <__bss_end__@@Base+0x1838bd4>
    7878:	tsteq	r5, r8, lsl #22
    787c:			; <UNDEFINED> instruction: 0xf7fc4638
    7880:	mcrrne	13, 5, lr, r3, cr2
    7884:	svclt	0x00184604
    7888:	mvnsle	r1, sp, lsr #16
    788c:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    7890:	stmdacs	r4, {fp, sp, lr}
    7894:			; <UNDEFINED> instruction: 0xf7fcd0ed
    7898:			; <UNDEFINED> instruction: 0x4601ecb2
    789c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    78a0:			; <UNDEFINED> instruction: 0xffcaf00e
    78a4:	pop	{r5, r9, sl, lr}
    78a8:	strcs	r8, [r0], #-496	; 0xfffffe10
    78ac:	pop	{r5, r9, sl, lr}
    78b0:	svclt	0x000081f0
    78b4:	andeq	r4, r1, lr, asr pc
    78b8:	blmi	1419dfc <__bss_end__@@Base+0xf93cf0>
    78bc:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    78c0:	bmi	13f3c10 <__bss_end__@@Base+0xf6db04>
    78c4:	andls	r4, r3, #2046820352	; 0x7a000000
    78c8:	stmdbmi	lr, {r0, r1, r3, r6, r7, fp, ip, lr}^
    78cc:	cmpls	r1, #1769472	; 0x1b0000
    78d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    78d4:	ldrbtmi	r4, [r9], #-2892	; 0xfffff4b4
    78d8:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    78dc:			; <UNDEFINED> instruction: 0xf1019302
    78e0:	movwls	r0, #25512	; 0x63a8
    78e4:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
    78e8:			; <UNDEFINED> instruction: 0xf9acf010
    78ec:	stmdacs	r0, {r2, ip, pc}
    78f0:	bls	13ba28 <read_from_file_buffer2@@Base+0x35e70>
    78f4:	blmi	1171924 <__bss_end__@@Base+0xceb818>
    78f8:	ldmibvs	r4, {r8, sp}
    78fc:	strls	r6, [r7], #-2514	; 0xfffff62e
    7900:	bls	ec128 <stotal_xattr_bytes@@Base+0xa6590>
    7904:	movwls	r5, #39123	; 0x98d3
    7908:	stcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    790c:	stmdacs	r0, {r2, r9, sl, lr}
    7910:	mcrge	1, 0, sp, cr10, cr4, {1}
    7914:			; <UNDEFINED> instruction: 0xf7fc4630
    7918:	stmdals	r6, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    791c:	bl	545914 <__bss_end__@@Base+0xbf808>
    7920:	stmdals	r3, {r0, r2, r8, r9, fp, ip, pc}
    7924:			; <UNDEFINED> instruction: 0xf8d3493a
    7928:			; <UNDEFINED> instruction: 0xf8d320c0
    792c:	stmdapl	r5, {r2, r6, r7, ip, sp}^
    7930:	strls	r9, [r0], #-2311	; 0xfffff6f9
    7934:	stmdbls	r8, {r1, r3, r7, fp, ip}
    7938:	bl	10619e0 <__bss_end__@@Base+0xbdb8d4>
    793c:			; <UNDEFINED> instruction: 0xf7fc0303
    7940:	ldrdcc	lr, [r1, -r0]
    7944:			; <UNDEFINED> instruction: 0xf1b0bf08
    7948:	ldrshtle	r3, [r1], -pc
    794c:	stmdavs	r8!, {r2, r8, r9, fp, ip, pc}
    7950:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
    7954:			; <UNDEFINED> instruction: 0xf7ff6b5a
    7958:	andcc	pc, r1, r3, lsl #31
    795c:	blls	17bddc <read_from_file_buffer2@@Base+0x76224>
    7960:	blcs	234d4 <_IO_stdin_used@@Base+0x6f24>
    7964:	stmdbmi	fp!, {r2, r6, r8, ip, lr, pc}
    7968:	stmdami	fp!, {r0, r3, r4, r5, r6, sl, lr}
    796c:			; <UNDEFINED> instruction: 0xf00e4478
    7970:			; <UNDEFINED> instruction: 0xf7ffff63
    7974:	andcs	pc, r1, fp, lsl #19
    7978:	stcl	7, cr15, [sl], #-1008	; 0xfffffc10
    797c:	blls	259a20 <read_from_file_buffer@@Base+0x13dc0>
    7980:	adccc	r4, r8, r8, ror r4
    7984:	stmdage	sl, {r3, r4, r7, r8, r9, sl, lr}
    7988:	ldcl	7, cr15, [r8], {252}	; 0xfc
    798c:	strmi	r9, [r1], -r3, lsl #20
    7990:	ldmpl	r3, {r0, r1, r5, r8, r9, fp, lr}^
    7994:			; <UNDEFINED> instruction: 0xf0106818
    7998:			; <UNDEFINED> instruction: 0xe7a3f8fd
    799c:			; <UNDEFINED> instruction: 0xf7fc4630
    79a0:	stmdals	r6, {r5, r7, sl, fp, sp, lr, pc}
    79a4:	ldrmi	r9, [r8, r9, lsl #22]
    79a8:			; <UNDEFINED> instruction: 0xf0109804
    79ac:			; <UNDEFINED> instruction: 0xe799fdd9
    79b0:	ldcl	7, cr15, [r8], #-1008	; 0xfffffc10
    79b4:			; <UNDEFINED> instruction: 0xf7fc6800
    79b8:	stcls	12, cr14, [r5], {34}	; 0x22
    79bc:	ldmib	r4, {r3, r8, sl, fp, ip, pc}^
    79c0:			; <UNDEFINED> instruction: 0x46012330
    79c4:	stmne	r2, {r0, r1, r2, fp, ip, pc}
    79c8:	bl	1159a28 <__bss_end__@@Base+0xcd391c>
    79cc:	ldrbtmi	r0, [r8], #-771	; 0xfffffcfd
    79d0:			; <UNDEFINED> instruction: 0xff32f00e
    79d4:	stmdblt	r3, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}^
    79d8:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    79dc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    79e0:			; <UNDEFINED> instruction: 0xff2af00e
    79e4:			; <UNDEFINED> instruction: 0xf952f7ff
    79e8:	ldmdbmi	r1, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    79ec:			; <UNDEFINED> instruction: 0xe7f54479
    79f0:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    79f4:	svclt	0x0000e7b9
    79f8:	andeq	sp, r2, lr, ror r3
    79fc:	andeq	r0, r0, r0, lsl #5
    7a00:	andeq	sp, r2, r8, ror r3
    7a04:	strdeq	sp, [r2], -r6
    7a08:	andeq	r0, r0, r8, ror #6
    7a0c:	andeq	r0, r0, r8, asr #4
    7a10:	andeq	r0, r0, r4, ror r2
    7a14:	andeq	r4, r1, r0, asr #29
    7a18:	andeq	r4, r1, r8, lsr pc
    7a1c:	andeq	sp, r2, ip, asr #30
    7a20:	andeq	r0, r0, r8, asr #5
    7a24:	andeq	r4, r1, r6, ror #28
    7a28:	andeq	r4, r1, lr, asr #28
    7a2c:	muleq	r1, r6, lr
    7a30:	andeq	r4, r1, ip, lsr #28
    7a34:	andeq	r4, r1, r6, lsr #28
    7a38:	strdlt	fp, [pc], #80	; <UNPREDICTABLE>
    7a3c:	tstcs	r0, r4, lsl #12
    7a40:	andmi	lr, r2, #3358720	; 0x334000
    7a44:	bmi	fb1a64 <__bss_end__@@Base+0xb2b958>
    7a48:	blmi	fac660 <__bss_end__@@Base+0xb26554>
    7a4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a50:	movtls	r6, #55323	; 0xd81b
    7a54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a58:	movwls	r9, #23381	; 0x5b55
    7a5c:	stcl	7, cr15, [r2], {252}	; 0xfc
    7a60:	cmnle	r2, r0, lsl #16
    7a64:	svcge	0x00064d38
    7a68:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    7a6c:			; <UNDEFINED> instruction: 0xf1054638
    7a70:			; <UNDEFINED> instruction: 0xf7fc06a8
    7a74:	ldrtmi	lr, [r0], -r6, lsl #20
    7a78:	b	19c5a70 <__bss_end__@@Base+0x153f964>
    7a7c:	teqcs	r0, #3489792	; 0x354000
    7a80:	ldrdeq	lr, [r2, -sp]
    7a84:	stmne	sl, {sl, ip, pc}
    7a88:	bl	106dea0 <__bss_end__@@Base+0xbe7d94>
    7a8c:			; <UNDEFINED> instruction: 0xf7fc0303
    7a90:	tstcc	r1, r8, lsr #22
    7a94:			; <UNDEFINED> instruction: 0xf1b0bf08
    7a98:	strdle	r3, [r2], -pc	; <UNPREDICTABLE>
    7a9c:	stmdals	r2, {r0, r2, r8, fp, ip, pc}
    7aa0:			; <UNDEFINED> instruction: 0xf7ff9a54
    7aa4:	ldrdcc	pc, [r1], -sp
    7aa8:	urdvse	f5, #3.0
    7aac:	teqle	r9, r0, lsl #22
    7ab0:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
    7ab4:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    7ab8:	cdp2	0, 11, cr15, cr14, cr14, {0}
    7abc:			; <UNDEFINED> instruction: 0xf8e6f7ff
    7ac0:	ldrtmi	lr, [r8], -sl, lsr #32
    7ac4:	stc	7, cr15, [ip], {252}	; 0xfc
    7ac8:			; <UNDEFINED> instruction: 0xf7fc4630
    7acc:	bmi	882194 <__bss_end__@@Base+0x3fc088>
    7ad0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    7ad4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ad8:	subsmi	r9, sl, sp, asr #22
    7adc:	sublt	sp, pc, sp, lsr #2
    7ae0:			; <UNDEFINED> instruction: 0xf7fcbdf0
    7ae4:	stmdavs	r0, {r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7ae8:	bl	fe245ae0 <__bss_end__@@Base+0xfddbf9d4>
    7aec:	teqcs	r0, #3489792	; 0x354000
    7af0:	strmi	r9, [r1], -r4, lsl #24
    7af4:	stmne	r2, {r0, r1, fp, ip, pc}
    7af8:	bl	1119b5c <__bss_end__@@Base+0xc93a50>
    7afc:	ldrbtmi	r0, [r8], #-771	; 0xfffffcfd
    7b00:	cdp2	0, 9, cr15, cr10, cr14, {0}
    7b04:	ldmdblt	r3, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, lr}^
    7b08:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    7b0c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    7b10:	cdp2	0, 9, cr15, cr2, cr14, {0}
    7b14:			; <UNDEFINED> instruction: 0xf8baf7ff
    7b18:			; <UNDEFINED> instruction: 0xf7fc2001
    7b1c:	ldmdbmi	r1, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    7b20:			; <UNDEFINED> instruction: 0xe7f34479
    7b24:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    7b28:	ldmdami	r0, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    7b2c:	adccc	r4, r8, r8, ror r4
    7b30:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b34:			; <UNDEFINED> instruction: 0xf7fca806
    7b38:			; <UNDEFINED> instruction: 0xf7fcec02
    7b3c:	svclt	0x0000ea6e
    7b40:	strdeq	sp, [r2], -r0
    7b44:	andeq	r0, r0, r0, lsl #5
    7b48:	andeq	sp, r2, r2, ror #28
    7b4c:	andeq	r4, r1, r6, ror sp
    7b50:	andeq	r4, r1, lr, ror #27
    7b54:	andeq	sp, r2, sl, ror #2
    7b58:	ldrdeq	r4, [r1], -r2
    7b5c:	andeq	r4, r1, lr, lsl sp
    7b60:	andeq	r4, r1, r6, ror #26
    7b64:	strdeq	r4, [r1], -r8
    7b68:	strdeq	r4, [r1], -r2
    7b6c:	andeq	sp, r2, r0, lsr #27
    7b70:	svcmi	0x00f0e92d
    7b74:	svcmi	0x0047b087
    7b78:			; <UNDEFINED> instruction: 0x811cf8df
    7b7c:	ldrbtmi	r4, [r8], #1151	; 0x47f
    7b80:	andge	lr, r8, #3522560	; 0x35c000
    7b84:	ldrdcc	pc, [r8], r7
    7b88:			; <UNDEFINED> instruction: 0xb098f8d7
    7b8c:			; <UNDEFINED> instruction: 0x4090f8d7
    7b90:	blcs	2c3ac <_IO_stdin_used@@Base+0xfdfc>
    7b94:	cdpmi	0, 4, cr13, cr1, cr15, {3}
    7b98:	ldrbtmi	r4, [lr], #-3393	; 0xfffff2bf
    7b9c:			; <UNDEFINED> instruction: 0xf8d7447d
    7ba0:	vhadd.s8	d19, d20, d12
    7ba4:			; <UNDEFINED> instruction: 0xf8d70201
    7ba8:	blne	60be00 <__bss_end__@@Base+0x185cf4>
    7bac:	ldmdale	r0, {r4, r7, r9, lr}
    7bb0:	vmax.s8	d20, d4, d8
    7bb4:	bl	c9fc4 <stotal_xattr_bytes@@Base+0x8442c>
    7bb8:			; <UNDEFINED> instruction: 0xf7fc0109
    7bbc:	strmi	lr, [r1], -r8, asr #20
    7bc0:	subsle	r2, fp, r0, lsl #16
    7bc4:	strtcc	lr, [r3], #-2519	; 0xfffff629
    7bc8:	addseq	pc, r4, r7, asr #17
    7bcc:			; <UNDEFINED> instruction: 0xf8c7444b
    7bd0:			; <UNDEFINED> instruction: 0xf8d6308c
    7bd4:	stcne	0, cr3, [r2], #544	; 0x220
    7bd8:	ldrdeq	pc, [r4], r6
    7bdc:	stceq	0, cr15, [r0], {79}	; 0x4f
    7be0:	svcpl	0x0000f5b3
    7be4:	andgt	pc, r8, sp, asr #17
    7be8:	vst3.8	{d20-d22}, [pc :64], r1
    7bec:	svclt	0x00285200
    7bf0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7bf4:			; <UNDEFINED> instruction: 0xf8d6461c
    7bf8:	andls	r3, r0, #156	; 0x9c
    7bfc:	movwls	r4, #5722	; 0x165a
    7c00:			; <UNDEFINED> instruction: 0xf7ff4623
    7c04:	ldmib	r6, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    7c08:	vsubl.u8	<illegal reg q9.5>, d0, d20
    7c0c:	sbcspl	r0, r0, #-2147483645	; 0x80000003
    7c10:	stmdblt	r9, {r3, r7, sl, fp, ip}
    7c14:	andeq	pc, r2, r8, asr #4
    7c18:	ldrdcs	pc, [r8], r5
    7c1c:			; <UNDEFINED> instruction: 0xf8d544a3
    7c20:			; <UNDEFINED> instruction: 0xf8d530a0
    7c24:	blne	48be6c <__bss_end__@@Base+0x5d60>
    7c28:			; <UNDEFINED> instruction: 0xf8c53302
    7c2c:	strtmi	r2, [r3], #-136	; 0xffffff78
    7c30:			; <UNDEFINED> instruction: 0xf8c51844
    7c34:			; <UNDEFINED> instruction: 0xf8c530a0
    7c38:	bcs	17e80 <ZSTD_maxCLevel@plt+0x13984>
    7c3c:	ldmib	r5, {r0, r1, r2, r3, r5, r7, r8, ip, lr, pc}^
    7c40:	ldcmi	3, cr2, [r8, #-32]	; 0xffffffe0
    7c44:	ldrbtmi	r4, [sp], #-2328	; 0xfffff6e8
    7c48:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    7c4c:			; <UNDEFINED> instruction: 0x1094f8d5
    7c50:	stmdavs	r0, {sl, ip, pc}
    7c54:			; <UNDEFINED> instruction: 0xf7ff9101
    7c58:	ldmib	r5, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    7c5c:			; <UNDEFINED> instruction: 0xf8d52308
    7c60:			; <UNDEFINED> instruction: 0x46504090
    7c64:	ldmdbne	r2, {r0, r2, r8, fp, ip, pc}
    7c68:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    7c6c:	movwcs	lr, #35269	; 0x89c5
    7c70:	pop	{r0, r1, r2, ip, sp, pc}
    7c74:	blls	16bc3c <read_from_file_buffer2@@Base+0x66084>
    7c78:	ubfx	r4, r2, #12, #3
    7c7c:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    7c80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7c84:			; <UNDEFINED> instruction: 0xf00e3134
    7c88:			; <UNDEFINED> instruction: 0xf7fefdd7
    7c8c:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
    7c90:	b	ff7c5c88 <__bss_end__@@Base+0xff33fb7c>
    7c94:	andeq	sp, r2, r0, asr sp
    7c98:	strheq	sp, [r2], -lr
    7c9c:	andeq	sp, r2, r2, lsr sp
    7ca0:	andeq	sp, r2, r0, lsr sp
    7ca4:	andeq	sp, r2, r6, lsl #25
    7ca8:	andeq	r0, r0, r4, ror r2
    7cac:	andeq	r8, r1, r0, ror #6
    7cb0:	andeq	r4, r1, r2, asr #18
    7cb4:	svcmi	0x00f0e92d
    7cb8:	svcmi	0x0049b087
    7cbc:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    7cc0:	ldrbtmi	r4, [r8], #1151	; 0x47f
    7cc4:	andge	lr, r8, #3522560	; 0x35c000
    7cc8:	ldrdcc	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
    7ccc:	ldrdlt	pc, [r0], #135	; 0x87	; <UNPREDICTABLE>
    7cd0:	ldrdmi	pc, [r4], #135	; 0x87	; <UNPREDICTABLE>
    7cd4:	blcs	2c4f0 <_IO_stdin_used@@Base+0xff40>
    7cd8:	mcrmi	0, 2, sp, cr3, cr3, {3}
    7cdc:	ldrbtmi	r4, [lr], #-3395	; 0xfffff2bd
    7ce0:			; <UNDEFINED> instruction: 0xf8d7447d
    7ce4:	vhadd.s8	<illegal reg q9.5>, q10, q14
    7ce8:			; <UNDEFINED> instruction: 0xf8d70201
    7cec:	blne	60c0b4 <__bss_end__@@Base+0x185fa8>
    7cf0:	ldmdale	r2, {r4, r7, r9, lr}
    7cf4:	vmax.s8	d20, d4, d8
    7cf8:	bl	ca108 <stotal_xattr_bytes@@Base+0x84570>
    7cfc:			; <UNDEFINED> instruction: 0xf7fc0109
    7d00:	strmi	lr, [r1], -r6, lsr #19
    7d04:	subsle	r2, pc, r0, lsl #16
    7d08:	ldrdmi	pc, [r4], #135	; 0x87	; <UNPREDICTABLE>
    7d0c:	ldrdcc	pc, [ip], #135	; 0x87	; <UNPREDICTABLE>
    7d10:	rscseq	pc, r0, r7, asr #17
    7d14:			; <UNDEFINED> instruction: 0xf8c7444b
    7d18:			; <UNDEFINED> instruction: 0xf8d630ec
    7d1c:	stcne	0, cr3, [r2], #928	; 0x3a0
    7d20:	ldrdeq	pc, [r4], r6
    7d24:	stceq	0, cr15, [r0], {79}	; 0x4f
    7d28:	svcpl	0x0000f5b3
    7d2c:	andgt	pc, r8, sp, asr #17
    7d30:	vst3.8	{d20-d22}, [pc :64], r1
    7d34:	svclt	0x00285200
    7d38:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    7d3c:			; <UNDEFINED> instruction: 0xf8d6461c
    7d40:	andls	r3, r0, #156	; 0x9c
    7d44:	movwls	r4, #5722	; 0x165a
    7d48:			; <UNDEFINED> instruction: 0xf7ff4623
    7d4c:			; <UNDEFINED> instruction: 0xf8d6f931
    7d50:			; <UNDEFINED> instruction: 0xf8d620f0
    7d54:	vmla.i<illegal width 8>	<illegal reg q9.5>, q8, d0[5]
    7d58:	sbcspl	r0, r0, #-2147483645	; 0x80000003
    7d5c:	stmdblt	r9, {r3, r7, sl, fp, ip}
    7d60:	andeq	pc, r2, r8, asr #4
    7d64:	ldrdcs	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    7d68:			; <UNDEFINED> instruction: 0xf8d544a3
    7d6c:			; <UNDEFINED> instruction: 0xf8d530f4
    7d70:	blne	48c108 <__bss_end__@@Base+0x5ffc>
    7d74:			; <UNDEFINED> instruction: 0xf8c53302
    7d78:	strtmi	r2, [r3], #-232	; 0xffffff18
    7d7c:			; <UNDEFINED> instruction: 0xf8c51844
    7d80:			; <UNDEFINED> instruction: 0xf8c530f4
    7d84:	bcs	1811c <ZSTD_maxCLevel@plt+0x13c20>
    7d88:	ldmib	r5, {r0, r1, r3, r5, r7, r8, ip, lr, pc}^
    7d8c:	ldcmi	3, cr2, [r8, #-32]	; 0xffffffe0
    7d90:	ldrbtmi	r4, [sp], #-2328	; 0xfffff6e8
    7d94:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    7d98:	ldrsbtne	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    7d9c:	stmdavs	r0, {sl, ip, pc}
    7da0:			; <UNDEFINED> instruction: 0xf7ff9101
    7da4:	ldmib	r5, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
    7da8:			; <UNDEFINED> instruction: 0xf8d52308
    7dac:	ldrbmi	r4, [r0], -r4, ror #1
    7db0:	ldmdbne	r2, {r0, r2, r8, fp, ip, pc}
    7db4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    7db8:	movwcs	lr, #35269	; 0x89c5
    7dbc:	pop	{r0, r1, r2, ip, sp, pc}
    7dc0:	blls	16bd88 <read_from_file_buffer2@@Base+0x661d0>
    7dc4:	ubfx	r4, r2, #12, #3
    7dc8:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    7dcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7dd0:			; <UNDEFINED> instruction: 0xf00e3144
    7dd4:			; <UNDEFINED> instruction: 0xf7fefd31
    7dd8:	andcs	pc, r1, r9, asr pc	; <UNPREDICTABLE>
    7ddc:	b	e45dd4 <__bss_end__@@Base+0x9bfcc8>
    7de0:	andeq	sp, r2, ip, lsl #24
    7de4:	andeq	ip, r2, sl, ror pc
    7de8:	andeq	sp, r2, lr, ror #23
    7dec:	andeq	sp, r2, ip, ror #23
    7df0:	andeq	sp, r2, sl, lsr fp
    7df4:	andeq	r0, r0, r4, ror r2
    7df8:	andeq	r8, r1, r4, lsl r2
    7dfc:	strdeq	r4, [r1], -r6
    7e00:	strmi	r4, [r2], -r7, lsl #22
    7e04:	sbclt	r4, r0, #114688	; 0x1c000
    7e08:	ldmdapl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7e0c:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    7e10:	and	fp, r4, r0, lsl r9
    7e14:	tstlt	r0, r0, asr #17
    7e18:	addsmi	r6, r3, #196608	; 0x30000
    7e1c:			; <UNDEFINED> instruction: 0x4770d1fa
    7e20:	andeq	ip, r2, r4, lsr lr
    7e24:	andeq	r0, r0, ip, ror r3
    7e28:			; <UNDEFINED> instruction: 0x4604b5f8
    7e2c:			; <UNDEFINED> instruction: 0xf7fc2010
    7e30:	bmi	542570 <__bss_end__@@Base+0xbc464>
    7e34:	biclt	r4, r8, sl, ror r4
    7e38:	rsclt	r4, r6, #19, 30	; 0x4c
    7e3c:			; <UNDEFINED> instruction: 0xf04f4d13
    7e40:	ldrbtmi	r0, [pc], #-3072	; 7e48 <ZSTD_maxCLevel@plt+0x394c>
    7e44:			; <UNDEFINED> instruction: 0xf8806004
    7e48:			; <UNDEFINED> instruction: 0xf8d7c008
    7e4c:	mcrrne	0, 15, r1, ip, cr8
    7e50:	rscsmi	pc, r8, r7, asr #17
    7e54:	ldmdbpl	r5, {r0, r6, sp, lr}^
    7e58:			; <UNDEFINED> instruction: 0xf8554c0d
    7e5c:			; <UNDEFINED> instruction: 0xf8457026
    7e60:	sbcvs	r0, r7, r6, lsr #32
    7e64:			; <UNDEFINED> instruction: 0xf8425912
    7e68:	ldcllt	0, cr0, [r8, #132]!	; 0x84
    7e6c:	stmdami	sl, {r0, r3, r8, fp, lr}
    7e70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7e74:			; <UNDEFINED> instruction: 0xf00e3158
    7e78:			; <UNDEFINED> instruction: 0xf7fefcdf
    7e7c:	andcs	pc, r1, r7, lsl #30
    7e80:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e84:	andeq	ip, r2, r8, lsl #28
    7e88:	andeq	sp, r2, sl, lsl #21
    7e8c:	andeq	r0, r0, ip, ror r3
    7e90:	andeq	r0, r0, r8, lsr #6
    7e94:	andeq	r8, r1, r0, ror r1
    7e98:	andeq	r4, r1, r2, asr r7
    7e9c:			; <UNDEFINED> instruction: 0x46024b1c
    7ea0:	strlt	r4, [r0, #-2332]	; 0xfffff6e4
    7ea4:	addlt	r4, r3, fp, ror r4
    7ea8:	sbclt	r9, r0, #1
    7eac:			; <UNDEFINED> instruction: 0xf853585b
    7eb0:	ldmdblt	r0, {r5}
    7eb4:	stmiavs	r0, {r0, r2, r4, sp, lr, pc}^
    7eb8:	stmdavs	r3, {r3, r4, r7, r8, ip, sp, pc}
    7ebc:			; <UNDEFINED> instruction: 0xd1fa429a
    7ec0:	ldrbeq	r7, [sl, r3, lsl #20]
    7ec4:	bmi	53cef0 <__bss_end__@@Base+0xb6de4>
    7ec8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    7ecc:	ldrbtmi	r7, [sl], #-515	; 0xfffffdfd
    7ed0:	ldrsbtcc	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    7ed4:			; <UNDEFINED> instruction: 0xf8c23301
    7ed8:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, ip, sp}^
    7edc:			; <UNDEFINED> instruction: 0xf85db003
    7ee0:	blmi	3c6af8 <inode_info@@Base+0xe40>
    7ee4:			; <UNDEFINED> instruction: 0xf8d3447b
    7ee8:			; <UNDEFINED> instruction: 0xf5b330f8
    7eec:	andle	r3, r6, r0, lsl #31
    7ef0:			; <UNDEFINED> instruction: 0xf7ff4610
    7ef4:	bvc	107d60 <read_from_file_buffer2@@Base+0x21a8>
    7ef8:	strbtle	r0, [lr], #2010	; 0x7da
    7efc:	stmdami	r8, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7f00:			; <UNDEFINED> instruction: 0xf00e4478
    7f04:			; <UNDEFINED> instruction: 0xf7fefc99
    7f08:	andcs	pc, r1, r1, asr #29
    7f0c:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f10:	muleq	r2, r8, sp
    7f14:	andeq	r0, r0, ip, ror r3
    7f18:	strdeq	sp, [r2], -lr
    7f1c:	andeq	sp, r2, r8, ror #19
    7f20:	andeq	r4, r1, ip, lsl sl
    7f24:	sbclt	fp, r1, #8, 10	; 0x2000000
    7f28:	bmi	69ab94 <__bss_end__@@Base+0x214a88>
    7f2c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7f30:	eorcc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    7f34:	ands	fp, r3, r3, lsl r9
    7f38:	ldrdlt	r6, [fp, fp]
    7f3c:	addsmi	r6, r0, #1703936	; 0x1a0000
    7f40:	bvc	6bc730 <__bss_end__@@Base+0x236624>
    7f44:	strle	r0, [r9], #-1937	; 0xfffff86f
    7f48:			; <UNDEFINED> instruction: 0xf0424913
    7f4c:	andsvc	r0, sl, #536870912	; 0x20000000
    7f50:			; <UNDEFINED> instruction: 0xf8d14479
    7f54:	andcc	r2, r1, #0, 2
    7f58:	smlabtcs	r0, r1, r8, pc	; <UNPREDICTABLE>
    7f5c:	stclt	8, cr6, [r8, #-352]	; 0xfffffea0
    7f60:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    7f64:	ldrsbtcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    7f68:	svccc	0x0080f5b3
    7f6c:			; <UNDEFINED> instruction: 0xf7ffd006
    7f70:			; <UNDEFINED> instruction: 0x4603ff5b
    7f74:			; <UNDEFINED> instruction: 0x07917a1a
    7f78:			; <UNDEFINED> instruction: 0xe7e5d4f0
    7f7c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    7f80:	mrrc2	0, 0, pc, sl, cr14	; <UNPREDICTABLE>
    7f84:	mcr2	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    7f88:			; <UNDEFINED> instruction: 0xf7fc2001
    7f8c:	svclt	0x0000e962
    7f90:	andeq	ip, r2, r0, lsl sp
    7f94:	andeq	r0, r0, ip, ror r3
    7f98:	andeq	sp, r2, ip, ror r9
    7f9c:	andeq	sp, r2, sl, ror #18
    7fa0:			; <UNDEFINED> instruction: 0x000149ba
    7fa4:			; <UNDEFINED> instruction: 0x4606b5f0
    7fa8:	ldrmi	fp, [r5], -r5, lsl #1
    7fac:			; <UNDEFINED> instruction: 0xb321460c
    7fb0:	ldrbtmi	r4, [pc], #-3871	; 7fb8 <ZSTD_maxCLevel@plt+0x3abc>
    7fb4:	stmib	sp, {r1, r2, r4, sp, lr, pc}^
    7fb8:	strtmi	r2, [r0], -r1, lsl #6
    7fbc:	mvnscc	pc, #79	; 0x4f
    7fc0:	strls	r2, [r0, -r1, lsl #4]
    7fc4:	b	fe545fbc <__bss_end__@@Base+0xfe0bfeb0>
    7fc8:	blle	a0f7dc <__bss_end__@@Base+0x5896d0>
    7fcc:	addsmi	r6, sl, #2752512	; 0x2a0000
    7fd0:	orrcc	sp, r0, #16, 24	; 0x1000
    7fd4:			; <UNDEFINED> instruction: 0xf0234620
    7fd8:	eorvs	r0, r9, pc, ror r1
    7fdc:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fe0:	orrlt	r4, r0, r4, lsl #12
    7fe4:	ldmdavs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    7fe8:	ldmdavs	r2, {r0, r3, r5, fp, sp, lr}
    7fec:	mvnle	r2, r0, lsl #22
    7ff0:			; <UNDEFINED> instruction: 0xe7e06833
    7ff4:	andlt	r4, r5, r0, lsr #12
    7ff8:	strdcs	fp, [r0], r0
    7ffc:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8000:	stmdacs	r0, {r2, r9, sl, lr}
    8004:	stmdbmi	fp, {r2, r4, r6, r7, r8, ip, lr, pc}
    8008:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    800c:	smccc	17480	; 0x4448
    8010:	ldc2	0, cr15, [r2], {14}
    8014:	mrc2	7, 1, pc, cr10, cr14, {7}
    8018:			; <UNDEFINED> instruction: 0xf7fc2001
    801c:	stmdami	r7, {r1, r3, r4, r8, fp, sp, lr, pc}
    8020:			; <UNDEFINED> instruction: 0xf00e4478
    8024:			; <UNDEFINED> instruction: 0xf7fefc09
    8028:	andcs	pc, r1, r1, lsr lr	; <UNPREDICTABLE>
    802c:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8030:	andeq	r4, r1, r2, lsr #19
    8034:	ldrdeq	r7, [r1], -r6
    8038:			; <UNDEFINED> instruction: 0x000145b8
    803c:	andeq	r4, r1, ip, lsr r9
    8040:	cfstr32mi	mvfx11, [r6], {16}
    8044:	ldrbtmi	r4, [ip], #-2566	; 0xfffff5fa
    8048:			; <UNDEFINED> instruction: 0xf8d4447a
    804c:	andcc	r1, r4, #4, 2
    8050:			; <UNDEFINED> instruction: 0xffa8f7ff
    8054:	smlabteq	r4, r4, r8, pc	; <UNPREDICTABLE>
    8058:	svclt	0x0000bd10
    805c:	andeq	sp, r2, r6, lsl #17
    8060:			; <UNDEFINED> instruction: 0x0002cfbc
    8064:	ldrblt	r4, [r0, #2316]!	; 0x90c
    8068:	mcrmi	4, 0, r4, cr12, cr9, {3}
    806c:	stmvs	r7, {r2, r3, r4, r9, sl, lr}
    8070:	ldrmi	fp, [r5], -r3, lsl #1
    8074:	ldmdavs	lr, {r0, r1, r3, r7, r8, fp, ip, lr}
    8078:	bmi	2745dc <read_from_file_buffer@@Base+0x2e97c>
    807c:			; <UNDEFINED> instruction: 0x4630463b
    8080:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8084:	strls	r9, [r1], #-1280	; 0xfffffb00
    8088:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    808c:	ldcllt	0, cr11, [r0, #12]!
    8090:			; <UNDEFINED> instruction: 0xffd6f7ff
    8094:	ldrb	r4, [r0, r7, lsl #12]!
    8098:	ldrdeq	ip, [r2], -r4
    809c:	muleq	r0, r4, r3
    80a0:	andeq	r4, r1, r6, lsl #18
    80a4:	cfstr32mi	mvfx11, [r6], {16}
    80a8:	ldrbtmi	r4, [ip], #-2566	; 0xfffff5fa
    80ac:			; <UNDEFINED> instruction: 0xf8d4447a
    80b0:	andcc	r1, r8, #8, 2
    80b4:			; <UNDEFINED> instruction: 0xff76f7ff
    80b8:	smlabteq	r8, r4, r8, pc	; <UNPREDICTABLE>
    80bc:	svclt	0x0000bd10
    80c0:	andeq	sp, r2, r2, lsr #16
    80c4:	andeq	ip, r2, r8, asr pc
    80c8:	smlabblt	fp, r3, r8, r6
    80cc:			; <UNDEFINED> instruction: 0x47704618
    80d0:	svclt	0x0000e7b6
    80d4:	smlabblt	fp, r3, r8, r6
    80d8:			; <UNDEFINED> instruction: 0x47704618
    80dc:	svclt	0x0000e7e2
    80e0:			; <UNDEFINED> instruction: 0x4604b5f0
    80e4:	addlt	r4, r7, lr, lsr #26
    80e8:			; <UNDEFINED> instruction: 0xf8d5447d
    80ec:	stmdacs	r0, {r2, r3, r8}
    80f0:	blmi	b3c1dc <__bss_end__@@Base+0x6b60d0>
    80f4:	cdpmi	15, 2, cr4, cr13, cr12, {1}
    80f8:	cfstrsmi	mvf4, [sp, #-492]!	; 0xfffffe14
    80fc:	ldmvs	r9, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    8100:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    8104:	stmib	sp, {r2, r3, r4, sp, lr, pc}^
    8108:			; <UNDEFINED> instruction: 0xf04f3201
    810c:	andcs	r3, r1, #-67108861	; 0xfc000003
    8110:			; <UNDEFINED> instruction: 0xf7fc9600
    8114:	strmi	lr, [r1], -lr, ror #19
    8118:	blle	dd2520 <__bss_end__@@Base+0x94c414>
    811c:			; <UNDEFINED> instruction: 0xf8d54b25
    8120:	ldrbtmi	r0, [fp], #-268	; 0xfffffef4
    8124:	addsmi	r6, r1, #14286848	; 0xda0000
    8128:	orrcc	sp, r0, fp, lsl fp
    812c:	cmneq	pc, r1, lsr #32	; <UNPREDICTABLE>
    8130:	ldrdls	r6, [r5, -r9]
    8134:	svc	0x008af7fb
    8138:			; <UNDEFINED> instruction: 0xf8c59905
    813c:	biclt	r0, r8, ip, lsl #2
    8140:	stmdavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
    8144:			; <UNDEFINED> instruction: 0xf893685b
    8148:			; <UNDEFINED> instruction: 0xf1bcc000
    814c:	bicsle	r0, sl, r0, lsl #30
    8150:	andvc	lr, r0, #3358720	; 0x334000
    8154:	mvnscc	pc, #79	; 0x4f
    8158:			; <UNDEFINED> instruction: 0xf7fc2201
    815c:	strmi	lr, [r1], -sl, asr #19
    8160:	ldrdlt	lr, [r7], -sl
    8164:	strdcs	fp, [r0], r0
    8168:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    816c:	smlabteq	ip, r5, r8, pc	; <UNPREDICTABLE>
    8170:			; <UNDEFINED> instruction: 0xd1be2800
    8174:	ldmdami	r1, {r4, r8, fp, lr}
    8178:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    817c:			; <UNDEFINED> instruction: 0xf00e3170
    8180:			; <UNDEFINED> instruction: 0xf7fefb5b
    8184:	andcs	pc, r1, r3, lsl #27
    8188:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    818c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    8190:	blx	14c41d2 <__bss_end__@@Base+0x103e0c6>
    8194:	ldc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
    8198:			; <UNDEFINED> instruction: 0xf7fc2001
    819c:	svclt	0x0000e85a
    81a0:	andeq	sp, r2, r4, ror #15
    81a4:	andeq	ip, r2, ip, lsl #30
    81a8:	muleq	r1, r8, r8
    81ac:	andeq	r4, r1, r4, asr r8
    81b0:	andeq	sp, r2, sl, asr #15
    81b4:	andeq	ip, r2, r2, ror #29
    81b8:	andeq	r7, r1, r8, ror #28
    81bc:	andeq	r4, r1, sl, asr #8
    81c0:	andeq	r4, r1, sl, lsl #16
    81c4:	svcmi	0x00f0e92d
    81c8:			; <UNDEFINED> instruction: 0xf8d24614
    81cc:	ldrmi	r9, [fp], r8
    81d0:	ssatcs	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    81d4:			; <UNDEFINED> instruction: 0xf8dfb095
    81d8:			; <UNDEFINED> instruction: 0x460736b0
    81dc:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
    81e0:	ssatge	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    81e4:	ldmpl	r3, {r3, r7, r9, sl, lr}^
    81e8:			; <UNDEFINED> instruction: 0x462a44fa
    81ec:	tstls	r3, #1769472	; 0x1b0000
    81f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    81f4:	movwls	r9, #6947	; 0x1b23
    81f8:	movwls	r9, #11044	; 0x2b24
    81fc:	movwls	r9, #15141	; 0x3b25
    8200:	svceq	0x0000f1b9
    8204:	svcvs	0x00d3d010
    8208:	movwls	r4, #1568	; 0x620
    820c:	mcr2	0, 1, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
    8210:	rscscc	pc, pc, #-1073741822	; 0xc0000002
    8214:	bcs	199a34 <read_from_file_buffer2@@Base+0x93e7c>
    8218:	teqhi	r0, #0, 4	; <UNPREDICTABLE>
    821c:			; <UNDEFINED> instruction: 0xf002e8df
    8220:	ble	fef350b8 <__bss_end__@@Base+0xfeaaefac>
    8224:	andeq	sp, sl, r6, asr #1
    8228:			; <UNDEFINED> instruction: 0xf7ff4620
    822c:	stmiavs	r2!, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
    8230:	strb	r4, [r8, r1, lsl #13]!
    8234:	svclt	0x00081c41
    8238:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    823c:			; <UNDEFINED> instruction: 0xf04fd002
    8240:	ldrbmi	r0, [r8], lr, lsl #22
    8244:			; <UNDEFINED> instruction: 0x1648f8df
    8248:	ldrbtmi	r6, [r9], #-2346	; 0xfffff6d6
    824c:	andeq	pc, fp, #134217731	; 0x8000003
    8250:	andscs	pc, r2, sp, lsr #17
    8254:	mcrrne	9, 0, r6, r2, cr8	; <UNPREDICTABLE>
    8258:	stmibvs	r8!, {r3, r8, r9, sl, fp, ip, sp, pc}
    825c:	mrc2	7, 0, pc, cr14, cr15, {7}
    8260:			; <UNDEFINED> instruction: 0x2630f8df
    8264:	andshi	pc, r0, sp, lsr #17
    8268:			; <UNDEFINED> instruction: 0xf8ad447a
    826c:	ldmibvs	r0, {r2, r4}
    8270:	svclt	0x00081c43
    8274:			; <UNDEFINED> instruction: 0xf7ff69e8
    8278:			; <UNDEFINED> instruction: 0xf8dffe55
    827c:	stcvs	6, cr2, [r9, #-112]!	; 0xffffff90
    8280:			; <UNDEFINED> instruction: 0xf8d2447a
    8284:			; <UNDEFINED> instruction: 0xf8ad2110
    8288:	bcs	82e8 <ZSTD_maxCLevel@plt+0x3dec>
    828c:	adchi	pc, ip, r0, asr #32
    8290:	stmiavs	r0!, {r1, r3, r9, sl, lr}^
    8294:	svceq	0x0002f1bb
    8298:	svcvs	0x00829206
    829c:			; <UNDEFINED> instruction: 0xf0009207
    82a0:			; <UNDEFINED> instruction: 0xf1bb8117
    82a4:			; <UNDEFINED> instruction: 0xf0000f09
    82a8:			; <UNDEFINED> instruction: 0xf1bb813f
    82ac:			; <UNDEFINED> instruction: 0xf0000f08
    82b0:			; <UNDEFINED> instruction: 0xf1bb80ab
    82b4:			; <UNDEFINED> instruction: 0xf0000f01
    82b8:			; <UNDEFINED> instruction: 0xf1ab81be
    82bc:	bcs	48ad4 <stotal_xattr_bytes@@Base+0x2f3c>
    82c0:	orrhi	pc, fp, r0, asr #4
    82c4:	andeq	pc, fp, #-1073741782	; 0xc000002a
    82c8:	vpmax.s8	d18, d0, d1
    82cc:			; <UNDEFINED> instruction: 0xf1bb81e1
    82d0:			; <UNDEFINED> instruction: 0xf0000f03
    82d4:			; <UNDEFINED> instruction: 0xf1bb8263
    82d8:			; <UNDEFINED> instruction: 0xf0000f0a
    82dc:			; <UNDEFINED> instruction: 0xf1ab8281
    82e0:	bcs	48b00 <stotal_xattr_bytes@@Base+0x2f68>
    82e4:	adchi	pc, r2, #64, 4
    82e8:	andeq	pc, sp, #-1073741782	; 0xc000002a
    82ec:	vpmax.s8	d2, d0, d1
    82f0:			; <UNDEFINED> instruction: 0x201882bb
    82f4:			; <UNDEFINED> instruction: 0xf7ffac04
    82f8:	blls	46344 <stotal_xattr_bytes@@Base+0x7ac>
    82fc:	strcc	lr, [r8], -sp, asr #19
    8300:	stcgt	6, cr4, [pc], {128}	; 0x80
    8304:	andeq	pc, r0, r8, asr #17
    8308:	andne	pc, r4, r8, asr #17
    830c:			; <UNDEFINED> instruction: 0xf8c8cc03
    8310:			; <UNDEFINED> instruction: 0xf8c82008
    8314:			; <UNDEFINED> instruction: 0xf8c8300c
    8318:			; <UNDEFINED> instruction: 0xf8c80010
    831c:			; <UNDEFINED> instruction: 0xf8df1014
    8320:	ldrbtmi	r1, [r9], #-1404	; 0xfffffa84
    8324:			; <UNDEFINED> instruction: 0x5090f8d1
    8328:			; <UNDEFINED> instruction: 0x0098f8d1
    832c:			; <UNDEFINED> instruction: 0x4114f8d1
    8330:	andeq	lr, r0, r8, lsr #23
    8334:	ldmdane	r2, {r1, r3, r5, sl}
    8338:	tstmi	r5, #323584	; 0x4f000
    833c:	mvnvc	lr, #68608	; 0x10c00
    8340:	movwcs	lr, #2503	; 0x9c7
    8344:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    8348:			; <UNDEFINED> instruction: 0xf8df3401
    834c:	ldrbtmi	r3, [sl], #-1340	; 0xfffffac4
    8350:	tstmi	r4, r1, asr #17	; <UNPREDICTABLE>
    8354:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8358:	subsmi	r9, sl, r3, lsl fp
    835c:	rsbshi	pc, r9, #64	; 0x40
    8360:	andslt	r2, r5, r1
    8364:	svchi	0x00f0e8bd
    8368:	mulscs	r8, r8, r8
    836c:	svccc	0x00fff1b0
    8370:	bcs	37f98 <append_fragments@@Base+0x24fc>
    8374:			; <UNDEFINED> instruction: 0xf04fbf08
    8378:			; <UNDEFINED> instruction: 0xf43f0801
    837c:			; <UNDEFINED> instruction: 0xf04faf63
    8380:	ldrbmi	r0, [r8], r8, lsl #22
    8384:	stmiavs	r2!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    8388:	bcs	642d8 <stotal_xattr_bytes@@Base+0x1e740>
    838c:			; <UNDEFINED> instruction: 0x81baf240
    8390:	bleq	2844d4 <read_from_file_buffer@@Base+0x3e874>
    8394:	smmls	r5, r8, r6, r4
    8398:	svclt	0x00081c41
    839c:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    83a0:	svcge	0x0050f43f
    83a4:	bleq	2c44e8 <read_from_file_buffer@@Base+0x7e888>
    83a8:			; <UNDEFINED> instruction: 0xe74b46d8
    83ac:	svclt	0x00081c43
    83b0:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    83b4:	svcge	0x0046f43f
    83b8:	bleq	3444fc <read_from_file_buffer@@Base+0xfe89c>
    83bc:			; <UNDEFINED> instruction: 0xe74146d8
    83c0:	svclt	0x00081c70
    83c4:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    83c8:	svcge	0x003cf43f
    83cc:	bleq	384510 <sid_table@@Base+0x3e88c>
    83d0:			; <UNDEFINED> instruction: 0xe73746d8
    83d4:	svclt	0x00081c42
    83d8:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    83dc:	svcge	0x0032f43f
    83e0:	bleq	304524 <read_from_file_buffer@@Base+0xbe8c4>
    83e4:			; <UNDEFINED> instruction: 0xe72d46d8
    83e8:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    83ec:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    83f0:			; <UNDEFINED> instruction: 0xf85a447a
    83f4:	bvs	4c83fc <__bss_end__@@Base+0x422f0>
    83f8:	blcs	22408 <_IO_stdin_used@@Base+0x5e58>
    83fc:	svcge	0x0049f43f
    8400:	svclt	0x0028428a
    8404:	strb	r4, [r4, -sl, lsl #12]
    8408:	bvs	76f01c <__bss_end__@@Base+0x2e8f10>
    840c:			; <UNDEFINED> instruction: 0x9018f8d3
    8410:	ldmib	sp, {r3, r4, r6, r7, r8, fp, sp, lr}^
    8414:			; <UNDEFINED> instruction: 0xf1b2231e
    8418:			; <UNDEFINED> instruction: 0xf1736f00
    841c:	vsubw.s8	q0, q0, d0
    8420:	eorcc	r8, r8, sl, lsl r2
    8424:			; <UNDEFINED> instruction: 0xff7af7fe
    8428:			; <UNDEFINED> instruction: 0xf8ad6962
    842c:			; <UNDEFINED> instruction: 0xf8adb010
    8430:	ldmdbvs	r1, {r4, r5, ip, pc}
    8434:	stmdbvs	r0!, {r7, r9, sl, lr}
    8438:	ldmdals	lr, {r0, r1, r6, r7, fp, sp, lr}
    843c:	movwls	r3, #33538	; 0x8302
    8440:	stmdals	r2!, {r0, r3, ip, pc}
    8444:	eorseq	pc, r2, sp, lsr #17
    8448:	andls	r9, sl, r0, lsr #16
    844c:			; <UNDEFINED> instruction: 0xf0002900
    8450:	ldmibvs	r3, {r1, r2, r3, r5, r6, r7, pc}^
    8454:	svcvs	0x009b68db
    8458:	mnfeqs	f7, #5.0
    845c:	beq	c44898 <__bss_end__@@Base+0x7be78c>
    8460:	movwls	r4, #46788	; 0xb6c4
    8464:	ldrbtmi	r9, [r4], -sp, lsl #12
    8468:	ldfeqd	f7, [r0], {12}
    846c:			; <UNDEFINED> instruction: 0xf10ecc0f
    8470:	ldrbmi	r0, [r4, #-3600]	; 0xfffff1f0
    8474:	ldceq	8, cr15, [r0], {76}	; 0x4c
    8478:	stcne	8, cr15, [ip], {76}	; 0x4c
    847c:	stccs	8, cr15, [r8], {76}	; 0x4c
    8480:	stccc	8, cr15, [r4], {76}	; 0x4c
    8484:	ldm	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    8488:	cps	#3
    848c:			; <UNDEFINED> instruction: 0xf8cc0328
    8490:			; <UNDEFINED> instruction: 0xf8cc0000
    8494:			; <UNDEFINED> instruction: 0xf1b91004
    8498:			; <UNDEFINED> instruction: 0xf43f0f00
    849c:	bl	1741a4 <read_from_file_buffer2@@Base+0x6e5ec>
    84a0:	stmdavs	r9!, {r0, r3, r8, fp, ip}^
    84a4:	streq	pc, [ip], #-259	; 0xfffffefd
    84a8:	stmdavs	lr!, {r1, r3, r5, r7, fp, sp, lr}
    84ac:	subsvs	r4, r9, r0, lsr #12
    84b0:	mulsvs	lr, sl, r0
    84b4:	ldrdcs	lr, [r2, -r5]
    84b8:	andcc	r3, r1, #16, 10	; 0x4000000
    84bc:	stcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    84c0:	stccc	8, cr15, [r8], {85}	; 0x55
    84c4:			; <UNDEFINED> instruction: 0xf103454d
    84c8:	strtmi	r0, [r3], #-769	; 0xfffffcff
    84cc:	str	sp, [r6, -r9, ror #3]!
    84d0:			; <UNDEFINED> instruction: 0xac049b22
    84d4:	streq	pc, [r8, #-259]	; 0xfffffefd
    84d8:	strtmi	r0, [r8], -sp, lsr #1
    84dc:			; <UNDEFINED> instruction: 0xff1ef7fe
    84e0:	ldmdbls	lr, {r1, r8, r9, fp, ip, pc}
    84e4:	tstls	fp, sl, lsl r8
    84e8:	stmdbls	r0!, {r0, r1, r3, r4, r6, fp, sp, lr}
    84ec:	stmib	sp, {r1, r3, r8, r9, ip, pc}^
    84f0:	strmi	r1, [r0], r8, lsl #4
    84f4:			; <UNDEFINED> instruction: 0xf8c8cc0f
    84f8:			; <UNDEFINED> instruction: 0xf8c80000
    84fc:			; <UNDEFINED> instruction: 0xf8c81004
    8500:			; <UNDEFINED> instruction: 0xf8c82008
    8504:	stcgt	0, cr3, [pc], {12}
    8508:	andseq	pc, r0, r8, asr #17
    850c:	eoreq	pc, r0, r8, lsl #2
    8510:	andsne	pc, r4, r8, asr #17
    8514:	andscs	pc, r8, r8, asr #17
    8518:	eoreq	pc, r0, #1073741865	; 0x40000029
    851c:			; <UNDEFINED> instruction: 0xf8c89901
    8520:			; <UNDEFINED> instruction: 0xf7fb301c
    8524:			; <UNDEFINED> instruction: 0xe6faed32
    8528:			; <UNDEFINED> instruction: 0xf1039b22
    852c:	adceq	r0, r4, lr, lsl #8
    8530:			; <UNDEFINED> instruction: 0xf7fe4620
    8534:	ldmib	sp, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    8538:	ldmib	sp, {r1, r2, r5, r9, ip, sp}^
    853c:	tstmi	r3, #622592	; 0x98000
    8540:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
    8544:	ldmdavs	r9, {r1, r2, r3, r4, r8, r9, fp, sp, pc}
    8548:	svclt	0x0014685a
    854c:	movwcs	r2, #769	; 0x301
    8550:	bl	1e59c98 <__bss_end__@@Base+0x19d3b8c>
    8554:	ldrbmi	r0, [r1], fp, lsl #10
    8558:	stmib	sp, {r1, r3, r4, r6, r7, r9, sl, lr}^
    855c:	ldmib	sp, {r1, r3, r9, fp, ip, pc}^
    8560:			; <UNDEFINED> instruction: 0xf0039a20
    8564:	svclt	0x00b80301
    8568:	stmib	sp, {r8, r9, sp}^
    856c:	stmib	sp, {r0, r1, r2, r3, r9, ip}^
    8570:	strmi	r9, [r0], r8, lsl #20
    8574:	andls	r9, lr, r0, lsl #16
    8578:	blls	7b4a6c <__bss_end__@@Base+0x32e960>
    857c:	mvnscc	pc, #-1073741820	; 0xc0000004
    8580:	blls	7ed220 <__bss_end__@@Base+0x367114>
    8584:	mvnscc	pc, #-1073741808	; 0xc0000010
    8588:	ldmib	sp, {r0, r1, r2, r5, r8, r9, ip, pc}^
    858c:			; <UNDEFINED> instruction: 0xf10d2326
    8590:			; <UNDEFINED> instruction: 0xf10d0e10
    8594:	strbmi	r0, [r4], r0, asr #18
    8598:	stmib	sp, {r0, r4, r9, sl, ip, pc}^
    859c:	ldrbtmi	r2, [r5], -ip, lsl #6
    85a0:	ldfeqd	f7, [r0], {12}
    85a4:			; <UNDEFINED> instruction: 0xf10ecd0f
    85a8:	strbmi	r0, [sp, #-3600]	; 0xfffff1f0
    85ac:	ldceq	8, cr15, [r0], {76}	; 0x4c
    85b0:	stcne	8, cr15, [ip], {76}	; 0x4c
    85b4:	stccs	8, cr15, [r8], {76}	; 0x4c
    85b8:	stccc	8, cr15, [r4], {76}	; 0x4c
    85bc:	ldm	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    85c0:			; <UNDEFINED> instruction: 0xf1a40003
    85c4:			; <UNDEFINED> instruction: 0xf8cc0238
    85c8:	cpsie	
    85cc:			; <UNDEFINED> instruction: 0xf8cc0038
    85d0:	stmdbls	r1, {r2, ip}
    85d4:	ldcl	7, cr15, [r8], {251}	; 0xfb
    85d8:	ldmib	r5, {r0, r5, r7, r9, sl, sp, lr, pc}^
    85dc:	vld4.8	{d3,d5,d7,d9}, [r1], r8
    85e0:	vbic.i32	q11, #12517376	; 0x00bf0000
    85e4:			; <UNDEFINED> instruction: 0xf025260b
    85e8:	bleq	689a2c <__bss_end__@@Base+0x203920>
    85ec:	b	10992ac <__bss_end__@@Base+0xc131a0>
    85f0:			; <UNDEFINED> instruction: 0xf5b65201
    85f4:			; <UNDEFINED> instruction: 0xf0225f80
    85f8:	sbcslt	r0, fp, #-268435441	; 0xf000000f
    85fc:	streq	lr, [r3, #-2626]	; 0xfffff5be
    8600:	adchi	pc, lr, r0, lsl #1
    8604:	svcne	0x0080f5b5
    8608:	adchi	pc, r0, r0, lsl #1
    860c:	stcge	0, cr2, [r4], {24}
    8610:	mcr2	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    8614:	andcs	fp, r0, #-1342177266	; 0xb000000e
    8618:	rscsvc	pc, r0, #217055232	; 0xcf00000
    861c:	andcc	lr, r5, #8192	; 0x2000
    8620:	strcs	lr, [r6, #-2627]	; 0xfffff5bd
    8624:	tstmi	r5, #0, 22
    8628:	movwls	r9, #34057	; 0x8509
    862c:	blmi	fe801fd4 <__bss_end__@@Base+0xfe37bec8>
    8630:	bvs	16d9824 <__bss_end__@@Base+0x1253718>
    8634:	eorcs	lr, r0, r0, lsl r7
    8638:	mrc2	7, 3, pc, cr0, cr14, {7}
    863c:	ldrhtne	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    8640:	stmdbvs	r3!, {r1, r5, r6, r8, fp, sp, lr}
    8644:	eorne	pc, r8, sp, lsr #17
    8648:	ldmvs	fp, {r0, r4, r8, fp, sp, lr}^
    864c:	movwls	r3, #37634	; 0x9302
    8650:	stmdals	r2!, {r7, r9, sl, lr}
    8654:	eoreq	pc, sl, sp, lsr #17
    8658:	andls	r9, r8, r0, lsr #16
    865c:	cmnle	r1, r0, lsl #18
    8660:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    8664:			; <UNDEFINED> instruction: 0xac046a5b
    8668:	stcgt	3, cr9, [pc], {11}
    866c:	andeq	pc, r0, r8, asr #17
    8670:	andne	pc, r4, r8, asr #17
    8674:	andcs	pc, r8, r8, asr #17
    8678:	andcc	pc, ip, r8, asr #17
    867c:			; <UNDEFINED> instruction: 0xf8c8cc0f
    8680:			; <UNDEFINED> instruction: 0xf8c80010
    8684:			; <UNDEFINED> instruction: 0xf8c81014
    8688:			; <UNDEFINED> instruction: 0xf8c82018
    868c:			; <UNDEFINED> instruction: 0xe646301c
    8690:	andcc	lr, r8, #3489792	; 0x354000
    8694:	ldrbvs	pc, [pc, #-1058]!	; 827a <ZSTD_maxCLevel@plt+0x3d7e>	; <UNPREDICTABLE>
    8698:	smlabtcs	fp, r3, r3, pc	; <UNPREDICTABLE>
    869c:	streq	pc, [pc, #-37]	; 867f <ZSTD_maxCLevel@plt+0x4183>
    86a0:	movwmi	r0, #56092	; 0xdb1c
    86a4:	strpl	lr, [r2], #-2628	; 0xfffff5bc
    86a8:	svcpl	0x0080f5b5
    86ac:	ldrbteq	pc, [pc], #36	; 86b4 <ZSTD_maxCLevel@plt+0x41b8>	; <UNPREDICTABLE>
    86b0:	b	1135224 <__bss_end__@@Base+0xcaf118>
    86b4:	rsble	r0, r7, #50331648	; 0x3000000
    86b8:	svcne	0x0080f5b4
    86bc:	andscs	sp, ip, sl, asr r2
    86c0:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    86c4:	b	10f5258 <__bss_end__@@Base+0xc6f14c>
    86c8:	andcs	r2, r0, #20971520	; 0x1400000
    86cc:			; <UNDEFINED> instruction: 0xf6cf9b00
    86d0:	b	a5298 <stotal_xattr_bytes@@Base+0x5f700>
    86d4:	sfmge	f3, 4, [r4], {4}
    86d8:			; <UNDEFINED> instruction: 0x960a4315
    86dc:	strls	r9, [r9, #-776]	; 0xfffffcf8
    86e0:	stcgt	6, cr4, [pc], {128}	; 0x80
    86e4:	andeq	pc, r0, r8, asr #17
    86e8:	andne	pc, r4, r8, asr #17
    86ec:	andcs	pc, r8, r8, asr #17
    86f0:			; <UNDEFINED> instruction: 0xf8c8cc07
    86f4:			; <UNDEFINED> instruction: 0xf8c8300c
    86f8:			; <UNDEFINED> instruction: 0xf8c80010
    86fc:			; <UNDEFINED> instruction: 0xf8c81014
    8700:			; <UNDEFINED> instruction: 0xe60c2018
    8704:	tstcs	lr, #3620864	; 0x374000
    8708:	ldrdeq	lr, [r0, -sp]!
    870c:			; <UNDEFINED> instruction: 0xf1732a00
    8710:	svclt	0x00ac0301
    8714:	andcs	r2, r0, #268435456	; 0x10000000
    8718:			; <UNDEFINED> instruction: 0xf1712800
    871c:	svclt	0x00a80301
    8720:	andeq	pc, r1, #66	; 0x42
    8724:			; <UNDEFINED> instruction: 0xf47f2a00
    8728:	ldmib	sp, {r0, r1, r4, r5, r9, sl, fp, sp, pc}^
    872c:	tstmi	sl, #1610612738	; 0x60000002
    8730:	svclt	0x00082a00
    8734:	svccc	0x00fff1b6
    8738:			; <UNDEFINED> instruction: 0xf04fbf08
    873c:			; <UNDEFINED> instruction: 0xf43f0802
    8740:	strt	sl, [r5], -r1, lsl #27
    8744:	ldmvs	fp, {r0, r1, r4, r6, r7, r8, fp, sp, lr}^
    8748:			; <UNDEFINED> instruction: 0xe78c6f9b
    874c:	vmov.i16	q10, #217	; 0x00d9
    8750:			; <UNDEFINED> instruction: 0x46290313
    8754:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    8758:			; <UNDEFINED> instruction: 0xf00e461d
    875c:	ldrb	pc, [r5, -sp, ror #16]	; <UNPREDICTABLE>
    8760:	vmov.i16	q10, #229	; 0x00e5
    8764:	ldrtmi	r0, [r1], -fp, lsl #6
    8768:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    876c:			; <UNDEFINED> instruction: 0xf00e461e
    8770:	strb	pc, [r7, -r3, ror #16]	; <UNPREDICTABLE>
    8774:	vmov.i16	q10, #193	; 0x00c1
    8778:			; <UNDEFINED> instruction: 0x46210313
    877c:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    8780:			; <UNDEFINED> instruction: 0xf00e461c
    8784:			; <UNDEFINED> instruction: 0xe79af859
    8788:	vmul.i<illegal width 8>	q10, <illegal reg q2.5>, d1[3]
    878c:	strtmi	r0, [r9], -fp, lsl #6
    8790:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
    8794:			; <UNDEFINED> instruction: 0xf00e461d
    8798:	str	pc, [sp, pc, asr #16]
    879c:	stcge	0, cr3, [r4, #-560]	; 0xfffffdd0
    87a0:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    87a4:	andscc	r4, r8, r6, lsl #12
    87a8:	ldc2	7, cr15, [r8, #1016]!	; 0x3f8
    87ac:	strls	r9, [r9], -r0, lsl #22
    87b0:	strmi	r9, [r0], r8, lsl #6
    87b4:			; <UNDEFINED> instruction: 0xf8c8cd0f
    87b8:			; <UNDEFINED> instruction: 0xf8c80000
    87bc:	stcgt	0, cr1, [r3, #-16]
    87c0:	andcs	pc, r8, r8, asr #17
    87c4:			; <UNDEFINED> instruction: 0xf8c84632
    87c8:			; <UNDEFINED> instruction: 0xf8c8300c
    87cc:	cps	#16
    87d0:			; <UNDEFINED> instruction: 0xf8c80018
    87d4:	stmiavs	r1!, {r2, r4, ip}^
    87d8:			; <UNDEFINED> instruction: 0xf7fb318c
    87dc:	ldr	lr, [lr, #3472]	; 0xd90
    87e0:	stcge	0, cr3, [r4, #-560]	; 0xfffffdd0
    87e4:	ldc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    87e8:	andscc	r4, ip, r1, lsl #13
    87ec:	ldc2	7, cr15, [r6, #1016]	; 0x3f8
    87f0:			; <UNDEFINED> instruction: 0xf8cd9b00
    87f4:	movwls	r9, #32804	; 0x8024
    87f8:	stcgt	6, cr4, [pc, #-512]	; 8600 <ZSTD_maxCLevel@plt+0x4104>
    87fc:	andeq	pc, r0, r8, asr #17
    8800:	andne	pc, r4, r8, asr #17
    8804:			; <UNDEFINED> instruction: 0xf8c8cd03
    8808:	strbmi	r2, [sl], -r8
    880c:	andcc	pc, ip, r8, asr #17
    8810:			; <UNDEFINED> instruction: 0xf8c844c1
    8814:	cps	#16
    8818:			; <UNDEFINED> instruction: 0xf8c80018
    881c:	stmiavs	r1!, {r2, r4, ip}^
    8820:			; <UNDEFINED> instruction: 0xf7fb318c
    8824:			; <UNDEFINED> instruction: 0xf8c9ed6c
    8828:	ldrb	r6, [r8, #-24]!	; 0xffffffe8
    882c:	stcge	0, cr2, [r4], {20}
    8830:	ldc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
    8834:	strls	r9, [r8, #-3328]	; 0xfffff300
    8838:	stcgt	6, cr4, [pc], {128}	; 0x80
    883c:	andspl	pc, r0, r8, asr #17
    8840:	andeq	pc, r0, r8, asr #17
    8844:	andne	pc, r4, r8, asr #17
    8848:	andcs	pc, r8, r8, asr #17
    884c:	andcc	pc, ip, r8, asr #17
    8850:			; <UNDEFINED> instruction: 0xf7fbe565
    8854:	ldmdami	fp, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8858:			; <UNDEFINED> instruction: 0xf00d4478
    885c:			; <UNDEFINED> instruction: 0xf7feffed
    8860:	andcs	pc, r1, r5, lsl sl	; <UNPREDICTABLE>
    8864:	ldcl	7, cr15, [r4], #1004	; 0x3ec
    8868:			; <UNDEFINED> instruction: 0x46594817
    886c:			; <UNDEFINED> instruction: 0xf00d4478
    8870:			; <UNDEFINED> instruction: 0xf7feffe3
    8874:	andcs	pc, r1, fp, lsl #20
    8878:	stcl	7, cr15, [sl], #1004	; 0x3ec
    887c:			; <UNDEFINED> instruction: 0xf88bfa1f
    8880:	svclt	0x0000e4e0
    8884:	andeq	ip, r2, r0, ror #20
    8888:	andeq	r0, r0, r0, lsl #5
    888c:	andeq	ip, r2, r4, asr sl
    8890:			; <UNDEFINED> instruction: 0x0002cdba
    8894:	muleq	r2, ip, sp
    8898:	andeq	sp, r2, ip, asr #12
    889c:	andeq	sp, r2, sl, lsr #11
    88a0:	andeq	ip, r2, lr, ror #17
    88a4:	andeq	ip, r2, r4, lsl ip
    88a8:	andeq	r0, r0, r4, ror #4
    88ac:	ldrdeq	ip, [r2], -r4
    88b0:	andeq	ip, r2, r2, lsr #19
    88b4:	ldrdeq	r4, [r1], -lr
    88b8:	andeq	r4, r1, lr, lsl #5
    88bc:			; <UNDEFINED> instruction: 0x000142b6
    88c0:	andeq	r4, r1, r6, ror #4
    88c4:	andeq	r4, r1, ip, ror #2
    88c8:	andeq	r4, r1, r4, lsl #4
    88cc:	svcmi	0x00f0e92d
    88d0:	stcmi	6, cr4, [sl], {23}
    88d4:	bmi	fe29a33c <__bss_end__@@Base+0xfde14230>
    88d8:	ldrbtmi	fp, [ip], #-143	; 0xffffff71
    88dc:	strmi	r0, [r2], r3, lsl #24
    88e0:	stmiapl	r2!, {r6, r9, sl, lr}
    88e4:	blmi	831f8 <stotal_xattr_bytes@@Base+0x3d660>
    88e8:	andls	r6, sp, #1179648	; 0x120000
    88ec:	andeq	pc, r0, #79	; 0x4f
    88f0:	ldc	7, cr15, [r4], #1004	; 0x3ec
    88f4:			; <UNDEFINED> instruction: 0xf5b09c19
    88f8:	vmax.f32	d7, d16, d0
    88fc:			; <UNDEFINED> instruction: 0xf10080a4
    8900:			; <UNDEFINED> instruction: 0x46060314
    8904:	streq	lr, [r2, #-2516]	; 0xfffff62c
    8908:	strtmi	r6, [fp], #-2145	; 0xfffff79f
    890c:	addsmi	r1, r3, #4325376	; 0x420000
    8910:	adchi	pc, r4, r0, lsl #1
    8914:	stmdbvs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
    8918:	stmdbeq	r8, {r1, r2, r8, ip, sp, lr, pc}
    891c:	svcvc	0x0080f5b2
    8920:	andle	r9, r3, r1, lsl #4
    8924:	ldrdgt	pc, [r0], -r4
    8928:	ldrdle	r4, [r8], #-92	; 0xffffffa4	; <UNPREDICTABLE>
    892c:			; <UNDEFINED> instruction: 0xf0002b00
    8930:	bvs	1828c2c <__bss_end__@@Base+0x13a2b20>
    8934:	andeq	lr, r9, #5120	; 0x1400
    8938:			; <UNDEFINED> instruction: 0xf5b21a12
    893c:	vpmax.f32	d21, d0, d0
    8940:	stmibvs	r0!, {r3, r4, r5, r7, pc}
    8944:	ldrd	pc, [r0], -r4	; <UNPREDICTABLE>
    8948:			; <UNDEFINED> instruction: 0xf0000642
    894c:	stmibvs	r1!, {r0, r3, r4, r5, r7, pc}^
    8950:	andls	r0, r2, #-2147483648	; 0x80000000
    8954:	andls	r3, r4, r1
    8958:	stmdals	r2, {r2, r3, r8, ip, sp}
    895c:	tstls	r6, r2, ror r4
    8960:			; <UNDEFINED> instruction: 0xf8d468a1
    8964:	bne	1a7896c <__bss_end__@@Base+0x15f2860>
    8968:	andne	pc, r0, lr, asr #16
    896c:			; <UNDEFINED> instruction: 0xf1066aa1
    8970:			; <UNDEFINED> instruction: 0xf8c23eff
    8974:	tstls	r2, r8
    8978:	ldrtmi	r9, [r1], #-2310	; 0xfffff6fa
    897c:	stmdbls	r4, {r3, r9, sl, lr}
    8980:			; <UNDEFINED> instruction: 0xf8c261a1
    8984:	rsbvs	r8, r5, #12
    8988:	bls	61110 <stotal_xattr_bytes@@Base+0x1b578>
    898c:	cdpne	13, 5, cr10, cr1, cr8, {0}
    8990:	stmib	sp, {r1, r9, fp, ip, pc}^
    8994:	andls	r1, sl, #8, 24	; 0x800
    8998:	andsvs	ip, r8, r7, lsl #26
    899c:	addsvs	r6, sl, r9, asr r0
    89a0:	ldrtmi	r6, [sl], -r5, ror #17
    89a4:	cmnvs	r5, r0, lsl #6
    89a8:			; <UNDEFINED> instruction: 0xf8c4350c
    89ac:	adcvs	fp, r7, #0
    89b0:	movwpl	lr, #14788	; 0x39c4
    89b4:	blge	2eee1c <read_from_file_buffer@@Base+0xa91bc>
    89b8:			; <UNDEFINED> instruction: 0xf8ad1abf
    89bc:			; <UNDEFINED> instruction: 0xf8ada02c
    89c0:	ldrtmi	r7, [r2], -lr, lsr #32
    89c4:	eorsne	pc, r0, sp, lsr #17
    89c8:	eors	pc, r2, sp, lsr #17
    89cc:	rsbvs	ip, r9, r3, lsl #22
    89d0:	eorvs	r4, r8, r1, asr #12
    89d4:	andcc	r6, r8, r0, ror #17
    89d8:	ldc	7, cr15, [r0], {251}	; 0xfb
    89dc:	movwcs	lr, #14804	; 0x39d4
    89e0:	rscvs	r4, r2, sl, asr #8
    89e4:	movwcc	r4, #6727	; 0x1a47
    89e8:	blmi	1160e7c <__bss_end__@@Base+0xcdad70>
    89ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89f0:	blls	362a60 <sid_table@@Base+0x1cddc>
    89f4:	cmnle	r2, sl, asr r0
    89f8:	pop	{r0, r1, r2, r3, ip, sp, pc}
    89fc:	blcs	2c9c4 <_IO_stdin_used@@Base+0x10414>
    8a00:	bvs	18bcb14 <__bss_end__@@Base+0x1436a08>
    8a04:	andeq	lr, r9, r5, lsl #22
    8a08:			; <UNDEFINED> instruction: 0xf5b21a82
    8a0c:	ldcle	15, cr5, [r8], {0}
    8a10:	bne	fee234a0 <__bss_end__@@Base+0xfe99d394>
    8a14:	tsteq	r7, r7, ror #22
    8a18:	smlabteq	r6, sp, r9, lr
    8a1c:	tstmi	r0, r0, lsl r5	; <UNPREDICTABLE>
    8a20:	stmdbls	r7, {r2, r8, ip, pc}
    8a24:			; <UNDEFINED> instruction: 0xf1419202
    8a28:	mrsls	r0, (UNDEF: 21)
    8a2c:	ldrdeq	lr, [r4, -sp]
    8a30:	svclt	0x00082900
    8a34:	svccc	0x0080f5b0
    8a38:			; <UNDEFINED> instruction: 0xf106bf28
    8a3c:	adcle	r3, r4, #4080	; 0xff0
    8a40:	nrmcce	f7, f6
    8a44:	ldmdami	r0!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8a48:	orrvc	pc, r0, pc, asr #8
    8a4c:	strvc	pc, [r0], pc, asr #8
    8a50:			; <UNDEFINED> instruction: 0xf00d4478
    8a54:			; <UNDEFINED> instruction: 0xf44ffef1
    8a58:	ldrb	r7, [r3, -sl, lsl #7]
    8a5c:	tstpl	r0, r1, lsl #10	; <UNPREDICTABLE>
    8a60:			; <UNDEFINED> instruction: 0xf7fb6061
    8a64:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    8a68:	ldmib	r4, {r0, r1, r3, r4, r5, ip, lr, pc}^
    8a6c:	stmdbvs	r3!, {r1, r8, sl, ip}^
    8a70:	strmi	r1, [r5], #-2669	; 0xfffff593
    8a74:	tstlt	r3, r5, ror #1
    8a78:	strmi	r1, [r3], #-2651	; 0xfffff5a5
    8a7c:	bvs	18a1010 <__bss_end__@@Base+0x141af04>
    8a80:	bne	14a0d08 <__bss_end__@@Base+0x101abfc>
    8a84:	rsbvs	r4, r0, #16, 8	; 0x10000000
    8a88:	bvs	fe8c27a4 <__bss_end__@@Base+0xfe43c698>
    8a8c:	bl	19cf574 <__bss_end__@@Base+0x1549468>
    8a90:			; <UNDEFINED> instruction: 0xf5100107
    8a94:	movwls	r4, #8960	; 0x2300
    8a98:	movweq	pc, #321	; 0x141	; <UNPREDICTABLE>
    8a9c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    8aa0:	stmdbcs	r0, {r1, r8}
    8aa4:			; <UNDEFINED> instruction: 0xf5b0bf08
    8aa8:	bicle	r3, r9, #128, 30	; 0x200
    8aac:	nrmcce	f7, f6
    8ab0:	bvs	fe8c2894 <__bss_end__@@Base+0xfe43c788>
    8ab4:	nrmcce	f7, f6
    8ab8:	ldrdgt	pc, [r0], -r4
    8abc:	strb	r9, [r4, -r2, lsl #4]!
    8ac0:	orreq	pc, r0, r0, lsl #2
    8ac4:	tsteq	r9, r0, ror r6
    8ac8:	b	ff046abc <__bss_end__@@Base+0xfebc09b0>
    8acc:	eorvs	r4, r0, #140509184	; 0x8600000
    8ad0:	stmdbvs	r3!, {r3, r4, r5, r8, ip, sp, pc}
    8ad4:	stmibvs	r0!, {r0, r2, r5, r6, r7, fp, sp, lr}
    8ad8:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    8adc:			; <UNDEFINED> instruction: 0xf7fbe737
    8ae0:	stmdbmi	sl, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    8ae4:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    8ae8:	cmncc	ip, r8, ror r4
    8aec:	cdp2	0, 10, cr15, cr4, cr13, {0}
    8af0:			; <UNDEFINED> instruction: 0xf8ccf7fe
    8af4:			; <UNDEFINED> instruction: 0xf7fb2001
    8af8:	svclt	0x0000ebac
    8afc:	andeq	ip, r2, r2, ror #6
    8b00:	andeq	r0, r0, r0, lsl #5
    8b04:	andeq	ip, r2, r0, asr r2
    8b08:	andeq	r4, r1, r4, asr r0
    8b0c:	strdeq	r7, [r1], -sl
    8b10:	ldrdeq	r3, [r1], -ip
    8b14:	svcmi	0x00f0e92d
    8b18:	blmi	fe45a564 <__bss_end__@@Base+0xfdfd4458>
    8b1c:	blhi	c3fd8 <stotal_xattr_bytes@@Base+0x7e440>
    8b20:	ldrbtmi	r6, [fp], #-2258	; 0xfffff72e
    8b24:	ldrdmi	pc, [r8], -r9
    8b28:	ldrdlt	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    8b2c:	beq	444354 <priority_list@@Base+0x3e254>
    8b30:	beq	1439c0 <read_from_file_buffer2@@Base+0x3de08>
    8b34:			; <UNDEFINED> instruction: 0xf8d34a8b
    8b38:	addslt	r0, r1, r8, lsl r1
    8b3c:	ldrbtmi	r4, [sl], #-2954	; 0xfffff476
    8b40:	ldmpl	r3, {r0, r1, r3, r8, ip, pc}^
    8b44:	movwls	r6, #63515	; 0xf81b
    8b48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8b4c:	movweq	lr, #48032	; 0xbba0
    8b50:	eorsle	r4, r6, #348127232	; 0x14c00000
    8b54:	streq	lr, [r0], #-2987	; 0xfffff455
    8b58:	stmdacs	r0, {r2, r4, r6, sl, lr}
    8b5c:	rschi	pc, sl, r0
    8b60:	stmdbne	r1, {r1, r7, r8, sl, fp, lr}
    8b64:			; <UNDEFINED> instruction: 0xf8d5447d
    8b68:			; <UNDEFINED> instruction: 0xf7fb00e0
    8b6c:	stmdacs	r0, {r4, r5, r6, r9, fp, sp, lr, pc}
    8b70:	rschi	pc, r7, r0
    8b74:			; <UNDEFINED> instruction: 0x3118f8d5
    8b78:	rsceq	pc, r0, r5, asr #17
    8b7c:			; <UNDEFINED> instruction: 0xf8c5441c
    8b80:			; <UNDEFINED> instruction: 0xf8d94118
    8b84:	blge	308b8c <read_from_file_buffer@@Base+0xc2f2c>
    8b88:	ldrdne	pc, [r8], -r9	; <UNPREDICTABLE>
    8b8c:			; <UNDEFINED> instruction: 0x2010f8d9
    8b90:	bcc	6cbcc <stotal_xattr_bytes@@Base+0x27034>
    8b94:	andls	r9, ip, #-2147483645	; 0x80000003
    8b98:			; <UNDEFINED> instruction: 0x4c75cb07
    8b9c:			; <UNDEFINED> instruction: 0x3014f8d9
    8ba0:	andsvs	r4, r8, ip, ror r4
    8ba4:			; <UNDEFINED> instruction: 0xf8d46059
    8ba8:			; <UNDEFINED> instruction: 0xf8d400e0
    8bac:	addsvs	r1, sl, r8, ror #1
    8bb0:	strmi	r4, [r8], #-1618	; 0xfffff9ae
    8bb4:	ldrdne	pc, [r8], -r9
    8bb8:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bbc:	ldrdlt	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    8bc0:			; <UNDEFINED> instruction: 0xf1bae002
    8bc4:	bicsle	r0, ip, r0, lsl #30
    8bc8:			; <UNDEFINED> instruction: 0xf5cb4a6a
    8bcc:	cdpmi	8, 6, cr5, cr10, cr0, {0}
    8bd0:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    8bd4:	stclmi	13, cr4, [sl], #-420	; 0xfffffe5c
    8bd8:			; <UNDEFINED> instruction: 0xf8d2447e
    8bdc:	ldrbtmi	r1, [sp], #-228	; 0xffffff1c
    8be0:			; <UNDEFINED> instruction: 0x0018f8d9
    8be4:	bl	299ddc <read_from_file_buffer@@Base+0x5417c>
    8be8:			; <UNDEFINED> instruction: 0xf8c2030b
    8bec:	smlattls	sl, r8, r0, r3
    8bf0:	andsle	r4, r0, #1879048200	; 0x70000008
    8bf4:	ldrdne	pc, [r0], -r9	; <UNPREDICTABLE>
    8bf8:	bl	490e8 <stotal_xattr_bytes@@Base+0x3550>
    8bfc:	stmpl	sl, {r1, sl, fp}
    8c00:	andle	r4, r8, #276824064	; 0x10800000
    8c04:	smlsdcc	r1, pc, sl, r4	; <UNPREDICTABLE>
    8c08:	ldrbtmi	r4, [sl], #-647	; 0xfffffd79
    8c0c:	ldrdcs	pc, [r4], #130	; 0x82	; <UNPREDICTABLE>
    8c10:	andcs	pc, r4, ip, asr #17
    8c14:			; <UNDEFINED> instruction: 0xf5b3d3ee
    8c18:			; <UNDEFINED> instruction: 0xf5085f00
    8c1c:	cmple	ip, #0, 16
    8c20:	ldrdne	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
    8c24:	andeq	pc, r1, #68, 4	; 0x40000004
    8c28:	ldrdcc	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
    8c2c:	ldrsbtgt	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    8c30:	addsmi	r1, r0, #200, 20	; 0xc8000
    8c34:			; <UNDEFINED> instruction: 0xf501d812
    8c38:	strbtmi	r4, [r0], -r0, lsl #3
    8c3c:			; <UNDEFINED> instruction: 0xf7fb3102
    8c40:	strmi	lr, [r4], r6, lsl #20
    8c44:	rsbsle	r2, ip, r0, lsl #16
    8c48:	ldrdcc	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
    8c4c:	ldrdcs	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
    8c50:	rscseq	pc, r0, r6, asr #17
    8c54:	addmi	pc, r0, #8388608	; 0x800000
    8c58:	rsccs	pc, ip, r6, asr #17
    8c5c:	ldrdcs	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    8c60:			; <UNDEFINED> instruction: 0xf8d51c99
    8c64:			; <UNDEFINED> instruction: 0xf04f0084
    8c68:			; <UNDEFINED> instruction: 0xf8cd0e00
    8c6c:	vst4.8	{d30-d33}, [pc], r8
    8c70:			; <UNDEFINED> instruction: 0xf8d55e00
    8c74:	strbtmi	r3, [r1], #-156	; 0xffffff64
    8c78:	and	pc, r0, sp, asr #17
    8c7c:	ldrbtmi	r9, [r3], -r1, lsl #6
    8c80:			; <UNDEFINED> instruction: 0xf996f7fe
    8c84:	ldrsbtcs	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
    8c88:	ldrdne	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
    8c8c:	movweq	pc, #58304	; 0xe3c0	; <UNPREDICTABLE>
    8c90:			; <UNDEFINED> instruction: 0xf1035250
    8c94:	stmdblt	fp, {r1, sl, fp}
    8c98:	sfmeq	f7, 1, [r2], {72}	; 0x48
    8c9c:	ldrsbtcc	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    8ca0:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    8ca4:	ldrdcs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    8ca8:	movwpl	pc, #1283	; 0x503	; <UNPREDICTABLE>
    8cac:			; <UNDEFINED> instruction: 0xf8c43302
    8cb0:			; <UNDEFINED> instruction: 0xf8d430f4
    8cb4:			; <UNDEFINED> instruction: 0xf50030e4
    8cb8:			; <UNDEFINED> instruction: 0xf5a25100
    8cbc:	strbtmi	r5, [r3], #-512	; 0xfffffe00
    8cc0:	rsccc	pc, r4, r4, asr #17
    8cc4:	stmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cc8:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    8ccc:			; <UNDEFINED> instruction: 0x0018f8d9
    8cd0:	movwpl	pc, #1443	; 0x5a3	; <UNPREDICTABLE>
    8cd4:	rsccc	pc, r8, r4, asr #17
    8cd8:	stmdbls	fp, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    8cdc:	movweq	pc, #12554	; 0x310a	; <UNPREDICTABLE>
    8ce0:	andcs	r9, r0, #0, 6
    8ce4:	strcs	r9, [r0], #-2826	; 0xfffff4f6
    8ce8:	andsls	pc, ip, sp, asr #17
    8cec:			; <UNDEFINED> instruction: 0xf8cd2500
    8cf0:	movwls	fp, #8208	; 0x2010
    8cf4:	stmib	sp, {r0, r8, r9, sp}^
    8cf8:	andls	r4, r6, #8, 10	; 0x2000000
    8cfc:	andls	r9, r3, #1342177280	; 0x50000000
    8d00:	cdp	2, 1, cr9, cr8, cr1, {0}
    8d04:	stmibvs	sl, {r4, r9, fp}^
    8d08:	blx	1746d0c <__bss_end__@@Base+0x12c0c00>
    8d0c:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    8d10:			; <UNDEFINED> instruction: 0x311cf8d2
    8d14:			; <UNDEFINED> instruction: 0xf8c23301
    8d18:	bmi	715190 <__bss_end__@@Base+0x28f084>
    8d1c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    8d20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d24:	subsmi	r9, sl, pc, lsl #22
    8d28:	andslt	sp, r1, r7, lsl r1
    8d2c:	blhi	c4028 <stotal_xattr_bytes@@Base+0x7e490>
    8d30:	svchi	0x00f0e8bd
    8d34:	strpl	pc, [r0], #-1290	; 0xfffffaf6
    8d38:	ldrbtpl	pc, [pc], #1060	; 8d40 <ZSTD_maxCLevel@plt+0x4844>	; <UNPREDICTABLE>
    8d3c:	ldreq	pc, [pc], #-36	; 8d44 <ZSTD_maxCLevel@plt+0x4848>
    8d40:	ldmdbmi	r3, {r1, r2, r3, r8, r9, sl, sp, lr, pc}
    8d44:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    8d48:	orrcc	r4, r4, r8, ror r4
    8d4c:	ldc2l	0, cr15, [r4, #-52]!	; 0xffffffcc
    8d50:			; <UNDEFINED> instruction: 0xff9cf7fd
    8d54:			; <UNDEFINED> instruction: 0xf7fb2001
    8d58:			; <UNDEFINED> instruction: 0xf7fbea7c
    8d5c:	svclt	0x0000e95e
    8d60:	andeq	ip, r2, sl, lsr #27
    8d64:	strdeq	ip, [r2], -lr
    8d68:	andeq	r0, r0, r0, lsl #5
    8d6c:	andeq	ip, r2, r8, ror #26
    8d70:	andeq	ip, r2, ip, lsr #26
    8d74:	strdeq	ip, [r2], -sl
    8d78:	strdeq	ip, [r2], -r4
    8d7c:	andeq	ip, r2, lr, ror #25
    8d80:	andeq	ip, r2, r8, ror #25
    8d84:	andeq	ip, r2, r2, asr #25
    8d88:			; <UNDEFINED> instruction: 0x0002cbbe
    8d8c:	andeq	fp, r2, lr, lsl pc
    8d90:	muleq	r1, sl, r2
    8d94:	andeq	r3, r1, ip, ror r8
    8d98:	blmi	151b6ec <__bss_end__@@Base+0x10955e0>
    8d9c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    8da0:	cfldr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    8da4:	bmi	149f0f8 <__bss_end__@@Base+0x1018fec>
    8da8:	orrsls	r6, r3, #1769472	; 0x1b0000
    8dac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8db0:	ldrbtmi	r6, [sl], #-2563	; 0xfffff5fd
    8db4:	andls	r9, r2, #1
    8db8:	movwls	r6, #14363	; 0x381b
    8dbc:	rsbsle	r3, lr, r1, lsl #6
    8dc0:	tstcs	r0, r6, lsl #16
    8dc4:	bl	3c6db8 <inode_info@@Base+0x1100>
    8dc8:	cmnle	sl, r0, lsl #16
    8dcc:	stcge	12, cr4, [r6, #-292]	; 0xfffffedc
    8dd0:			; <UNDEFINED> instruction: 0x4628447c
    8dd4:			; <UNDEFINED> instruction: 0xf7fb34c8
    8dd8:			; <UNDEFINED> instruction: 0x4620e854
    8ddc:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8de0:	strtmi	r9, [r8], -r1, lsl #22
    8de4:	mlavs	r8, r3, r8, pc	; <UNPREDICTABLE>
    8de8:			; <UNDEFINED> instruction: 0x461d8cdb
    8dec:			; <UNDEFINED> instruction: 0xf7fb9300
    8df0:			; <UNDEFINED> instruction: 0x4620ea78
    8df4:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8df8:	cmplt	r6, r8, lsr #12
    8dfc:	blmi	edb6fc <__bss_end__@@Base+0xa555f0>
    8e00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e04:	blls	fe4e2e74 <__bss_end__@@Base+0xfe05cd68>
    8e08:	qdsuble	r4, sl, sl
    8e0c:	cfldr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
    8e10:	blls	785d8 <stotal_xattr_bytes@@Base+0x32a40>
    8e14:	ldmdavs	r8, {r0, r1, r3, r4, r9, fp, sp, lr}
    8e18:	blx	ff446e1a <__bss_end__@@Base+0xfefc0d0e>
    8e1c:			; <UNDEFINED> instruction: 0x46314b37
    8e20:	andls	r4, r4, #2097152	; 0x200000
    8e24:	stmdage	ip, {r1, r9, fp, ip, pc}^
    8e28:	movwls	r5, #22739	; 0x58d3
    8e2c:	b	ff6c6e20 <__bss_end__@@Base+0xff240d14>
    8e30:	cmple	lr, r0, lsl #16
    8e34:			; <UNDEFINED> instruction: 0xf7fba84c
    8e38:	bls	c2ed0 <stotal_xattr_bytes@@Base+0x7d338>
    8e3c:	ldmpl	r3, {r4, r5, r8, r9, fp, lr}^
    8e40:	ldmdavs	fp, {r0, r1, r9, fp, ip, pc}
    8e44:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    8e48:	stcmi	3, cr11, [lr, #-508]!	; 0xfffffe04
    8e4c:	ldrbtmi	r9, [sp], #-2820	; 0xfffff4fc
    8e50:	strbeq	pc, [r8], -r3, lsl #2	; <UNPREDICTABLE>
    8e54:			; <UNDEFINED> instruction: 0xf8d735c8
    8e58:			; <UNDEFINED> instruction: 0xf8dcc000
    8e5c:	ldmib	r2, {r5, sp}^
    8e60:	ldrtmi	r2, [r2], #-1
    8e64:	ldrmi	fp, [r0], #-840	; 0xfffffcb8
    8e68:	strbeq	r2, [r1, r0, lsl #8]!
    8e6c:	cmpeq	r4, #323584	; 0x4f000
    8e70:	blne	86ec0 <stotal_xattr_bytes@@Base+0x41328>
    8e74:			; <UNDEFINED> instruction: 0xf443bf48
    8e78:	strmi	r4, [fp], #-768	; 0xfffffd00
    8e7c:	addslt	r4, ip, #536870920	; 0x20000008
    8e80:	ldmib	sp, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    8e84:	strtmi	r3, [r8], -r0, lsl #4
    8e88:	svclt	0x00084594
    8e8c:	movwls	r4, #1571	; 0x623
    8e90:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e94:	andcs	r6, r1, #3866624	; 0x3b0000
    8e98:	ldrbhi	r4, [ip], #1576	; 0x628
    8e9c:	eorcs	pc, r8, r3, lsl #17
    8ea0:	svc	0x00c4f7fa
    8ea4:	svccs	0x0000687f
    8ea8:	stmdals	r4, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    8eac:	blx	1644ef2 <__bss_end__@@Base+0x11bede6>
    8eb0:			; <UNDEFINED> instruction: 0xf7fba84c
    8eb4:	stmdals	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
    8eb8:	strmi	lr, [r4], -r0, lsr #15
    8ebc:	andcs	lr, r0, r1, ror #15
    8ec0:	ldmdami	r1, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    8ec4:	sbccc	r4, r8, r8, ror r4
    8ec8:	svc	0x00b0f7fa
    8ecc:			; <UNDEFINED> instruction: 0xf7fba806
    8ed0:	stmdami	lr, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    8ed4:	ldrbtmi	r9, [r8], #-2821	; 0xfffff4fb
    8ed8:	ldrmi	r3, [r8, r8, asr #1]
    8edc:			; <UNDEFINED> instruction: 0xf7fba84c
    8ee0:			; <UNDEFINED> instruction: 0xf7fbea2e
    8ee4:	svclt	0x0000e89a
    8ee8:	andeq	fp, r2, r0, lsr #29
    8eec:	andeq	r0, r0, r0, lsl #5
    8ef0:	andeq	fp, r2, sl, lsl #29
    8ef4:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    8ef8:	andeq	fp, r2, ip, lsr lr
    8efc:	andeq	r0, r0, r8, asr #4
    8f00:	muleq	r0, r4, r2
    8f04:	andeq	ip, r2, lr, ror sl
    8f08:	andeq	ip, r2, r8, lsl #20
    8f0c:	strdeq	ip, [r2], -r6
    8f10:	tstcs	r0, ip, lsl sl
    8f14:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    8f18:	sbclt	fp, r9, r0, lsr r5
    8f1c:			; <UNDEFINED> instruction: 0x466858d3
    8f20:	movtls	r6, #30747	; 0x781b
    8f24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8f28:	b	1746f1c <__bss_end__@@Base+0x12c0e10>
    8f2c:			; <UNDEFINED> instruction: 0x4c17bb08
    8f30:			; <UNDEFINED> instruction: 0xf7fa4668
    8f34:	ldrbtmi	lr, [ip], #-4006	; 0xfffff05a
    8f38:	ldreq	pc, [r0, #-260]!	; 0xfffffefc
    8f3c:			; <UNDEFINED> instruction: 0xf7fb4620
    8f40:	and	lr, r3, r4, lsl #16
    8f44:	strtmi	r4, [r8], -r1, lsr #12
    8f48:	b	1c46f3c <__bss_end__@@Base+0x17c0e30>
    8f4c:	blcs	239e0 <_IO_stdin_used@@Base+0x7430>
    8f50:			; <UNDEFINED> instruction: 0x4668d1f8
    8f54:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f58:			; <UNDEFINED> instruction: 0xf7fa4620
    8f5c:	bmi	344d04 <read_from_file_buffer@@Base+0xff0a4>
    8f60:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f68:	subsmi	r9, sl, r7, asr #22
    8f6c:	sublt	sp, r9, r8, lsl #2
    8f70:	stmdami	r8, {r4, r5, r8, sl, fp, ip, sp, pc}
    8f74:			; <UNDEFINED> instruction: 0xf7fa4478
    8f78:	uqsaxmi	lr, r8, sl
    8f7c:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f80:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f84:	andeq	fp, r2, r6, lsr #26
    8f88:	andeq	r0, r0, r0, lsl #5
    8f8c:	muleq	r2, r6, r9
    8f90:	ldrdeq	fp, [r2], -sl
    8f94:	andeq	ip, r2, r8, asr r9
    8f98:	tstcs	r0, r9, lsl sl
    8f9c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    8fa0:	sbclt	fp, r9, r0, lsr r5
    8fa4:			; <UNDEFINED> instruction: 0x466858d3
    8fa8:	movtls	r6, #30747	; 0x781b
    8fac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8fb0:	b	646fa4 <__bss_end__@@Base+0x1c0e98>
    8fb4:			; <UNDEFINED> instruction: 0x4c14b9d8
    8fb8:	strtmi	r4, [r8], -sp, ror #12
    8fbc:			; <UNDEFINED> instruction: 0xf7fa447c
    8fc0:	strtmi	lr, [r0], -r0, ror #30
    8fc4:	svc	0x00c0f7fa
    8fc8:	movwcs	r4, #5672	; 0x1628
    8fcc:	addcc	pc, r0, r4, asr #17
    8fd0:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fd4:			; <UNDEFINED> instruction: 0xf7fa4620
    8fd8:	bmi	344c88 <read_from_file_buffer@@Base+0xff028>
    8fdc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8fe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fe4:	subsmi	r9, sl, r7, asr #22
    8fe8:	sublt	sp, r9, r8, lsl #2
    8fec:	stmdami	r8, {r4, r5, r8, sl, fp, ip, sp, pc}
    8ff0:			; <UNDEFINED> instruction: 0xf7fa4478
    8ff4:	uqadd16mi	lr, r8, ip
    8ff8:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ffc:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9000:	muleq	r2, lr, ip
    9004:	andeq	r0, r0, r0, lsl #5
    9008:	andeq	ip, r2, r0, lsl r9
    900c:	andeq	fp, r2, lr, asr ip
    9010:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    9014:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    9018:	stmdblt	r1, {r0, r3, r6, r7, r9, fp, sp, lr}
    901c:			; <UNDEFINED> instruction: 0xf7fd4770
    9020:	svclt	0x0000bda7
    9024:			; <UNDEFINED> instruction: 0x0002c8b6
    9028:	tstcs	r0, fp, lsr sl
    902c:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    9030:	mvnsmi	lr, #737280	; 0xb4000
    9034:	ldmpl	r3, {r0, r1, r3, r6, r7, ip, sp, pc}^
    9038:	ldmdavs	fp, {r1, fp, sp, pc}
    903c:			; <UNDEFINED> instruction: 0xf04f9349
    9040:	blmi	dc9c48 <__bss_end__@@Base+0x943b3c>
    9044:	movwls	r4, #5243	; 0x147b
    9048:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    904c:	cmple	r9, r0, lsl #16
    9050:	ldcmi	8, cr10, [r4], #-8
    9054:	svc	0x0014f7fa
    9058:	ldrbtmi	r4, [ip], #-2099	; 0xfffff7cd
    905c:			; <UNDEFINED> instruction: 0xf7fa4478
    9060:	blmi	cc4e38 <__bss_end__@@Base+0x83ed2c>
    9064:	ldmpl	r7, {r0, r9, fp, ip, pc}^
    9068:			; <UNDEFINED> instruction: 0xf00e6838
    906c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    9070:	ldmdavs	r8!, {r1, r4, r5, r8, ip, lr, pc}
    9074:	stc2l	0, cr15, [r6, #56]!	; 0x38
    9078:	ldmib	r4, {r0, r2, r5, r7, r8, fp, sp, lr}^
    907c:	bvs	fe991ca4 <__bss_end__@@Base+0xfe50bb98>
    9080:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    9084:			; <UNDEFINED> instruction: 0xf8d03e01
    9088:			; <UNDEFINED> instruction: 0x46018018
    908c:	stmdbne	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    9090:			; <UNDEFINED> instruction: 0xf8d5444d
    9094:	stmib	r5, {r3, sp, lr, pc}^
    9098:			; <UNDEFINED> instruction: 0xf02e2300
    909c:	stmib	r0, {r7, r8, sl, ip, sp, lr}^
    90a0:	ldmdbne	r2, {r1, r2, r8, r9, sp}^
    90a4:	bl	10e1b44 <__bss_end__@@Base+0xc5ba38>
    90a8:	stmib	r4, {r0, r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    90ac:	blls	51cd4 <stotal_xattr_bytes@@Base+0xc13c>
    90b0:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    90b4:			; <UNDEFINED> instruction: 0xf00e6818
    90b8:	stmibvs	r3!, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    90bc:	strbmi	r6, [fp], #-2785	; 0xfffff51f
    90c0:	movwcs	lr, #2515	; 0x9d3
    90c4:	sbcle	r2, pc, r0, lsl #18
    90c8:			; <UNDEFINED> instruction: 0xf7fd4640
    90cc:	ldmdavs	r8!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    90d0:	cdp2	0, 0, cr15, cr12, cr14, {0}
    90d4:	sbcle	r2, ip, r0, lsl #16
    90d8:	stmdage	r2, {r1, r2, r4, sl, fp, lr}
    90dc:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    90e0:	addcc	pc, r0, r4, asr #17
    90e4:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90e8:			; <UNDEFINED> instruction: 0xf7fa4620
    90ec:	bmi	4c4b74 <__bss_end__@@Base+0x3ea68>
    90f0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    90f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90f8:	subsmi	r9, sl, r9, asr #22
    90fc:	sublt	sp, fp, r9, lsl #2
    9100:	mvnshi	lr, #12386304	; 0xbd0000
    9104:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    9108:	mrc	7, 4, APSR_nzcv, cr0, cr10, {7}
    910c:			; <UNDEFINED> instruction: 0xf7fba802
    9110:			; <UNDEFINED> instruction: 0xf7fae916
    9114:	svclt	0x0000ef82
    9118:	andeq	fp, r2, lr, lsl #24
    911c:	andeq	r0, r0, r0, lsl #5
    9120:	strdeq	fp, [r2], -r8
    9124:	andeq	ip, r2, r2, ror r8
    9128:	andeq	ip, r2, r0, ror r8
    912c:	andeq	r0, r0, r8, lsl #7
    9130:	andeq	r0, r0, r8, ror #6
    9134:	andeq	ip, r2, lr, ror #15
    9138:	andeq	fp, r2, sl, asr #22
    913c:	andeq	ip, r2, r6, asr #15
    9140:	ldrbtlt	r4, [r0], #-2825	; 0xfffff4f7
    9144:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
    9148:	bfine	r6, lr, #19, #1
    914c:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    9150:	strne	lr, [r2], -r6, lsl #22
    9154:			; <UNDEFINED> instruction: 0x460160b1
    9158:	movwcs	lr, #27072	; 0x69c0
    915c:			; <UNDEFINED> instruction: 0xbc705963
    9160:			; <UNDEFINED> instruction: 0xf00e6818
    9164:	svclt	0x0000bd17
    9168:	andeq	ip, r2, r8, lsl #15
    916c:	andeq	fp, r2, lr, ror #21
    9170:	andeq	r0, r0, r8, lsl #7
    9174:	blmi	b1ba28 <__bss_end__@@Base+0x69591c>
    9178:	ldrblt	r4, [r0, #1146]!	; 0x47a
    917c:	ldmpl	r3, {r0, r1, r3, r6, r7, ip, sp, pc}^
    9180:	movtls	r6, #38939	; 0x981b
    9184:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9188:	andls	r4, r0, r8, lsr #22
    918c:	movwls	r4, #5243	; 0x147b
    9190:	eorsle	r2, r4, r0, lsl #16
    9194:	tstcs	r0, r2, lsl #16
    9198:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    919c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    91a0:	stfmid	f5, [r3], #-220	; 0xffffff24
    91a4:	ldrbtmi	sl, [ip], #-3586	; 0xfffff1fe
    91a8:			; <UNDEFINED> instruction: 0xf7fa4630
    91ac:	strtmi	lr, [r0], -sl, ror #28
    91b0:	mcr	7, 6, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    91b4:	stmibvs	r2!, {fp, ip, pc}
    91b8:	ldrdcc	pc, [r0, -r4]!
    91bc:	mrrcne	9, 8, r6, pc, cr1	; <UNPREDICTABLE>
    91c0:	ldrdgt	pc, [r4, -r4]!
    91c4:	smlawtvc	r0, r4, r8, pc	; <UNPREDICTABLE>
    91c8:	tstne	r1, r2, lsl #22
    91cc:	sbcvs	r4, sp, r9, lsl sl
    91d0:	streq	pc, [r0, #-332]	; 0xfffffeb4
    91d4:	strmi	r6, [r1], -r3, lsl #1
    91d8:			; <UNDEFINED> instruction: 0xf8c06aa3
    91dc:	movwcc	ip, #4108	; 0x100c
    91e0:	ldrmi	r6, [r3], -r3, lsr #5
    91e4:			; <UNDEFINED> instruction: 0xf8c49a01
    91e8:	ldmpl	r3, {r2, r5, r8, ip, lr}^
    91ec:			; <UNDEFINED> instruction: 0xf00e6818
    91f0:			; <UNDEFINED> instruction: 0x4630fcd1
    91f4:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91f8:			; <UNDEFINED> instruction: 0xf7fa4620
    91fc:	bmi	3c4a64 <id_table@@Base+0x3edbc>
    9200:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    9204:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9208:	subsmi	r9, sl, r9, asr #22
    920c:	sublt	sp, fp, r8, lsl #2
    9210:	stmdami	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    9214:			; <UNDEFINED> instruction: 0xf7fa4478
    9218:	stmdage	r2, {r1, r3, r9, sl, fp, sp, lr, pc}
    921c:	stm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9220:	mrc	7, 7, APSR_nzcv, cr10, cr10, {7}
    9224:	andeq	fp, r2, r4, asr #21
    9228:	andeq	r0, r0, r0, lsl #5
    922c:			; <UNDEFINED> instruction: 0x0002bab0
    9230:	andeq	ip, r2, r6, lsr #14
    9234:	andeq	r0, r0, r8, asr #6
    9238:	andeq	fp, r2, sl, lsr sl
    923c:			; <UNDEFINED> instruction: 0x0002c6b8
    9240:	blmi	d5bb18 <__bss_end__@@Base+0x8d5a0c>
    9244:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    9248:	ldmpl	r3, {r0, r1, r3, r6, r7, ip, sp, pc}^
    924c:	ldmdavs	fp, {r0, r1, r4, r5, sl, fp, lr}
    9250:			; <UNDEFINED> instruction: 0xf04f9349
    9254:	blmi	c89e5c <__bss_end__@@Base+0x803d50>
    9258:	ldrbtmi	r4, [ip], #-2610	; 0xfffff5ce
    925c:	stmiapl	r1!, {r0, r1, r3, r4, r5, r6, sl, lr}
    9260:	ldrdcs	pc, [r8, -r3]!
    9264:	ldrbne	r6, [r3, r8, lsl #16]
    9268:			; <UNDEFINED> instruction: 0xf912f00f
    926c:	tstcs	r0, lr, lsr #22
    9270:	andls	r4, r0, #2097152	; 0x200000
    9274:	stmdage	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    9278:			; <UNDEFINED> instruction: 0xf7fb9301
    927c:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    9280:	stfmid	f5, [sl], #-200	; 0xffffff38
    9284:			; <UNDEFINED> instruction: 0xf7faa802
    9288:	ldrbtmi	lr, [ip], #-3580	; 0xfffff204
    928c:			; <UNDEFINED> instruction: 0xf7fa4620
    9290:			; <UNDEFINED> instruction: 0xf8d4ee5c
    9294:	vaddw.u8	q9, q1, d24
    9298:	stmdblt	fp, {r1, r2, r3, r8, r9}^
    929c:	andmi	pc, r0, #8388608	; 0x800000
    92a0:	tsteq	r1, r0, lsr #19
    92a4:	mrc	7, 6, APSR_nzcv, cr2, cr10, {7}
    92a8:			; <UNDEFINED> instruction: 0xf8d4b338
    92ac:	lsrvs	r2, r8, #2
    92b0:	stmdage	r2, {r8, sl, fp, ip, pc}
    92b4:	movwcs	r4, #3102	; 0xc1e
    92b8:	ldrbtmi	r1, [ip], #-3153	; 0xfffff3af
    92bc:	ldrbne	r6, [r3, fp, ror #6]
    92c0:	movwcs	lr, #27077	; 0x69c5
    92c4:	smlawtne	r8, r4, r8, pc	; <UNPREDICTABLE>
    92c8:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92cc:	strtmi	r9, [r0], -r1, lsl #22
    92d0:	bmi	61b138 <__bss_end__@@Base+0x19502c>
    92d4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    92d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    92dc:	subsmi	r9, sl, r9, asr #22
    92e0:	stmdals	r0, {r0, r3, r8, ip, lr, pc}
    92e4:	ldclt	0, cr11, [r0, #-300]!	; 0xfffffed4
    92e8:	blls	5b33c <stotal_xattr_bytes@@Base+0x157a4>
    92ec:			; <UNDEFINED> instruction: 0x47984478
    92f0:			; <UNDEFINED> instruction: 0xf7fba802
    92f4:			; <UNDEFINED> instruction: 0xf7fae824
    92f8:	ldmdbmi	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    92fc:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    9300:	orrscc	r4, r0, r8, ror r4
    9304:	blx	fe645340 <__bss_end__@@Base+0xfe1bf234>
    9308:	stc2l	7, cr15, [r0], {253}	; 0xfd
    930c:			; <UNDEFINED> instruction: 0xf7fa2001
    9310:	svclt	0x0000efa0
    9314:	strdeq	fp, [r2], -r8
    9318:	andeq	r0, r0, r0, lsl #5
    931c:	andeq	fp, r2, r2, ror #19
    9320:	andeq	ip, r2, r0, ror r6
    9324:			; <UNDEFINED> instruction: 0x000003bc
    9328:	andeq	r0, r0, r8, asr #4
    932c:	andeq	ip, r2, r2, asr #12
    9330:	andeq	ip, r2, r2, lsl r6
    9334:	andeq	fp, r2, r6, ror #18
    9338:	andeq	ip, r2, r0, ror #11
    933c:	andeq	r6, r1, r2, ror #25
    9340:	andeq	r3, r1, r4, asr #5
    9344:			; <UNDEFINED> instruction: 0x4605b5f8
    9348:	bmi	89bfd4 <__bss_end__@@Base+0x415ec8>
    934c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9350:			; <UNDEFINED> instruction: 0xf00b6818
    9354:	strmi	pc, [r6], -sp, lsr #21
    9358:	teqlt	r8, r0, lsl #16
    935c:	blvs	10dbbdc <__bss_end__@@Base+0xc55ad0>
    9360:	blvs	1a5a550 <__bss_end__@@Base+0x15d4444>
    9364:	strmi	r6, [fp], #-2066	; 0xfffff7ee
    9368:	lfmle	f4, 4, [ip], {147}	; 0x93
    936c:			; <UNDEFINED> instruction: 0xf7fa200c
    9370:	strmi	lr, [r4], -lr, lsr #30
    9374:	ldmdavs	r0!, {r8, r9, ip, sp, pc}
    9378:			; <UNDEFINED> instruction: 0xf8d0b1d0
    937c:			; <UNDEFINED> instruction: 0xf100c018
    9380:	blvs	10cb0a8 <__bss_end__@@Base+0xc44f9c>
    9384:	cmpeq	r8, r5, lsl #2	; <UNPREDICTABLE>
    9388:	ldmne	r8!, {r1, r3, r5, r6, r8, r9, fp, sp, lr}^
    938c:	andgt	pc, r0, r4, asr #17
    9390:	andcc	lr, r1, #196, 18	; 0x310000
    9394:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
    9398:	blvs	1a63468 <__bss_end__@@Base+0x15dd35c>
    939c:	blvs	14dac24 <__bss_end__@@Base+0x1054b18>
    93a0:	cmpvs	r3, #184549376	; 0xb000000
    93a4:			; <UNDEFINED> instruction: 0xf7ffbdf8
    93a8:	movwcs	pc, #3813	; 0xee5	; <UNPREDICTABLE>
    93ac:			; <UNDEFINED> instruction: 0xe7dd6033
    93b0:			; <UNDEFINED> instruction: 0xff46f7ff
    93b4:			; <UNDEFINED> instruction: 0xe7e06030
    93b8:	stmdami	r9, {r3, r8, fp, lr}
    93bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    93c0:			; <UNDEFINED> instruction: 0xf00d31a4
    93c4:			; <UNDEFINED> instruction: 0xf7fdfa39
    93c8:	andcs	pc, r1, r1, ror #24
    93cc:	svc	0x0040f7fa
    93d0:	strdeq	fp, [r2], -r0
    93d4:	andeq	r0, r0, r4, asr #5
    93d8:	andeq	fp, r2, r4, lsr #25
    93dc:	andeq	r6, r1, r4, lsr #24
    93e0:	andeq	r3, r1, r6, lsl #4
    93e4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    93e8:	addmi	r3, r3, #40, 6	; 0xa0000000
    93ec:			; <UNDEFINED> instruction: 0xf7fad001
    93f0:			; <UNDEFINED> instruction: 0x4770bd9d
    93f4:	andeq	fp, r2, lr, lsl ip
    93f8:	blvs	10f58c0 <__bss_end__@@Base+0xc6f7b4>
    93fc:	stmdami	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    9400:	eorcc	r4, r8, r8, ror r4
    9404:			; <UNDEFINED> instruction: 0xe79d4770
    9408:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    940c:	ldrbmi	r3, [r0, -r8, lsr #32]!
    9410:	andeq	fp, r2, r4, lsl #24
    9414:	strdeq	fp, [r2], -sl
    9418:	svcmi	0x00f0e92d
    941c:	ldrbtvc	pc, [pc], #1601	; 9424 <ZSTD_maxCLevel@plt+0x4f28>	; <UNPREDICTABLE>
    9420:	strtmi	r4, [r0], #-1664	; 0xfffff980
    9424:			; <UNDEFINED> instruction: 0xf5ad4404
    9428:	b	c1c830 <__bss_end__@@Base+0x796724>
    942c:	svclt	0x00280020
    9430:	addslt	r4, r1, r0, lsr #12
    9434:	ldclmi	6, cr4, [fp], #-548	; 0xfffffddc
    9438:	ldmdami	fp!, {r0, r6, r8, r9, ip}^
    943c:	ldrbtmi	r9, [ip], #-523	; 0xfffffdf5
    9440:	ldrbtmi	r4, [r8], #-2682	; 0xfffff586
    9444:			; <UNDEFINED> instruction: 0xf50d930d
    9448:	mrsls	r4, (UNDEF: 56)
    944c:	stmpl	r2, {r2, r3, r4, r5, r8, r9, ip, sp}
    9450:	andsvs	r6, sl, r2, lsl r8
    9454:	andeq	pc, r0, #79	; 0x4f
    9458:	movwls	r0, #49355	; 0xc0cb
    945c:			; <UNDEFINED> instruction: 0xf7fa4618
    9460:			; <UNDEFINED> instruction: 0x900aeeb6
    9464:			; <UNDEFINED> instruction: 0xf0002800
    9468:			; <UNDEFINED> instruction: 0xf1b880d1
    946c:	vpmax.f32	d16, d0, d0
    9470:	blmi	1be9784 <__bss_end__@@Base+0x1763678>
    9474:	beq	455b8 <append_fragments@@Base+0xfb1c>
    9478:			; <UNDEFINED> instruction: 0xf8df9a0a
    947c:	bcc	235b64 <dupl@@Base+0x2ff14>
    9480:	bge	42dc9c <priority_list@@Base+0x27b9c>
    9484:	bge	3adcb0 <id_table@@Base+0x28008>
    9488:	stmiapl	r3!, {r1, r2, r9, ip, pc}^
    948c:			; <UNDEFINED> instruction: 0xf8cd44fb
    9490:			; <UNDEFINED> instruction: 0x465c8010
    9494:	movwls	r4, #30303	; 0x765f
    9498:	eor	r4, r3, fp, asr #13
    949c:	b	13d58ac <__bss_end__@@Base+0xf4f7a0>
    94a0:	strmi	r7, [r8], r1, ror #19
    94a4:			; <UNDEFINED> instruction: 0xf10a9807
    94a8:	vmlals.f32	s0, s12, s2
    94ac:	blpl	468e0 <stotal_xattr_bytes@@Base+0xd48>
    94b0:	tstls	r0, r0, lsl #16
    94b4:	strls	r9, [r1], -r4, lsl #18
    94b8:	tstls	r4, r9, asr #22
    94bc:	blx	fef474bc <__bss_end__@@Base+0xfeac13b0>
    94c0:	andcc	lr, r8, #212, 18	; 0x350000
    94c4:	ldrdeq	lr, [ip, #-148]	; 0xffffff6c
    94c8:	movweq	lr, #15128	; 0x3b18
    94cc:	andeq	lr, r2, #74752	; 0x12400
    94d0:	bl	104f9d8 <__bss_end__@@Base+0xbc98cc>
    94d4:	stmib	r4, {r0, r2, r5, r6, r7, r8, ip, sp, lr}^
    94d8:	stmdbls	r8, {r2, r3, r6, r8}
    94dc:	andcc	lr, r8, #196, 18	; 0x310000
    94e0:	cfstr32le	mvfx4, [fp, #-324]!	; 0xfffffebc
    94e4:	movwmi	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    94e8:	cmncc	r8, #4, 26	; 0x100
    94ec:	ldrdeq	pc, [r4], r7
    94f0:	svcpl	0x0000f5b5
    94f4:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    94f8:			; <UNDEFINED> instruction: 0xf04f681b
    94fc:	mrsls	r0, R8_usr
    9500:			; <UNDEFINED> instruction: 0xf44fbfa8
    9504:	stmdbls	r9, {r8, sl, ip, lr}
    9508:	strtmi	r9, [fp], -r1, lsl #6
    950c:	andls	r3, r2, #98304	; 0x18000
    9510:			; <UNDEFINED> instruction: 0xf7fd465a
    9514:	cdpls	13, 0, cr15, cr6, cr13, {2}
    9518:	movwcs	lr, #35287	; 0x89d7
    951c:	smlabteq	lr, r0, r3, pc	; <UNPREDICTABLE>
    9520:	stmdals	r5, {r4, r5, pc}
    9524:	movwcs	lr, #10720	; 0x29e0
    9528:	stmdbcs	r0, {r0, r2, ip, pc}
    952c:	vand	d29, d24, d22
    9530:			; <UNDEFINED> instruction: 0xf04f0802
    9534:	vmla.i8	d16, d8, d0
    9538:	ldr	r0, [r3, r2, lsl #2]!
    953c:			; <UNDEFINED> instruction: 0x4617461e
    9540:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
    9544:	blcs	30178 <_IO_stdin_used@@Base+0x13bc8>
    9548:			; <UNDEFINED> instruction: 0x4632d136
    954c:	stcls	6, cr4, [ip, #-236]	; 0xffffff14
    9550:	strls	r9, [r0, #-2314]	; 0xfffff6f6
    9554:	stmibvc	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    9558:	strtmi	r9, [r8], r1, lsl #2
    955c:	blx	1b4755c <__bss_end__@@Base+0x16c1450>
    9560:			; <UNDEFINED> instruction: 0x464d4b35
    9564:	ldrbtmi	r9, [fp], #-2058	; 0xfffff7f6
    9568:	ldrdcs	lr, [r8, -r3]
    956c:	andeq	lr, r8, #18432	; 0x4800
    9570:			; <UNDEFINED> instruction: 0xf8d3621a
    9574:	bl	1151a3c <__bss_end__@@Base+0xccb930>
    9578:	subsvs	r0, r9, #1073741824	; 0x40000000
    957c:	teqne	r4, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    9580:	andeq	lr, r8, #18432	; 0x4800
    9584:	teqcs	r0, r3, asr #17	; <UNPREDICTABLE>
    9588:	tsteq	r1, r5, asr #22
    958c:	teqne	r4, r3, asr #17	; <UNPREDICTABLE>
    9590:	stcl	7, cr15, [lr], {250}	; 0xfa
    9594:	bmi	95ba40 <__bss_end__@@Base+0x4d5934>
    9598:	movwmi	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    959c:	teqcc	ip, #2030043136	; 0x79000000
    95a0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    95a4:	subsmi	r6, r1, sl, lsl r8
    95a8:	ldrtmi	sp, [r0], -lr, lsr #2
    95ac:			; <UNDEFINED> instruction: 0xf50d4639
    95b0:	andslt	r4, r1, r0, lsl #26
    95b4:	svchi	0x00f0e8bd
    95b8:	ldrtmi	r9, [r2], -fp, lsl #26
    95bc:	strls	r9, [r0, #-2829]	; 0xfffff4f3
    95c0:	movwls	r1, #6124	; 0x17ec
    95c4:			; <UNDEFINED> instruction: 0xf7fe463b
    95c8:			; <UNDEFINED> instruction: 0xf8dffa37
    95cc:	blls	1f97a4 <read_from_file_buffer2@@Base+0xf3bec>
    95d0:	ldrbtmi	r4, [ip], #1697	; 0x6a1
    95d4:	ldmib	ip, {r3, r4, fp, sp, lr}^
    95d8:			; <UNDEFINED> instruction: 0xf8dc2308
    95dc:	stmiane	sl!, {r2, r4, r5, r8, ip}
    95e0:	movweq	lr, #15172	; 0x3b44
    95e4:	teqmi	r0, ip	; <illegal shifter operand>	; <UNPREDICTABLE>
    95e8:	movwcs	lr, #35276	; 0x89cc
    95ec:	bl	124fb84 <__bss_end__@@Base+0xdc9a78>
    95f0:	stmib	ip, {r0, r8}^
    95f4:	str	r4, [sl, ip, asr #2]!
    95f8:	bmi	35c248 <sid_table@@Base+0x165c4>
    95fc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9600:	stmiapl	r3!, {r3, r8, r9, sl, sp, lr}
    9604:	ldr	r9, [fp, r7, lsl #6]
    9608:	stc	7, cr15, [r6, #-1000]	; 0xfffffc18
    960c:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    9610:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9614:			; <UNDEFINED> instruction: 0xf00d31bc
    9618:			; <UNDEFINED> instruction: 0xf7fdf90f
    961c:	andcs	pc, r1, r7, lsr fp	; <UNPREDICTABLE>
    9620:	mrc	7, 0, APSR_nzcv, cr6, cr10, {7}
    9624:	strdeq	fp, [r2], -lr
    9628:	strdeq	fp, [r2], -sl
    962c:	andeq	r0, r0, r0, lsl #5
    9630:	andeq	r0, r0, r4, ror r2
    9634:	andeq	ip, r2, r0, asr #8
    9638:	andeq	ip, r2, r6, ror #6
    963c:	andeq	fp, r2, r0, lsr #13
    9640:	strdeq	ip, [r2], -sl
    9644:	ldrdeq	ip, [r2], -r0
    9648:	ldrdeq	r6, [r1], -r0
    964c:			; <UNDEFINED> instruction: 0x00012fb2
    9650:	bmi	85bad8 <__bss_end__@@Base+0x3d59cc>
    9654:	blmi	85a840 <__bss_end__@@Base+0x3d4734>
    9658:			; <UNDEFINED> instruction: 0xb084b5b0
    965c:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    9660:	ldcmi	15, cr10, [pc], {2}
    9664:	rsbsvs	r6, sl, r2, lsl r8
    9668:	andeq	pc, r0, #79	; 0x4f
    966c:	ldrsbtcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    9670:	addseq	r4, r0, ip, ror r4
    9674:			; <UNDEFINED> instruction: 0xf0231dc3
    9678:	bl	feb4a29c <__bss_end__@@Base+0xfe6c4190>
    967c:	stmdbge	r2, {r0, r1, r8, sl, fp}
    9680:	bmi	635bf0 <__bss_end__@@Base+0x1afae4>
    9684:	strmi	r1, [fp], -r5, asr #16
    9688:	bcc	11f918 <read_from_file_buffer2@@Base+0x19d60>
    968c:	svcmi	0x0004f852
    9690:			; <UNDEFINED> instruction: 0xf8436824
    9694:	adcmi	r4, fp, #4, 22	; 0x1000
    9698:	ldfmid	f5, [r3], {248}	; 0xf8
    969c:	ldrmi	r2, [sl], -r0, lsl #6
    96a0:			; <UNDEFINED> instruction: 0xf8d4447c
    96a4:			; <UNDEFINED> instruction: 0xf8d4509c
    96a8:			; <UNDEFINED> instruction: 0x432c4138
    96ac:	ldrmi	fp, [ip], -ip, lsl #30
    96b0:	strls	r2, [r0], #-1025	; 0xfffffbff
    96b4:	mrc2	7, 5, pc, cr0, cr15, {7}
    96b8:	blmi	1dbef0 <read_from_file_buffer2@@Base+0xd6338>
    96bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    96c0:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    96c4:	qaddle	r4, sl, r2
    96c8:	ldrtmi	r3, [sp], r8, lsl #14
    96cc:			; <UNDEFINED> instruction: 0xf7fabdb0
    96d0:	svclt	0x0000eca4
    96d4:	andeq	fp, r2, r8, ror #11
    96d8:	andeq	r0, r0, r0, lsl #5
    96dc:	andeq	ip, r2, r0, ror r2
    96e0:	andeq	fp, r2, ip, asr #11
    96e4:	andeq	r0, r0, r8, lsr #6
    96e8:	andeq	ip, r2, ip, lsr #4
    96ec:	andeq	fp, r2, r0, lsl #11
    96f0:	addlt	fp, r2, r0, lsl r5
    96f4:	movwcs	r4, #3078	; 0xc06
    96f8:	ldrbtmi	r4, [ip], #-1562	; 0xfffff9e6
    96fc:	ldrdeq	pc, [r8, -r4]!
    9700:	svcvs	0x00e469a1
    9704:	strls	r0, [r0], #-256	; 0xffffff00
    9708:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    970c:	ldclt	0, cr11, [r0, #-8]
    9710:	ldrdeq	ip, [r2], -r2
    9714:			; <UNDEFINED> instruction: 0x460bb5f0
    9718:	ldrmi	r4, [r7], -sl, lsl #24
    971c:	strmi	r4, [r2], -sl, lsl #28
    9720:	ldrbtmi	r4, [ip], #-3338	; 0xfffff2f6
    9724:	stmibpl	r0!, {r0, r1, r7, ip, sp, pc}
    9728:	stmdbpl	r4!, {r0, r5, r9, sl, lr}^
    972c:	stmdavs	r0, {r8, r9, sl, ip, pc}
    9730:			; <UNDEFINED> instruction: 0xf7fd9401
    9734:	stmdacs	r0, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    9738:	qadd16mi	fp, r0, r4
    973c:	andlt	r2, r3, r0
    9740:	svclt	0x0000bdf0
    9744:	andeq	fp, r2, sl, lsl r5
    9748:	andeq	r0, r0, r4, ror r2
    974c:	andeq	r0, r0, r0, asr r2
    9750:	strmi	fp, [r1], #-345	; 0xfffffea7
    9754:			; <UNDEFINED> instruction: 0x07d20853
    9758:	blcs	877a0 <stotal_xattr_bytes@@Base+0x41c08>
    975c:			; <UNDEFINED> instruction: 0xf443bf48
    9760:	ldrmi	r4, [r3], #-768	; 0xfffffd00
    9764:	addslt	r4, sl, #268435464	; 0x10000008
    9768:			; <UNDEFINED> instruction: 0x4610d1f4
    976c:	svclt	0x00004770
    9770:	svcmi	0x00f0e92d
    9774:	blmi	e1b1e0 <__bss_end__@@Base+0x9950d4>
    9778:	ldrmi	fp, [r0], r5, lsl #1
    977c:	ldrbtmi	r4, [fp], #-1551	; 0xfffff9f1
    9780:	ldrmi	r9, [r9], -r2, lsl #6
    9784:	movweq	lr, #39512	; 0x9a58
    9788:	blmi	d3d91c <__bss_end__@@Base+0x8b7810>
    978c:	bls	39afac <id_table@@Base+0x15304>
    9790:			; <UNDEFINED> instruction: 0xf8512400
    9794:			; <UNDEFINED> instruction: 0xf1a2a003
    9798:			; <UNDEFINED> instruction: 0xf85b0b04
    979c:			; <UNDEFINED> instruction: 0xf0355f04
    97a0:	rscsle	r7, sl, r0, lsl #11
    97a4:	ldrdeq	pc, [r0], -sl
    97a8:			; <UNDEFINED> instruction: 0x463b4632
    97ac:	stc2l	0, cr15, [lr, #56]!	; 0x38
    97b0:			; <UNDEFINED> instruction: 0xf105b1f8
    97b4:	cps	#8
    97b8:	strmi	r0, [r1], #-584	; 0xfffffdb8
    97bc:	strbeq	r0, [r4, r3, ror #16]!
    97c0:	blmi	87810 <stotal_xattr_bytes@@Base+0x41c78>
    97c4:			; <UNDEFINED> instruction: 0xf443bf48
    97c8:	strtmi	r4, [r3], #-768	; 0xfffffd00
    97cc:	addslt	r4, ip, #268435465	; 0x10000009
    97d0:			; <UNDEFINED> instruction: 0xf00ed1f4
    97d4:	bl	fee492f0 <__bss_end__@@Base+0xfe9c31e4>
    97d8:			; <UNDEFINED> instruction: 0xf1690805
    97dc:	ldmdbne	r6!, {r8, fp}^
    97e0:	streq	pc, [r0, -r7, asr #2]
    97e4:	movweq	lr, #39512	; 0x9a58
    97e8:			; <UNDEFINED> instruction: 0x4620d1d7
    97ec:	pop	{r0, r2, ip, sp, pc}
    97f0:	ldmdbmi	fp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97f4:	ldmdami	fp, {r1, r4, r5, r9, sl, lr}
    97f8:			; <UNDEFINED> instruction: 0x468c463b
    97fc:			; <UNDEFINED> instruction: 0xf8519902
    9800:	tstls	r3, ip
    9804:	stmdapl	r8, {r1, r8, fp, ip, pc}
    9808:	strmi	r9, [r1], -r0, lsl #10
    980c:	tstls	r3, r3, lsl #16
    9810:	tstls	r1, r0, lsl #16
    9814:	mrc2	7, 2, pc, cr2, cr13, {7}
    9818:	bls	f5de0 <stotal_xattr_bytes@@Base+0xb0248>
    981c:	strbeq	r1, [r0, r9, lsr #17]!
    9820:	cmpeq	r4, #323584	; 0x4f000
    9824:	bleq	87874 <stotal_xattr_bytes@@Base+0x41cdc>
    9828:			; <UNDEFINED> instruction: 0xf443bf48
    982c:	strmi	r4, [r3], #-768	; 0xfffffd00
    9830:	addslt	r4, ip, #268435465	; 0x10000009
    9834:			; <UNDEFINED> instruction: 0xe7ced1f3
    9838:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    983c:			; <UNDEFINED> instruction: 0xfffcf00c
    9840:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    9844:			; <UNDEFINED> instruction: 0xfff8f00c
    9848:	blx	847844 <__bss_end__@@Base+0x3c1738>
    984c:			; <UNDEFINED> instruction: 0xf7fa2001
    9850:	strcs	lr, [r0], #-3328	; 0xfffff300
    9854:	svclt	0x0000e7c9
    9858:			; <UNDEFINED> instruction: 0x0002b4be
    985c:	strdeq	r0, [r0], -r4
    9860:	andeq	r0, r0, r4, ror r2
    9864:	andeq	r0, r0, r0, asr #5
    9868:	andeq	r3, r1, r6, lsr #5
    986c:	andeq	r2, r1, r6, asr pc
    9870:	cmnlt	r9, r2, lsl #12
    9874:	andcs	r4, r0, r1, lsl #8
    9878:	strbeq	r0, [r0, r3, asr #16]
    987c:	bleq	878cc <stotal_xattr_bytes@@Base+0x41d34>
    9880:			; <UNDEFINED> instruction: 0xf443bf48
    9884:	strmi	r4, [r3], #-768	; 0xfffffd00
    9888:	addslt	r4, r8, #-1610612728	; 0xa0000008
    988c:			; <UNDEFINED> instruction: 0x4770d1f4
    9890:	ldrbmi	r4, [r0, -r8, lsl #12]!
    9894:	orrslt	r4, r0, r1, lsl #12
    9898:			; <UNDEFINED> instruction: 0xf1006b43
    989c:	cmnlt	fp, r8, asr #4
    98a0:	andcs	r3, r0, r8, asr #6
    98a4:	stmdaeq	r3, {r0, r3, r4, sl, lr}^
    98a8:			; <UNDEFINED> instruction: 0xf81207c0
    98ac:	svclt	0x00480b01
    98b0:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
    98b4:	addmi	r4, sl, #50331648	; 0x3000000
    98b8:			; <UNDEFINED> instruction: 0xd1f4b298
    98bc:			; <UNDEFINED> instruction: 0x47704770
    98c0:			; <UNDEFINED> instruction: 0x47704618
    98c4:	bmi	31c4f8 <read_from_file_buffer@@Base+0xd6898>
    98c8:	ldrtlt	r4, [r0], #-1147	; 0xfffffb85
    98cc:	ldmpl	fp, {r2, r9, sl, lr}
    98d0:			; <UNDEFINED> instruction: 0xf853b282
    98d4:	cmplt	r0, r2, lsr #32
    98d8:	and	r4, r1, sp, lsl #12
    98dc:	teqlt	r0, r0, asr #19
    98e0:	movwcs	lr, #2512	; 0x9d0
    98e4:	svclt	0x000842ab
    98e8:	mvnsle	r4, r2, lsr #5
    98ec:	ldclt	0, cr2, [r0], #-4
    98f0:	svclt	0x00004770
    98f4:	andeq	fp, r2, r4, ror r3
    98f8:	andeq	r0, r0, r8, lsr #5
    98fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    9900:	ldrmi	fp, [r5], -ip, asr #1
    9904:			; <UNDEFINED> instruction: 0x46044a3f
    9908:	ldrmi	r9, [ip], -r2, lsl #8
    990c:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    9910:			; <UNDEFINED> instruction: 0xf8dd2030
    9914:			; <UNDEFINED> instruction: 0x460ea150
    9918:			; <UNDEFINED> instruction: 0xf8dd58d3
    991c:	ldmdavs	fp, {r5, r6, r8, ip, pc}
    9920:			; <UNDEFINED> instruction: 0xf04f934b
    9924:			; <UNDEFINED> instruction: 0xf8bd0300
    9928:			; <UNDEFINED> instruction: 0xf8bd8164
    992c:			; <UNDEFINED> instruction: 0xf7fa7168
    9930:	blmi	dc4a70 <__bss_end__@@Base+0x93e964>
    9934:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9938:	stmdacs	r0, {r8, r9}
    993c:	bls	3da9c <append_fragments@@Base+0x8000>
    9940:	stmdals	r2, {r8, sp}
    9944:	sbcsvs	r4, r4, r2, lsr fp
    9948:	stmib	r2, {r2, r3, r4, r6, sl, fp, ip, pc}^
    994c:	stmdage	r4, {r9, sl}
    9950:			; <UNDEFINED> instruction: 0xf8826095
    9954:	ldmib	sp, {r3, r5, lr}^
    9958:	mrrcls	6, 5, r5, fp, cr6
    995c:	andsge	pc, r8, r2, asr #17
    9960:	strpl	lr, [r4], -r2, asr #19
    9964:	eorls	pc, r0, r2, asr #17
    9968:	eorhi	pc, r4, r2, lsr #17
    996c:			; <UNDEFINED> instruction: 0xf88284d7
    9970:	bls	59a1c <stotal_xattr_bytes@@Base+0x13e84>
    9974:	movwls	r5, #14547	; 0x38d3
    9978:	ldc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    997c:	vstmdbmi	r5!, {d11-<overflow reg d58>}
    9980:	ldrbtmi	sl, [sp], #-3076	; 0xfffff3fc
    9984:			; <UNDEFINED> instruction: 0xf1054620
    9988:			; <UNDEFINED> instruction: 0xf7fa06c8
    998c:			; <UNDEFINED> instruction: 0x4630ea7a
    9990:	b	ff6c7980 <__bss_end__@@Base+0xff241874>
    9994:	stmdbmi	r0!, {r5, r9, sl, lr}
    9998:			; <UNDEFINED> instruction: 0xf8bd9c01
    999c:			; <UNDEFINED> instruction: 0xf8d53008
    99a0:	stmdapl	r1!, {r2, r3, r4, r5, r8, sp}^
    99a4:	sfmls	f3, 4, [r0], {1}
    99a8:	teqcs	ip, r5, asr #17	; <UNPREDICTABLE>
    99ac:	eorcs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    99b0:	eormi	pc, r3, r1, asr #16
    99b4:			; <UNDEFINED> instruction: 0xf7fa61e2
    99b8:	blls	104c10 <stotal_xattr_bytes@@Base+0xbf078>
    99bc:			; <UNDEFINED> instruction: 0x47984630
    99c0:	blmi	45c220 <sort_info_list@@Base+0x16120>
    99c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    99c8:	blls	12e3a38 <__bss_end__@@Base+0xe5d92c>
    99cc:	qaddle	r4, sl, fp
    99d0:	sublt	r9, ip, r0, lsl #16
    99d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    99d8:	blls	dba24 <stotal_xattr_bytes@@Base+0x95e8c>
    99dc:	sbccc	r4, r8, r8, ror r4
    99e0:	stmdage	r4, {r3, r4, r7, r8, r9, sl, lr}
    99e4:	stc	7, cr15, [sl], #1000	; 0x3e8
    99e8:	bl	5c79d8 <__bss_end__@@Base+0x1418cc>
    99ec:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    99f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    99f4:			; <UNDEFINED> instruction: 0xf00c31d0
    99f8:			; <UNDEFINED> instruction: 0xf7fdff1f
    99fc:	andcs	pc, r1, r7, asr #18
    9a00:	stc	7, cr15, [r6], #-1000	; 0xfffffc18
    9a04:	andeq	fp, r2, lr, lsr #6
    9a08:	andeq	r0, r0, r0, lsl #5
    9a0c:	andeq	fp, r2, r8, lsl #6
    9a10:	andeq	r0, r0, r8, asr #4
    9a14:	andeq	fp, r2, sl, asr #30
    9a18:	andeq	r0, r0, r8, lsr #5
    9a1c:	andeq	fp, r2, r8, ror r2
    9a20:	strdeq	fp, [r2], -r0
    9a24:	strdeq	r6, [r1], -r0
    9a28:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    9a2c:	mvnsmi	lr, #737280	; 0xb4000
    9a30:	mcrmi	6, 2, r4, cr0, cr13, {0}
    9a34:	movweq	lr, #23122	; 0x5a52
    9a38:	addlt	r4, sp, r4, lsl r6
    9a3c:			; <UNDEFINED> instruction: 0xf8df447e
    9a40:	svclt	0x000c90f8
    9a44:	movwcs	r2, #769	; 0x301
    9a48:	ldrbtmi	r6, [r9], #2930	; 0xb72
    9a4c:	ldmdagt	r7, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    9a50:	svclt	0x00082a00
    9a54:	stmib	sp, {r0, r8, r9, sp}^
    9a58:	tstlt	r3, sl, lsl #2
    9a5c:	pop	{r0, r2, r3, ip, sp, pc}
    9a60:	blmi	daaa28 <__bss_end__@@Base+0x92491c>
    9a64:	strmi	fp, [pc], -r2, lsr #5
    9a68:			; <UNDEFINED> instruction: 0xf8594606
    9a6c:			; <UNDEFINED> instruction: 0xf8533003
    9a70:	movwlt	r1, #4130	; 0x1022
    9a74:	movwcs	lr, #2513	; 0x9d1
    9a78:	svclt	0x000842ab
    9a7c:	tstle	r7, r2, lsr #5
    9a80:	svceq	0x0000f1bc
    9a84:	ldmib	r1, {r0, r2, ip, lr, pc}^
    9a88:	adcsmi	r2, fp, #4, 6	; 0x10000000
    9a8c:	adcsmi	fp, r2, #8, 30
    9a90:	bvs	2bded0 <read_from_file_buffer@@Base+0x78270>
    9a94:	strbmi	r6, [r3, #-2067]	; 0xfffff7ed
    9a98:			; <UNDEFINED> instruction: 0xf1b8d10a
    9a9c:	ldrshle	r3, [sp], #255	; 0xff
    9aa0:	blls	663be8 <__bss_end__@@Base+0x1ddadc>
    9aa4:			; <UNDEFINED> instruction: 0xd1034298
    9aa8:	bls	6a3cfc <__bss_end__@@Base+0x21dbf0>
    9aac:	smullsle	r4, r5, r3, r2
    9ab0:	stmdbcs	r0, {r0, r3, r6, r7, r8, fp, sp, lr}
    9ab4:	ldrdcs	sp, [ip], -lr
    9ab8:	bl	fe247aa8 <__bss_end__@@Base+0xfddc199c>
    9abc:	cmnlt	r8, #132, 12	; 0x8400000
    9ac0:			; <UNDEFINED> instruction: 0x46299b19
    9ac4:	andhi	pc, r0, r0, asr #17
    9ac8:	ldcls	6, cr4, [r6, #-128]	; 0xffffff80
    9acc:			; <UNDEFINED> instruction: 0xf8cc2400
    9ad0:	blls	695ae8 <__bss_end__@@Base+0x20f9dc>
    9ad4:	andcc	pc, r8, ip, asr #17
    9ad8:	strmi	lr, [r7], #-2509	; 0xfffff633
    9adc:	strmi	lr, [r5], #-2509	; 0xfffff633
    9ae0:	tstcs	r4, #3620864	; 0x374000
    9ae4:	andsgt	pc, r0, sp, asr #17
    9ae8:	strvs	lr, [r2, -sp, asr #19]
    9aec:			; <UNDEFINED> instruction: 0xf7ff9500
    9af0:			; <UNDEFINED> instruction: 0xf1b8ff05
    9af4:			; <UNDEFINED> instruction: 0x46043fff
    9af8:	strhcs	sp, [r8], -r0
    9afc:	bl	19c7aec <__bss_end__@@Base+0x15419e0>
    9b00:	bmi	3f6088 <inode_info@@Base+0x303d0>
    9b04:			; <UNDEFINED> instruction: 0xf8596004
    9b08:	ldmdavs	r2, {r1, sp}
    9b0c:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    9b10:			; <UNDEFINED> instruction: 0xf8426041
    9b14:	andlt	r0, sp, r8, lsr #32
    9b18:	mvnshi	lr, #12386304	; 0xbd0000
    9b1c:	stmdami	sl, {r0, r3, r8, fp, lr}
    9b20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9b24:			; <UNDEFINED> instruction: 0xf00c31dc
    9b28:			; <UNDEFINED> instruction: 0xf7fdfe87
    9b2c:	andcs	pc, r1, pc, lsr #17
    9b30:	bl	fe3c7b20 <__bss_end__@@Base+0xfdf41a14>
    9b34:	andeq	fp, r2, r8, asr #11
    9b38:	strdeq	fp, [r2], -r2
    9b3c:	andeq	r0, r0, r8, lsr #5
    9b40:	muleq	r0, r4, r2
    9b44:	andeq	r6, r1, r0, asr #9
    9b48:	andeq	r2, r1, r2, lsr #21
    9b4c:	svcmi	0x00f8e92d
    9b50:	andpl	lr, r9, #208, 18	; 0x340000
    9b54:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    9b58:	cmple	r4, r0, lsl #20
    9b5c:	ldmib	r0, {r0, r2, r5, sl, fp, lr}^
    9b60:			; <UNDEFINED> instruction: 0xf8b06704
    9b64:	andvc	r9, sl, r8, lsl r0
    9b68:	adcslt	r5, r2, #442368	; 0x6c000
    9b6c:	eormi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    9b70:	svclt	0x001842a5
    9b74:	eorle	r2, lr, r0, lsl #24
    9b78:	stmdaeq	r8, {r8, ip, sp, lr, pc}^
    9b7c:	stmibvs	r4!, {r2, sp, lr, pc}^
    9b80:	svclt	0x00182c00
    9b84:	eorle	r4, r6, r5, lsr #5
    9b88:	movwcs	lr, #2516	; 0x9d4
    9b8c:	svclt	0x000842bb
    9b90:	ldrhle	r4, [r4, #34]!	; 0x22
    9b94:	ldmvs	sl, {r0, r1, r5, r9, fp, sp, lr}
    9b98:	adcsmi	r1, fp, #55312384	; 0x34c0000
    9b9c:	adcsmi	fp, r2, #8, 30
    9ba0:	strtmi	sp, [r0], -sp, ror #3
    9ba4:			; <UNDEFINED> instruction: 0xf8f8f7ff
    9ba8:	mvnle	r4, r8, asr #10
    9bac:	ldmdavs	r8, {r0, r1, r5, r9, fp, sp, lr}
    9bb0:	stc2	7, cr15, [r4, #-1012]	; 0xfffffc0c
    9bb4:	ldrtmi	r6, [r2], -r3, lsr #20
    9bb8:			; <UNDEFINED> instruction: 0xf100685b
    9bbc:	strmi	r0, [r2], r8, asr #2
    9bc0:			; <UNDEFINED> instruction: 0x46404419
    9bc4:	b	5c7bb4 <__bss_end__@@Base+0x141aa8>
    9bc8:	ldrbmi	r4, [r0], -r3, lsl #13
    9bcc:	stc2l	0, cr15, [r8], {14}
    9bd0:	svceq	0x0000f1bb
    9bd4:	adcmi	sp, r5, #-1073741772	; 0xc0000034
    9bd8:	stccs	15, cr11, [r0], {24}
    9bdc:	bvs	839834 <__bss_end__@@Base+0x3b3728>
    9be0:	ldmfd	sp!, {sp}
    9be4:	movwcs	r8, #8184	; 0x1ff8
    9be8:	bvs	a25c1c <__bss_end__@@Base+0x59fb10>
    9bec:	svchi	0x00f8e8bd
    9bf0:	andeq	fp, r2, r6, ror #1
    9bf4:	andeq	r0, r0, r8, lsr #5
    9bf8:	svcmi	0x00f0e92d
    9bfc:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    9c00:	strmi	r8, [r9], r2, lsl #22
    9c04:	ldrmi	r4, [fp], r5, lsr #27
    9c08:	ldrmi	r4, [r2], r5, lsr #25
    9c0c:	addslt	r4, r9, sp, ror r4
    9c10:	strhtcc	pc, [r4], sp	; <UNPREDICTABLE>
    9c14:	stmdals	r7!, {r4, r8, sl, ip, pc}
    9c18:	blx	7e00c4 <__bss_end__@@Base+0x359fb8>
    9c1c:	movwls	pc, #46216	; 0xb488	; <UNPREDICTABLE>
    9c20:	eorvs	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    9c24:			; <UNDEFINED> instruction: 0xf0002800
    9c28:	blhi	e9fec <stotal_xattr_bytes@@Base+0xa4454>
    9c2c:	movwls	r6, #60231	; 0xeb47
    9c30:	ldmdavs	sp, {r2, r5, r8, r9, fp, ip, pc}
    9c34:	eorsle	r2, fp, r0, lsl #28
    9c38:	movteq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    9c3c:	blls	a2e888 <__bss_end__@@Base+0x5a877c>
    9c40:	addseq	r9, fp, sl, lsl #14
    9c44:	bcc	44546c <priority_list@@Base+0x3f36c>
    9c48:	ldmibvs	r6!, {r1, sp, lr, pc}^
    9c4c:	eorle	r2, pc, r0, lsl #28
    9c50:	movwcs	lr, #2518	; 0x9d6
    9c54:	svclt	0x0008454b
    9c58:	mvnsle	r4, r2, asr #10
    9c5c:	movwcs	lr, #10710	; 0x29d6
    9c60:	svclt	0x0008455b
    9c64:	mvnsle	r4, r2, asr r5
    9c68:	bls	2a453c <read_from_file_buffer@@Base+0x5e8dc>
    9c6c:	addsmi	r6, r3, #10158080	; 0x9b0000
    9c70:	mnf<illegal precision>z	f5, #3.0
    9c74:			; <UNDEFINED> instruction: 0x46282a10
    9c78:			; <UNDEFINED> instruction: 0xf7fa69b1
    9c7c:			; <UNDEFINED> instruction: 0x4607e9bc
    9c80:	mvnle	r2, r0, lsl #16
    9c84:	movwls	r6, #51507	; 0xc933
    9c88:	movwls	r6, #55667	; 0xd973
    9c8c:	blcs	3093c <_IO_stdin_used@@Base+0x1438c>
    9c90:	adchi	pc, lr, r0
    9c94:	mlacc	r9, r6, r8, pc	; <UNPREDICTABLE>
    9c98:			; <UNDEFINED> instruction: 0xf0002b00
    9c9c:	ldchi	0, cr8, [r0], #620	; 0x26c
    9ca0:	addmi	r9, r3, #11264	; 0x2c00
    9ca4:	blls	93dd2c <__bss_end__@@Base+0x4b7c20>
    9ca8:	ldmdavs	sp, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr}
    9cac:	bicle	r2, pc, r0, lsl #28
    9cb0:	ldrbmi	r9, [r2], -r6, lsr #22
    9cb4:	strbmi	r9, [r0], -r5, lsr #18
    9cb8:	ldmdavs	ip, {r1, r3, r5, r9, sl, fp, ip, pc}
    9cbc:	ldmib	r1, {r0, r1, r3, r4, r6, r9, sl, lr}^
    9cc0:	strbmi	sl, [r9], -r0, lsl #22
    9cc4:	strcs	r9, [r1], -r7, lsl #12
    9cc8:	cfstrsls	mvf9, [lr], {4}
    9ccc:	stmib	sp, {r8, sl, ip, pc}^
    9cd0:	strls	sl, [r6], #-2818	; 0xfffff4fe
    9cd4:	strls	r9, [r8], -fp, lsl #24
    9cd8:			; <UNDEFINED> instruction: 0xf7ff9405
    9cdc:	andslt	pc, r9, pc, lsl #28
    9ce0:	blhi	c4fdc <stotal_xattr_bytes@@Base+0x7f444>
    9ce4:	svchi	0x00f0e8bd
    9ce8:			; <UNDEFINED> instruction: 0xf7ff4630
    9cec:	blls	3c7e48 <inode_info@@Base+0x2190>
    9cf0:			; <UNDEFINED> instruction: 0xd1d84298
    9cf4:	blls	970590 <__bss_end__@@Base+0x4ea484>
    9cf8:	ldmdavs	fp, {r1, r4, r6, fp, sp, lr}
    9cfc:	bls	a2e540 <__bss_end__@@Base+0x5a8434>
    9d00:	vpmax.u8	d18, d0, d0
    9d04:	stmib	sp, {r0, r4, r5, r7, pc}^
    9d08:			; <UNDEFINED> instruction: 0x46998914
    9d0c:	blge	5c4448 <__bss_end__@@Base+0x13e33c>
    9d10:			; <UNDEFINED> instruction: 0xf8dd9613
    9d14:	mla	sp, r0, r0, fp
    9d18:	movteq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    9d1c:	ldmdavs	r0!, {r3, r4, r7, r9, sl, lr}
    9d20:	movwcs	lr, #51677	; 0xc9dd
    9d24:	blx	cc5d66 <__bss_end__@@Base+0x83fc5a>
    9d28:	mrseq	pc, (UNDEF: 88)	; <UNPREDICTABLE>
    9d2c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    9d30:	strtmi	sp, [r2], -sp, rrx
    9d34:			; <UNDEFINED> instruction: 0xf7fa4640
    9d38:			; <UNDEFINED> instruction: 0x4603e95e
    9d3c:	ldrmi	r4, [sp], -r8, lsr #12
    9d40:	stc2	0, cr15, [lr], {14}
    9d44:			; <UNDEFINED> instruction: 0xf00e4630
    9d48:	stccs	12, cr15, [r0, #-44]	; 0xffffffd4
    9d4c:	addhi	pc, pc, r0, asr #32
    9d50:	strbne	r9, [r5, pc, lsl #22]!
    9d54:	stmdbeq	r4, {r0, r3, r4, r8, r9, fp, sp, lr, pc}
    9d58:	movweq	lr, #15173	; 0x3b45
    9d5c:	blls	32e9a0 <read_from_file_buffer@@Base+0xe8d40>
    9d60:	movwls	r1, #51483	; 0xc91b
    9d64:	bl	11709a0 <__bss_end__@@Base+0xcea894>
    9d68:	movwls	r0, #54019	; 0xd303
    9d6c:	strcc	r9, [r1, -r8, lsr #22]
    9d70:	ldrhle	r4, [pc], #-43	; <UNPREDICTABLE>
    9d74:	ldrdcc	pc, [r0], -fp
    9d78:	eormi	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    9d7c:	strvc	pc, [r0], #52	; 0x34
    9d80:	ldmib	sp, {r2, r4, r5, r6, r7, ip, lr, pc}^
    9d84:	strbmi	r3, [sl], -pc
    9d88:	stmdapl	r6, {r1, r2, r6, r8, fp, lr}^
    9d8c:			; <UNDEFINED> instruction: 0xf00e6830
    9d90:			; <UNDEFINED> instruction: 0x4605fafd
    9d94:			; <UNDEFINED> instruction: 0xd1bf2800
    9d98:	ldrdcc	lr, [pc, -sp]
    9d9c:	stmdami	r2, {r1, r3, r6, r9, sl, lr}^
    9da0:	ldrdgt	pc, [r8, -pc]
    9da4:			; <UNDEFINED> instruction: 0xf8515808
    9da8:	strls	r1, [r0], #-12
    9dac:	tstls	r1, r0, lsl #16
    9db0:			; <UNDEFINED> instruction: 0xf7fd4688
    9db4:	stmdacs	r0, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
    9db8:	ldmdami	sp!, {r0, r4, r5, r7, r8, ip, lr, pc}
    9dbc:			; <UNDEFINED> instruction: 0xf00c4478
    9dc0:	ldmdami	ip!, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    9dc4:			; <UNDEFINED> instruction: 0xf00c4478
    9dc8:			; <UNDEFINED> instruction: 0xf7fcfd37
    9dcc:	andcs	pc, r1, pc, asr pc	; <UNPREDICTABLE>
    9dd0:	b	fc7dc0 <__bss_end__@@Base+0xb41cb4>
    9dd4:	ldmib	r6, {r2, r4, r5, r7, r8, fp, sp, lr}^
    9dd8:	ldmib	r6, {r1, r8, r9, sp}^
    9ddc:	strls	r0, [r0], #-260	; 0xfffffefc
    9de0:	stc2l	7, cr15, [r6], {255}	; 0xff
    9de4:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    9de8:	eorcc	pc, r9, r6, lsl #17
    9dec:			; <UNDEFINED> instruction: 0xe75784b0
    9df0:	ldrbmi	r9, [r2], -r5, lsr #18
    9df4:	ldrbmi	r9, [fp], -r0, lsl #10
    9df8:	strtls	r2, [sl], #-1025	; 0xfffffbff
    9dfc:	ldrdeq	lr, [r0, -r1]
    9e00:	ldc2	7, cr15, [r6], #1020	; 0x3fc
    9e04:	strb	r9, [r5, -fp]
    9e08:	andls	r4, lr, r7, lsl #12
    9e0c:	ldmdbls	r0, {r4, r8, r9, sl, sp, lr, pc}
    9e10:			; <UNDEFINED> instruction: 0xf8df4825
    9e14:	bls	33a0ac <read_from_file_buffer@@Base+0xf444c>
    9e18:			; <UNDEFINED> instruction: 0xf8515808
    9e1c:	blls	34de54 <sid_table@@Base+0x81d0>
    9e20:	stmdavs	r0, {sl, ip, pc}
    9e24:	tstls	r2, r1, lsl #2
    9e28:	blx	1247e26 <__bss_end__@@Base+0xdc1d1a>
    9e2c:	sbcle	r2, r4, r0, lsl #16
    9e30:			; <UNDEFINED> instruction: 0xe77e9912
    9e34:	ldmib	sp, {r0, r1, r4, r9, sl, fp, ip, pc}^
    9e38:	ldmib	sp, {r2, r4, r8, fp, pc}^
    9e3c:	bvs	cf4a9c <__bss_end__@@Base+0x86e990>
    9e40:			; <UNDEFINED> instruction: 0xf7fd6818
    9e44:	blls	2c8d38 <read_from_file_buffer@@Base+0x830d8>
    9e48:			; <UNDEFINED> instruction: 0x46046a35
    9e4c:	stmdavs	fp!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    9e50:	mrseq	pc, (UNDEF: 88)	; <UNPREDICTABLE>
    9e54:	ldmdals	r1, {r1, r3, r9, fp, ip, pc}
    9e58:			; <UNDEFINED> instruction: 0xf7fa4419
    9e5c:	cmnlt	r0, ip, asr #17
    9e60:			; <UNDEFINED> instruction: 0xf00e4620
    9e64:			; <UNDEFINED> instruction: 0xe71efb7d
    9e68:	svcge	0x001df47f
    9e6c:	blls	943e10 <__bss_end__@@Base+0x4bdd04>
    9e70:	ldmib	sp, {r0, r1, r4, r9, sl, fp, ip, pc}^
    9e74:	ldmib	sp, {r2, r4, r8, fp, pc}^
    9e78:	ldmdavs	sp, {r1, r2, r4, r8, r9, fp, sp, pc}
    9e7c:	ldmibvs	r1!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}
    9e80:	stcls	6, cr4, [r4], #-128	; 0xffffff80
    9e84:	movwcs	lr, #18902	; 0x49d6
    9e88:	stmdbls	r5!, {r0, r5, sp, lr}
    9e8c:	movwcs	lr, #2497	; 0x9c1
    9e90:	andsvs	r9, sp, r6, lsr #22
    9e94:	blx	1945ed6 <__bss_end__@@Base+0x14bfdca>
    9e98:	str	r2, [r0, -r0]!
    9e9c:	andeq	fp, r2, r0, lsr r0
    9ea0:	andeq	r0, r0, r8, lsr #5
    9ea4:	strdeq	r0, [r0], -r4
    9ea8:	andeq	r0, r0, r4, ror r2
    9eac:	andeq	r0, r0, r0, asr #5
    9eb0:	andeq	r2, r1, r4, asr sp
    9eb4:	ldrdeq	r2, [r1], -r4
    9eb8:	andeq	r0, r0, r0, asr r2
    9ebc:	mlascs	lr, r0, r8, pc	; <UNPREDICTABLE>
    9ec0:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    9ec4:	ldrtlt	fp, [r0], #-2482	; 0xfffff64e
    9ec8:	strmi	lr, [r4, #-2512]	; 0xfffff630
    9ecc:	andeq	lr, r5, #84, 20	; 0x54000
    9ed0:			; <UNDEFINED> instruction: 0xf890d009
    9ed4:			; <UNDEFINED> instruction: 0xb1b2203d
    9ed8:	strmi	r4, [r1], -pc, lsl #20
    9edc:	ldmpl	fp, {r4, r5, sl, fp, ip, sp, pc}
    9ee0:			; <UNDEFINED> instruction: 0xf00d6818
    9ee4:	bmi	379848 <sid_table@@Base+0x33bc4>
    9ee8:	ldclt	6, cr4, [r0], #-4
    9eec:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    9ef0:	stmdalt	r8!, {r1, r2, r3, ip, sp, lr, pc}
    9ef4:	tstcs	r0, r9, lsl #20
    9ef8:	eorsne	pc, sp, r0, lsl #17
    9efc:	ldmpl	fp, {r0, r9, sl, lr}
    9f00:			; <UNDEFINED> instruction: 0xf00e6818
    9f04:	bmi	1b7f88 <read_from_file_buffer2@@Base+0xb23d0>
    9f08:	ldclt	6, cr4, [r0], #-4
    9f0c:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    9f10:	cdplt	0, 4, cr15, cr0, cr13, {0}
    9f14:	andeq	sl, r2, sl, ror sp
    9f18:	andeq	r0, r0, r0, ror #5
    9f1c:	andeq	r0, r0, r4, lsr #7
    9f20:	muleq	r0, r0, r2
    9f24:	blmi	1cdc8f4 <__bss_end__@@Base+0x18567e8>
    9f28:	svcmi	0x00f0e92d
    9f2c:			; <UNDEFINED> instruction: 0xf8d0447a
    9f30:	addlt	r8, r7, ip
    9f34:			; <UNDEFINED> instruction: 0xf8df58d3
    9f38:			; <UNDEFINED> instruction: 0xf8d891c0
    9f3c:	ldmdavs	fp, {r7}
    9f40:			; <UNDEFINED> instruction: 0xf04f9305
    9f44:			; <UNDEFINED> instruction: 0xf00b0300
    9f48:	stmdbge	r4, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    9f4c:	blx	15c5f80 <__bss_end__@@Base+0x113fe74>
    9f50:	blmi	1a9b33c <__bss_end__@@Base+0x1615230>
    9f54:	stmdacs	r0, {r0, ip, pc}
    9f58:	addshi	pc, ip, r0
    9f5c:	strcs	r4, [r0], -r8, ror #26
    9f60:	ldrdge	pc, [r0, pc]!	; <UNPREDICTABLE>
    9f64:			; <UNDEFINED> instruction: 0xf8592700
    9f68:	ldrbtmi	r9, [sp], #-3
    9f6c:	strcs	r4, [r0], #-1274	; 0xfffffb06
    9f70:	ldrdeq	pc, [r0], -r9
    9f74:	blx	fe5c5fb4 <__bss_end__@@Base+0xfe13fea8>
    9f78:	ldrdcc	pc, [r0, #-133]	; 0xffffff7b
    9f7c:	ldrdcs	pc, [r0], -sl
    9f80:	pkhtbmi	r1, r3, r9, asr #15
    9f84:	stmib	fp, {r3, r4, r9, sl, lr}^
    9f88:			; <UNDEFINED> instruction: 0xf10b0102
    9f8c:			; <UNDEFINED> instruction: 0xf8980148
    9f90:	movwcc	ip, #4234	; 0x108a
    9f94:			; <UNDEFINED> instruction: 0xf8c59801
    9f98:			; <UNDEFINED> instruction: 0xf88b3140
    9f9c:			; <UNDEFINED> instruction: 0xf7fdc041
    9fa0:	mcrrne	10, 6, pc, r3, cr5	; <UNPREDICTABLE>
    9fa4:	ldmdane	r6!, {r0, r3, r4, ip, lr, pc}
    9fa8:	mvnscc	pc, #79	; 0x4f
    9fac:	rscscc	pc, pc, #79	; 0x4f
    9fb0:	strbvc	lr, [r0, r7, asr #22]!
    9fb4:	movwcs	lr, #18891	; 0x49cb
    9fb8:			; <UNDEFINED> instruction: 0xf8cb2300
    9fbc:			; <UNDEFINED> instruction: 0xf88b0034
    9fc0:			; <UNDEFINED> instruction: 0xf88b303e
    9fc4:	movtlt	r3, #61	; 0x3d
    9fc8:			; <UNDEFINED> instruction: 0xf00c2001
    9fcc:	tstlt	r4, pc, lsl #22	; <UNPREDICTABLE>
    9fd0:			; <UNDEFINED> instruction: 0xf7ff4620
    9fd4:	usub16mi	pc, ip, r3	; <UNPREDICTABLE>
    9fd8:	stmdals	r1, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    9fdc:	b	1a47fcc <__bss_end__@@Base+0x15c1ec0>
    9fe0:			; <UNDEFINED> instruction: 0x4658b154
    9fe4:			; <UNDEFINED> instruction: 0xf00e46a3
    9fe8:	bmi	1208adc <__bss_end__@@Base+0xd829d0>
    9fec:			; <UNDEFINED> instruction: 0xf8d2447a
    9ff0:	blcc	564f8 <stotal_xattr_bytes@@Base+0x10960>
    9ff4:	smlalbtcc	pc, r0, r2, r8	; <UNPREDICTABLE>
    9ff8:	ldrbmi	r2, [r8], -r1, lsl #6
    9ffc:	eorscc	pc, lr, fp, lsl #17
    a000:			; <UNDEFINED> instruction: 0xff5cf7ff
    a004:	blmi	edc910 <__bss_end__@@Base+0xa56804>
    a008:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a00c:	blls	16407c <read_from_file_buffer2@@Base+0x5e4c4>
    a010:	qdsuble	r4, sl, sl
    a014:	pop	{r0, r1, r2, ip, sp, pc}
    a018:			; <UNDEFINED> instruction: 0x46028ff0
    a01c:	stmdals	r4, {r0, r1, r8, fp, sp, pc}
    a020:	strvs	lr, [ip, -r8, asr #19]
    a024:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a028:	stmdals	r1, {r0, r7, r9, sl, lr}
    a02c:	b	104801c <__bss_end__@@Base+0xbc1f10>
    a030:	svccc	0x00fff1b9
    a034:	blls	fe38c <stotal_xattr_bytes@@Base+0xb87f4>
    a038:	andcs	pc, r7, #201326595	; 0xc000003
    a03c:	cmneq	pc, #3	; <UNPREDICTABLE>
    a040:	bicle	r4, sp, r3, lsl r3
    a044:	ldrbmi	fp, [r8], -r4, asr #2
    a048:			; <UNDEFINED> instruction: 0xf00e46a3
    a04c:			; <UNDEFINED> instruction: 0xf8d5fa89
    a050:	blcc	56558 <stotal_xattr_bytes@@Base+0x109c0>
    a054:	smlalbtcc	pc, r0, r5, r8	; <UNPREDICTABLE>
    a058:	stmib	fp, {r0, r2, r3, r5, r8, r9, fp, lr}^
    a05c:	ldrbtmi	r6, [fp], #-1796	; 0xfffff8fc
    a060:	umullcs	pc, fp, r8, r8	; <UNPREDICTABLE>
    a064:	addsmi	r6, sl, #876	; 0x36c
    a068:	movwcs	fp, #3864	; 0xf18
    a06c:	ldmib	r8, {r2, r3, r8, ip, lr, pc}^
    a070:			; <UNDEFINED> instruction: 0xf898010c
    a074:	b	141229c <__bss_end__@@Base+0xf8c190>
    a078:	svclt	0x00140301
    a07c:	movwcs	r2, #769	; 0x301
    a080:	svclt	0x00182a00
    a084:	ldmiblt	fp!, {r8, r9, sp}
    a088:			; <UNDEFINED> instruction: 0xf88b4658
    a08c:			; <UNDEFINED> instruction: 0xf7ff303d
    a090:			; <UNDEFINED> instruction: 0xe7b7ff15
    a094:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a098:			; <UNDEFINED> instruction: 0xf00e6818
    a09c:	bmi	7888b0 <__bss_end__@@Base+0x3027a4>
    a0a0:			; <UNDEFINED> instruction: 0xf8d2447a
    a0a4:	ldrbne	r3, [r9, r0, asr #2]
    a0a8:	ldrmi	r4, [r8], -r3, lsl #13
    a0ac:	stmib	fp, {r0, r8, r9, ip, sp}^
    a0b0:			; <UNDEFINED> instruction: 0xf8c20102
    a0b4:	ldr	r3, [pc, r0, asr #2]
    a0b8:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    a0bc:	addsmi	r6, r0, #1703936	; 0x1a0000
    a0c0:	strbvc	lr, [r2, #2639]!	; 0xa4f
    a0c4:	movweq	lr, #23409	; 0x5b71
    a0c8:	movwcs	fp, #8120	; 0x1fb8
    a0cc:			; <UNDEFINED> instruction: 0xf898dbdc
    a0d0:	blcs	162fc <ZSTD_maxCLevel@plt+0x11e00>
    a0d4:	bcc	7e43c <stotal_xattr_bytes@@Base+0x388a4>
    a0d8:	ldrdmi	r1, [r2], -r5
    a0dc:	movweq	lr, #6661	; 0x1a05
    a0e0:	svclt	0x00144313
    a0e4:	movwcs	r2, #769	; 0x301
    a0e8:			; <UNDEFINED> instruction: 0xf7f9e7ce
    a0ec:	svclt	0x0000ef96
    a0f0:	andeq	sl, r2, r0, lsl sp
    a0f4:	andeq	r0, r0, r0, lsl #5
    a0f8:	andeq	sl, r2, ip, ror #25
    a0fc:	andeq	r0, r0, ip, lsr #5
    a100:	andeq	fp, r2, r2, ror #18
    a104:	muleq	r2, r8, r0
    a108:	andeq	fp, r2, r0, ror #17
    a10c:	andeq	sl, r2, r4, lsr ip
    a110:	andeq	fp, r2, lr, ror #16
    a114:	andeq	fp, r2, ip, lsr #16
    a118:	andeq	sl, r2, sl, asr #30
    a11c:	blmi	fe9dcbbc <__bss_end__@@Base+0xfe556ab0>
    a120:	svcmi	0x00f0e92d
    a124:	stmiavs	r7, {r1, r3, r4, r5, r6, sl, lr}^
    a128:	ldmpl	r3, {r0, r3, r5, r7, ip, sp, pc}^
    a12c:	umullcs	pc, r5, r7, r8	; <UNPREDICTABLE>
    a130:			; <UNDEFINED> instruction: 0x9327681b
    a134:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a138:	andls	r4, r4, r1, lsr #23
    a13c:	smlsdxls	r8, fp, r4, r4
    a140:	bcs	2e964 <_IO_stdin_used@@Base+0x123b4>
    a144:	sbcshi	pc, ip, r0, asr #32
    a148:	mulcs	r1, lr, r9
    a14c:	addeq	pc, r5, r7, lsl #17
    a150:	bmi	fe79c3cc <__bss_end__@@Base+0xfe3162c0>
    a154:	andls	r4, r5, r8, ror r4
    a158:	ldcmi	8, cr5, [sp, #356]	; 0x164
    a15c:	rsbsls	pc, r4, #14614528	; 0xdf0000
    a160:	ldrbtmi	r9, [sp], #-262	; 0xfffffefa
    a164:	ldrbtmi	r5, [r9], #2203	; 0x89b
    a168:	movwls	r4, #38552	; 0x9698
    a16c:	ldmib	r7, {r0, r2, r8, r9, fp, ip, pc}^
    a170:	ldmdavs	sl, {r2, r3, r8}
    a174:	stmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    a178:	stmne	r0, {r1, r8}
    a17c:	mvnvc	lr, r1, asr #22
    a180:	ldrbtcc	pc, [pc], #272	; a188 <ZSTD_maxCLevel@plt+0x5c8c>	; <UNPREDICTABLE>
    a184:			; <UNDEFINED> instruction: 0xf141681b
    a188:			; <UNDEFINED> instruction: 0xf1c330ff
    a18c:			; <UNDEFINED> instruction: 0xf1b30220
    a190:	blx	90a618 <__bss_end__@@Base+0x48450c>
    a194:	blls	1471a8 <read_from_file_buffer2@@Base+0x415f0>
    a198:	vpmax.s8	d15, d2, d0
    a19c:	blx	1039f04 <__bss_end__@@Base+0xbb3df8>
    a1a0:	b	11465ac <__bss_end__@@Base+0xcc04a0>
    a1a4:	ldmvs	r8, {r1, sl}
    a1a8:	movwmi	fp, #53080	; 0xcf58
    a1ac:			; <UNDEFINED> instruction: 0xf0002800
    a1b0:	smlabtcs	r0, sl, r0, r8
    a1b4:	svc	0x00eaf7f9
    a1b8:	svccc	0x00fff1b0
    a1bc:			; <UNDEFINED> instruction: 0xf0004683
    a1c0:			; <UNDEFINED> instruction: 0xf10480c6
    a1c4:	movwcs	r3, #2815	; 0xaff
    a1c8:	strcs	r2, [r0], -r0, lsl #8
    a1cc:	strcc	lr, [r0], #-2509	; 0xfffff633
    a1d0:			; <UNDEFINED> instruction: 0xf8d9e00a
    a1d4:	addsmi	r3, r8, #0
    a1d8:			; <UNDEFINED> instruction: 0x4620db53
    a1dc:	eorsvs	pc, sp, r4, lsl #17
    a1e0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    a1e4:	bcc	6614 <ZSTD_maxCLevel@plt+0x2118>
    a1e8:	ldrdeq	pc, [r0], -r8
    a1ec:			; <UNDEFINED> instruction: 0xf95af00e
    a1f0:	ldrdgt	pc, [r0, #-133]	; 0xffffff7b
    a1f4:	movwcs	lr, #10717	; 0x29dd
    a1f8:	movwcs	lr, #18880	; 0x49c0
    a1fc:	ldrbne	r4, [r3, r2, ror #12]
    a200:	movwcs	lr, #10688	; 0x29c0
    a204:	umullcs	pc, sl, r7, r8	; <UNPREDICTABLE>
    a208:			; <UNDEFINED> instruction: 0xf1004604
    a20c:			; <UNDEFINED> instruction: 0xf8840148
    a210:			; <UNDEFINED> instruction: 0x4658603e
    a214:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    a218:	subcs	pc, r1, r4, lsl #17
    a21c:	ldrdcs	pc, [r0], -r9
    a220:	smlalbtcc	pc, r0, r5, r8	; <UNPREDICTABLE>
    a224:			; <UNDEFINED> instruction: 0xf922f7fd
    a228:	cmnvs	r0, #16896	; 0x4200
    a22c:	addhi	pc, r1, r0
    a230:	andne	lr, r0, #3620864	; 0x374000
    a234:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    a238:	bl	1090264 <__bss_end__@@Base+0xc0a158>
    a23c:	blcs	66dc4 <stotal_xattr_bytes@@Base+0x2122c>
    a240:	andne	lr, r0, #3358720	; 0x334000
    a244:			; <UNDEFINED> instruction: 0xf1badcc5
    a248:	stclle	15, cr0, [fp], {0}
    a24c:	ldrdeq	lr, [r2, -sp]
    a250:	movwcs	lr, #2525	; 0x9dd
    a254:	svclt	0x00084299
    a258:			; <UNDEFINED> instruction: 0xd1124290
    a25c:	movweq	lr, #6736	; 0x1a50
    a260:			; <UNDEFINED> instruction: 0xf8d9d02e
    a264:	ldrbne	r2, [r3, r0]
    a268:			; <UNDEFINED> instruction: 0xf898f012
    a26c:			; <UNDEFINED> instruction: 0xd1274313
    a270:	msreq	CPSR_fsxc, sp, lsl #2
    a274:	ldrbmi	r2, [r8], -r1, lsl #4
    a278:			; <UNDEFINED> instruction: 0xf8f8f7fd
    a27c:	subsle	r1, r8, r3, asr #24
    a280:	fltge<illegal precision>z	f4, fp
    a284:	andcs	r4, r3, r9, asr r6
    a288:			; <UNDEFINED> instruction: 0xf7f94632
    a28c:	andcc	lr, r1, r4, lsl #30
    a290:	ldmib	sp, {r0, r6, ip, lr, pc}^
    a294:	ldmib	sp, {r3, r4, r8, r9, sp}^
    a298:	addmi	r0, fp, #-2147483648	; 0x80000000
    a29c:	addmi	fp, r2, #8, 30
    a2a0:	ldrbmi	sp, [r8], -r7, asr #32
    a2a4:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a2a8:	rsbcs	r4, r8, #51380224	; 0x3100000
    a2ac:			; <UNDEFINED> instruction: 0xf7f94638
    a2b0:	movwcs	lr, #11884	; 0x2e6c
    a2b4:			; <UNDEFINED> instruction: 0xf8844620
    a2b8:			; <UNDEFINED> instruction: 0xf7ff303e
    a2bc:	smmlsr	r5, pc, sp, pc	; <UNPREDICTABLE>
    a2c0:	stmdbls	r8, {r0, r2, r6, r8, r9, fp, lr}
    a2c4:			; <UNDEFINED> instruction: 0xf891447b
    a2c8:	svcvs	0x00db208b
    a2cc:			; <UNDEFINED> instruction: 0xd10e429a
    a2d0:	ldmib	r1, {r0, r1, r3, r9, sl, lr}^
    a2d4:			; <UNDEFINED> instruction: 0xf893010c
    a2d8:	b	1412500 <__bss_end__@@Base+0xf8c3f4>
    a2dc:	svclt	0x00140301
    a2e0:	movwcs	r2, #769	; 0x301
    a2e4:	svclt	0x00182a00
    a2e8:	blcs	12ef0 <ZSTD_maxCLevel@plt+0xe9f4>
    a2ec:	blls	1fe808 <read_from_file_buffer2@@Base+0xf8c50>
    a2f0:			; <UNDEFINED> instruction: 0xf8844620
    a2f4:			; <UNDEFINED> instruction: 0xf7ff303d
    a2f8:	ldrbmi	pc, [r8], -r1, ror #27	; <UNPREDICTABLE>
    a2fc:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a300:	blmi	b9cbe0 <__bss_end__@@Base+0x716ad4>
    a304:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a308:	blls	9e4378 <__bss_end__@@Base+0x55e26c>
    a30c:	cmple	r1, sl, asr r0
    a310:	pop	{r0, r3, r5, ip, sp, pc}
    a314:	blls	12e2dc <read_from_file_buffer2@@Base+0x28724>
    a318:	movtlt	r6, #55453	; 0xd89d
    a31c:	svc	0x00c2f7f9
    a320:			; <UNDEFINED> instruction: 0xf7f96800
    a324:	strtmi	lr, [r9], -ip, ror #30
    a328:	stmdami	sp!, {r1, r9, sl, lr}
    a32c:			; <UNDEFINED> instruction: 0xf00c4478
    a330:	ldrbmi	pc, [r8], -r3, lsl #21	; <UNPREDICTABLE>
    a334:	ldm	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a338:	strtmi	r2, [r0], -r1, lsl #6
    a33c:	eorscc	pc, lr, r4, lsl #17
    a340:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    a344:			; <UNDEFINED> instruction: 0x4618e7dc
    a348:	mcr2	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    a34c:	blls	284018 <read_from_file_buffer@@Base+0x3e3b8>
    a350:			; <UNDEFINED> instruction: 0xf00e6818
    a354:	bmi	9085f8 <__bss_end__@@Base+0x4824ec>
    a358:			; <UNDEFINED> instruction: 0xf8d2447a
    a35c:	ldrbne	r3, [r9, r0, asr #2]
    a360:	ldrmi	r4, [r8], -r4, lsl #12
    a364:	stmib	r4, {r0, r8, r9, ip, sp}^
    a368:			; <UNDEFINED> instruction: 0xf8c20102
    a36c:	strb	r3, [r3, r0, asr #2]!
    a370:			; <UNDEFINED> instruction: 0xf7fd4618
    a374:			; <UNDEFINED> instruction: 0x4605fe97
    a378:	blmi	7042c0 <__bss_end__@@Base+0x27e1b4>
    a37c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a380:	b	13dade8 <__bss_end__@@Base+0xf54cdc>
    a384:	bl	1c68318 <__bss_end__@@Base+0x17e220c>
    a388:	svclt	0x00bc0207
    a38c:	movwls	r2, #29441	; 0x7301
    a390:	bls	24124c <dupl@@Base+0x3b5fc>
    a394:	umullcs	pc, r9, r2, r8	; <UNPREDICTABLE>
    a398:	bcs	2ebbc <_IO_stdin_used@@Base+0x1260c>
    a39c:	blcc	7e640 <stotal_xattr_bytes@@Base+0x38aa8>
    a3a0:	ldrdmi	r1, [r3], -pc	; <UNPREDICTABLE>
    a3a4:	andeq	lr, r1, #28672	; 0x7000
    a3a8:	svclt	0x00144313
    a3ac:	movwcs	r2, #769	; 0x301
    a3b0:	ldr	r9, [ip, r7, lsl #6]
    a3b4:	mrc	7, 1, APSR_nzcv, cr0, cr9, {7}
    a3b8:	andeq	sl, r2, r8, lsl fp
    a3bc:	andeq	r0, r0, r0, lsl #5
    a3c0:	andeq	sl, r2, r0, lsl #22
    a3c4:	andeq	r0, r0, r4, ror #5
    a3c8:			; <UNDEFINED> instruction: 0x0002aeb0
    a3cc:	andeq	r0, r0, ip, lsr #5
    a3d0:	andeq	fp, r2, sl, ror #14
    a3d4:	muleq	r2, lr, lr
    a3d8:	andeq	fp, r2, r8, lsl #12
    a3dc:	andeq	sl, r2, r8, lsr r9
    a3e0:	andeq	r2, r1, r0, lsl r8
    a3e4:	andeq	fp, r2, r4, ror r5
    a3e8:	andeq	sl, r2, r8, lsl #25
    a3ec:	bvs	137834 <read_from_file_buffer2@@Base+0x31c7c>
    a3f0:	stmiavs	r3!, {r2, r4, r5, r7, r8, ip, sp, pc}^
    a3f4:	umullcs	pc, r6, r3, r8	; <UNPREDICTABLE>
    a3f8:			; <UNDEFINED> instruction: 0xf893b97a
    a3fc:	ldreq	r2, [r2, r7, lsl #1]
    a400:	ldmdbvs	fp, {r0, r1, r4, sl, ip, lr, pc}
    a404:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    a408:	svcmi	0x0080f5b3
    a40c:			; <UNDEFINED> instruction: 0xf5b3d009
    a410:	strtmi	r4, [r0], -r0, lsl #30
    a414:			; <UNDEFINED> instruction: 0xf7ffd101
    a418:	stmibvs	r4!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    a41c:	mvnle	r2, r0, lsl #24
    a420:	stmdbvs	r0!, {r4, r8, sl, fp, ip, sp, pc}
    a424:			; <UNDEFINED> instruction: 0xffe2f7ff
    a428:			; <UNDEFINED> instruction: 0x4620e7f7
    a42c:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    a430:	svclt	0x0000e7f3
    a434:	blmi	4779fc <sort_info_list@@Base+0x318fc>
    a438:	bmi	49d484 <__bss_end__@@Base+0x17378>
    a43c:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    a440:	ldrdcc	pc, [r4, #-131]	; 0xffffff7d
    a444:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
    a448:			; <UNDEFINED> instruction: 0xf00db933
    a44c:			; <UNDEFINED> instruction: 0xf7fffbfb
    a450:	andcs	pc, r0, sp, asr #31
    a454:	svc	0x008af7f9
    a458:	blx	ffd46496 <__bss_end__@@Base+0xff8c038a>
    a45c:	stmiapl	r6!, {r1, r3, r8, r9, fp, lr}^
    a460:	strcs	pc, [r0, #1286]	; 0x506
    a464:	stcmi	8, cr15, [r4, #-340]	; 0xfffffeac
    a468:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}
    a46c:	mrc2	7, 2, pc, cr6, cr15, {7}
    a470:	stccs	8, cr6, [r0], {100}	; 0x64
    a474:	adcsmi	sp, r5, #1073741886	; 0x4000003e
    a478:			; <UNDEFINED> instruction: 0xe7ead1f4
    a47c:	muleq	r2, r0, r4
    a480:	strdeq	sl, [r2], -lr
    a484:	andeq	r0, r0, r8, ror r2
    a488:	andeq	r0, r0, r4, lsr #6
    a48c:	blvs	1177554 <__bss_end__@@Base+0xcf1448>
    a490:	andle	r0, sp, ip, lsr #17
    a494:	subeq	pc, r4, #0, 2
    a498:	and	r2, r1, r0, lsl #6
    a49c:	mulle	r7, ip, r2
    a4a0:	svcne	0x0004f852
    a4a4:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    a4a8:	strdcs	sp, [r0], -r8
    a4ac:			; <UNDEFINED> instruction: 0x4770bc30
    a4b0:	andeq	pc, r3, #37	; 0x25
    a4b4:	sfmle	f4, 4, [sl, #-596]	; 0xfffffdac
    a4b8:	movteq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
    a4bc:	and	r4, r2, r3, lsl #8
    a4c0:	addsmi	r3, r5, #268435456	; 0x10000000
    a4c4:			; <UNDEFINED> instruction: 0xf813d009
    a4c8:	stmdbcs	r0, {r0, r8, r9, fp, ip}
    a4cc:	bne	fea3e8b4 <__bss_end__@@Base+0xfe5b87a8>
    a4d0:			; <UNDEFINED> instruction: 0xf080fab0
    a4d4:	stmdbeq	r0, {r4, r5, sl, fp, ip, sp, pc}^
    a4d8:			; <UNDEFINED> instruction: 0x462a4770
    a4dc:	svclt	0x0000e7f7
    a4e0:	blmi	111cdf4 <__bss_end__@@Base+0xc96ce8>
    a4e4:	push	{r1, r3, r4, r5, r6, sl, lr}
    a4e8:	strdlt	r4, [r9], r0
    a4ec:	mcrrmi	8, 13, r5, r2, cr3
    a4f0:	movwls	r6, #30747	; 0x781b
    a4f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a4f8:	ldrbtmi	r4, [ip], #-2880	; 0xfffff4c0
    a4fc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    a500:			; <UNDEFINED> instruction: 0xf00d9305
    a504:	blmi	fca448 <__bss_end__@@Base+0xb4433c>
    a508:	andls	r2, r6, #0, 4
    a50c:	svcvs	0x009b447b
    a510:			; <UNDEFINED> instruction: 0x460568de
    a514:	blmi	ef6a14 <__bss_end__@@Base+0xa70908>
    a518:	andcs	sl, r1, #393216	; 0x60000
    a51c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    a520:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    a524:	blmi	e3ea98 <__bss_end__@@Base+0x9b898c>
    a528:	ldrdhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    a52c:	ldrdls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    a530:	ldrbtmi	r4, [r8], #2616	; 0xa38
    a534:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    a538:			; <UNDEFINED> instruction: 0xf85444f9
    a53c:			; <UNDEFINED> instruction: 0xf8cda002
    a540:			; <UNDEFINED> instruction: 0xf8dab010
    a544:			; <UNDEFINED> instruction: 0xf00d0000
    a548:			; <UNDEFINED> instruction: 0xf8d8fb7d
    a54c:			; <UNDEFINED> instruction: 0x46043038
    a550:			; <UNDEFINED> instruction: 0xf7ffb193
    a554:			; <UNDEFINED> instruction: 0xb178ff9b
    a558:			; <UNDEFINED> instruction: 0x63a32300
    a55c:	strtmi	r9, [r1], -r4, lsl #22
    a560:			; <UNDEFINED> instruction: 0xf00d6818
    a564:			; <UNDEFINED> instruction: 0xf8dafcef
    a568:			; <UNDEFINED> instruction: 0xf00d0000
    a56c:			; <UNDEFINED> instruction: 0xf8d8fb6b
    a570:			; <UNDEFINED> instruction: 0x46043038
    a574:	mvnle	r2, r0, lsl #22
    a578:	tstcs	r1, r3, ror #22
    a57c:			; <UNDEFINED> instruction: 0xf1049102
    a580:			; <UNDEFINED> instruction: 0xf8940248
    a584:			; <UNDEFINED> instruction: 0xf1056041
    a588:	stmdals	r6, {r3, r6, r8}
    a58c:			; <UNDEFINED> instruction: 0xf8d99601
    a590:	strls	r6, [r0], -r0
    a594:	stc2	7, cr15, [ip, #-1008]	; 0xfffffc10
    a598:	movwcs	lr, #10708	; 0x29d4
    a59c:			; <UNDEFINED> instruction: 0xbc06e9d4
    a5a0:			; <UNDEFINED> instruction: 0x6704e9d4
    a5a4:	movwcs	lr, #10693	; 0x29c5
    a5a8:	stmib	r5, {r8, r9, sp}^
    a5ac:			; <UNDEFINED> instruction: 0xf885bc06
    a5b0:			; <UNDEFINED> instruction: 0xf885303d
    a5b4:	stmib	r5, {r1, r2, r3, r4, r5, ip, sp}^
    a5b8:			; <UNDEFINED> instruction: 0xf0206704
    a5bc:			; <UNDEFINED> instruction: 0x63a87180
    a5c0:	strtmi	r6, [r0], -r9, ror #6
    a5c4:			; <UNDEFINED> instruction: 0xffccf00d
    a5c8:	strtmi	r9, [r9], -r4, lsl #22
    a5cc:			; <UNDEFINED> instruction: 0xf00d6818
    a5d0:	blls	1898bc <read_from_file_buffer2@@Base+0x83d04>
    a5d4:			; <UNDEFINED> instruction: 0xf00d6818
    a5d8:	strmi	pc, [r5], -r5, ror #30
    a5dc:	stmdami	lr, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a5e0:			; <UNDEFINED> instruction: 0xf00c4478
    a5e4:			; <UNDEFINED> instruction: 0xf7fcf929
    a5e8:	andcs	pc, r1, r1, asr fp	; <UNPREDICTABLE>
    a5ec:	mrc	7, 1, APSR_nzcv, cr0, cr9, {7}
    a5f0:	andeq	sl, r2, r8, asr r7
    a5f4:	andeq	r0, r0, r0, lsl #5
    a5f8:	andeq	sl, r2, r2, asr #14
    a5fc:	strdeq	r0, [r0], -r4
    a600:	andeq	fp, r2, r0, asr #7
    a604:	andeq	sl, r2, r8, ror #21
    a608:	andeq	r0, r0, r4, lsr #7
    a60c:	ldrdeq	sl, [r2], -r2
    a610:	andeq	sl, r2, ip, asr #21
    a614:	muleq	r0, r0, r2
    a618:	andeq	r2, r1, r0, lsl #11
    a61c:	bmi	11d230 <read_from_file_buffer2@@Base+0x17678>
    a620:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a624:			; <UNDEFINED> instruction: 0xf00d6818
    a628:	svclt	0x0000bcf7
    a62c:	andeq	sl, r2, ip, lsl r6
    a630:	andeq	r0, r0, r4, lsr #7
    a634:	strdlt	fp, [sp], r0
    a638:	strcs	r4, [r0], #-3858	; 0xfffff0ee
    a63c:	ldrmi	r4, [r0], -r5, lsl #12
    a640:	tstls	fp, pc, ror r4
    a644:	ldrdvs	pc, [r8, #-135]	; 0xffffff79
    a648:			; <UNDEFINED> instruction: 0xf8c73601
    a64c:	andsvs	r6, ip, r8, asr #2
    a650:			; <UNDEFINED> instruction: 0xff86f00d
    a654:	strtmi	r4, [r1], -ip, lsl #22
    a658:	ldrbtmi	r9, [fp], #-1031	; 0xfffffbf9
    a65c:	strls	r9, [r4], #-1029	; 0xfffffbfb
    a660:	strcs	r3, [r0], #-808	; 0xfffffcd8
    a664:	bls	2ef284 <read_from_file_buffer@@Base+0xa9624>
    a668:	movwcs	r4, #9768	; 0x2628
    a66c:	stmib	sp, {r8, sl, sp}^
    a670:	stmib	sp, {r3, r8, sl, lr}^
    a674:	stmib	sp, {r1, r8, sl, lr}^
    a678:			; <UNDEFINED> instruction: 0xf7fd4500
    a67c:	andlt	pc, sp, r3, lsr #27
    a680:	svclt	0x0000bdf0
    a684:	andeq	fp, r2, ip, lsl #5
    a688:	andeq	sl, r2, sl, lsr #19
    a68c:	svcmi	0x00f0e92d
    a690:	pkhbtmi	r4, r2, r5, lsl #12
    a694:	bmi	131bedc <__bss_end__@@Base+0xe95dd0>
    a698:	blmi	131bf10 <__bss_end__@@Base+0xe95e04>
    a69c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    a6a0:			; <UNDEFINED> instruction: 0xf10d4689
    a6a4:	stmdbvs	lr!, {r0, r1, r3, r5, r8}
    a6a8:			; <UNDEFINED> instruction: 0xf8b558d3
    a6ac:	ldmdavs	fp, {r3, r4, ip, sp, pc}
    a6b0:			; <UNDEFINED> instruction: 0xf04f930b
    a6b4:			; <UNDEFINED> instruction: 0xf7ff0300
    a6b8:	ldrbne	pc, [r7, r9, asr #20]!	; <UNPREDICTABLE>
    a6bc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    a6c0:	movwcs	fp, #7948	; 0x1f0c
    a6c4:	eorvs	r2, r3, r0, lsl #6
    a6c8:	mcrrmi	0, 4, sp, r1, cr7
    a6cc:	strtcc	r4, [r8], #-1148	; 0xfffffb84
    a6d0:	streq	lr, [r4], #-3000	; 0xfffff448
    a6d4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    a6d8:	mlacc	fp, sp, r8, pc	; <UNPREDICTABLE>
    a6dc:	blcs	1bf84 <ZSTD_maxCLevel@plt+0x17a88>
    a6e0:			; <UNDEFINED> instruction: 0xf7f9d038
    a6e4:	blmi	f05784 <__bss_end__@@Base+0xa7f678>
    a6e8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a6ec:	ldmibne	r2, {r2, r3, r6, r8, sp}
    a6f0:	teqcs	r0, r3, asr #17	; <UNPREDICTABLE>
    a6f4:	ldrdcs	pc, [r8, #-131]	; 0xffffff7d
    a6f8:	tsteq	r1, r7, asr #22
    a6fc:	teqne	r4, r3, asr #17	; <UNPREDICTABLE>
    a700:			; <UNDEFINED> instruction: 0xf8c33201
    a704:			; <UNDEFINED> instruction: 0xf00b2148
    a708:	tstcs	r0, r1, ror #30	; <UNPREDICTABLE>
    a70c:	strvs	lr, [r0, -sp, asr #19]
    a710:	strcs	r2, [r0], -r2, lsl #6
    a714:	strbmi	r2, [sl], -r0, lsl #14
    a718:			; <UNDEFINED> instruction: 0xf8cd4650
    a71c:	tstls	r7, r8, lsl r0
    a720:	tstls	r4, r5, lsl #2
    a724:	strvs	lr, [r8, -sp, asr #19]
    a728:	strvs	lr, [r2, -sp, asr #19]
    a72c:	stc2l	7, cr15, [sl, #-1012]	; 0xfffffc0c
    a730:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    a734:	blcs	254a8 <_IO_stdin_used@@Base+0x8ef8>
    a738:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    a73c:	bmi	9f9574 <__bss_end__@@Base+0x573468>
    a740:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    a744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a748:	subsmi	r9, sl, fp, lsl #22
    a74c:	andlt	sp, sp, r9, lsr r1
    a750:	svchi	0x00f0e8bd
    a754:			; <UNDEFINED> instruction: 0xff04f00d
    a758:	blvs	1b04674 <__bss_end__@@Base+0x167e568>
    a75c:	stmdami	r0!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, pc}
    a760:	ldrbtmi	r4, [r8], #-1604	; 0xfffff9bc
    a764:	stmdaeq	r8!, {r8, ip, sp, lr, pc}
    a768:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    a76c:	blcs	254e0 <_IO_stdin_used@@Base+0x8f30>
    a770:	strhcs	sp, [r0], -r2
    a774:			; <UNDEFINED> instruction: 0xf04f2100
    a778:	stmib	sp, {sl, fp}^
    a77c:	strmi	r0, [r2], -r2, lsl #2
    a780:	ldrtmi	r4, [r0], -fp, lsl #12
    a784:			; <UNDEFINED> instruction: 0xf8cd2101
    a788:	stmib	sp, {r3, r4, ip, sp, pc}^
    a78c:	ldrtmi	r1, [r9], -r7, lsl #2
    a790:	andshi	pc, r0, sp, asr #17
    a794:	andsgt	pc, r4, sp, asr #17
    a798:	andgt	pc, r0, sp, asr #17
    a79c:			; <UNDEFINED> instruction: 0xf8aef7ff
    a7a0:			; <UNDEFINED> instruction: 0x4640e79a
    a7a4:	bl	ff148790 <__bss_end__@@Base+0xfecc2684>
    a7a8:	strbmi	lr, [r9], -r9, asr #15
    a7ac:			; <UNDEFINED> instruction: 0xf7fe4628
    a7b0:	stcmi	13, cr15, [sp], {201}	; 0xc9
    a7b4:	strtcc	r4, [r8], #-1148	; 0xfffffb84
    a7b8:	strmi	r1, [r0], r4, lsl #22
    a7bc:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    a7c0:			; <UNDEFINED> instruction: 0xf7f9e7d2
    a7c4:	svclt	0x0000ec2a
    a7c8:	muleq	r2, lr, r5
    a7cc:	andeq	r0, r0, r0, lsl #5
    a7d0:	andeq	sl, r2, r8, lsr r9
    a7d4:	andeq	fp, r2, r4, ror #3
    a7d8:	ldrdeq	sl, [r2], -r2
    a7dc:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    a7e0:	andeq	sl, r2, r2, lsr #17
    a7e4:	muleq	r2, sl, r8
    a7e8:	andeq	sl, r2, r0, asr r8
    a7ec:	b	14b7834 <__bss_end__@@Base+0x1031728>
    a7f0:	stfmis	f0, [r8], {3}
    a7f4:	tstcs	r1, r4, lsl pc
    a7f8:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    a7fc:			; <UNDEFINED> instruction: 0x2c006ae4
    a800:	tstcs	r0, r8, lsl #30
    a804:			; <UNDEFINED> instruction: 0xf85db911
    a808:	ldrbmi	r4, [r0, -r4, lsl #22]!
    a80c:	blmi	148988 <read_from_file_buffer2@@Base+0x42dd0>
    a810:	stclt	7, cr15, [r8], #-1012	; 0xfffffc0c
    a814:	ldrdeq	fp, [r2], -r2
    a818:	svcmi	0x00f0e92d
    a81c:	cfldr32mi	mvfx2, [fp]
    a820:	mulsvs	sp, r5, r0
    a824:			; <UNDEFINED> instruction: 0xf8df447c
    a828:	stmib	sp, {r3, r5, r6, r7, r9, pc}^
    a82c:	blvs	ff8ce87c <__bss_end__@@Base+0xff448770>
    a830:			; <UNDEFINED> instruction: 0x461444f8
    a834:			; <UNDEFINED> instruction: 0xf0002b00
    a838:			; <UNDEFINED> instruction: 0xf7fe80d5
    a83c:	blmi	fed895e8 <__bss_end__@@Base+0xfe9034dc>
    a840:	bmi	fed54448 <__bss_end__@@Base+0xfe8ce33c>
    a844:	ldrbtmi	r2, [fp], #-0
    a848:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    a84c:			; <UNDEFINED> instruction: 0xf8d3463d
    a850:	ldrtmi	sl, [lr], -r4, lsr #32
    a854:	ldrdlt	pc, [r0], -r3	; <UNPREDICTABLE>
    a858:	smlabteq	ip, sp, r9, lr
    a85c:	stmib	sp, {r0, r4, r9, ip, pc}^
    a860:			; <UNDEFINED> instruction: 0xf8cd010e
    a864:	ands	sl, fp, r0, asr #32
    a868:	vstrcs	d9, [r0, #-64]	; 0xffffffc0
    a86c:	svclt	0x00044627
    a870:	strtmi	r4, [fp], -fp, lsr #13
    a874:			; <UNDEFINED> instruction: 0xf00b9310
    a878:	ldmib	sp, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    a87c:	strcc	r3, [r1], #-1034	; 0xfffffbf6
    a880:			; <UNDEFINED> instruction: 0xf1b3bf08
    a884:	ldrshle	r3, [r2, #-255]	; 0xffffff01
    a888:			; <UNDEFINED> instruction: 0xf8584ba4
    a88c:	ldmdavs	r8, {r0, r1, ip, sp}
    a890:	blx	ff0c68ce <__bss_end__@@Base+0xfec407c2>
    a894:	mlascc	lr, r0, r8, pc	; <UNPREDICTABLE>
    a898:	blcs	1c0b0 <ZSTD_maxCLevel@plt+0x17bb4>
    a89c:	adchi	pc, r5, r0, asr #32
    a8a0:	andne	lr, r4, #212, 18	; 0x350000
    a8a4:	mlascc	sp, r4, r8, pc	; <UNPREDICTABLE>
    a8a8:	andne	lr, sl, #3358720	; 0x334000
    a8ac:	bicsle	r2, fp, r0, lsl #22
    a8b0:	ldrtmi	r3, [r0], -r1, lsl #10
    a8b4:	stmibeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    a8b8:			; <UNDEFINED> instruction: 0xf7f94649
    a8bc:	strmi	lr, [r6], -r8, asr #23
    a8c0:			; <UNDEFINED> instruction: 0xf0002800
    a8c4:	blvs	fe8ead24 <__bss_end__@@Base+0xfe464c18>
    a8c8:	tsteq	r9, r0, lsl #22
    a8cc:	stccc	8, cr15, [r4], {65}	; 0x41
    a8d0:	movwlt	r6, #15267	; 0x3ba3
    a8d4:			; <UNDEFINED> instruction: 0x46209b11
    a8d8:	ldmib	r3, {r0, r5, r6, r8, r9, fp, sp, lr}^
    a8dc:	bl	493504 <__bss_end__@@Base+0xd3f8>
    a8e0:	bl	10cccec <__bss_end__@@Base+0xc46be0>
    a8e4:	ldmdbls	r1, {r0, r5, r6, r7, r9, fp, ip, sp, lr}
    a8e8:	movwcs	lr, #27076	; 0x69c4
    a8ec:	bls	244ff8 <dupl@@Base+0x3f3a8>
    a8f0:	stc2l	0, cr15, [r4, #52]!	; 0x34
    a8f4:	strtmi	r4, [r1], -sl, lsl #23
    a8f8:	bls	3c5074 <id_table@@Base+0x3f3cc>
    a8fc:			; <UNDEFINED> instruction: 0xf8586b62
    a900:	bl	656914 <__bss_end__@@Base+0x1d0808>
    a904:	bl	128cd14 <__bss_end__@@Base+0xe06c08>
    a908:	stmib	sp, {r1, r5, r6, r7, r9, fp, ip, sp, lr}^
    a90c:	ldmdavs	r8, {r1, r2, r3, r9, fp, ip, pc}
    a910:			; <UNDEFINED> instruction: 0xf940f00d
    a914:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    a918:	strtmi	r1, [r0], -ip, lsl #4
    a91c:	stmiane	r9, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    a920:	rscvc	lr, r3, #67584	; 0x10800
    a924:	andne	lr, ip, #3358720	; 0x334000
    a928:	cdp2	0, 1, cr15, cr10, cr13, {0}
    a92c:	blmi	1f847c0 <__bss_end__@@Base+0x1afe6b4>
    a930:			; <UNDEFINED> instruction: 0xf8dd46b1
    a934:	ldrbtmi	sl, [fp], #-64	; 0xffffffc0
    a938:	blcs	258ac <_IO_stdin_used@@Base+0x92fc>
    a93c:	svccs	0x0000d078
    a940:	blvs	1efeb30 <__bss_end__@@Base+0x1a78a24>
    a944:	rsble	r2, lr, r0, lsl #22
    a948:			; <UNDEFINED> instruction: 0x46389912
    a94c:	ldc2l	7, cr15, [sl], #1016	; 0x3f8
    a950:	blmi	1d6e998 <__bss_end__@@Base+0x18e888c>
    a954:	blvs	16dbb48 <__bss_end__@@Base+0x1255a3c>
    a958:			; <UNDEFINED> instruction: 0xf0402b00
    a95c:	ldrtmi	r8, [r8], -fp, lsl #1
    a960:			; <UNDEFINED> instruction: 0xf00d4e72
    a964:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    a968:	ldrbtmi	r3, [lr], #-1036	; 0xfffffbf4
    a96c:	stmdavc	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    a970:	tstcs	r0, r0, lsl sl
    a974:	strcc	lr, [r8], #-2509	; 0xfffff633
    a978:	teqcc	r0, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
    a97c:	strbmi	r9, [r5], -r4, lsl #10
    a980:	stmib	sp, {r2, r3, r4, r6, r7, r8, fp, ip}^
    a984:			; <UNDEFINED> instruction: 0xf8d69205
    a988:			; <UNDEFINED> instruction: 0xf04f2148
    a98c:	stmib	sp, {r1, r8, r9}^
    a990:	stmib	sp, {r1, r9, fp, ip, sp, pc}^
    a994:			; <UNDEFINED> instruction: 0xf1027800
    a998:	tstls	r7, r1, lsl #4
    a99c:	teqmi	r0, r6, asr #17	; <UNPREDICTABLE>
    a9a0:	teqmi	r4, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
    a9a4:	smlalbtcs	pc, r8, r6, r8	; <UNPREDICTABLE>
    a9a8:	streq	lr, [r4], #-2885	; 0xfffff4bb
    a9ac:	ldmdals	r3, {r1, r4, r9, fp, ip, pc}
    a9b0:	teqmi	r4, r6, asr #17	; <UNPREDICTABLE>
    a9b4:	stc2	7, cr15, [r6], {253}	; 0xfd
    a9b8:	movweq	lr, #43611	; 0xaa5b
    a9bc:	svclt	0x00146af2
    a9c0:	movwcs	r2, #769	; 0x301
    a9c4:	svclt	0x00082a00
    a9c8:	blcs	135d0 <ZSTD_maxCLevel@plt+0xf0d4>
    a9cc:	addhi	pc, r7, r0, asr #32
    a9d0:	ldrbtmi	r4, [ip], #-3159	; 0xfffff3a9
    a9d4:	vstrcs	d6, [r0, #-404]	; 0xfffffe6c
    a9d8:	strcs	sp, [r0, #-78]	; 0xffffffb2
    a9dc:	andslt	r4, r5, r8, lsr #12
    a9e0:	svchi	0x00f0e8bd
    a9e4:	blx	ff6489e4 <__bss_end__@@Base+0xff1c28d8>
    a9e8:	ldrtmi	lr, [r1], r9, lsr #14
    a9ec:			; <UNDEFINED> instruction: 0x46284e51
    a9f0:	ldrdge	pc, [r0], #-141	; 0xffffff73
    a9f4:			; <UNDEFINED> instruction: 0xf00b447e
    a9f8:			; <UNDEFINED> instruction: 0xf894fdf1
    a9fc:	mrcvs	0, 7, r5, cr1, cr14, {1}
    aa00:	blt	245120 <dupl@@Base+0x3f4d0>
    aa04:	suble	r2, r1, r0, lsl #18
    aa08:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    aa0c:	blcs	25980 <_IO_stdin_used@@Base+0x93d0>
    aa10:	strbmi	sp, [r8], -r2, rrx
    aa14:	b	fe348a00 <__bss_end__@@Base+0xfdec28f4>
    aa18:			; <UNDEFINED> instruction: 0xf00d4620
    aa1c:	strtmi	pc, [r8], -r1, lsr #27
    aa20:	pop	{r0, r2, r4, ip, sp, pc}
    aa24:	blmi	116e9ec <__bss_end__@@Base+0xce88e0>
    aa28:			; <UNDEFINED> instruction: 0x3328447b
    aa2c:			; <UNDEFINED> instruction: 0xe7909310
    aa30:	blx	ffec8a30 <__bss_end__@@Base+0xffa42924>
    aa34:	orrle	r2, r4, r0, lsl #30
    aa38:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    aa3c:	blcs	25790 <_IO_stdin_used@@Base+0x91e0>
    aa40:			; <UNDEFINED> instruction: 0xf102d053
    aa44:	tstls	r0, #40, 6	; 0xa0000000
    aa48:	ldmdbls	r0, {r0, r1, r3, r4, r5, r9, sl, lr}
    aa4c:	strcs	r2, [r1], -r0, lsl #8
    aa50:			; <UNDEFINED> instruction: 0xf8cd9306
    aa54:	tstls	r4, r8
    aa58:	movwcs	lr, #59869	; 0xe9dd
    aa5c:	ldrdeq	lr, [sl, -sp]
    aa60:	andge	pc, ip, sp, asr #17
    aa64:	andls	pc, r0, sp, asr #17
    aa68:	strmi	lr, [r7], -sp, asr #19
    aa6c:			; <UNDEFINED> instruction: 0xf7fe9405
    aa70:	ldrb	pc, [r4, -r5, asr #30]!	; <UNPREDICTABLE>
    aa74:			; <UNDEFINED> instruction: 0xe7e88b3b
    aa78:	strtcc	r4, [r8], #-1608	; 0xfffff9b8
    aa7c:	b	1648a68 <__bss_end__@@Base+0x11c295c>
    aa80:	adcmi	r9, r0, #16, 16	; 0x100000
    aa84:			; <UNDEFINED> instruction: 0xf7f9d0a9
    aa88:	sbfx	lr, r4, #20, #8
    aa8c:			; <UNDEFINED> instruction: 0xf8584b24
    aa90:	ldmdavs	r8, {r0, r1, ip, sp}
    aa94:			; <UNDEFINED> instruction: 0xf87ef00d
    aa98:			; <UNDEFINED> instruction: 0xf8584b2a
    aa9c:	ldmdavs	r8, {r0, r1, ip, sp}
    aaa0:			; <UNDEFINED> instruction: 0xf8d0f00d
    aaa4:	stmdbmi	r8!, {r3, r4, r7, r8, fp, ip, sp, pc}
    aaa8:	movwcs	lr, #35286	; 0x89d6
    aaac:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    aab0:			; <UNDEFINED> instruction: 0xf7f96808
    aab4:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    aab8:			; <UNDEFINED> instruction: 0xf7f9d0a6
    aabc:	stmdavs	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    aac0:	bl	fe748aac <__bss_end__@@Base+0xfe2c29a0>
    aac4:	stmdami	r1!, {r0, r9, sl, lr}
    aac8:			; <UNDEFINED> instruction: 0xf00b4478
    aacc:			; <UNDEFINED> instruction: 0xf7fcfeb5
    aad0:	ldrdcs	pc, [r1], -sp
    aad4:	bl	fef48ac0 <__bss_end__@@Base+0xfeac29b4>
    aad8:	blx	fe9c8ad8 <__bss_end__@@Base+0xfe5429cc>
    aadc:	ldmdals	r2, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    aae0:			; <UNDEFINED> instruction: 0x4653465a
    aae4:	blx	fefc8ae0 <__bss_end__@@Base+0xfeb429d4>
    aae8:			; <UNDEFINED> instruction: 0xf102e772
    aaec:	tstls	r0, #40, 6	; 0xa0000000
    aaf0:	ldmdbmi	r7, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    aaf4:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    aaf8:	mvncc	r4, r8, ror r4
    aafc:	cdp2	0, 9, cr15, cr12, cr11, {0}
    ab00:			; <UNDEFINED> instruction: 0xf8c4f7fc
    ab04:			; <UNDEFINED> instruction: 0xf7f92001
    ab08:	svclt	0x0000eba4
    ab0c:	andeq	sl, r2, r0, ror #15
    ab10:	andeq	sl, r2, ip, lsl #8
    ab14:	andeq	fp, r2, r6, lsl #1
    ab18:	andeq	fp, r2, r2, lsl #1
    ab1c:	andeq	r0, r0, r4, lsr #7
    ab20:	andeq	r0, r0, r8, ror #6
    ab24:	andeq	sl, r2, lr, asr #13
    ab28:			; <UNDEFINED> instruction: 0x0002a6b0
    ab2c:	andeq	sl, r2, r2, ror #30
    ab30:	andeq	sl, r2, r2, lsr r6
    ab34:	ldrdeq	sl, [r2], -r8
    ab38:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    ab3c:	ldrdeq	sl, [r2], -ip
    ab40:	andeq	sl, r2, sl, asr #11
    ab44:	andeq	r0, r0, r8, asr #5
    ab48:	andeq	r0, r0, r4, ror r2
    ab4c:	andeq	r2, r1, r8, asr #1
    ab50:	andeq	r5, r1, sl, ror #9
    ab54:	andeq	r1, r1, ip, asr #21
    ab58:	svcmi	0x00f0e92d
    ab5c:			; <UNDEFINED> instruction: 0xf8df4615
    ab60:	strdlt	r7, [r3], r4	; <UNPREDICTABLE>
    ab64:	ldrbtvs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    ab68:			; <UNDEFINED> instruction: 0xf8df447f
    ab6c:	ldmib	r5, {r4, r5, r6, r7, sl, sp, pc}^
    ab70:	ldmibpl	lr!, {r2, r8, fp, pc}
    ab74:			; <UNDEFINED> instruction: 0xf8df44fa
    ab78:	ldmdavs	r6!, {r3, r5, r6, r7, sl, sp}
    ab7c:			; <UNDEFINED> instruction: 0xf04f9621
    ab80:			; <UNDEFINED> instruction: 0xf8df0600
    ab84:	stmib	sp, {r5, r6, r7, sl, lr}^
    ab88:			; <UNDEFINED> instruction: 0xf85a890c
    ab8c:	ldrbtmi	r2, [ip], #-2
    ab90:	stmdavs	r4!, {r3, r4, r8, ip, pc}
    ab94:	ldmdbls	r3, {r0, r1, r4, r9, ip, pc}
    ab98:	stmdaeq	r4, {r3, r4, r8, r9, fp, sp, lr, pc}
    ab9c:	stmibvc	r4!, {r0, r3, r6, r8, r9, fp, sp, lr, pc}^
    aba0:	usatcc	pc, #31, r8, lsl #2	; <UNPREDICTABLE>
    aba4:	stmdavs	ip, {r0, r1, r2, r4, r8, r9, ip, pc}
    aba8:	mvnscc	pc, r9, asr #2
    abac:			; <UNDEFINED> instruction: 0xf1c49019
    abb0:			; <UNDEFINED> instruction: 0xf1b40320
    abb4:	blx	98ac3c <__bss_end__@@Base+0x504b30>
    abb8:	blx	883d0 <stotal_xattr_bytes@@Base+0x42838>
    abbc:	b	11c77d0 <__bss_end__@@Base+0xd416c4>
    abc0:	svclt	0x005c0603
    abc4:			; <UNDEFINED> instruction: 0xf000fa41
    abc8:	adcseq	r4, r7, r6, lsl #6
    abcc:			; <UNDEFINED> instruction: 0x46384634
    abd0:	b	fff48bbc <__bss_end__@@Base+0xffac2ab0>
    abd4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    abd8:	eorhi	pc, sp, #0
    abdc:			; <UNDEFINED> instruction: 0xf8cd4638
    abe0:			; <UNDEFINED> instruction: 0xf7f99074
    abe4:			; <UNDEFINED> instruction: 0x4683eaf4
    abe8:			; <UNDEFINED> instruction: 0xf0002800
    abec:			; <UNDEFINED> instruction: 0xf8df8224
    abf0:	ldrbtmi	r3, [fp], #-1144	; 0xfffffb88
    abf4:	blcs	25b68 <_IO_stdin_used@@Base+0x95b8>
    abf8:	rscshi	pc, sl, r0, asr #32
    abfc:			; <UNDEFINED> instruction: 0xf9ccf7fe
    ac00:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ac04:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ac08:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    ac0c:	stmib	sp, {r3, r9, ip}^
    ac10:	stmib	sp, {r1, r3, r4, r9, ip}^
    ac14:	tstcs	r0, lr, lsl r2
    ac18:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ac1c:	stmib	sp, {r9, sp}^
    ac20:	ldmdavs	fp, {r4, r9, ip}
    ac24:	svclt	0x00b442b3
    ac28:	movwcs	r1, #2803	; 0xaf3
    ac2c:	tstls	r6, #0, 28
    ac30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ac34:	vcge.u8	d25, d0, d2
    ac38:			; <UNDEFINED> instruction: 0xf8df81d3
    ac3c:	tstls	r4, r8, lsr r4
    ac40:	andsls	r4, r5, #248, 8	; 0xf8000000
    ac44:	blcc	2c5380 <read_from_file_buffer@@Base+0x7f720>
    ac48:	mlasvc	sp, r5, r8, pc	; <UNPREDICTABLE>
    ac4c:			; <UNDEFINED> instruction: 0xf0002f00
    ac50:	blls	4eafa0 <__bss_end__@@Base+0x64e94>
    ac54:	stmdals	sl, {r8, sp}
    ac58:			; <UNDEFINED> instruction: 0x670ce9dd
    ac5c:	movwcs	r6, #2076	; 0x81c
    ac60:	eorcc	pc, r0, r9, asr #16
    ac64:	stfeqd	f7, [r0], #-720	; 0xfffffd30
    ac68:	msreq	CPSR_, #196, 2	; 0x31
    ac6c:	vpmax.u8	d15, d3, d7
    ac70:	vst1.8	{d15-d16}, [r4 :128], r6
    ac74:	streq	lr, [r3], #-2628	; 0xfffff5bc
    ac78:	shsaxmi	fp, fp, r8
    ac7c:	svclt	0x005c9a0b
    ac80:	stc2	10, cr15, [ip], {67}	; 0x43	; <UNPREDICTABLE>
    ac84:	streq	lr, [ip], #-2628	; 0xfffff5bc
    ac88:			; <UNDEFINED> instruction: 0xf8429512
    ac8c:	blls	28ed14 <read_from_file_buffer@@Base+0x490b4>
    ac90:			; <UNDEFINED> instruction: 0xf00b1c5f
    ac94:	adcsmi	pc, ip, #39680	; 0x9b00
    ac98:	rschi	pc, r3, r0, lsl #6
    ac9c:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    aca0:	ldmdbge	ip, {r1, r4, r8, r9, fp, ip, pc}
    aca4:	tstls	r2, lr, lsl sp
    aca8:	strcs	r9, [r0], -r1, lsl #10
    acac:	movwls	sl, #15645	; 0x3d1d
    acb0:	bls	5300b8 <__bss_end__@@Base+0xa9fac>
    acb4:	ldmib	sp, {r0, r2, r4, r8, r9, fp, ip, pc}^
    acb8:	strls	r0, [r4], #-268	; 0xfffffef4
    acbc:	strvs	lr, [r5], -sp, asr #19
    acc0:			; <UNDEFINED> instruction: 0xff9af7fe
    acc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    acc8:	tsthi	lr, r0	; <UNPREDICTABLE>
    accc:	andsvs	r9, lr, r7, lsl fp
    acd0:	adcmi	r9, r3, #22528	; 0x5800
    acd4:	blls	5c1518 <__bss_end__@@Base+0x13b40c>
    acd8:	streq	lr, [r4, fp, lsl #22]
    acdc:	streq	lr, [r3], fp, lsl #22
    ace0:	blne	148e40 <read_from_file_buffer2@@Base+0x43288>
    ace4:	blmi	ff937190 <__bss_end__@@Base+0xff4b1084>
    ace8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    acec:			; <UNDEFINED> instruction: 0xf00c6818
    acf0:	adcsmi	pc, lr, #324	; 0x144
    acf4:	blls	4bf4cc <__bss_end__@@Base+0x393c0>
    acf8:			; <UNDEFINED> instruction: 0xf0002b00
    acfc:	ldmdals	r2, {r1, r3, r5, r6, r8, pc}
    ad00:	blcs	25a14 <_IO_stdin_used@@Base+0x9464>
    ad04:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    ad08:			; <UNDEFINED> instruction: 0xf7fe9918
    ad0c:	andsls	pc, ip, fp, lsl fp	; <UNPREDICTABLE>
    ad10:	blmi	ff6a35b8 <__bss_end__@@Base+0xff21d4ac>
    ad14:	blvs	ff6dbf08 <__bss_end__@@Base+0xff255dfc>
    ad18:			; <UNDEFINED> instruction: 0xf0002b00
    ad1c:	ldmdals	r2, {r1, r3, r6, r7, pc}
    ad20:	ldc2	0, cr15, [lr], {13}
    ad24:			; <UNDEFINED> instruction: 0xf7f94658
    ad28:	blmi	ff585140 <__bss_end__@@Base+0xff0ff034>
    ad2c:			; <UNDEFINED> instruction: 0x560ce9dd
    ad30:			; <UNDEFINED> instruction: 0xf8d3447b
    ad34:			; <UNDEFINED> instruction: 0xf8d32130
    ad38:	ldmdbne	r2, {r3, r6, r8, ip}^
    ad3c:	teqcs	r0, r3, asr #17	; <UNPREDICTABLE>
    ad40:	teqcs	r4, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    ad44:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    ad48:	smlalbtne	pc, r8, r3, r8	; <UNPREDICTABLE>
    ad4c:	andeq	lr, r2, #71680	; 0x11800
    ad50:	teqcs	r4, r3, asr #17	; <UNPREDICTABLE>
    ad54:	tstcs	r0, #3620864	; 0x374000
    ad58:	andle	r4, lr, r3, lsl r3
    ad5c:	ldmvs	r9, {r3, r4, r8, r9, fp, ip, pc}^
    ad60:			; <UNDEFINED> instruction: 0x1010e9d1
    ad64:	subeq	r0, r3, #-1610612732	; 0xa0000004
    ad68:	b	10db818 <__bss_end__@@Base+0xc5570c>
    ad6c:			; <UNDEFINED> instruction: 0x41b353d1
    ad70:	andcs	fp, r0, #648	; 0x288
    ad74:	stmib	sp, {r8, r9, sp}^
    ad78:	ldmib	sp, {r4, r8, r9, sp}^
    ad7c:	bls	7249c4 <__bss_end__@@Base+0x29e8b8>
    ad80:	ldmib	sp, {r0, r2, r3, r4, r8, sl, fp, ip, pc}^
    ad84:	strls	sl, [r4], #-2846	; 0xfffff4e2
    ad88:	strcc	lr, [ip], #-2525	; 0xfffff623
    ad8c:	strvs	lr, [r8, -sp, asr #19]
    ad90:	stmib	sp, {r9, sl, sp}^
    ad94:	ldrtmi	r5, [r1], -r5, lsl #4
    ad98:	strcc	lr, [r0], #-2509	; 0xfffff633
    ad9c:	ldmdals	r9, {r1, r8, r9, sp}
    ada0:	stmib	sp, {r3, r4, r9, fp, ip, pc}^
    ada4:	strls	sl, [r7], -r2, lsl #22
    ada8:	blx	348da4 <sid_table@@Base+0x3120>
    adac:	ldmdavs	fp, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
    adb0:			; <UNDEFINED> instruction: 0xf0002b01
    adb4:	ldmibmi	r3!, {r2, r8, pc}
    adb8:	tstcs	lr, #3620864	; 0x374000
    adbc:	b	149bfa8 <__bss_end__@@Base+0x1015e9c>
    adc0:	bvs	ff24add4 <__bss_end__@@Base+0xfedc4cc8>
    adc4:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    adc8:	stmdbcs	r0, {sl, sp}
    adcc:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    add0:			; <UNDEFINED> instruction: 0xf0402c00
    add4:	bmi	feb2b1c0 <__bss_end__@@Base+0xfe6a50b4>
    add8:	ldrbtmi	r4, [sl], #-2975	; 0xfffff461
    addc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ade0:	subsmi	r9, sl, r1, lsr #22
    ade4:	teqhi	r3, r0, asr #32	; <UNPREDICTABLE>
    ade8:	eorlt	r4, r3, r0, lsr #12
    adec:	svchi	0x00f0e8bd
    adf0:			; <UNDEFINED> instruction: 0xf88ef7fe
    adf4:	blvs	feb04a0c <__bss_end__@@Base+0xfe67e900>
    adf8:			; <UNDEFINED> instruction: 0xf8499a0a
    adfc:	blvs	fead6e8c <__bss_end__@@Base+0xfe650d80>
    ae00:	eorsle	r2, sl, r0, lsl #22
    ae04:	strtmi	r6, [r8], -r9, ror #22
    ae08:	ldmib	r8, {r2, r4, r9, sl, fp, ip, pc}^
    ae0c:	b	13d3a34 <__bss_end__@@Base+0xf4d928>
    ae10:	strmi	r7, [fp], r1, ror #25
    ae14:			; <UNDEFINED> instruction: 0xbc0ee9cd
    ae18:			; <UNDEFINED> instruction: 0xf8c81851
    ae1c:	strbtmi	r1, [r1], -r0, lsr #32
    ae20:	mcrls	6, 0, r4, cr14, cr4, {5}
    ae24:	tsteq	r1, r3, asr #22
    ae28:	eorne	pc, r4, r8, asr #17
    ae2c:			; <UNDEFINED> instruction: 0x0606eb1c
    ae30:			; <UNDEFINED> instruction: 0x96149915
    ae34:	stmib	r5, {r0, r1, r2, r3, r9, sl, fp, ip, pc}^
    ae38:	bl	1193a58 <__bss_end__@@Base+0xd0d94c>
    ae3c:	tstls	r5, r1, lsl #2
    ae40:	blx	f46e7e <__bss_end__@@Base+0xac0d72>
    ae44:	bls	2b1aa4 <read_from_file_buffer@@Base+0x6be44>
    ae48:	sfmle	f4, 4, [r6], #-588	; 0xfffffdb4
    ae4c:	movwcs	lr, #43485	; 0xa9dd
    ae50:	eorpl	pc, r2, r3, asr #16
    ae54:	mrrcne	11, 0, r9, pc, cr10	; <UNPREDICTABLE>
    ae58:	blx	fee46e8e <__bss_end__@@Base+0xfe9c0d82>
    ae5c:			; <UNDEFINED> instruction: 0xf77f42bc
    ae60:	blmi	fe2b6adc <__bss_end__@@Base+0xfde309d0>
    ae64:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ae68:			; <UNDEFINED> instruction: 0xf00d6818
    ae6c:			; <UNDEFINED> instruction: 0xf890f8d5
    ae70:			; <UNDEFINED> instruction: 0x4605303e
    ae74:	strls	fp, [sl, -r3, lsl #22]
    ae78:	blvs	1ac4a18 <__bss_end__@@Base+0x163e90c>
    ae7c:	ldmib	sp, {r3, r5, r9, sl, lr}^
    ae80:			; <UNDEFINED> instruction: 0xf841510a
    ae84:	ldmib	sp, {r0, r2, r5, ip, sp}^
    ae88:	stmiane	sp!, {r4, r9, sl, ip, lr}
    ae8c:	strbtvc	lr, [r2], r6, asr #22
    ae90:	ldrpl	lr, [r0], -sp, asr #19
    ae94:	blx	1946ed2 <__bss_end__@@Base+0x14c0dc6>
    ae98:	ldmib	sp, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    ae9c:	strtmi	r0, [r9], -sl, lsl #4
    aea0:			; <UNDEFINED> instruction: 0xf8424b75
    aea4:			; <UNDEFINED> instruction: 0xf85a7020
    aea8:	ldmdavs	r8, {r0, r1, ip, sp}
    aeac:	cdp2	0, 7, cr15, cr2, cr12, {0}
    aeb0:			; <UNDEFINED> instruction: 0xf7fee6ed
    aeb4:			; <UNDEFINED> instruction: 0xe732f8b9
    aeb8:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    aebc:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    aec0:			; <UNDEFINED> instruction: 0xf00b6b0a
    aec4:	ldmib	sp, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    aec8:	ldrbtmi	r2, [r8], #794	; 0x31a
    aecc:	mlasmi	lr, r5, r8, pc	; <UNPREDICTABLE>
    aed0:	movwcs	lr, #35272	; 0x89c8
    aed4:	blcs	31b34 <_IO_stdin_used@@Base+0x15584>
    aed8:			; <UNDEFINED> instruction: 0xf8d8d060
    aedc:	stmdbcs	r0, {r2, r3, r5, r6, ip}
    aee0:	addhi	pc, r1, r0
    aee4:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    aee8:	blcs	25e5c <_IO_stdin_used@@Base+0x98ac>
    aeec:	blls	5bf0c8 <__bss_end__@@Base+0x138fbc>
    aef0:	blle	15db9e4 <__bss_end__@@Base+0x11558d8>
    aef4:			; <UNDEFINED> instruction: 0xf7f94658
    aef8:			; <UNDEFINED> instruction: 0x4648e81c
    aefc:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af00:			; <UNDEFINED> instruction: 0xf00d4628
    af04:	strb	pc, [r6, -sp, lsr #22]!	; <UNPREDICTABLE>
    af08:	movwcs	r9, #6679	; 0x1a17
    af0c:	blls	5a2f60 <__bss_end__@@Base+0x11ce54>
    af10:	ble	29b9a4 <read_from_file_buffer@@Base+0x55d44>
    af14:	bl	2f1b74 <read_from_file_buffer@@Base+0xabf14>
    af18:	bl	2cc530 <read_from_file_buffer@@Base+0x868d0>
    af1c:			; <UNDEFINED> instruction: 0xf8560683
    af20:			; <UNDEFINED> instruction: 0xf00d0b04
    af24:	adcsmi	pc, r5, #29696	; 0x7400
    af28:	ldfmip	f5, [fp, #-996]	; 0xfffffc1c
    af2c:	tstcs	sl, #3620864	; 0x374000
    af30:	stmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    af34:	blls	593b5c <__bss_end__@@Base+0x10da50>
    af38:			; <UNDEFINED> instruction: 0xf43f2b00
    af3c:	cdpvs	14, 14, cr10, cr9, cr10, {7}
    af40:			; <UNDEFINED> instruction: 0xf47f2900
    af44:	blmi	1336ae4 <__bss_end__@@Base+0xeb09d8>
    af48:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    af4c:			; <UNDEFINED> instruction: 0xf00c6818
    af50:	blmi	14ca7dc <__bss_end__@@Base+0x10446d0>
    af54:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    af58:			; <UNDEFINED> instruction: 0xf00c6818
    af5c:	stmiblt	r0!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    af60:	ldmib	r5, {r0, r1, r2, r3, r6, r8, fp, lr}^
    af64:			; <UNDEFINED> instruction: 0xf85a2308
    af68:	stmdavs	r8, {r0, ip}
    af6c:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af70:			; <UNDEFINED> instruction: 0xf43f2800
    af74:			; <UNDEFINED> instruction: 0xf7f9aece
    af78:	stmdavs	r0, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    af7c:	ldmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af80:	stmdami	r8, {r0, r9, sl, lr}^
    af84:			; <UNDEFINED> instruction: 0xf00b4478
    af88:			; <UNDEFINED> instruction: 0xf7fbfc57
    af8c:	andcs	pc, r1, pc, ror lr	; <UNPREDICTABLE>
    af90:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af94:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    af98:	ldrt	r3, [r8], r8, lsr #32
    af9c:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
    afa0:	ldrsblt	r6, [r3, #187]	; 0xbb
    afa4:	bl	2f1c04 <read_from_file_buffer@@Base+0xabfa4>
    afa8:	ldrmi	r0, [r8], r3, lsl #15
    afac:	bleq	149110 <read_from_file_buffer2@@Base+0x43558>
    afb0:	blx	ff5c6fec <__bss_end__@@Base+0xff140ee0>
    afb4:			; <UNDEFINED> instruction: 0xf10845b0
    afb8:	blle	ffdccfc4 <__bss_end__@@Base+0xff946eb8>
    afbc:			; <UNDEFINED> instruction: 0x4648e79a
    afc0:			; <UNDEFINED> instruction: 0xf7f84634
    afc4:			; <UNDEFINED> instruction: 0xe706efb6
    afc8:			; <UNDEFINED> instruction: 0x46349818
    afcc:			; <UNDEFINED> instruction: 0xf84af7fd
    afd0:	ldmdami	r7!, {r0, r8, r9, sl, sp, lr, pc}
    afd4:	eorcc	r4, r8, r8, ror r4
    afd8:			; <UNDEFINED> instruction: 0xf7fee699
    afdc:	str	pc, [r6, r5, lsr #16]
    afe0:	andsls	r9, r5, #20, 2
    afe4:	blmi	94495c <__bss_end__@@Base+0x4be850>
    afe8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    afec:			; <UNDEFINED> instruction: 0xf00c6818
    aff0:	blmi	aca73c <__bss_end__@@Base+0x644630>
    aff4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    aff8:			; <UNDEFINED> instruction: 0xf00c6818
    affc:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
    b000:	stmdbmi	r7!, {r0, r1, r6, r7, r8, ip, lr, pc}
    b004:	movwcs	lr, #35288	; 0x89d8
    b008:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    b00c:			; <UNDEFINED> instruction: 0xf7f86808
    b010:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b014:	svcge	0x0066f43f
    b018:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b01c:			; <UNDEFINED> instruction: 0xf7f96800
    b020:	strmi	lr, [r1], -lr, ror #17
    b024:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    b028:	stc2	0, cr15, [r6], {11}
    b02c:	mcr2	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    b030:			; <UNDEFINED> instruction: 0xf7f92001
    b034:	stmdbmi	r0!, {r1, r2, r3, r8, fp, sp, lr, pc}
    b038:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
    b03c:	mvnscc	r4, r8, ror r4
    b040:	blx	ffec7076 <__bss_end__@@Base+0xffa40f6a>
    b044:	mcr2	7, 1, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    b048:			; <UNDEFINED> instruction: 0xf7f92001
    b04c:			; <UNDEFINED> instruction: 0xf7f8e902
    b050:	svclt	0x0000efe4
    b054:	ldrdeq	sl, [r2], -r4
    b058:	andeq	r0, r0, r0, lsl #5
    b05c:	andeq	sl, r2, r8, asr #1
    b060:	andeq	r0, r0, r4, ror #5
    b064:	andeq	sl, r2, r6, ror r4
    b068:	andeq	sl, r2, r2, lsl r4
    b06c:	andeq	sl, r2, r4, asr #25
    b070:	andeq	r0, r0, r4, lsr r3
    b074:	andeq	sl, r2, ip, lsl #25
    b078:	andeq	r0, r0, r8, ror #6
    b07c:	strdeq	sl, [r2], -r0
    b080:	muleq	r2, ip, fp
    b084:	andeq	sl, r2, r0, lsl fp
    b088:	andeq	r9, r2, r2, ror #28
    b08c:	andeq	r0, r0, r4, lsr #7
    b090:	andeq	sl, r2, r2, lsl #20
    b094:	andeq	sl, r2, lr, lsl r1
    b098:	muleq	r2, ip, r9
    b09c:	andeq	r0, r0, r8, asr #5
    b0a0:	andeq	r0, r0, r4, ror r2
    b0a4:	andeq	r1, r1, r4, asr #24
    b0a8:	andeq	sl, r2, lr, rrx
    b0ac:	andeq	sl, r2, r6, rrx
    b0b0:	andeq	sl, r2, r0, lsr r0
    b0b4:	andeq	r1, r1, sl, ror #22
    b0b8:	andeq	r4, r1, r6, lsr #31
    b0bc:	andeq	r1, r1, r8, lsl #11
    b0c0:	svcmi	0x00f0e92d
    b0c4:			; <UNDEFINED> instruction: 0xf8df4615
    b0c8:	addslt	r9, r7, r4, ror #7
    b0cc:			; <UNDEFINED> instruction: 0x469c4af8
    b0d0:	ldmib	r5, {r0, r3, r4, r5, r6, r7, sl, lr}^
    b0d4:			; <UNDEFINED> instruction: 0xf8596704
    b0d8:	andsls	r2, r3, r2
    b0dc:			; <UNDEFINED> instruction: 0x9112b2b0
    b0e0:	eorne	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    b0e4:	ands	fp, r0, r1, lsl r9
    b0e8:	cmnlt	r1, r9, asr #19
    b0ec:	movwcs	lr, #2513	; 0x9d1
    b0f0:	svclt	0x0008429f
    b0f4:			; <UNDEFINED> instruction: 0xd1f74296
    b0f8:			; <UNDEFINED> instruction: 0x1012e9dd
    b0fc:	strtmi	r4, [sl], -r3, ror #12
    b100:	pop	{r0, r1, r2, r4, ip, sp, pc}
    b104:			; <UNDEFINED> instruction: 0xf7ff4ff0
    b108:	bmi	ffaba5ac <__bss_end__@@Base+0xff6344a0>
    b10c:	ldrbtmi	r4, [sl], #-3050	; 0xfffff416
    b110:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b114:	ldmne	r0!, {r1, r4, fp, sp, lr}
    b118:	ldrdcc	pc, [r0], -sl
    b11c:	mvnvc	lr, r7, asr #22
    b120:	ldrbtcc	pc, [pc], #272	; b128 <ZSTD_maxCLevel@plt+0x6c2c>	; <UNPREDICTABLE>
    b124:	rscscc	pc, pc, r1, asr #2
    b128:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    b12c:	msreq	CPSR_, r3	; <illegal shifter operand>
    b130:	vst1.8	{d15-d16}, [r3 :128], r4
    b134:	vpmax.s8	d15, d2, d0
    b138:	blx	103aea0 <__bss_end__@@Base+0xbb4d94>
    b13c:	b	1147548 <__bss_end__@@Base+0xcc143c>
    b140:			; <UNDEFINED> instruction: 0xf04f0402
    b144:	svclt	0x00580300
    b148:			; <UNDEFINED> instruction: 0xf8cc430c
    b14c:	adceq	r3, r0, r0
    b150:			; <UNDEFINED> instruction: 0xf7f946a0
    b154:			; <UNDEFINED> instruction: 0x4683e83c
    b158:			; <UNDEFINED> instruction: 0xf0002800
    b15c:	blmi	ff5eb7cc <__bss_end__@@Base+0xff1656c0>
    b160:	blvs	ff6dc354 <__bss_end__@@Base+0xff256248>
    b164:			; <UNDEFINED> instruction: 0xf0402b00
    b168:			; <UNDEFINED> instruction: 0xf7fd80ad
    b16c:	blmi	ff54adc8 <__bss_end__@@Base+0xff0c4cbc>
    b170:	ldrbtmi	r2, [fp], #-3072	; 0xfffff400
    b174:	bvs	16e59e4 <__bss_end__@@Base+0x125f8d8>
    b178:	tstls	r5, #20, 4	; 0x40000001
    b17c:	teqhi	fp, r0, asr #6	; <UNPREDICTABLE>
    b180:	ldrdcs	r4, [r0, -r0]
    b184:			; <UNDEFINED> instruction: 0xf8cd2200
    b188:	ldrbtmi	fp, [fp], #-44	; 0xffffffd4
    b18c:	movwcs	r9, #785	; 0x311
    b190:	andne	lr, ip, #3358720	; 0x334000
    b194:	stmib	sp, {r3, r4, r7, r9, sl, lr}^
    b198:	tstls	r0, #-536870912	; 0xe0000000
    b19c:	mlascc	sp, r5, r8, pc	; <UNPREDICTABLE>
    b1a0:			; <UNDEFINED> instruction: 0xf0002b00
    b1a4:	bls	2eb3f4 <read_from_file_buffer@@Base+0xa5794>
    b1a8:			; <UNDEFINED> instruction: 0xf8da2300
    b1ac:	ldrls	r4, [r0, #-0]
    b1b0:	eorcc	pc, r8, r2, asr #16
    b1b4:	msreq	CPSR_, #196, 2	; 0x31
    b1b8:	eoreq	pc, r0, #180, 2	; 0x2d
    b1bc:	vpmax.u8	d15, d3, d7
    b1c0:	vst1.8	{d15-d16}, [r4 :128], r6
    b1c4:	blx	11faf2c <__bss_end__@@Base+0xd74e20>
    b1c8:	b	11479d8 <__bss_end__@@Base+0xcc18cc>
    b1cc:	svclt	0x00580403
    b1d0:			; <UNDEFINED> instruction: 0xf1084314
    b1d4:			; <UNDEFINED> instruction: 0xf00b0801
    b1d8:	strbmi	pc, [r4, #-2553]	; 0xfffff607	; <UNPREDICTABLE>
    b1dc:	adchi	pc, r3, r0, lsl #6
    b1e0:			; <UNDEFINED> instruction: 0x46a04bb9
    b1e4:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    b1e8:	blvs	ff6dc3dc <__bss_end__@@Base+0xff2562d0>
    b1ec:			; <UNDEFINED> instruction: 0xf0002b00
    b1f0:	ldmdals	r0, {r0, r3, r4, r5, r6, r7, pc}
    b1f4:			; <UNDEFINED> instruction: 0xf0002800
    b1f8:	blvs	10eb624 <__bss_end__@@Base+0xc65518>
    b1fc:			; <UNDEFINED> instruction: 0xf0002b00
    b200:	ldmdbls	r2, {r0, r3, r6, r7, pc}
    b204:			; <UNDEFINED> instruction: 0xf89ef7fe
    b208:	blmi	fec1cc14 <__bss_end__@@Base+0xfe796b08>
    b20c:	blvs	16dc400 <__bss_end__@@Base+0x12562f4>
    b210:			; <UNDEFINED> instruction: 0xf0402b00
    b214:	ldmdals	r0, {r2, r6, r7, pc}
    b218:			; <UNDEFINED> instruction: 0xf9a2f00d
    b21c:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
    b220:	teqcs	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
    b224:	ldrdne	pc, [r8, #-131]	; 0xffffff7d
    b228:			; <UNDEFINED> instruction: 0xf8c31992
    b22c:			; <UNDEFINED> instruction: 0xf8d32130
    b230:			; <UNDEFINED> instruction: 0xf1012134
    b234:			; <UNDEFINED> instruction: 0xf8c30101
    b238:	bl	11cf760 <__bss_end__@@Base+0xd49654>
    b23c:			; <UNDEFINED> instruction: 0xf8c30202
    b240:	ldmib	sp, {r2, r4, r5, r8, sp}^
    b244:			; <UNDEFINED> instruction: 0x4323340c
    b248:	blls	4bf288 <__bss_end__@@Base+0x3917c>
    b24c:	ldmib	r1, {r0, r3, r4, r6, r7, fp, sp, lr}^
    b250:	subeq	r1, sl, #16
    b254:	adcsmi	r0, r2, #805306372	; 0x30000004
    b258:	bicspl	lr, r1, #274432	; 0x43000
    b25c:	svclt	0x00a241bb
    b260:	strcs	r2, [r0], #-768	; 0xfffffd00
    b264:	strcc	lr, [ip], #-2509	; 0xfffff633
    b268:	strcc	lr, [ip], #-2525	; 0xfffff623
    b26c:	ldflss	f2, [r4, #-0]
    b270:	stmib	sp, {r1, r4, r9, fp, ip, pc}^
    b274:	movwcs	r3, #9224	; 0x2408
    b278:	ldmdals	r3, {r0, r2, r4, sl, fp, ip, pc}
    b27c:	andsls	pc, r8, sp, asr #17
    b280:	blhi	1459bc <read_from_file_buffer2@@Base+0x3fe04>
    b284:	strls	r9, [r3], #-1282	; 0xfffffafe
    b288:	strvs	lr, [r0, -sp, asr #19]
    b28c:			; <UNDEFINED> instruction: 0xf7fc9107
    b290:	bmi	fe44b0fc <__bss_end__@@Base+0xfdfc4ff0>
    b294:	movweq	lr, #19029	; 0x4a55
    b298:	svclt	0x0014447a
    b29c:	movwcs	r2, #769	; 0x301
    b2a0:	bcs	25df0 <_IO_stdin_used@@Base+0x9840>
    b2a4:	movwcs	fp, #3848	; 0xf08
    b2a8:			; <UNDEFINED> instruction: 0xf0402b00
    b2ac:	stcmi	0, cr8, [sl, #632]	; 0x278
    b2b0:	blvs	1b9c4ac <__bss_end__@@Base+0x17163a0>
    b2b4:			; <UNDEFINED> instruction: 0xf0002e00
    b2b8:	strcs	r8, [r0], -sl, lsl #1
    b2bc:	andslt	r4, r7, r0, lsr r6
    b2c0:	svchi	0x00f0e8bd
    b2c4:	mcr2	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    b2c8:	blvs	feb05014 <__bss_end__@@Base+0xfe67ef08>
    b2cc:			; <UNDEFINED> instruction: 0xf8429a0b
    b2d0:	blvs	fead7378 <__bss_end__@@Base+0xfe65126c>
    b2d4:	subsle	r2, r1, r0, lsl #22
    b2d8:			; <UNDEFINED> instruction: 0x46289b11
    b2dc:			; <UNDEFINED> instruction: 0xf1086b69
    b2e0:	ldmib	r3, {r0, fp}^
    b2e4:	bl	493f0c <__bss_end__@@Base+0xde00>
    b2e8:	bl	10cdef4 <__bss_end__@@Base+0xc47de8>
    b2ec:	ldmdbls	r1, {r0, r5, r6, r7, sl, fp, ip, sp, lr}
    b2f0:	movwcs	lr, #27077	; 0x69c5
    b2f4:			; <UNDEFINED> instruction: 0xbc08e9c1
    b2f8:			; <UNDEFINED> instruction: 0xf8e0f00d
    b2fc:			; <UNDEFINED> instruction: 0x46294b77
    b300:	ldmib	sp, {r1, r3, r5, r6, r8, r9, fp, sp, lr}^
    b304:			; <UNDEFINED> instruction: 0xf859bc0e
    b308:	bl	6d731c <__bss_end__@@Base+0x251210>
    b30c:	bl	130df1c <__bss_end__@@Base+0xe87e10>
    b310:	stmib	sp, {r1, r5, r6, r7, sl, fp, ip, sp, lr}^
    b314:	ldmdavs	r8, {r1, r2, r3, sl, fp, ip, sp, pc}
    b318:	ldc2	0, cr15, [ip], #-48	; 0xffffffd0
    b31c:			; <UNDEFINED> instruction: 0xf956f00b
    b320:			; <UNDEFINED> instruction: 0xf77f4544
    b324:	blmi	1bb70a0 <__bss_end__@@Base+0x1730f94>
    b328:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b32c:			; <UNDEFINED> instruction: 0xf00c6818
    b330:			; <UNDEFINED> instruction: 0xf890fe73
    b334:			; <UNDEFINED> instruction: 0x4605303e
    b338:			; <UNDEFINED> instruction: 0xf43f2b00
    b33c:	stclmi	15, cr10, [r9], #-188	; 0xffffff44
    b340:			; <UNDEFINED> instruction: 0xf8dd4640
    b344:			; <UNDEFINED> instruction: 0xf00bb02c
    b348:	blls	549874 <__bss_end__@@Base+0xc3768>
    b34c:			; <UNDEFINED> instruction: 0xf895447c
    b350:	mcrvs	0, 7, r6, cr1, cr14, {1}
    b354:	blls	563be8 <__bss_end__@@Base+0xddadc>
    b358:	stmdbcs	r0, {r0, r1, r5, r6, r9, sp, lr}
    b35c:	blmi	18bf4ec <__bss_end__@@Base+0x14393e0>
    b360:	blvs	ff6dc554 <__bss_end__@@Base+0xff256448>
    b364:	subsle	r2, sl, r0, lsl #22
    b368:			; <UNDEFINED> instruction: 0xf7f84658
    b36c:	strtmi	lr, [r8], -r2, ror #27
    b370:			; <UNDEFINED> instruction: 0xf8f6f00d
    b374:	andslt	r4, r7, r0, lsr r6
    b378:	svchi	0x00f0e8bd
    b37c:	andne	lr, ip, #3620864	; 0x374000
    b380:	blvs	1adcc28 <__bss_end__@@Base+0x1656b1c>
    b384:	bl	10916b0 <__bss_end__@@Base+0xc0b5a4>
    b388:	stmib	sp, {r0, r1, r5, r6, r7, r9, ip, sp, lr}^
    b38c:			; <UNDEFINED> instruction: 0xf00d120c
    b390:	ldr	pc, [lr, -r7, ror #17]
    b394:	ldrbtmi	r4, [ip], #-3157	; 0xfffff3ab
    b398:	stmdbeq	r8!, {r2, r8, ip, sp, lr, pc}
    b39c:	blls	445078 <priority_list@@Base+0x3ef78>
    b3a0:	ldmdbls	r4, {r0, r1, r3, r4, r8, r9, fp, pc}
    b3a4:			; <UNDEFINED> instruction: 0xf04f2500
    b3a8:	movwls	r0, #27649	; 0x6c01
    b3ac:	ldmib	sp, {r4, r5, r9, sl, lr}^
    b3b0:	tstls	r2, lr, lsl #6
    b3b4:			; <UNDEFINED> instruction: 0xf8cd9915
    b3b8:			; <UNDEFINED> instruction: 0xf8cd9010
    b3bc:	mrsls	fp, (UNDEF: 3)
    b3c0:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    b3c4:	strls	r5, [r5, #-3079]	; 0xfffff3f9
    b3c8:	blx	fe6493c8 <__bss_end__@@Base+0xfe1c32bc>
    b3cc:	strcc	lr, [r8, #-1827]!	; 0xfffff8dd
    b3d0:			; <UNDEFINED> instruction: 0xf7f84658
    b3d4:	strmi	lr, [r9, #3502]!	; 0xdae
    b3d8:	svcge	0x006ff43f
    b3dc:			; <UNDEFINED> instruction: 0xf7f84648
    b3e0:	strb	lr, [fp, -r8, lsr #27]!
    b3e4:	mcr2	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    b3e8:	ldmib	sp, {r0, r1, r8, r9, sl, sp, lr, pc}^
    b3ec:	ldmdals	r2, {r2, r4, r8, r9, sp}
    b3f0:	mrc2	7, 1, pc, cr8, cr12, {7}
    b3f4:	blmi	fc5168 <__bss_end__@@Base+0xb3f05c>
    b3f8:	blvs	ff6dc5ec <__bss_end__@@Base+0xff2564e0>
    b3fc:	eorsle	r2, fp, r0, lsl #22
    b400:	strcs	r2, [r0], #-768	; 0xfffffd00
    b404:	strcc	lr, [ip], #-2509	; 0xfffff633
    b408:	strcc	lr, [lr], #-2509	; 0xfffff633
    b40c:	ldrbtmi	r4, [ip], #-3129	; 0xfffff3c7
    b410:	cmnlt	fp, #101376	; 0x18c00
    b414:			; <UNDEFINED> instruction: 0xf1042300
    b418:	tstls	r0, #40, 18	; 0xa0000
    b41c:			; <UNDEFINED> instruction: 0xf7fde7c1
    b420:	str	pc, [r1, r3, lsl #28]!
    b424:			; <UNDEFINED> instruction: 0xf8594b2d
    b428:	ldmdavs	r8, {r0, r1, ip, sp}
    b42c:	blx	fecc7466 <__bss_end__@@Base+0xfe84135a>
    b430:			; <UNDEFINED> instruction: 0xf8594b31
    b434:	ldmdavs	r8, {r0, r1, ip, sp}
    b438:	stc2	0, cr15, [r4], {12}
    b43c:	stmdbmi	pc!, {r3, r4, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    b440:	movwcs	lr, #35284	; 0x89d4
    b444:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    b448:			; <UNDEFINED> instruction: 0xf7f86808
    b44c:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    b450:			; <UNDEFINED> instruction: 0xf7f8d085
    b454:	stmdavs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    b458:	mrc	7, 6, APSR_nzcv, cr0, cr8, {7}
    b45c:	stmdami	r8!, {r0, r9, sl, lr}
    b460:			; <UNDEFINED> instruction: 0xf00b4478
    b464:			; <UNDEFINED> instruction: 0xf7fbf9e9
    b468:	andcs	pc, r1, r1, lsl ip	; <UNPREDICTABLE>
    b46c:	mrc	7, 7, APSR_nzcv, cr0, cr8, {7}
    b470:	stmdbeq	r8!, {r2, r8, ip, sp, lr, pc}
    b474:			; <UNDEFINED> instruction: 0xe6ce9310
    b478:	strcs	r2, [r0], #-768	; 0xfffffd00
    b47c:	ldrmi	r4, [ip], -r5, lsr #12
    b480:	strmi	lr, [ip, #-2509]	; 0xfffff633
    b484:	ldc2l	7, cr15, [r0, #1012]	; 0x3f4
    b488:	strtmi	r4, [ip], -r3, lsr #12
    b48c:	strcc	lr, [lr], #-2509	; 0xfffff633
    b490:	ldmdbmi	ip, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b494:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    b498:			; <UNDEFINED> instruction: 0xf5014478
    b49c:			; <UNDEFINED> instruction: 0xf00b718a
    b4a0:			; <UNDEFINED> instruction: 0xf7fbf9cb
    b4a4:	strdcs	pc, [r1], -r3
    b4a8:	mrc	7, 6, APSR_nzcv, cr2, cr8, {7}
    b4ac:	andeq	r9, r2, ip, ror #22
    b4b0:	andeq	r0, r0, r8, lsr #5
    b4b4:	strdeq	r9, [r2], -r6
    b4b8:	andeq	r0, r0, r4, ror #5
    b4bc:	andeq	r9, r2, r4, lsr #29
    b4c0:	andeq	sl, r2, sl, asr r7
    b4c4:	andeq	sl, r2, r2, asr #14
    b4c8:	andeq	r9, r2, ip, lsl lr
    b4cc:	strdeq	r9, [r2], -r8
    b4d0:	andeq	sl, r2, lr, lsr #13
    b4d4:	andeq	sl, r2, r4, lsr r6
    b4d8:	andeq	r9, r2, r4, asr sp
    b4dc:	andeq	r0, r0, r8, ror #6
    b4e0:	andeq	r0, r0, r4, lsr #7
    b4e4:	andeq	sl, r2, r0, lsl #11
    b4e8:	andeq	r9, r2, r4, lsr #25
    b4ec:	andeq	r9, r2, lr, ror #24
    b4f0:	andeq	r9, r2, ip, lsl #24
    b4f4:	strdeq	r9, [r2], -r6
    b4f8:	andeq	r0, r0, r8, asr #5
    b4fc:	andeq	r0, r0, r4, ror r2
    b500:	andeq	r1, r1, r0, lsr r7
    b504:	andeq	r4, r1, sl, asr #22
    b508:	andeq	r1, r1, ip, lsr #2
    b50c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b510:			; <UNDEFINED> instruction: 0xf8df4606
    b514:			; <UNDEFINED> instruction: 0x460c9110
    b518:	ldrmi	r4, [r7], -r3, asr #22
    b51c:			; <UNDEFINED> instruction: 0xf8df44f9
    b520:			; <UNDEFINED> instruction: 0xf859810c
    b524:	ldrbtmi	r5, [r8], #3
    b528:	ldmib	r0, {r2, r3, r4, sp, lr, pc}^
    b52c:	stfnee	f0, [fp], {4}
    b530:			; <UNDEFINED> instruction: 0xf1b0bf08
    b534:	strdle	r3, [sp], -pc	; <UNPREDICTABLE>
    b538:	movweq	lr, #6736	; 0x1a50
    b53c:			; <UNDEFINED> instruction: 0xf892d023
    b540:	tstlt	fp, sp, lsr r0
    b544:	bllt	18e6398 <__bss_end__@@Base+0x146028c>
    b548:			; <UNDEFINED> instruction: 0x4621463b
    b54c:			; <UNDEFINED> instruction: 0xf7ff4630
    b550:			; <UNDEFINED> instruction: 0x4682fdb7
    b554:	svceq	0x0002f1ba
    b558:	stmiavs	r1!, {r1, r3, r5, r8, ip, lr, pc}
    b55c:			; <UNDEFINED> instruction: 0x4640b171
    b560:			; <UNDEFINED> instruction: 0xf96af00b
    b564:			; <UNDEFINED> instruction: 0xf00c6828
    b568:			; <UNDEFINED> instruction: 0xf890fd57
    b56c:			; <UNDEFINED> instruction: 0x4602a03e
    b570:	svceq	0x0000f1ba
    b574:			; <UNDEFINED> instruction: 0xf00cd0d9
    b578:			; <UNDEFINED> instruction: 0xe7ebfff3
    b57c:			; <UNDEFINED> instruction: 0xf7fc4620
    b580:			; <UNDEFINED> instruction: 0x4601fd5f
    b584:	ldrtmi	lr, [fp], -fp, ror #15
    b588:	ldrtmi	r4, [r0], -r1, lsr #12
    b58c:			; <UNDEFINED> instruction: 0x47f0e8bd
    b590:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b594:			; <UNDEFINED> instruction: 0x4621463b
    b598:			; <UNDEFINED> instruction: 0xf7ff4630
    b59c:			; <UNDEFINED> instruction: 0x4682f93d
    b5a0:			; <UNDEFINED> instruction: 0x463be7d8
    b5a4:	ldrtmi	r4, [r0], -r1, lsr #12
    b5a8:			; <UNDEFINED> instruction: 0x47f0e8bd
    b5ac:	stmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5b0:	svceq	0x0001f1ba
    b5b4:			; <UNDEFINED> instruction: 0xf00bd12b
    b5b8:	bmi	7897a4 <__bss_end__@@Base+0x303698>
    b5bc:			; <UNDEFINED> instruction: 0xf85968a3
    b5c0:			; <UNDEFINED> instruction: 0xf8d55002
    b5c4:	mvnlt	r8, r0
    b5c8:			; <UNDEFINED> instruction: 0x46404a1a
    b5cc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    b5d0:	mrc	7, 5, APSR_nzcv, cr10, cr8, {7}
    b5d4:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    b5d8:	ldrdhi	pc, [ip, #-131]	; 0xffffff7d
    b5dc:	svceq	0x0000f1b8
    b5e0:	ldmdami	r6, {r0, r1, r2, r4, r8, ip, lr, pc}
    b5e4:	stmdavs	fp!, {r1, r2, r4, r9, sp}
    b5e8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b5ec:	stcl	7, cr15, [r6, #-992]!	; 0xfffffc20
    b5f0:			; <UNDEFINED> instruction: 0xf804f00b
    b5f4:			; <UNDEFINED> instruction: 0x4642463b
    b5f8:	ldrtmi	r4, [r0], -r1, lsr #12
    b5fc:			; <UNDEFINED> instruction: 0x47f0e8bd
    b600:	ldmdalt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b604:			; <UNDEFINED> instruction: 0xf7fc4620
    b608:			; <UNDEFINED> instruction: 0x4603fd1b
    b60c:	pop	{r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b610:	stmdavs	r9!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b614:			; <UNDEFINED> instruction: 0xf7f8200a
    b618:			; <UNDEFINED> instruction: 0xf7fbeeec
    b61c:	andcs	pc, r1, r7, lsr fp	; <UNPREDICTABLE>
    b620:	mrc	7, 0, APSR_nzcv, cr6, cr8, {7}
    b624:	andeq	r9, r2, r0, lsr #14
    b628:	andeq	r0, r0, r4, lsr #7
    b62c:	ldrdeq	r1, [r1], -sl
    b630:	andeq	r0, r0, ip, asr #5
    b634:	andeq	r1, r1, sl, ror r6
    b638:	strdeq	sl, [r2], -r6
    b63c:	andeq	r1, r1, r6, ror r6
    b640:	mvnsmi	lr, #737280	; 0xb4000
    b644:	bmi	ade2f4 <__bss_end__@@Base+0x6581e8>
    b648:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b64c:	ldmdavc	r4!, {r1, r2, r3, r5, fp, sp, lr}
    b650:	eorsle	r2, sp, r0, lsl #24
    b654:			; <UNDEFINED> instruction: 0xf04f4f28
    b658:			; <UNDEFINED> instruction: 0xf8df0901
    b65c:	ldrbtmi	r8, [pc], #-160	; b664 <ZSTD_maxCLevel@plt+0x7168>
    b660:	cfstrscs	mvf4, [pc], #-992	; b288 <ZSTD_maxCLevel@plt+0x6d8c>
    b664:	tstle	sp, r3, lsr r6
    b668:	eorvs	r3, fp, r1, lsl #6
    b66c:	stccs	8, cr7, [pc], #-112	; b604 <ZSTD_maxCLevel@plt+0x7108>
    b670:			; <UNDEFINED> instruction: 0x464ad0fa
    b674:			; <UNDEFINED> instruction: 0x46304639
    b678:	svc	0x0008f7f8
    b67c:	stccs	3, cr11, [r0], {32}
    b680:			; <UNDEFINED> instruction: 0x464ad030
    b684:	ldrtmi	r4, [r0], -r1, asr #12
    b688:	svc	0x0000f7f8
    b68c:			; <UNDEFINED> instruction: 0xf7ffb350
    b690:	teqlt	r8, #860	; 0x35c	; <UNPREDICTABLE>
    b694:	blcs	ba96a8 <__bss_end__@@Base+0x72359c>
    b698:	stmdavc	r3, {r1, r8, ip, lr, pc}^
    b69c:	andsle	r2, r9, lr, lsr #22
    b6a0:	mvnshi	lr, #12386304	; 0xbd0000
    b6a4:	eorvs	r3, fp, r1, lsl #6
    b6a8:	stccs	8, cr7, [r0], {28}
    b6ac:	stccs	15, cr11, [pc], #-96	; b654 <ZSTD_maxCLevel@plt+0x7158>
    b6b0:	stfcsd	f5, [pc], #-992	; b2d8 <ZSTD_maxCLevel@plt+0x6ddc>
    b6b4:	stmdbeq	r6, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    b6b8:			; <UNDEFINED> instruction: 0x464ad0d6
    b6bc:			; <UNDEFINED> instruction: 0x46304639
    b6c0:	mcr	7, 7, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    b6c4:	bicsle	r2, sl, r0, lsl #16
    b6c8:	ldmdavc	r4!, {r1, r2, r3, r5, fp, sp, lr}
    b6cc:	bicle	r2, r8, r0, lsl #24
    b6d0:	strb	r2, [r5, r0]!
    b6d4:	blcs	298e8 <_IO_stdin_used@@Base+0xd338>
    b6d8:	stmdavs	lr!, {r1, r5, r6, r7, r8, ip, lr, pc}
    b6dc:	stccs	8, cr7, [r0], {52}	; 0x34
    b6e0:			; <UNDEFINED> instruction: 0xe7f5d1bf
    b6e4:	ldrtmi	r2, [r0], -r0, lsl #6
    b6e8:	andcc	pc, r9, r6, lsl #16
    b6ec:	mvnshi	lr, #12386304	; 0xbd0000
    b6f0:	strdeq	r9, [r2], -r4
    b6f4:	ldrdeq	r0, [r0], -ip
    b6f8:	andeq	r8, r1, r2, ror #16
    b6fc:	andeq	r1, r1, r8, lsl r6
    b700:	ldrbmi	lr, [r0, sp, lsr #18]!
    b704:	cfmsuba32mi	mvax0, mvax4, mvfx14, mvfx7
    b708:	ldrbtmi	r4, [lr], #-2878	; 0xfffff4c2
    b70c:	ldrsbtge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    b710:			; <UNDEFINED> instruction: 0xf8d6447b
    b714:	ldrbtmi	r4, [sl], #336	; 0x150
    b718:	stccs	12, cr6, [r0], {29}
    b71c:			; <UNDEFINED> instruction: 0xf8dfd05a
    b720:			; <UNDEFINED> instruction: 0xf8df90ec
    b724:	ldrbtmi	r8, [r9], #236	; 0xec
    b728:			; <UNDEFINED> instruction: 0xe01d44f8
    b72c:	strtmi	r4, [r0], -r9, lsr #12
    b730:	stc	7, cr15, [r2, #992]	; 0x3e0
    b734:			; <UNDEFINED> instruction: 0x4638b330
    b738:	ldc	7, cr15, [r0, #992]	; 0x3e0
    b73c:	strtmi	r4, [r0], -r6, lsl #12
    b740:	stc	7, cr15, [ip, #992]	; 0x3e0
    b744:	bne	a98f54 <__bss_end__@@Base+0x612e48>
    b748:	addsmi	r4, r6, #3145728	; 0x300000
    b74c:			; <UNDEFINED> instruction: 0xf505d928
    b750:	strtmi	r7, [r0], -r0, lsl #10
    b754:	subpl	pc, r0, r9, asr #17
    b758:			; <UNDEFINED> instruction: 0xf7f84629
    b75c:			; <UNDEFINED> instruction: 0x4604ec78
    b760:	cmpeq	r0, r8, asr #17	; <UNPREDICTABLE>
    b764:	eorsle	r2, sp, r0, lsl #16
    b768:	blcs	be985c <__bss_end__@@Base+0x763750>
    b76c:			; <UNDEFINED> instruction: 0x4638d1de
    b770:	ldcl	7, cr15, [r4, #-992]!	; 0xfffffc20
    b774:	rscle	r4, sl, #168, 4	; 0x8000000a
    b778:	ldrtmi	r1, [r9], -r2, asr #24
    b77c:			; <UNDEFINED> instruction: 0xf7f84620
    b780:	ands	lr, r4, r4, lsl #24
    b784:	stc	7, cr15, [lr, #992]	; 0x3e0
    b788:	blcs	8a579c <__bss_end__@@Base+0x41f690>
    b78c:	stmdami	r1!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    b790:			; <UNDEFINED> instruction: 0xf00b4478
    b794:			; <UNDEFINED> instruction: 0xf7fbf851
    b798:	andcs	pc, r1, r9, ror sl	; <UNPREDICTABLE>
    b79c:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    b7a0:	eorcs	r3, pc, #1
    b7a4:	ldrtmi	r4, [r9], -r0, lsr #8
    b7a8:			; <UNDEFINED> instruction: 0xf7f854e2
    b7ac:	blmi	6c6a7c <__bss_end__@@Base+0x240970>
    b7b0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    b7b4:			; <UNDEFINED> instruction: 0xf7ff601c
    b7b8:	cmplt	r8, r3, asr #30	; <UNPREDICTABLE>
    b7bc:	blcs	ba97d0 <__bss_end__@@Base+0x7236c4>
    b7c0:	stmdavc	r3, {r1, r2, r8, ip, lr, pc}^
    b7c4:	tstle	r3, lr, lsr #22
    b7c8:	blcs	299dc <_IO_stdin_used@@Base+0xd42c>
    b7cc:	andcs	fp, r0, r8, lsl #30
    b7d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    b7d4:			; <UNDEFINED> instruction: 0xf7f84628
    b7d8:			; <UNDEFINED> instruction: 0x4604ecfa
    b7dc:	cmpeq	r0, r6, asr #17	; <UNPREDICTABLE>
    b7e0:	orrsle	r2, ip, r0, lsl #16
    b7e4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    b7e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b7ec:	orrsvc	pc, r4, r1, lsl #10
    b7f0:			; <UNDEFINED> instruction: 0xf822f00b
    b7f4:	blx	12c97e8 <__bss_end__@@Base+0xe436dc>
    b7f8:			; <UNDEFINED> instruction: 0xf7f82001
    b7fc:	svclt	0x0000ed2a
    b800:	andeq	sl, r2, r2, asr #3
    b804:	strdeq	r9, [r2], -r4
    b808:	andeq	r9, r2, r6, lsr #10
    b80c:	ldrdeq	r9, [r2], -lr
    b810:	andeq	sl, r2, r4, lsr #3
    b814:	andeq	r1, r1, ip, ror #9
    b818:	ldrdeq	r0, [r0], -ip
    b81c:	strdeq	r4, [r1], -r8
    b820:	ldrdeq	r0, [r1], -sl
    b824:	bmi	fe05de2c <__bss_end__@@Base+0xfdbd7d20>
    b828:	blmi	fe05ca14 <__bss_end__@@Base+0xfdbd6908>
    b82c:	svcmi	0x00f0e92d
    b830:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b834:	svcvs	0x005fb087
    b838:	ldmdavs	r2, {r1, r2, r9, sl, lr}
    b83c:			; <UNDEFINED> instruction: 0xf04f9205
    b840:	stmvs	r2, {r9}
    b844:	adcsmi	r4, sl, #7872	; 0x1ec0
    b848:	eorle	r4, fp, #2097152000	; 0x7d000000
    b84c:	stcle	15, cr2, [r9, #-0]
    b850:			; <UNDEFINED> instruction: 0xf04f4b79
    b854:	strbmi	r0, [r1], r0, lsl #16
    b858:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b85c:			; <UNDEFINED> instruction: 0xf8943408
    b860:	andscs	r3, ip, r4, lsl #1
    b864:	stcge	8, cr15, [r8], {84}	; 0x54
    b868:	svclt	0x00022b01
    b86c:	movwcc	r6, #6387	; 0x18f3
    b870:			; <UNDEFINED> instruction: 0xf7f860f3
    b874:	stmdacs	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    b878:	sbchi	pc, r8, r0
    b87c:			; <UNDEFINED> instruction: 0xf1086a32
    b880:	ldmvs	r3!, {r0, fp}
    b884:	sbcvs	r4, r4, r7, asr #10
    b888:	ldreq	pc, [r8], #260	; 0x104
    b88c:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    b890:	andge	pc, r0, r0, asr #17
    b894:	stmdbls	r1, {r6, r7, r8, fp, sp, lr, pc}
    b898:	strls	lr, [r4], -r0, asr #19
    b89c:	strhvs	r6, [r2, r3]
    b8a0:	bicsle	r6, ip, r0, lsr r2
    b8a4:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
    b8a8:	subscc	lr, r5, #3440640	; 0x348000
    b8ac:	vqsub.u8	d20, d16, d10
    b8b0:	bmi	18ebae8 <__bss_end__@@Base+0x14659dc>
    b8b4:			; <UNDEFINED> instruction: 0xf8df4c63
    b8b8:			; <UNDEFINED> instruction: 0xf8df9190
    b8bc:	ldrbtmi	r8, [ip], #-400	; 0xfffffe70
    b8c0:	ldrbtmi	r5, [r9], #2223	; 0x8af
    b8c4:	strd	r4, [r4], -r8	; <UNPREDICTABLE>
    b8c8:	cdp2	0, 15, cr15, cr0, cr10, {0}
    b8cc:	ldrdgt	pc, [r0, pc]
    b8d0:	ldrsbeq	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    b8d4:	ldmdavs	fp!, {r1, r3, r6, r9, sl, lr}
    b8d8:			; <UNDEFINED> instruction: 0xf8552101
    b8dc:			; <UNDEFINED> instruction: 0xf853a00c
    b8e0:			; <UNDEFINED> instruction: 0xf8da3020
    b8e4:			; <UNDEFINED> instruction: 0xf7f80000
    b8e8:			; <UNDEFINED> instruction: 0xf8d4ed30
    b8ec:	blcs	17e24 <ZSTD_maxCLevel@plt+0x13928>
    b8f0:			; <UNDEFINED> instruction: 0xf8dad177
    b8f4:	andscs	r3, r0, #0
    b8f8:	strbmi	r2, [r0], -r1, lsl #2
    b8fc:	bl	ff7c98e4 <__bss_end__@@Base+0xff3437d8>
    b900:	cdp2	0, 7, cr15, cr12, cr10, {0}
    b904:	subscc	lr, r5, #212, 18	; 0x350000
    b908:			; <UNDEFINED> instruction: 0xf8c43301
    b90c:	addsmi	r3, r3, #84, 2
    b910:	ldmdavs	sl!, {r0, r1, r3, r4, r6, r9, fp, ip, lr, pc}
    b914:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    b918:	mrc2	7, 7, pc, cr2, cr15, {7}
    b91c:	stmdacs	r0, {r2, ip, pc}
    b920:			; <UNDEFINED> instruction: 0xf7f8d0d2
    b924:	bvs	d466fc <__bss_end__@@Base+0x8c05f0>
    b928:	ldrdlt	pc, [r8, -pc]!	; <UNPREDICTABLE>
    b92c:			; <UNDEFINED> instruction: 0xf8df2501
    b930:			; <UNDEFINED> instruction: 0xf04fa128
    b934:			; <UNDEFINED> instruction: 0xf8df0800
    b938:	ldrbtmi	r9, [fp], #292	; 0x124
    b93c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    b940:	andls	r4, r4, r1, lsl #12
    b944:	eor	fp, r5, r4, lsl r9
    b948:	tstlt	ip, #164, 18	; 0x290000
    b94c:	tstls	r3, r0, lsr #16
    b950:	b	fe749938 <__bss_end__@@Base+0xfe2c382c>
    b954:	stmdacs	r0, {r0, r1, r8, fp, ip, pc}
    b958:			; <UNDEFINED> instruction: 0x4658d1f6
    b95c:			; <UNDEFINED> instruction: 0xff6cf00a
    b960:	svclt	0x00082d01
    b964:			; <UNDEFINED> instruction: 0x8010f8dd
    b968:	stmdals	r4, {r1, ip, lr, pc}
    b96c:	b	ff849954 <__bss_end__@@Base+0xff3c3848>
    b970:	strls	r2, [r0, #-257]	; 0xfffffeff
    b974:	strbmi	sl, [r3], -r4, lsl #16
    b978:	strmi	r4, [sp], #-1618	; 0xfffff9ae
    b97c:	stc	7, cr15, [ip], {248}	; 0xf8
    b980:	eorsle	r3, sl, r1
    b984:	strbmi	r9, [r8], -r4, lsl #18
    b988:			; <UNDEFINED> instruction: 0xff56f00a
    b98c:	stmdbls	r4, {r2, r4, r5, r9, fp, sp, lr}
    b990:	bicsle	r2, fp, r0, lsl #24
    b994:	ldmdavs	r8!, {r1, r4, r5, r9, fp, lr}
    b998:	tstls	r3, sl, ror r4
    b99c:	ldrsbcc	pc, [r4, #-130]	; 0xffffff7e	; <UNPREDICTABLE>
    b9a0:			; <UNDEFINED> instruction: 0xf8c21c5c
    b9a4:			; <UNDEFINED> instruction: 0xf8504154
    b9a8:			; <UNDEFINED> instruction: 0xf7f80023
    b9ac:			; <UNDEFINED> instruction: 0x4604eb30
    b9b0:			; <UNDEFINED> instruction: 0xf7f8201c
    b9b4:	stmdbls	r3, {r2, r3, sl, fp, sp, lr, pc}
    b9b8:	movwcs	fp, #920	; 0x398
    b9bc:	stmib	r0, {r0, sp, lr}^
    b9c0:	cmpvs	r6, r1, lsl #8
    b9c4:	orrvs	r6, r3, r3, asr #1
    b9c8:	andcs	lr, r0, r0
    b9cc:	blmi	5de268 <__bss_end__@@Base+0x15815c>
    b9d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b9d4:	blls	165a44 <read_from_file_buffer2@@Base+0x5fe8c>
    b9d8:	qaddle	r4, sl, ip
    b9dc:	pop	{r0, r1, r2, ip, sp, pc}
    b9e0:			; <UNDEFINED> instruction: 0xf8da8ff0
    b9e4:	andcs	r1, sl, r0
    b9e8:	stc	7, cr15, [r2, #-992]	; 0xfffffc20
    b9ec:			; <UNDEFINED> instruction: 0xf94ef7fb
    b9f0:			; <UNDEFINED> instruction: 0xf7f82001
    b9f4:			; <UNDEFINED> instruction: 0xf7f8ec2e
    b9f8:	ldmdami	fp, {r4, r8, r9, fp, sp, lr, pc}
    b9fc:			; <UNDEFINED> instruction: 0xf00a4478
    ba00:			; <UNDEFINED> instruction: 0xf7fbff1b
    ba04:	andcs	pc, r1, r3, asr #18
    ba08:	stc	7, cr15, [r2], #-992	; 0xfffffc20
    ba0c:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
    ba10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ba14:			; <UNDEFINED> instruction: 0xff10f00a
    ba18:			; <UNDEFINED> instruction: 0xf938f7fb
    ba1c:			; <UNDEFINED> instruction: 0xf7f82001
    ba20:			; <UNDEFINED> instruction: 0xf7fbec18
    ba24:	svclt	0x0000f95d
    ba28:	andeq	r9, r2, r4, lsl r4
    ba2c:	andeq	r0, r0, r0, lsl #5
    ba30:	muleq	r2, ip, r0
    ba34:	strdeq	r9, [r2], -r4
    ba38:	muleq	r0, r8, r2
    ba3c:	andeq	sl, r2, r6, lsr #32
    ba40:	andeq	r0, r0, r4, ror #6
    ba44:	andeq	sl, r2, lr
    ba48:	andeq	r1, r1, r2, ror #7
    ba4c:	strdeq	r1, [r1], -r8
    ba50:	andeq	r0, r0, ip, asr #5
    ba54:	andeq	r0, r1, lr, ror #25
    ba58:	andeq	r0, r1, ip, lsr #25
    ba5c:	andeq	r7, r1, r6, ror #4
    ba60:	andeq	r9, r2, r4, lsr pc
    ba64:	andeq	r9, r2, ip, ror #4
    ba68:	ldrdeq	r1, [r1], -r4
    ba6c:	ldrdeq	r4, [r1], -r0
    ba70:			; <UNDEFINED> instruction: 0x00010bb2
    ba74:	svcmi	0x00f8e92d
    ba78:	stmdbvs	r0, {r0, r2, r9, sl, lr}
    ba7c:			; <UNDEFINED> instruction: 0xf8df460f
    ba80:	ldrmi	r8, [r6], -r4, ror #1
    ba84:	rsbsmi	pc, r0, r0, lsl #8
    ba88:	strhtge	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    ba8c:	svcmi	0x0080f5b0
    ba90:			; <UNDEFINED> instruction: 0xf8dd44f8
    ba94:	ldrmi	fp, [r9], r8, lsr #32
    ba98:	blmi	cffaf4 <__bss_end__@@Base+0x8799e8>
    ba9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    baa0:	eormi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    baa4:	and	fp, lr, r4, lsl r9
    baa8:	cmnlt	r4, r4, lsr #29
    baac:	strtmi	r2, [r1], -r8, ror #4
    bab0:			; <UNDEFINED> instruction: 0xf7f84628
    bab4:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
    bab8:	svcvs	0x00e3d1f6
    babc:	movwcc	r4, #5664	; 0x1620
    bac0:	pop	{r0, r1, r5, r6, r7, r8, r9, sl, sp, lr}
    bac4:			; <UNDEFINED> instruction: 0xf10b8ff8
    bac8:			; <UNDEFINED> instruction: 0xf7f80090
    bacc:	strmi	lr, [r4], -r0, lsl #23
    bad0:	eorsle	r2, r9, r0, lsl #16
    bad4:	svceq	0x0000f1bb
    bad8:			; <UNDEFINED> instruction: 0x4629d130
    badc:	strtmi	r2, [r0], -r8, ror #4
    bae0:	b	14c9ac8 <__bss_end__@@Base+0x10439bc>
    bae4:			; <UNDEFINED> instruction: 0xf8844b21
    bae8:	smlabbcs	r0, r7, r0, r7
    baec:	bmi	79cce0 <__bss_end__@@Base+0x316bd4>
    baf0:	addvs	pc, r0, r4, asr #17
    baf4:	ldmib	r3, {r0, sp}^
    baf8:			; <UNDEFINED> instruction: 0xf04fc757
    bafc:			; <UNDEFINED> instruction: 0xf8d336ff
    bb00:	svcvs	0x00db5164
    bb04:	addvc	pc, r9, r4, lsl #17
    bb08:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    bb0c:	strtmi	r6, [r0], -r0, ror #15
    bb10:	addgt	pc, r8, r4, lsl #17
    bb14:	addpl	pc, sl, r4, lsl #17
    bb18:	addcc	pc, fp, r4, lsl #17
    bb1c:	addne	pc, r5, r4, lsl #17
    bb20:	addne	pc, r6, r4, lsl #17
    bb24:	stmib	r4, {r0, r5, r7, r8, r9, sl, sp, lr}^
    bb28:			; <UNDEFINED> instruction: 0xf858671c
    bb2c:			; <UNDEFINED> instruction: 0xf8533002
    bb30:			; <UNDEFINED> instruction: 0xf843202a
    bb34:	strtvs	r4, [r2], sl, lsr #32
    bb38:	svchi	0x00f8e8bd
    bb3c:			; <UNDEFINED> instruction: 0x4649465a
    bb40:			; <UNDEFINED> instruction: 0xf7f8308c
    bb44:	strb	lr, [r8, r2, lsr #20]
    bb48:	stmdami	sl, {r0, r3, r8, fp, lr}
    bb4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bb50:	orrsvc	pc, r8, r1, lsl #10
    bb54:	cdp2	0, 7, cr15, cr0, cr10, {0}
    bb58:			; <UNDEFINED> instruction: 0xf898f7fb
    bb5c:			; <UNDEFINED> instruction: 0xf7f82001
    bb60:	svclt	0x0000eb78
    bb64:	andeq	r9, r2, ip, lsr #3
    bb68:	andeq	r0, r0, r4, asr #6
    bb6c:	andeq	r9, r2, r0, ror #27
    bb70:	muleq	r1, r4, r4
    bb74:	andeq	r0, r1, r6, ror sl
    bb78:	addlt	fp, r3, r0, lsl #10
    bb7c:	movwls	r2, #768	; 0x300
    bb80:			; <UNDEFINED> instruction: 0xff78f7ff
    bb84:			; <UNDEFINED> instruction: 0xf85db003
    bb88:	svclt	0x0000fb04
    bb8c:			; <UNDEFINED> instruction: 0x4605b5f8
    bb90:	strmi	r2, [pc], -r8, lsr #32
    bb94:			; <UNDEFINED> instruction: 0xf7f84616
    bb98:	movwlt	lr, #35610	; 0x8b1a
    bb9c:	strmi	r7, [r4], -fp, lsr #16
    bba0:			; <UNDEFINED> instruction: 0x4628b993
    bba4:	b	cc9b8c <__bss_end__@@Base+0x843a80>
    bba8:	ldrtmi	r4, [r8], -r3, lsl #12
    bbac:			; <UNDEFINED> instruction: 0xf7f86023
    bbb0:	movwcs	lr, #2606	; 0xa2e
    bbb4:			; <UNDEFINED> instruction: 0x61262201
    bbb8:	movwcc	lr, #10692	; 0x29c4
    bbbc:	cmnvs	r3, r3, lsr #4
    bbc0:	rsbvs	r7, r0, r2, lsr #12
    bbc4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    bbc8:			; <UNDEFINED> instruction: 0xf7f84628
    bbcc:	strmi	lr, [r3], -lr, asr #21
    bbd0:	stmdacs	r0, {r5, r6, r9, sp, lr}
    bbd4:	strtmi	sp, [r0], -r5, ror #3
    bbd8:			; <UNDEFINED> instruction: 0xf7f8461c
    bbdc:	ldrb	lr, [r1, sl, lsr #19]!
    bbe0:	stmdami	r7, {r1, r2, r8, fp, lr}
    bbe4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bbe8:	lslvc	pc, r1, #10	; <UNPREDICTABLE>
    bbec:	cdp2	0, 2, cr15, cr4, cr10, {0}
    bbf0:			; <UNDEFINED> instruction: 0xf84cf7fb
    bbf4:			; <UNDEFINED> instruction: 0xf7f82001
    bbf8:	svclt	0x0000eb2c
    bbfc:	strdeq	r4, [r1], -ip
    bc00:	ldrdeq	r0, [r1], -lr
    bc04:	ldmdavc	fp, {r0, r1, fp, sp, lr}
    bc08:	ldrbmi	fp, [r0, -r3, lsl #18]!
    bc0c:			; <UNDEFINED> instruction: 0xf7f86a40
    bc10:	svclt	0x0000bc5b
    bc14:	stmibvs	r8, {r0, r4, r6, r8, ip, sp, pc}
    bc18:	and	fp, r9, r0, lsl r9
    bc1c:	smlawblt	r0, r0, r9, r6
    bc20:			; <UNDEFINED> instruction: 0xf89368c3
    bc24:	blcs	17e44 <ZSTD_maxCLevel@plt+0x13948>
    bc28:			; <UNDEFINED> instruction: 0x4770d1f8
    bc2c:	ldrb	r6, [r3, r0, lsl #20]!
    bc30:	svclt	0x00004770
    bc34:			; <UNDEFINED> instruction: 0x460db538
    bc38:	ldmdblt	r4, {r2, r9, fp, sp, lr}
    bc3c:	stmibvs	r4!, {r0, r1, r2, sp, lr, pc}
    bc40:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}
    bc44:			; <UNDEFINED> instruction: 0xf7f84629
    bc48:	stmdacs	r0, {r1, r5, r8, fp, sp, lr, pc}
    bc4c:			; <UNDEFINED> instruction: 0x4620d1f7
    bc50:	svclt	0x0000bd38
    bc54:	svcmi	0x00f0e92d
    bc58:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    bc5c:	strmi	r8, [r8], r2, lsl #22
    bc60:	strcs	r4, [r0], #-2791	; 0xfffff519
    bc64:	ldrbtmi	r4, [sl], #-3047	; 0xfffff419
    bc68:	orrsge	pc, ip, #14614528	; 0xdf0000
    bc6c:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
    bc70:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    bc74:			; <UNDEFINED> instruction: 0xf04f9321
    bc78:	mvnslt	r0, r0, lsl #6
    bc7c:	movwlt	r6, #18852	; 0x49a4
    bc80:			; <UNDEFINED> instruction: 0xf89668e6
    bc84:	blcs	17ea4 <ZSTD_maxCLevel@plt+0x139a8>
    bc88:	blmi	ff840470 <__bss_end__@@Base+0xff3ba364>
    bc8c:	stmdavs	r7!, {r0, r5, r9, sl, lr}
    bc90:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    bc94:			; <UNDEFINED> instruction: 0xf0086818
    bc98:	ldmdbvs	r3!, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    bc9c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    bca0:	svcmi	0x0080f5b3
    bca4:	strbmi	sp, [r1], -r9, ror #3
    bca8:	stmdbvs	r6!, {r3, r4, r5, r9, sl, lr}
    bcac:	blx	1cc7cda <__bss_end__@@Base+0x1841bce>
    bcb0:	ldrtmi	r4, [r0], -r1, lsl #12
    bcb4:			; <UNDEFINED> instruction: 0xffcef7ff
    bcb8:	bicsle	r2, pc, r0, lsl #24
    bcbc:			; <UNDEFINED> instruction: 0x2c006a2c
    bcc0:	blmi	ff500440 <__bss_end__@@Base+0xff07a334>
    bcc4:	movtlt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    bcc8:	ldrbtmi	r4, [fp], #1147	; 0x47b
    bccc:	bcc	4474f4 <sort_info_list@@Base+0x13f4>
    bcd0:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    bcd4:	bcc	fe4474fc <__bss_end__@@Base+0xfdfc13f0>
    bcd8:			; <UNDEFINED> instruction: 0xf0094640
    bcdc:			; <UNDEFINED> instruction: 0x4604fb75
    bce0:	eorsle	r2, r8, r0, lsl #16
    bce4:	stmdavs	r7!, {r1, r2, r3, r5, r9, fp, sp, lr}
    bce8:	rsb	fp, r2, lr, lsl r9
    bcec:			; <UNDEFINED> instruction: 0x2e0069b6
    bcf0:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    bcf4:			; <UNDEFINED> instruction: 0xf7f84639
    bcf8:	stmdacs	r0, {r1, r3, r6, r7, fp, sp, lr, pc}
    bcfc:	stmiavs	r2!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    bd00:	ldmdavc	r0, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
    bd04:	umullne	pc, r6, r3, r8	; <UNPREDICTABLE>
    bd08:	teqle	r2, sp, ror #16
    bd0c:			; <UNDEFINED> instruction: 0xf0002900
    bd10:			; <UNDEFINED> instruction: 0xf00a80dd
    bd14:	stmiami	r1, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
    bd18:	tstcs	r1, r3, ror #16
    bd1c:			; <UNDEFINED> instruction: 0xf85a4ac0
    bd20:	ldrbtmi	r4, [sl], #-0
    bd24:			; <UNDEFINED> instruction: 0xf7f86820
    bd28:	blmi	fefc6970 <__bss_end__@@Base+0xfeb40864>
    bd2c:			; <UNDEFINED> instruction: 0xf8d3447b
    bd30:	blcs	18268 <ZSTD_maxCLevel@plt+0x13d6c>
    bd34:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    bd38:	andcs	r4, ip, #12255232	; 0xbb0000
    bd3c:	tstcs	r1, r3, lsr #16
    bd40:			; <UNDEFINED> instruction: 0xf7f84478
    bd44:			; <UNDEFINED> instruction: 0xf00ae9bc
    bd48:			; <UNDEFINED> instruction: 0x4640fc59
    bd4c:	blx	f47d7a <__bss_end__@@Base+0xac1c6e>
    bd50:	stmdacs	r0, {r2, r9, sl, lr}
    bd54:	bmi	fed80474 <__bss_end__@@Base+0xfe8fa368>
    bd58:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
    bd5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bd60:	subsmi	r9, sl, r1, lsr #22
    bd64:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    bd68:	ldc	0, cr11, [sp], #140	; 0x8c
    bd6c:	pop	{r1, r8, r9, fp, pc}
    bd70:	stmdbcs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd74:	addhi	pc, fp, r0
    bd78:	ldc2	0, cr15, [r8], {10}
    bd7c:	stmdavs	r3!, {r0, r1, r2, r5, r7, fp, lr}^
    bd80:	bmi	fead418c <__bss_end__@@Base+0xfe64e080>
    bd84:	andmi	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    bd88:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    bd8c:	b	ff749d74 <__bss_end__@@Base+0xff2c3c68>
    bd90:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
    bd94:	ldrdcc	pc, [ip, #-131]	; 0xffffff7d
    bd98:			; <UNDEFINED> instruction: 0xf0402b00
    bd9c:	stmiami	r6!, {r1, r2, r5, r8, pc}
    bda0:	stmdavs	r3!, {r2, r3, r9, sp}
    bda4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bda8:	stmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bdac:	stc2	0, cr15, [r6], #-40	; 0xffffffd8
    bdb0:	stmiavs	r3!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}^
    bdb4:	blcs	1b69e28 <__bss_end__@@Base+0x16e3d1c>
    bdb8:	addshi	pc, r9, r0
    bdbc:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    bdc0:	rsbcs	r2, r8, #0, 2
    bdc4:	strbmi	r4, [r8], -pc, lsl #12
    bdc8:	b	1fc9db0 <__bss_end__@@Base+0x1b43ca4>
    bdcc:	vst2.<illegal width 64>	{d22-d23}, [pc :128], r1
    bdd0:	vbic.i32	q10, #3840	; 0x00000f00
    bdd4:	ldrtmi	r0, [r8], -pc, lsl #6
    bdd8:	rscsvc	pc, r0, pc, asr #13
    bddc:			; <UNDEFINED> instruction: 0x2c04e9d1
    bde0:	b	e5f20 <stotal_xattr_bytes@@Base+0xa0388>
    bde4:	vld2.8	{d2-d5}, [r2], r2
    bde8:			; <UNDEFINED> instruction: 0xf022627f
    bdec:	blx	17cc630 <__bss_end__@@Base+0x1346524>
    bdf0:	b	10cb828 <__bss_end__@@Base+0xc4571c>
    bdf4:	b	2066c <_IO_stdin_used@@Base+0x40bc>
    bdf8:	ldmib	r1, {r2, r3, ip, sp}^
    bdfc:	b	13bc20c <__bss_end__@@Base+0xf36100>
    be00:	movwmi	r0, #13059	; 0x3303
    be04:			; <UNDEFINED> instruction: 0x960a4638
    be08:	smlabtgt	ip, sp, r9, lr
    be0c:	movwls	r9, #57871	; 0xe20f
    be10:	ldm	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be14:			; <UNDEFINED> instruction: 0xf8d44e89
    be18:	ldrbtmi	ip, [lr], #-12
    be1c:			; <UNDEFINED> instruction: 0x17d96c73
    be20:			; <UNDEFINED> instruction: 0x4618901a
    be24:	tsteq	lr, sp, asr #19
    be28:			; <UNDEFINED> instruction: 0xf89c3301
    be2c:	ldrbtvs	r2, [r3], #-0
    be30:	rsbsle	r2, r8, r4, ror #20
    be34:	ldmib	r4, {r1, r2, r5, r6, r9, fp, sp}^
    be38:			; <UNDEFINED> instruction: 0xf0006400
    be3c:	bcs	1cec100 <__bss_end__@@Base+0x1865ff4>
    be40:	smladls	r0, lr, pc, fp	; <UNPREDICTABLE>
    be44:	ldrtmi	r4, [fp], -r8, asr #12
    be48:			; <UNDEFINED> instruction: 0xf8dcd109
    be4c:			; <UNDEFINED> instruction: 0x4618301c
    be50:			; <UNDEFINED> instruction: 0xf7f89303
    be54:	blls	10666c <read_from_file_buffer2@@Base+0xab4>
    be58:	strbmi	r1, [r8], -r2, asr #24
    be5c:	ldrtmi	r9, [sl], -r0, lsl #4
    be60:			; <UNDEFINED> instruction: 0xf7ff2101
    be64:	strmi	pc, [r1], r7, lsl #28
    be68:			; <UNDEFINED> instruction: 0xf7f8201c
    be6c:	stmdacs	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
    be70:	adcshi	pc, r9, r0
    be74:	stmiavs	fp!, {r1, r3, r5, r9, fp, sp, lr}
    be78:	stmib	r0, {r1, r2, sp, lr}^
    be7c:	movwcc	r7, #5121	; 0x1401
    be80:	stmib	r0, {r0, r2, r6, r8, sp, lr}^
    be84:	adcvs	r9, fp, r3, lsl #14
    be88:	eorvs	r6, r8, #-2147483616	; 0x80000020
    be8c:			; <UNDEFINED> instruction: 0xf00ae724
    be90:	bmi	18caecc <__bss_end__@@Base+0x1444dc0>
    be94:	ldmvs	r0!, {r0, r1, r5, r6, fp, sp, lr}
    be98:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    be9c:	movwlt	r6, #2087	; 0x827
    bea0:	mrscs	r9, (UNDEF: 1)
    bea4:	bcs	44770c <sort_info_list@@Base+0x160c>
    bea8:			; <UNDEFINED> instruction: 0xf7f84638
    beac:			; <UNDEFINED> instruction: 0xf8dbea4e
    beb0:	blcs	183e8 <ZSTD_maxCLevel@plt+0x13eec>
    beb4:	addshi	pc, r9, r0, asr #32
    beb8:	eorcs	r6, ip, #2293760	; 0x230000
    bebc:	mufe	f2, f0, f1
    bec0:			; <UNDEFINED> instruction: 0xf7f80a90
    bec4:			; <UNDEFINED> instruction: 0xf00ae8fc
    bec8:			; <UNDEFINED> instruction: 0xe705fb99
    becc:	ldrdmi	lr, [r2], -r2
    bed0:	ldmdavs	r2, {r0, r3, r4, r8, fp, sp, lr}^
    bed4:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
    bed8:	movwmi	r6, #41372	; 0xa19c
    bedc:			; <UNDEFINED> instruction: 0x611a61d8
    bee0:			; <UNDEFINED> instruction: 0x4630e6fa
    bee4:			; <UNDEFINED> instruction: 0xf7fc9303
    bee8:	blls	10a19c <read_from_file_buffer2@@Base+0x45e4>
    beec:			; <UNDEFINED> instruction: 0xf00ae7d8
    bef0:	stmdami	sl, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    bef4:	tstcs	r1, r3, ror #16
    bef8:			; <UNDEFINED> instruction: 0xf85a4a51
    befc:	ldrbtmi	r4, [sl], #-0
    bf00:			; <UNDEFINED> instruction: 0xf7f86820
    bf04:	blmi	1406794 <__bss_end__@@Base+0xf80688>
    bf08:			; <UNDEFINED> instruction: 0xf8d3447b
    bf0c:	blcs	18444 <ZSTD_maxCLevel@plt+0x13f48>
    bf10:	stmdami	sp, {r0, r1, r3, r5, r6, r8, ip, lr, pc}^
    bf14:	stmdavs	r3!, {r2, r3, r9, sp}
    bf18:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bf1c:	stmia	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf20:	blx	1b47f52 <__bss_end__@@Base+0x16c1e46>
    bf24:	stmdavs	r2!, {r3, r4, r6, r7, r9, sl, sp, lr, pc}
    bf28:			; <UNDEFINED> instruction: 0xf8d4201c
    bf2c:	andls	ip, r5, #4
    bf30:	andsgt	pc, r0, sp, asr #17
    bf34:	stmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf38:	andgt	lr, r4, #3620864	; 0x374000
    bf3c:	stmdacs	r0, {r0, r1, ip, pc}
    bf40:	stmdbls	r3, {r0, r4, r6, ip, lr, pc}
    bf44:	strcs	lr, [r0, -r1, asr #19]
    bf48:	andgt	pc, r8, r1, asr #17
    bf4c:	sbcvs	r6, pc, sp, asr #2
    bf50:			; <UNDEFINED> instruction: 0xf7fc618f
    bf54:	stmdbvs	sl!, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    bf58:	strmi	r3, [r1], -r1, lsl #4
    bf5c:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
    bf60:	mrc2	7, 0, pc, cr4, cr15, {7}
    bf64:	movwlt	r9, #4
    bf68:			; <UNDEFINED> instruction: 0xf7ff68a1
    bf6c:	stmiavs	sl!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    bf70:	tstcs	r1, fp, lsr r6
    bf74:	strls	r3, [r0, -r1, lsl #4]
    bf78:	rscvs	r4, sl, r8, asr #12
    bf7c:			; <UNDEFINED> instruction: 0xf7ff463a
    bf80:	stcls	13, cr15, [r3], {121}	; 0x79
    bf84:	stmdbvs	r3!, {r2, r9, sl, fp, ip, pc}^
    bf88:	bvs	664760 <__bss_end__@@Base+0x1de654>
    bf8c:			; <UNDEFINED> instruction: 0x6126689a
    bf90:	andcc	r6, r1, #1073741864	; 0x40000028
    bf94:	andsvs	r6, ip, #224	; 0xe0
    bf98:			; <UNDEFINED> instruction: 0xe69d609a
    bf9c:			; <UNDEFINED> instruction: 0x2018f8dc
    bfa0:	ldrtmi	r4, [fp], -r8, asr #12
    bfa4:	strls	r2, [r0, -r2, lsl #2]
    bfa8:			; <UNDEFINED> instruction: 0xf00ae75b
    bfac:	ldmdami	fp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    bfb0:	tstcs	r1, r3, ror #16
    bfb4:			; <UNDEFINED> instruction: 0xf85a4a26
    bfb8:	ldrbtmi	r4, [sl], #-0
    bfbc:			; <UNDEFINED> instruction: 0xf7f86820
    bfc0:	blmi	9466d8 <__bss_end__@@Base+0x4c05cc>
    bfc4:			; <UNDEFINED> instruction: 0xf8d3447b
    bfc8:	ldmdblt	r3!, {r2, r3, r6, r8, ip, sp}^
    bfcc:	andcs	r4, lr, #2228224	; 0x220000
    bfd0:	tstcs	r1, r3, lsr #16
    bfd4:			; <UNDEFINED> instruction: 0xf7f84478
    bfd8:			; <UNDEFINED> instruction: 0xf00ae872
    bfdc:			; <UNDEFINED> instruction: 0x6c73fb0f
    bfe0:	ldrbtvs	r3, [r3], #-2817	; 0xfffff4ff
    bfe4:			; <UNDEFINED> instruction: 0xf7fae678
    bfe8:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    bfec:			; <UNDEFINED> instruction: 0xf7f8200a
    bff0:			; <UNDEFINED> instruction: 0xf7faea00
    bff4:	andcs	pc, r1, fp, asr #28
    bff8:	stmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bffc:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c000:	ldrdeq	r8, [r2], -r6
    c004:	andeq	r0, r0, r0, lsl #5
    c008:	andeq	r8, r2, ip, asr #31
    c00c:	andeq	r0, r0, r4, asr #5
    c010:	andeq	r1, r1, ip, asr #2
    c014:	andeq	r9, r2, r2, lsl #24
    c018:	andeq	r1, r1, r6, ror r1
    c01c:	andeq	r0, r0, ip, asr #5
    c020:	andeq	r1, r1, r6, lsr r0
    c024:	andeq	r9, r2, r0, lsr #23
    c028:	andeq	r1, r1, r8
    c02c:	andeq	r8, r2, r2, ror #29
    c030:	andeq	r1, r1, ip, lsr r0
    c034:	andeq	r9, r2, sl, lsr fp
    c038:	andeq	r0, r1, r2, lsr #31
    c03c:	andeq	r9, r2, sl, ror #3
    c040:	andeq	r0, r1, sl, lsl #28
    c044:	andeq	r9, r2, r4, asr #19
    c048:	andeq	r0, r1, lr, lsr #28
    c04c:	andeq	r2, r1, r6, ror #24
    c050:			; <UNDEFINED> instruction: 0x00010ebe
    c054:	andeq	r9, r2, r8, lsl #18
    c058:	andeq	r0, r1, ip, asr #29
    c05c:			; <UNDEFINED> instruction: 0x4605b570
    c060:	strcs	r4, [r0], #-3600	; 0xfffff1f0
    c064:	biclt	r4, r4, lr, ror r4
    c068:	biclt	r6, ip, r4, lsr #19
    c06c:			; <UNDEFINED> instruction: 0xf89368e3
    c070:	blcs	18290 <ZSTD_maxCLevel@plt+0x13d94>
    c074:	blmi	34085c <read_from_file_buffer@@Base+0xfabfc>
    c078:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
    c07c:			; <UNDEFINED> instruction: 0xf0086818
    c080:	stmiavs	r3!, {r0, r5, r9, sl, fp, ip, sp, lr, pc}^
    c084:	vst2.8	{d6,d8}, [r3 :64], fp
    c088:			; <UNDEFINED> instruction: 0xf5b34370
    c08c:	mvnle	r4, r0, lsl #31
    c090:			; <UNDEFINED> instruction: 0xf7ff6920
    c094:	stccs	15, cr15, [r0], {227}	; 0xe3
    c098:	bvs	b40838 <__bss_end__@@Base+0x6ba72c>
    c09c:	mvnle	r2, r0, lsl #24
    c0a0:	svclt	0x0000bd70
    c0a4:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    c0a8:	andeq	r0, r0, r4, asr #5
    c0ac:			; <UNDEFINED> instruction: 0x4606b570
    c0b0:	movwlt	r6, #51716	; 0xca04
    c0b4:	ldmdbvs	fp, {r0, r1, r5, r6, r7, fp, sp, lr}
    c0b8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c0bc:	svcmi	0x0080f5b3
    c0c0:	stmdavs	r0!, {r0, r2, r5, ip, lr, pc}
    c0c4:	smlatblt	r8, r5, r9, r6
    c0c8:	svc	0x0032f7f7
    c0cc:	tstlt	r8, r0, ror #16
    c0d0:	svc	0x002ef7f7
    c0d4:	smlatblt	r8, r0, r8, r6
    c0d8:	svc	0x002af7f7
    c0dc:			; <UNDEFINED> instruction: 0xb12b68e3
    c0e0:	umullcs	pc, r6, r3, r8	; <UNPREDICTABLE>
    c0e4:	svcvs	0x00dab912
    c0e8:	ldrbvs	r3, [sl, r1, lsl #20]
    c0ec:			; <UNDEFINED> instruction: 0xf7f74620
    c0f0:	tstlt	sp, r0, lsr #30
    c0f4:	ldrb	r4, [sp, ip, lsr #12]
    c0f8:			; <UNDEFINED> instruction: 0xf7f76830
    c0fc:	ldmdavs	r0!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    c100:	svc	0x0016f7f7
    c104:	pop	{r4, r5, r9, sl, lr}
    c108:			; <UNDEFINED> instruction: 0xf7f74070
    c10c:	stmdbvs	r0!, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, pc}
    c110:			; <UNDEFINED> instruction: 0xffccf7ff
    c114:	svclt	0x0000e7d5
    c118:	mvnsmi	lr, sp, lsr #18
    c11c:	svcmi	0x002b6a04
    c120:			; <UNDEFINED> instruction: 0xb1b4447f
    c124:	strcs	r4, [r0], -r5, lsl #12
    c128:			; <UNDEFINED> instruction: 0xf89368e3
    c12c:	stmdblt	r2!, {r1, r2, r7, sp}^
    c130:	vst2.8	{d6,d8}, [r3 :64], fp
    c134:			; <UNDEFINED> instruction: 0xf5b34370
    c138:	eorsle	r4, r9, r0, lsl #31
    c13c:	strtmi	r4, [r1], -r4, lsr #22
    c140:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    c144:			; <UNDEFINED> instruction: 0xff6ef008
    c148:	strtmi	fp, [r6], -r8, lsr #18
    c14c:			; <UNDEFINED> instruction: 0x2c0069a4
    c150:	pop	{r1, r3, r5, r6, r7, r8, ip, lr, pc}
    c154:	stmiavs	r3!, {r4, r5, r6, r7, r8, pc}^
    c158:	vst2.8	{d6,d8}, [r3 :64], fp
    c15c:			; <UNDEFINED> instruction: 0xf5b34370
    c160:	eorle	r4, ip, r0, lsl #31
    c164:			; <UNDEFINED> instruction: 0xf8d468ab
    c168:	blcc	6c1d0 <stotal_xattr_bytes@@Base+0x26638>
    c16c:	tstlt	lr, #171	; 0xab
    c170:	andshi	pc, r8, r6, asr #17
    c174:	tstlt	r8, r0, lsr #16
    c178:	mrc	7, 6, APSR_nzcv, cr10, cr7, {7}
    c17c:	tstlt	r8, r0, ror #16
    c180:	mrc	7, 6, APSR_nzcv, cr6, cr7, {7}
    c184:	smlatblt	r8, r0, r8, r6
    c188:	mrc	7, 6, APSR_nzcv, cr2, cr7, {7}
    c18c:			; <UNDEFINED> instruction: 0xb12b68e3
    c190:	umullcs	pc, r6, r3, r8	; <UNPREDICTABLE>
    c194:	svcvs	0x00dab912
    c198:	ldrbvs	r3, [sl, r1, lsl #20]
    c19c:	strbmi	r4, [r4], -r0, lsr #12
    c1a0:	mcr	7, 6, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    c1a4:	movwcc	r6, #6507	; 0x196b
    c1a8:	stfcss	f6, [r0], {107}	; 0x6b
    c1ac:			; <UNDEFINED> instruction: 0xe7d0d1bc
    c1b0:			; <UNDEFINED> instruction: 0xf7ff6920
    c1b4:			; <UNDEFINED> instruction: 0xe7c1ffb1
    c1b8:	eorhi	pc, r0, r5, asr #17
    c1bc:	stmdbvs	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c1c0:			; <UNDEFINED> instruction: 0xff74f7ff
    c1c4:	blcc	66578 <stotal_xattr_bytes@@Base+0x209e0>
    c1c8:	strb	r6, [fp, fp, ror #1]
    c1cc:	andeq	r8, r2, ip, lsl fp
    c1d0:	andeq	r0, r0, r4, asr #5
    c1d4:	mvnsmi	lr, sp, lsr #18
    c1d8:	svcmi	0x002b6a04
    c1dc:	cmnlt	ip, pc, ror r4
    c1e0:	strcs	r4, [r0], -r5, lsl #12
    c1e4:			; <UNDEFINED> instruction: 0xf89368e3
    c1e8:	stmdblt	sl!, {r1, r2, r7, sp}
    c1ec:	vst2.8	{d6,d8}, [r3 :64], fp
    c1f0:			; <UNDEFINED> instruction: 0xf5b34370
    c1f4:	andle	r4, r5, r0, lsl #31
    c1f8:	stmibvs	r4!, {r1, r2, r5, r9, sl, lr}
    c1fc:	mvnsle	r2, r0, lsl #24
    c200:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c204:			; <UNDEFINED> instruction: 0xf7ff6920
    c208:	blmi	84c1a4 <__bss_end__@@Base+0x3c6098>
    c20c:	ldmpl	fp!, {r0, r5, r9, sl, lr}^
    c210:			; <UNDEFINED> instruction: 0xf0086818
    c214:	stmdacs	r0, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    c218:	stmdbvs	r3!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
    c21c:			; <UNDEFINED> instruction: 0xf7f76818
    c220:	stmdbvs	r3!, {r3, r7, r9, sl, fp, sp, lr, pc}
    c224:			; <UNDEFINED> instruction: 0xf7f76858
    c228:	stmdbvs	r0!, {r2, r7, r9, sl, fp, sp, lr, pc}
    c22c:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    c230:			; <UNDEFINED> instruction: 0x8018f8d4
    c234:			; <UNDEFINED> instruction: 0xf8c6b32e
    c238:	stmdavs	r0!, {r3, r4, pc}
    c23c:			; <UNDEFINED> instruction: 0xf7f7b108
    c240:	stmdavs	r0!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    c244:			; <UNDEFINED> instruction: 0xf7f7b108
    c248:	stmiavs	r0!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    c24c:			; <UNDEFINED> instruction: 0xf7f7b108
    c250:	stmiavs	r3!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    c254:			; <UNDEFINED> instruction: 0xf893b12b
    c258:	ldmdblt	r2, {r1, r2, r7, sp}
    c25c:	bcc	681cc <stotal_xattr_bytes@@Base+0x22634>
    c260:			; <UNDEFINED> instruction: 0x462067da
    c264:			; <UNDEFINED> instruction: 0xf7f74644
    c268:	ldmib	r5, {r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    c26c:	stmdbvs	fp!, {r1, r8, sp}^
    c270:	bcc	5a67c <stotal_xattr_bytes@@Base+0x14ae4>
    c274:	stmib	r5, {r0, r8, r9, ip, sp}^
    c278:	cmnvs	fp, r2, lsl #2
    c27c:			; <UNDEFINED> instruction: 0xd1b12c00
    c280:			; <UNDEFINED> instruction: 0xf8c5e7be
    c284:	ldrb	r8, [r8, r0, lsr #32]
    c288:	andeq	r8, r2, r0, ror #20
    c28c:	andeq	r0, r0, r4, asr #5
    c290:	svcmi	0x00f0e92d
    c294:	bvs	1f84a8 <read_from_file_buffer2@@Base+0xf28f0>
    c298:			; <UNDEFINED> instruction: 0xf0002f00
    c29c:	stmvs	r3, {r3, r7, pc}
    c2a0:	blcs	5dcac <stotal_xattr_bytes@@Base+0x18114>
    c2a4:	vcgt.s8	d25, d0, d1
    c2a8:			; <UNDEFINED> instruction: 0xf04f8082
    c2ac:	strcs	r0, [r0], -r1, lsl #16
    c2b0:	svceq	0x0000f1b8
    c2b4:	ldrtmi	fp, [ip], -r4, asr #31
    c2b8:	cfldr64le	mvdx2, [r1, #-0]
    c2bc:	stmibvs	r4!, {r0, r8, sl, ip, sp}
    c2c0:	svclt	0x00d445a8
    c2c4:	andcs	r2, r1, #0, 4
    c2c8:	svclt	0x00142c00
    c2cc:			; <UNDEFINED> instruction: 0xf04f4692
    c2d0:			; <UNDEFINED> instruction: 0xf1ba0a00
    c2d4:	mvnsle	r0, r0, lsl #30
    c2d8:			; <UNDEFINED> instruction: 0x46c34631
    c2dc:	strbmi	fp, [r3], ip, asr #6
    c2e0:			; <UNDEFINED> instruction: 0x61b1e00b
    c2e4:	svclt	0x00181e23
    c2e8:	stccs	3, cr2, [r0, #-4]
    c2ec:	stccs	15, cr11, [r0], {24}
    c2f0:			; <UNDEFINED> instruction: 0xf1bbd017
    c2f4:	andsle	r0, ip, r0, lsl #30
    c2f8:	stmdavs	r1!, {r1, r2, r3, r9, sl, lr}
    c2fc:			; <UNDEFINED> instruction: 0xf7f76838
    c300:	stmdacs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    c304:			; <UNDEFINED> instruction: 0xf105bfd5
    c308:			; <UNDEFINED> instruction: 0xf10b35ff
    c30c:			; <UNDEFINED> instruction: 0x46393bff
    c310:	svclt	0x00d44621
    c314:	stmibvs	r4!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, sp, lr}
    c318:	mvnle	r2, r0, lsl #28
    c31c:	eorne	pc, r0, r9, asr #17
    c320:			; <UNDEFINED> instruction: 0xf1bbe7e0
    c324:	svclt	0x00140f00
    c328:			; <UNDEFINED> instruction: 0xf04f469a
    c32c:	strmi	r0, [fp], -r0, lsl #20
    c330:			; <UNDEFINED> instruction: 0x463bb17d
    c334:	stfccd	f3, [r1, #-228]	; 0xffffff1c
    c338:	ldrmi	r6, [r9], -fp, lsl #3
    c33c:	mulle	r8, r8, r9
    c340:	stmdbcs	r0, {r0, r1, r9, sl, lr}
    c344:	stfccd	f5, [r1, #-988]	; 0xfffffc24
    c348:			; <UNDEFINED> instruction: 0x46196998
    c34c:	eorcc	pc, r0, r9, asr #17
    c350:			; <UNDEFINED> instruction: 0xf1bad1f6
    c354:	andsle	r0, r3, r0, lsl #30
    c358:	cmnlt	r3, r6, lsr #12
    c35c:			; <UNDEFINED> instruction: 0xf1bb619e
    c360:	ldmibvs	r7!, {r0, r8, r9, fp}
    c364:	svclt	0x00144633
    c368:	andcs	r2, r0, #268435456	; 0x10000000
    c36c:	svclt	0x00082f00
    c370:	teqlt	sl, r0, lsl #4
    c374:	blcs	1dc74 <_IO_stdin_used@@Base+0x16c4>
    c378:			; <UNDEFINED> instruction: 0xf8c9d1f0
    c37c:	strb	r6, [lr, r0, lsr #32]!
    c380:	ldrmi	r4, [lr], -r7, lsr #12
    c384:	orrsle	r2, r3, r0, lsl #30
    c388:	b	13f2f94 <__bss_end__@@Base+0xf6ce88>
    c38c:			; <UNDEFINED> instruction: 0x61b70848
    c390:	stmdble	ip, {r0, r1, r6, r8, sl, lr}
    c394:	ldrdvc	pc, [r0], -r9	; <UNPREDICTABLE>
    c398:	orrle	r2, r8, r0, lsl #30
    c39c:	mrcle	1, 7, r6, cr15, cr15, {5}
    c3a0:	shadd16mi	fp, r3, lr
    c3a4:			; <UNDEFINED> instruction: 0x46c3463c
    c3a8:	strtmi	sp, [r6], -r2, lsl #1
    c3ac:	ldrdlt	lr, [r3], -r5
    c3b0:	svchi	0x00f0e8bd
    c3b4:	mvnsmi	lr, sp, lsr #18
    c3b8:			; <UNDEFINED> instruction: 0xf7ff4604
    c3bc:	bvs	a0c168 <__bss_end__@@Base+0x58605c>
    c3c0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c3c4:	ldrbtmi	r4, [lr], #-3631	; 0xfffff1d1
    c3c8:	stcmi	3, cr11, [pc, #-220]!	; c2f4 <ZSTD_maxCLevel@plt+0x7df8>
    c3cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c3d0:	ldmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    c3d4:	svc	0x0042f7f7
    c3d8:			; <UNDEFINED> instruction: 0xf89368fb
    c3dc:	andcc	r2, r8, r6, lsl #1
    c3e0:	ldmdblt	sl!, {r7, sl, lr}^
    c3e4:	ldmdbvs	sl, {r0, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    c3e8:	rsbsmi	pc, r0, #33554432	; 0x2000000
    c3ec:	bvs	1a7a8d8 <__bss_end__@@Base+0x15f47cc>
    c3f0:	svcmi	0x0000f5b2
    c3f4:	andeq	pc, r1, r1, lsl #2
    c3f8:	ldrvs	r6, [r9, r8, ror #4]
    c3fc:			; <UNDEFINED> instruction: 0xf5b2d01e
    c400:	andsle	r4, r3, r0, lsl #31
    c404:	svccs	0x000069bf
    c408:			; <UNDEFINED> instruction: 0xf5b8d1e3
    c40c:	svclt	0x002c5f00
    c410:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c414:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c418:			; <UNDEFINED> instruction: 0xf5b368a3
    c41c:	svclt	0x008c7f80
    c420:			; <UNDEFINED> instruction: 0xf0082300
    c424:	stmdblt	fp!, {r0, r8, r9}
    c428:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c42c:			; <UNDEFINED> instruction: 0xf7ff6938
    c430:	strb	pc, [r7, r1, asr #31]!	; <UNPREDICTABLE>
    c434:	strtvc	r2, [r3], -r0, lsl #6
    c438:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c43c:	stmdavs	r8!, {r0, r1, r4, r8, fp, lr}
    c440:	movwcs	lr, #51667	; 0xc9d3
    c444:	ldmdane	r2, {r0, r4, r5, r6, fp, ip, lr}
    c448:	mvnvc	lr, #68608	; 0x10c00
    c44c:	rscscc	pc, pc, r2, lsl r1	; <UNPREDICTABLE>
    c450:	ldrd	pc, [r0], -r1
    c454:	ldfccp	f7, [pc], #268	; c568 <ZSTD_maxCLevel@plt+0x806c>
    c458:	msreq	CPSR_, #-2147483597	; 0x80000033
    c45c:	msreq	CPSR_, lr	; <illegal shifter operand>
    c460:	vpmax.u8	d15, d3, d12
    c464:			; <UNDEFINED> instruction: 0xf00efa20
    c468:	andeq	lr, r3, r0, asr #20
    c46c:			; <UNDEFINED> instruction: 0xf101fa4c
    c470:	movwmi	fp, #36696	; 0x8f58
    c474:			; <UNDEFINED> instruction: 0xf8baf00a
    c478:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}
    c47c:	rsbsmi	pc, r0, #33554432	; 0x2000000
    c480:	svclt	0x0000e7bd
    c484:	andeq	r8, r2, r6, ror r8
    c488:	andeq	r8, r2, r4, lsr ip
    c48c:	andeq	r0, r0, r4, ror #5
    c490:			; <UNDEFINED> instruction: 0x4604b510
    c494:	andpl	pc, r0, pc, asr #8
    c498:	mrc	7, 4, APSR_nzcv, cr8, cr7, {7}
    c49c:	cmnlt	r8, r0, lsr #1
    c4a0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    c4a4:	addvc	pc, r0, #1325400064	; 0x4f000000
    c4a8:	movwcs	r6, #99	; 0x63
    c4ac:	rscvs	r6, r0, r0, ror #4
    c4b0:	movwcs	lr, #18884	; 0x49c4
    c4b4:	movwcc	lr, #31172	; 0x79c4
    c4b8:	ldflts	f6, [r0, #-652]	; 0xfffffd74
    c4bc:	stmdami	r7, {r1, r2, r8, fp, lr}
    c4c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c4c4:			; <UNDEFINED> instruction: 0x71a8f501
    c4c8:			; <UNDEFINED> instruction: 0xf9b6f00a
    c4cc:	blx	ff7ca4be <__bss_end__@@Base+0xff3443b2>
    c4d0:			; <UNDEFINED> instruction: 0xf7f72001
    c4d4:	svclt	0x0000eebe
    c4d8:	andeq	r3, r1, r0, lsr #22
    c4dc:	andeq	r0, r1, r2, lsl #2
    c4e0:	mvnsmi	lr, sp, lsr #18
    c4e4:	addlt	r4, r2, r0, lsl #13
    c4e8:	ldmibvs	r4, {r1, r4, r6, r7, r8, ip, sp, pc}
    c4ec:	stmiavs	r1!, {r2, r3, r4, r7, r8, ip, sp, pc}^
    c4f0:	umullcc	pc, r6, r1, r8	; <UNPREDICTABLE>
    c4f4:	ldmib	r1, {r0, r1, r7, r8, ip, sp, pc}^
    c4f8:	stmdavs	r3!, {r2, r3, r4, r8, r9, sl, sp, lr}
    c4fc:			; <UNDEFINED> instruction: 0xf8cd6f8a
    c500:	ldrtmi	r8, [r0], -r4
    c504:	umullpl	pc, r4, r1, r8	; <UNPREDICTABLE>
    c508:	strls	r4, [r0, #-1593]	; 0xfffff9c7
    c50c:			; <UNDEFINED> instruction: 0xf9def7fc
    c510:			; <UNDEFINED> instruction: 0x2c0069a4
    c514:	strcs	sp, [r0], #-491	; 0xfffffe15
    c518:	andlt	r4, r2, r0, lsr #12
    c51c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c520:	strb	r6, [r3, ip, lsl #20]!
    c524:			; <UNDEFINED> instruction: 0x4604b510
    c528:	tstlt	r8, r0, lsl #20
    c52c:	stc	7, cr15, [r0, #-988]	; 0xfffffc24
    c530:	pop	{r5, r7, fp, sp, lr}
    c534:			; <UNDEFINED> instruction: 0xf7f74010
    c538:	svclt	0x0000bcf9
    c53c:	strtcs	pc, [r8], #2271	; 0x8df
    c540:	strtcc	pc, [r8], #2271	; 0x8df
    c544:	svcmi	0x00f0e92d
    c548:	addslt	r4, fp, sl, ror r4
    c54c:	stcge	6, cr4, [lr, #-24]	; 0xffffffe8
    c550:			; <UNDEFINED> instruction: 0x460f58d3
    c554:	strtmi	r2, [r8], -r0, lsl #8
    c558:	tstls	r9, #1769472	; 0x1b0000
    c55c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c560:			; <UNDEFINED> instruction: 0xff96f7ff
    c564:	strcc	pc, [r8], #2271	; 0x8df
    c568:	ldrtmi	r4, [r9], -r2, lsr #12
    c56c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    c570:			; <UNDEFINED> instruction: 0xf7ff930b
    c574:			; <UNDEFINED> instruction: 0xf8dfffb5
    c578:			; <UNDEFINED> instruction: 0xf8dfb47c
    c57c:	ldrbtmi	sl, [fp], #1148	; 0x47c
    c580:			; <UNDEFINED> instruction: 0x460444fa
    c584:			; <UNDEFINED> instruction: 0xf8d4b380
    c588:			; <UNDEFINED> instruction: 0xf00a800c
    c58c:			; <UNDEFINED> instruction: 0xf8d4fbbf
    c590:	ldmib	lr, {r2, r3, sp, lr, pc}^
    c594:	stfnee	f0, [fp], {28}
    c598:			; <UNDEFINED> instruction: 0xf1b0bf08
    c59c:			; <UNDEFINED> instruction: 0xf0003fff
    c5a0:	stmib	r6, {r0, r1, r3, r4, r5, r7, pc}^
    c5a4:			; <UNDEFINED> instruction: 0xf89e0100
    c5a8:			; <UNDEFINED> instruction: 0xf1acc084
    c5ac:	blcs	14d1bc <read_from_file_buffer2@@Base+0x47604>
    c5b0:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c5b4:	stmdals	r3!, {r0, r1, ip, sp, lr, pc}^
    c5b8:	teqeq	r4, #128, 22	; 0x20000
    c5bc:	ldrdcc	pc, [r8], #-139	; 0xffffff75
    c5c0:	stceq	0, cr15, [r7], {79}	; 0x4f
    c5c4:			; <UNDEFINED> instruction: 0xf0002b00
    c5c8:			; <UNDEFINED> instruction: 0xf8de81b3
    c5cc:	stmdavs	r3!, {r3, r4, r5, r6, sp}
    c5d0:	strgt	lr, [r0, #-2509]	; 0xfffff633
    c5d4:			; <UNDEFINED> instruction: 0xf97af7fc
    c5d8:	ldrtmi	r4, [r9], -r2, lsr #12
    c5dc:			; <UNDEFINED> instruction: 0xf7ff4628
    c5e0:			; <UNDEFINED> instruction: 0x4604ff7f
    c5e4:	bicle	r2, lr, r0, lsl #16
    c5e8:	ldrtmi	r4, [r9], -sl, lsr #12
    c5ec:			; <UNDEFINED> instruction: 0xf7fc4630
    c5f0:			; <UNDEFINED> instruction: 0xf8dffa91
    c5f4:	ldrbtmi	r3, [fp], #-1032	; 0xfffffbf8
    c5f8:	blcs	2786c <_IO_stdin_used@@Base+0xb2bc>
    c5fc:	orrhi	pc, sp, r0
    c600:			; <UNDEFINED> instruction: 0xf7ff4628
    c604:	bmi	fffcc448 <__bss_end__@@Base+0xffb4633c>
    c608:	ldrbtmi	r4, [sl], #-3064	; 0xfffff408
    c60c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c610:	subsmi	r9, sl, r9, lsl fp
    c614:	mvnhi	pc, r0, asr #32
    c618:	pop	{r0, r1, r3, r4, ip, sp, pc}
    c61c:			; <UNDEFINED> instruction: 0xf8da8ff0
    c620:			; <UNDEFINED> instruction: 0xf04f3048
    c624:	blcs	f644 <ZSTD_maxCLevel@plt+0xb148>
    c628:	strtmi	sp, [r0], -pc, asr #3
    c62c:	ldc2l	7, cr15, [r8, #-1004]	; 0xfffffc14
    c630:	movwcs	lr, #2518	; 0x9d6
    c634:	ldmmi	r3!, {r0, r9, sl, lr}^
    c638:			; <UNDEFINED> instruction: 0xf00a4478
    c63c:	ldmib	r6, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    c640:			; <UNDEFINED> instruction: 0xf8d40100
    c644:			; <UNDEFINED> instruction: 0xf04fe00c
    c648:	ldr	r0, [lr, r6, lsl #24]!
    c64c:			; <UNDEFINED> instruction: 0xf04f4bee
    c650:	ldrbtmi	r0, [fp], #-3077	; 0xfffff3fb
    c654:	blcs	278c8 <_IO_stdin_used@@Base+0xb318>
    c658:			; <UNDEFINED> instruction: 0x4620d1b7
    c65c:	stc2l	7, cr15, [r0, #-1004]	; 0xfffffc14
    c660:	movwcs	lr, #2518	; 0x9d6
    c664:	stmiami	r9!, {r0, r9, sl, lr}^
    c668:			; <UNDEFINED> instruction: 0xf00a4478
    c66c:	ldmib	r6, {r0, r5, r9, fp, ip, sp, lr, pc}^
    c670:			; <UNDEFINED> instruction: 0xf8d40100
    c674:			; <UNDEFINED> instruction: 0xf04fe00c
    c678:	str	r0, [r6, r5, lsl #24]!
    c67c:	blmi	ff95f214 <__bss_end__@@Base+0xff4d9108>
    c680:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    c684:	ldrdcs	pc, [r4, #-130]	; 0xffffff7e
    c688:	tstmi	r3, #39680	; 0x9b00
    c68c:			; <UNDEFINED> instruction: 0xf04fbf18
    c690:	orrsle	r0, sl, r2, lsl #24
    c694:			; <UNDEFINED> instruction: 0xf7fb4620
    c698:	ldmib	r8, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}^
    c69c:	strmi	r2, [r1], -ip, lsl #6
    c6a0:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
    c6a4:	blx	1486d4 <read_from_file_buffer2@@Base+0x42b1c>
    c6a8:	ldrdeq	lr, [r0, -r6]
    c6ac:	ldrd	pc, [ip], -r4
    c6b0:	stceq	0, cr15, [r2], {79}	; 0x4f
    c6b4:	blmi	ff6864e0 <__bss_end__@@Base+0xff2003d4>
    c6b8:	stceq	0, cr15, [r4], {79}	; 0x4f
    c6bc:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    c6c0:	orrle	r2, r2, r0, lsl #22
    c6c4:			; <UNDEFINED> instruction: 0xf7fb4620
    c6c8:	ldmib	r6, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}^
    c6cc:	strmi	r2, [r1], -r0, lsl #6
    c6d0:	ldrbtmi	r4, [r8], #-2259	; 0xfffff72d
    c6d4:			; <UNDEFINED> instruction: 0xf9ecf00a
    c6d8:	ldrdeq	lr, [r0, -r6]
    c6dc:	ldrd	pc, [ip], -r4
    c6e0:	stceq	0, cr15, [r4], {79}	; 0x4f
    c6e4:	blmi	ff4064b0 <__bss_end__@@Base+0xfef803a4>
    c6e8:	stceq	0, cr15, [r3], {79}	; 0x4f
    c6ec:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    c6f0:			; <UNDEFINED> instruction: 0xf47f2b00
    c6f4:	strtmi	sl, [r0], -sl, ror #30
    c6f8:	ldc2l	7, cr15, [r2], #1004	; 0x3ec
    c6fc:	movwcs	lr, #2518	; 0x9d6
    c700:	stmiami	r9, {r0, r9, sl, lr}^
    c704:			; <UNDEFINED> instruction: 0xf00a4478
    c708:	ldmib	r6, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    c70c:			; <UNDEFINED> instruction: 0xf8d40100
    c710:			; <UNDEFINED> instruction: 0xf04fe00c
    c714:	ldrb	r0, [r8, -r3, lsl #24]
    c718:			; <UNDEFINED> instruction: 0x3010f8d8
    c71c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    c720:	svcmi	0x00c0f5b3
    c724:	adcshi	pc, r3, r0
    c728:			; <UNDEFINED> instruction: 0xf5b3d83f
    c72c:			; <UNDEFINED> instruction: 0xf0005f00
    c730:			; <UNDEFINED> instruction: 0xf5b380d1
    c734:	tstle	r0, r0, lsl #31
    c738:	ldrtmi	r6, [r0], -r1, lsr #18
    c73c:	mrc2	7, 7, pc, cr14, cr15, {7}
    c740:	strmi	r2, [ip], r1, lsl #2
    c744:	ldrd	pc, [ip], -r4
    c748:	movwcs	lr, #2518	; 0x9d6
    c74c:	addne	pc, r4, lr, lsl #17
    c750:	tstcs	ip, #3375104	; 0x338000
    c754:	ldrdeq	lr, [r0, -r6]
    c758:			; <UNDEFINED> instruction: 0xf5b3e737
    c75c:			; <UNDEFINED> instruction: 0xf0405f80
    c760:	tstcs	r0, r1, lsr r1
    c764:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c768:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c76c:	strtmi	r2, [r2], -r6, lsl #6
    c770:	stmib	sp, {r4, r5, r9, sl, lr}^
    c774:	stmib	sp, {r1, r2, r8, ip}^
    c778:	stmib	sp, {r2, r8, ip}^
    c77c:	stmib	sp, {r3, r8, fp, pc}^
    c780:	stmib	sp, {r1, r8, fp, pc}^
    c784:			; <UNDEFINED> instruction: 0xf7fb8900
    c788:	blmi	fea4bc04 <__bss_end__@@Base+0xfe5c5af8>
    c78c:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    c790:			; <UNDEFINED> instruction: 0xf0002b00
    c794:	bmi	fe9acb10 <__bss_end__@@Base+0xfe526a04>
    c798:	strmi	r2, [ip], r6, lsl #2
    c79c:			; <UNDEFINED> instruction: 0xf8d2447a
    c7a0:	movwcc	r3, #4464	; 0x1170
    c7a4:	cmncc	r0, r2, asr #17	; <UNPREDICTABLE>
    c7a8:			; <UNDEFINED> instruction: 0xf5b3e7cc
    c7ac:	suble	r4, sl, r0, lsr #30
    c7b0:	svcmi	0x0040f5b3
    c7b4:	tstcs	r0, r3, lsr #2
    c7b8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c7bc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c7c0:	strtmi	r2, [r2], -r7, lsl #6
    c7c4:	stmib	sp, {r4, r5, r9, sl, lr}^
    c7c8:	stmib	sp, {r1, r2, r8, ip}^
    c7cc:	stmib	sp, {r2, r8, ip}^
    c7d0:	stmib	sp, {r3, r8, fp, pc}^
    c7d4:	stmib	sp, {r1, r8, fp, pc}^
    c7d8:			; <UNDEFINED> instruction: 0xf7fb8900
    c7dc:	blmi	fe58bbb0 <__bss_end__@@Base+0xfe105aa4>
    c7e0:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    c7e4:			; <UNDEFINED> instruction: 0xf0002b00
    c7e8:	bmi	fe4ecae8 <__bss_end__@@Base+0xfe0669dc>
    c7ec:	strmi	r2, [ip], r7, lsl #2
    c7f0:			; <UNDEFINED> instruction: 0xf8d2447a
    c7f4:	movwcc	r3, #4468	; 0x1174
    c7f8:	cmncc	r4, r2, asr #17	; <UNPREDICTABLE>
    c7fc:			; <UNDEFINED> instruction: 0xf5b3e7a2
    c800:			; <UNDEFINED> instruction: 0xf0404f00
    c804:			; <UNDEFINED> instruction: 0x462180df
    c808:	ldrtmi	sl, [r0], -sp, lsl #20
    c80c:	mrc2	7, 3, pc, cr14, cr14, {7}
    c810:	smlabbcs	r2, sl, fp, r4
    c814:	sxtab16mi	r4, ip, fp, ror #8
    c818:	blcs	27a8c <_IO_stdin_used@@Base+0xb4dc>
    c81c:			; <UNDEFINED> instruction: 0x4620d192
    c820:	mrrc2	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
    c824:	movwcs	lr, #51672	; 0xc9d8
    c828:	stmdals	sp, {r0, r9, sl, lr}
    c82c:			; <UNDEFINED> instruction: 0xf0402800
    c830:	stmmi	r3, {r1, r2, r6, r7, pc}
    c834:	andls	r4, r0, r8, ror r4
    c838:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    c83c:			; <UNDEFINED> instruction: 0xf938f00a
    c840:	strmi	r2, [ip], r2, lsl #2
    c844:	tstcs	r0, lr, ror r7
    c848:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c84c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c850:	strtmi	r2, [r2], -r3, lsl #6
    c854:	stmib	sp, {r4, r5, r9, sl, lr}^
    c858:	stmib	sp, {r1, r2, r8, ip}^
    c85c:	stmib	sp, {r2, r8, ip}^
    c860:	stmib	sp, {r3, r8, fp, pc}^
    c864:	stmib	sp, {r1, r8, fp, pc}^
    c868:			; <UNDEFINED> instruction: 0xf7fb8900
    c86c:	blmi	1dcbb20 <__bss_end__@@Base+0x1945a14>
    c870:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    c874:			; <UNDEFINED> instruction: 0xf0002b00
    c878:	bmi	1d2ca84 <__bss_end__@@Base+0x18a6978>
    c87c:	strmi	r2, [ip], r3, lsl #2
    c880:			; <UNDEFINED> instruction: 0xf8d2447a
    c884:	movwcc	r3, #4456	; 0x1168
    c888:	msrcc	SPSR_f, r2, asr #17
    c88c:	tstcs	r0, sl, asr r7
    c890:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c894:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c898:	strtmi	r2, [r2], -r4, lsl #6
    c89c:	stmib	sp, {r4, r5, r9, sl, lr}^
    c8a0:	stmib	sp, {r1, r2, r8, ip}^
    c8a4:	stmib	sp, {r2, r8, ip}^
    c8a8:	stmib	sp, {r3, r8, fp, pc}^
    c8ac:	stmib	sp, {r1, r8, fp, pc}^
    c8b0:			; <UNDEFINED> instruction: 0xf7fb8900
    c8b4:	blmi	19cbad8 <__bss_end__@@Base+0x15459cc>
    c8b8:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    c8bc:	rsbsle	r2, r3, r0, lsl #22
    c8c0:	tstcs	r4, r4, ror #20
    c8c4:	ldrbtmi	r4, [sl], #-1676	; 0xfffff974
    c8c8:	ldrdcc	pc, [ip, #-130]!	; 0xffffff7e
    c8cc:			; <UNDEFINED> instruction: 0xf8c23301
    c8d0:	ldr	r3, [r7, -ip, ror #2]!
    c8d4:			; <UNDEFINED> instruction: 0xf04f2100
    c8d8:			; <UNDEFINED> instruction: 0xf04f0800
    c8dc:	movwcs	r0, #22784	; 0x5900
    c8e0:	ldrtmi	r4, [r0], -r2, lsr #12
    c8e4:	smlabtne	r6, sp, r9, lr
    c8e8:	smlabtne	r4, sp, r9, lr
    c8ec:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c8f0:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c8f4:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c8f8:	stc2l	7, cr15, [r4], #-1004	; 0xfffffc14
    c8fc:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    c900:	blcs	27b74 <_IO_stdin_used@@Base+0xb5c4>
    c904:	bmi	1580a20 <__bss_end__@@Base+0x10fa914>
    c908:	strmi	r2, [ip], r5, lsl #2
    c90c:			; <UNDEFINED> instruction: 0xf8d2447a
    c910:	movwcc	r3, #4460	; 0x116c
    c914:	msrcc	SPSR_fs, r2, asr #17
    c918:	ldmibvs	r8!, {r2, r4, r8, r9, sl, sp, lr, pc}^
    c91c:	blx	ff84a912 <__bss_end__@@Base+0xff3c4806>
    c920:	movwcs	lr, #2518	; 0x9d6
    c924:	stmdami	lr, {r0, r9, sl, lr}^
    c928:			; <UNDEFINED> instruction: 0xf00a4478
    c92c:	strbt	pc, [r7], -r1, asr #17	; <UNPREDICTABLE>
    c930:			; <UNDEFINED> instruction: 0xf7fb4620
    c934:	ldmib	r6, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    c938:	strmi	r2, [r1], -r0, lsl #6
    c93c:			; <UNDEFINED> instruction: 0xf00a980b
    c940:	ldmib	r6, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}^
    c944:			; <UNDEFINED> instruction: 0xf8d40100
    c948:			; <UNDEFINED> instruction: 0xf04fe00c
    c94c:	ldrt	r0, [ip], -r7, lsl #24
    c950:			; <UNDEFINED> instruction: 0xf7fb4620
    c954:	ldmib	r6, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    c958:	strmi	r2, [r1], -r0, lsl #6
    c95c:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    c960:			; <UNDEFINED> instruction: 0xf8a6f00a
    c964:			; <UNDEFINED> instruction: 0x4620e717
    c968:	blx	feeca95e <__bss_end__@@Base+0xfea44852>
    c96c:	movwcs	lr, #2518	; 0x9d6
    c970:	ldmdami	sp!, {r0, r9, sl, lr}
    c974:			; <UNDEFINED> instruction: 0xf00a4478
    c978:			; <UNDEFINED> instruction: 0xe736f89b
    c97c:			; <UNDEFINED> instruction: 0xf7fb4620
    c980:	ldmib	r6, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    c984:	strmi	r2, [r1], -r0, lsl #6
    c988:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    c98c:			; <UNDEFINED> instruction: 0xf890f00a
    c990:			; <UNDEFINED> instruction: 0x4620e773
    c994:	blx	fe94a98a <__bss_end__@@Base+0xfe4c487e>
    c998:	movwcs	lr, #2518	; 0x9d6
    c99c:	ldmdami	r4!, {r0, r9, sl, lr}
    c9a0:			; <UNDEFINED> instruction: 0xf00a4478
    c9a4:	str	pc, [lr, r5, lsl #17]!
    c9a8:			; <UNDEFINED> instruction: 0xf7fb4620
    c9ac:	ldmib	r6, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    c9b0:	strmi	r2, [r1], -r0, lsl #6
    c9b4:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    c9b8:			; <UNDEFINED> instruction: 0xf87af00a
    c9bc:	stmdami	lr!, {r7, r8, r9, sl, sp, lr, pc}
    c9c0:			; <UNDEFINED> instruction: 0xe7384478
    c9c4:			; <UNDEFINED> instruction: 0xf7fb4620
    c9c8:			; <UNDEFINED> instruction: 0xf8d8fb8b
    c9cc:			; <UNDEFINED> instruction: 0x46012010
    c9d0:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    c9d4:			; <UNDEFINED> instruction: 0xff30f009
    c9d8:			; <UNDEFINED> instruction: 0xf958f7fa
    c9dc:			; <UNDEFINED> instruction: 0xf7f72001
    c9e0:			; <UNDEFINED> instruction: 0xf7f7ec38
    c9e4:	svclt	0x0000eb1a
    c9e8:	strdeq	r8, [r2], -r4
    c9ec:	andeq	r0, r0, r0, lsl #5
    c9f0:	andeq	r0, r1, r6, lsl #22
    c9f4:	andeq	r8, r2, r6, lsl #21
    c9f8:	andeq	r8, r2, r4, lsl #21
    c9fc:	andeq	r8, r2, lr, lsl #20
    ca00:	andeq	r8, r2, r2, lsr r6
    ca04:	andeq	r0, r1, r0, lsr #20
    ca08:			; <UNDEFINED> instruction: 0x000289b2
    ca0c:	andeq	r0, r1, r4, lsr #19
    ca10:	andeq	r9, r2, ip, asr #4
    ca14:	andeq	r8, r2, r2, lsl #19
    ca18:	andeq	r0, r1, sl, lsl r9
    ca1c:	andeq	r8, r2, r8, asr #18
    ca20:	andeq	r0, r1, r2, ror #18
    ca24:	andeq	r8, r2, r8, lsl r9
    ca28:	andeq	r0, r1, r4, ror #17
    ca2c:	andeq	r8, r2, r8, ror r8
    ca30:	andeq	r9, r2, r0, lsr r1
    ca34:	andeq	r8, r2, r4, lsr #16
    ca38:	ldrdeq	r9, [r2], -ip
    ca3c:	strdeq	r8, [r2], -r0
    ca40:	muleq	r1, r0, r3
    ca44:	andeq	r0, r1, r2, lsl #13
    ca48:	muleq	r2, r4, r7
    ca4c:	andeq	r9, r2, ip, asr #32
    ca50:	andeq	r8, r2, ip, asr #14
    ca54:	andeq	r9, r2, r6
    ca58:	andeq	r8, r2, r6, lsl #14
    ca5c:	andeq	r8, r2, r0, asr #31
    ca60:	andeq	r0, r1, r8, ror r7
    ca64:	andeq	r0, r1, lr, ror #11
    ca68:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    ca6c:	andeq	r0, r1, lr, asr r5
    ca70:	andeq	r0, r1, r8, ror #10
    ca74:	andeq	r0, r1, r6, ror r5
    ca78:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    ca7c:			; <UNDEFINED> instruction: 0x000105b6
    ca80:	tstcs	r1, ip, lsl #6
    ca84:	vpmax.s8	d15, d3, d1
    ca88:	andle	r4, r4, r2, lsl #5
    ca8c:	blcs	559698 <__bss_end__@@Base+0xd358c>
    ca90:	strdcs	sp, [r0], -r8
    ca94:			; <UNDEFINED> instruction: 0x46184770
    ca98:	svclt	0x00004770
    ca9c:	push	{r2, r4, r8, r9, fp, lr}
    caa0:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    caa4:			; <UNDEFINED> instruction: 0xf8d3468e
    caa8:	stmdbcs	r0, {r3, r4, r5, r6, r8, ip}
    caac:			; <UNDEFINED> instruction: 0xf8d3dd1c
    cab0:	andcs	r3, r0, #124, 2
    cab4:			; <UNDEFINED> instruction: 0x6700e9de
    cab8:	and	r3, r3, r8, lsl #6
    cabc:			; <UNDEFINED> instruction: 0xf103428a
    cac0:	andsle	r0, r1, r0, lsl r3
    cac4:	strmi	lr, [r2, #-2387]	; 0xfffff6ad
    cac8:	adcsmi	r3, sp, #268435456	; 0x10000000
    cacc:	adcsmi	fp, r4, #8, 30
    cad0:	ldmib	r3, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    cad4:	ldmib	lr, {r8, sl, lr}^
    cad8:	strbmi	r8, [sp, #-2328]	; 0xfffff6e8
    cadc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    cae0:	andcs	sp, r1, ip, ror #3
    cae4:	mvnshi	lr, #12386304	; 0xbd0000
    cae8:	ldmfd	sp!, {sp}
    caec:	svclt	0x000083f0
    caf0:	andeq	r8, r2, sl, lsr #28
    caf4:	blmi	fe51f548 <__bss_end__@@Base+0xfe09943c>
    caf8:	push	{r1, r3, r4, r5, r6, sl, lr}
    cafc:	strdlt	r4, [r5], r0	; <UNPREDICTABLE>
    cb00:			; <UNDEFINED> instruction: 0x460558d3
    cb04:	subge	pc, r4, #14614528	; 0xdf0000
    cb08:			; <UNDEFINED> instruction: 0x9323681b
    cb0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb10:	ldrbtmi	r7, [sl], #2051	; 0x803
    cb14:			; <UNDEFINED> instruction: 0xf0002b2f
    cb18:	blcs	bacd44 <__bss_end__@@Base+0x726c38>
    cb1c:	adchi	pc, pc, r0
    cb20:	blcs	baabd4 <__bss_end__@@Base+0x724ac8>
    cb24:	blmi	fe2c0d18 <__bss_end__@@Base+0xfde3ac0c>
    cb28:			; <UNDEFINED> instruction: 0xf8d3447b
    cb2c:	blcs	19094 <ZSTD_maxCLevel@plt+0x14b98>
    cb30:	addshi	pc, r9, r0, asr #6
    cb34:			; <UNDEFINED> instruction: 0xf10d4b87
    cb38:			; <UNDEFINED> instruction: 0xf8df091c
    cb3c:	strcs	r8, [r0], #-540	; 0xfffffde4
    cb40:			; <UNDEFINED> instruction: 0xf85a4e86
    cb44:	ldrbtmi	r7, [r8], #3
    cb48:	ldrbtmi	r4, [lr], #-2949	; 0xfffff47b
    cb4c:	movwls	r4, #21627	; 0x547b
    cb50:			; <UNDEFINED> instruction: 0xf7f7e038
    cb54:	stmdavs	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    cb58:	blcs	9e56c <stotal_xattr_bytes@@Base+0x589d4>
    cb5c:	blcs	53c7c4 <__bss_end__@@Base+0xb66b8>
    cb60:			; <UNDEFINED> instruction: 0xf009d026
    cb64:	bmi	200c1f8 <__bss_end__@@Base+0x1b860ec>
    cb68:			; <UNDEFINED> instruction: 0xf8db9b07
    cb6c:	movwls	r0, #16384	; 0x4000
    cb70:	andcc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    cb74:	ldrdlt	pc, [r0], -r3
    cb78:			; <UNDEFINED> instruction: 0xf7f79303
    cb7c:	bmi	1ec7884 <__bss_end__@@Base+0x1a41778>
    cb80:	blls	114f8c <read_from_file_buffer2@@Base+0xf3d4>
    cb84:	andls	r4, r0, sl, ror r4
    cb88:			; <UNDEFINED> instruction: 0xf7f74658
    cb8c:	blmi	1e07b0c <__bss_end__@@Base+0x1981a00>
    cb90:			; <UNDEFINED> instruction: 0xf8d3447b
    cb94:	blcs	190cc <ZSTD_maxCLevel@plt+0x14bd0>
    cb98:	sbchi	pc, r8, r0, asr #32
    cb9c:	andcs	r9, fp, #3072	; 0xc00
    cba0:	tstcs	r1, r3, ror r8
    cba4:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    cba8:	b	fe24ab8c <__bss_end__@@Base+0xfddc4a80>
    cbac:	stc2	0, cr15, [r6, #-36]!	; 0xffffffdc
    cbb0:			; <UNDEFINED> instruction: 0xf7f79807
    cbb4:	blmi	1c072b4 <__bss_end__@@Base+0x17811a8>
    cbb8:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
    cbbc:	ldrsbcc	pc, [r8, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
    cbc0:	lfmle	f4, 2, [r0, #-652]	; 0xfffffd74
    cbc4:			; <UNDEFINED> instruction: 0x4642683b
    cbc8:	strbmi	r2, [r8], -r1, lsl #2
    cbcc:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    cbd0:			; <UNDEFINED> instruction: 0xf7f79500
    cbd4:	andcc	lr, r1, r2, ror #21
    cbd8:	addshi	pc, r0, r0
    cbdc:	bge	233000 <dupl@@Base+0x2d3b0>
    cbe0:			; <UNDEFINED> instruction: 0xf7f72003
    cbe4:	andcc	lr, r1, ip, ror #24
    cbe8:	stmdals	r7, {r0, r1, r4, r5, r7, ip, lr, pc}
    cbec:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cbf0:	ldrsbcs	pc, [r8, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
    cbf4:	movweq	pc, #50114	; 0xc3c2	; <UNPREDICTABLE>
    cbf8:	subsle	r2, r0, r0, lsl #22
    cbfc:	ldrsbeq	pc, [ip, #-134]!	; 0xffffff7a	; <UNPREDICTABLE>
    cc00:	vmlane.f64	d14, d2, d0
    cc04:	ldmib	sp, {r0, r1, r4, r6, sl, fp, ip}^
    cc08:	ldmib	sp, {r5, r8}^
    cc0c:	bls	17bc34 <read_from_file_buffer2@@Base+0x7607c>
    cc10:	smlabteq	r2, lr, r9, lr
    cc14:			; <UNDEFINED> instruction: 0xbc00e9ce
    cc18:	cmncc	r8, r2, asr #17	; <UNPREDICTABLE>
    cc1c:	stmdavc	fp!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    cc20:	orrle	r2, r0, lr, lsr #22
    cc24:	blcs	beaed8 <__bss_end__@@Base+0x764dcc>
    cc28:	svcge	0x007df47f
    cc2c:	strtmi	sl, [r9], -r8, lsl #20
    cc30:			; <UNDEFINED> instruction: 0xf7f72003
    cc34:	andcc	lr, r1, r4, asr #24
    cc38:	mcrrmi	0, 3, sp, pc, cr14
    cc3c:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    cc40:	vmov.i32	<illegal reg q8.5>, #158	; 0x0000009e
    cc44:	mvnslt	r0, ip, lsl #6
    cc48:	bl	1fd80 <_IO_stdin_used@@Base+0x37d0>
    cc4c:	ldmib	sp, {r0, ip}^
    cc50:	tstcc	r1, r0, lsr #14
    cc54:	movwcs	lr, #35293	; 0x89dd
    cc58:	stmib	r0, {r2, r3, r4, r5, r6, sl, lr}^
    cc5c:	stmib	r0, {r1, r8, r9, sl, sp, lr}^
    cc60:			; <UNDEFINED> instruction: 0xf8c42300
    cc64:	bmi	119124c <__bss_end__@@Base+0xd0b140>
    cc68:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    cc6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cc70:	subsmi	r9, sl, r3, lsr #22
    cc74:	andcs	sp, r1, r8, asr r1
    cc78:	pop	{r0, r2, r5, ip, sp, pc}
    cc7c:	stmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    cc80:	sbcsle	r2, r3, pc, lsr #22
    cc84:			; <UNDEFINED> instruction: 0xf501e74c
    cc88:	mrseq	r5, (UNDEF: 25)
    cc8c:	ldmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc90:	cmneq	ip, r4, asr #17	; <UNPREDICTABLE>
    cc94:	eorsle	r2, sl, r0, lsl #16
    cc98:	ldrsbne	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    cc9c:			; <UNDEFINED> instruction: 0xf502e7d4
    cca0:			; <UNDEFINED> instruction: 0xf8d65100
    cca4:	tsteq	r9, ip, ror r1
    cca8:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ccac:	cmneq	ip, r6, asr #17	; <UNPREDICTABLE>
    ccb0:			; <UNDEFINED> instruction: 0xf8d6b368
    ccb4:			; <UNDEFINED> instruction: 0xe7a32178
    ccb8:	ldc2l	0, cr15, [r8], #36	; 0x24
    ccbc:			; <UNDEFINED> instruction: 0xf85a4b29
    ccc0:			; <UNDEFINED> instruction: 0xf7f74003
    ccc4:	stmdavs	r6!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    ccc8:			; <UNDEFINED> instruction: 0xf7f76800
    cccc:	bmi	b87734 <__bss_end__@@Base+0x701628>
    ccd0:	tstcs	r1, fp, lsr #12
    ccd4:	andls	r4, r0, sl, ror r4
    ccd8:			; <UNDEFINED> instruction: 0xf7f74630
    ccdc:	blmi	ac79bc <__bss_end__@@Base+0x6418b0>
    cce0:			; <UNDEFINED> instruction: 0xf8d3447b
    cce4:	bllt	16d921c <__bss_end__@@Base+0x1253110>
    cce8:	andcs	r4, fp, #40, 16	; 0x280000
    ccec:	tstcs	r1, r3, lsr #16
    ccf0:			; <UNDEFINED> instruction: 0xf7f74478
    ccf4:			; <UNDEFINED> instruction: 0xf009e9e4
    ccf8:	ldr	pc, [r4, r1, lsl #25]!
    ccfc:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    cd00:	ldc2	0, cr15, [sl, #36]	; 0x24
    cd04:			; <UNDEFINED> instruction: 0xffc2f7f9
    cd08:			; <UNDEFINED> instruction: 0xf7f72001
    cd0c:	stmdbmi	r1!, {r1, r5, r7, r9, fp, sp, lr, pc}
    cd10:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    cd14:			; <UNDEFINED> instruction: 0xf5014478
    cd18:			; <UNDEFINED> instruction: 0xf00971b0
    cd1c:			; <UNDEFINED> instruction: 0xf7f9fd8d
    cd20:			; <UNDEFINED> instruction: 0x2001ffb5
    cd24:	b	fe54ad08 <__bss_end__@@Base+0xfe0c4bfc>
    cd28:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd2c:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    cd30:			; <UNDEFINED> instruction: 0xf7f7200a
    cd34:			; <UNDEFINED> instruction: 0xf7f9eb5e
    cd38:	andcs	pc, r1, r9, lsr #31
    cd3c:	b	fe24ad20 <__bss_end__@@Base+0xfddc4c14>
    cd40:	ldrb	r6, [r5, r1, lsr #16]!
    cd44:	andeq	r8, r2, r4, asr #2
    cd48:	andeq	r0, r0, r0, lsl #5
    cd4c:	andeq	r8, r2, sl, lsr #2
    cd50:	andeq	r8, r2, r4, lsr #27
    cd54:	andeq	r0, r0, r4, ror #6
    cd58:	andeq	pc, r0, lr, lsl #28
    cd5c:	andeq	r8, r2, r2, lsl #27
    cd60:	andeq	r8, r2, r0, lsl #27
    cd64:	andeq	r0, r0, ip, asr #5
    cd68:	andeq	r0, r1, r8, lsr r5
    cd6c:	andeq	r8, r2, ip, lsr sp
    cd70:	andeq	r0, r1, r2, asr #10
    cd74:	andeq	r8, r2, r2, lsl sp
    cd78:	muleq	r2, r0, ip
    cd7c:	andeq	r8, r2, r4, ror ip
    cd80:	ldrdeq	r7, [r2], -r2
    cd84:	andeq	r0, r1, r8, ror #7
    cd88:	andeq	r8, r2, ip, ror #23
    cd8c:	strdeq	r0, [r1], -r8
    cd90:	strdeq	r0, [r1], -r6
    cd94:	andeq	r3, r1, lr, asr #5
    cd98:			; <UNDEFINED> instruction: 0x0000f8b0
    cd9c:	mvnsmi	lr, sp, lsr #18
    cda0:	stcmi	0, cr11, [r7], #-520	; 0xfffffdf8
    cda4:	ldrbtmi	r4, [ip], #-3367	; 0xfffff2d9
    cda8:			; <UNDEFINED> instruction: 0xf8d4447d
    cdac:	ldmib	r4, {r2, r4, r8, ip, sp}^
    cdb0:	addsmi	r0, r3, #96, 4
    cdb4:	strbeq	lr, [r3], pc, asr #20
    cdb8:	ldrtmi	sp, [r1], -r7, lsr #32
    cdbc:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cdc0:	blmi	879be8 <__bss_end__@@Base+0x3f3adc>
    cdc4:	stclmi	0, cr15, [r0], #-444	; 0xfffffe44
    cdc8:	orreq	pc, r0, r4, asr #17
    cdcc:	stmiapl	fp!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    cdd0:			; <UNDEFINED> instruction: 0xf503447f
    cdd4:			; <UNDEFINED> instruction: 0xf1a3387f
    cdd8:			; <UNDEFINED> instruction: 0xf5080e04
    cddc:			; <UNDEFINED> instruction: 0xf85e787f
    cde0:	orrlt	r3, r3, r4, lsl #30
    cde4:			; <UNDEFINED> instruction: 0xb15a6f9a
    cde8:	strbtmi	r4, [r2], #-1564	; 0xfffff9e4
    cdec:	svcpl	0x0070f854
    cdf0:	biceq	lr, r2, r0, lsl #22
    cdf4:			; <UNDEFINED> instruction: 0xf8406864
    cdf8:			; <UNDEFINED> instruction: 0xf8d75032
    cdfc:	subvs	r0, ip, r0, lsl #3
    ce00:	blcs	28874 <_IO_stdin_used@@Base+0xc2c4>
    ce04:	strbmi	sp, [r6, #494]	; 0x1ee
    ce08:	ldfmid	f5, [r1], {233}	; 0xe9
    ce0c:	strmi	r2, [r1], -r0, lsl #6
    ce10:	ldrbtmi	r4, [ip], #-1562	; 0xfffff9e6
    ce14:			; <UNDEFINED> instruction: 0xf8d44630
    ce18:	strls	r4, [r0], #-156	; 0xffffff64
    ce1c:	blx	fff4ae14 <__bss_end__@@Base+0xffac4d08>
    ce20:	pop	{r1, ip, sp, pc}
    ce24:	stmdbmi	fp, {r4, r5, r6, r7, r8, pc}
    ce28:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    ce2c:			; <UNDEFINED> instruction: 0xf5014478
    ce30:			; <UNDEFINED> instruction: 0xf00971b8
    ce34:			; <UNDEFINED> instruction: 0xf7f9fd01
    ce38:	andcs	pc, r1, r9, lsr #30
    ce3c:	b	24ae20 <read_from_file_buffer@@Base+0x51c0>
    ce40:	andeq	r8, r2, r6, lsr #22
    ce44:	muleq	r2, r4, lr
    ce48:	andeq	r0, r0, r4, asr #6
    ce4c:	strdeq	r8, [r2], -ip
    ce50:			; <UNDEFINED> instruction: 0x00028aba
    ce54:			; <UNDEFINED> instruction: 0x000131b6
    ce58:	muleq	r0, r8, r7
    ce5c:			; <UNDEFINED> instruction: 0x460db538
    ce60:	stmdbcs	pc!, {r0, fp, ip, sp, lr}	; <UNPREDICTABLE>
    ce64:			; <UNDEFINED> instruction: 0xf810d103
    ce68:	stmdbcs	pc!, {r0, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
    ce6c:			; <UNDEFINED> instruction: 0x4604d0fb
    ce70:			; <UNDEFINED> instruction: 0xf814b131
    ce74:	blcs	bdca80 <__bss_end__@@Base+0x756974>
    ce78:	blcs	3cae0 <append_fragments@@Base+0x7044>
    ce7c:	bne	881668 <__bss_end__@@Base+0x3fb55c>
    ce80:	ldmda	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce84:	stmdavc	r3!, {r3, r5, sp, lr}
    ce88:	tstle	r3, pc, lsr #22
    ce8c:	svccc	0x0001f814
    ce90:	rscsle	r2, fp, pc, lsr #22
    ce94:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ce98:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    ce9c:	strmi	r2, [r5], -r0, lsl #22
    cea0:	strcs	fp, [r0], #-4036	; 0xfffff03c
    cea4:	ldcle	6, cr4, [sl, #-152]	; 0xffffff68
    cea8:	strcc	r6, [r1], -fp, ror #16
    ceac:	ldmvs	r8, {r0, r1, r5, sl, lr}
    ceb0:			; <UNDEFINED> instruction: 0xf7ffb118
    ceb4:	stmdavs	fp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    ceb8:	ldmdavs	r8, {r0, r1, r5, sl, lr}
    cebc:	ldmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cec0:	strtmi	r6, [r3], #-2155	; 0xfffff795
    cec4:	teqlt	r0, r8, asr r8
    cec8:	ldmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cecc:	strtmi	r6, [r3], #-2155	; 0xfffff795
    ced0:			; <UNDEFINED> instruction: 0xf7f76858
    ced4:	stmdavs	fp!, {r1, r2, r3, r5, fp, sp, lr, pc}
    ced8:	adcsmi	r3, r3, #12, 8	; 0xc000000
    cedc:	strtmi	sp, [r8], -r4, ror #25
    cee0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cee4:	stmdalt	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cee8:	svcmi	0x00f0e92d
    ceec:	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    cef0:			; <UNDEFINED> instruction: 0xf10d4b59
    cef4:	andls	r0, r1, #8, 20	; 0x8000
    cef8:	bmi	161e71c <__bss_end__@@Base+0x1198610>
    cefc:	ldrbmi	r4, [r1], -r8, lsl #12
    cf00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cf04:			; <UNDEFINED> instruction: 0xf8cd681b
    cf08:			; <UNDEFINED> instruction: 0xf04f340c
    cf0c:			; <UNDEFINED> instruction: 0xf7ff0300
    cf10:	strmi	pc, [r1], r5, lsr #31
    cf14:	subsle	r2, fp, r0, lsl #30
    cf18:	mcrcs	8, 0, r6, cr0, cr14, {1}
    cf1c:	strcs	sp, [r0], #-3411	; 0xfffff2ad
    cf20:	ldrdhi	pc, [r4], -r7
    cf24:	ldrdlt	pc, [r0], -sl
    cf28:	and	r4, r3, r5, lsr #12
    cf2c:	strcc	r3, [ip], #-1281	; 0xfffffaff
    cf30:	eorle	r4, r4, lr, lsr #5
    cf34:	andeq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    cf38:			; <UNDEFINED> instruction: 0xf7f64659
    cf3c:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    cf40:			; <UNDEFINED> instruction: 0x4658d1f4
    cf44:	svc	0x00f4f7f6
    cf48:	strtmi	r6, [r3], #-2171	; 0xfffff785
    cf4c:			; <UNDEFINED> instruction: 0xb1406898
    cf50:	mulpl	r0, r9, r8
    cf54:	teqle	r1, r0, lsl #26
    cf58:			; <UNDEFINED> instruction: 0xff9ef7ff
    cf5c:	ldrmi	r6, [ip], #-2171	; 0xfffff785
    cf60:	bmi	fe51fc <__bss_end__@@Base+0xb5f0f0>
    cf64:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    cf68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf6c:	strcc	pc, [ip], #-2269	; 0xfffff723
    cf70:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
    cf74:	vmin.s8	d4, d13, d24
    cf78:	pop	{r2, r4, r8, sl, fp, lr}
    cf7c:	shsub8mi	r8, r3, r0
    cf80:	movwcc	r2, #4364	; 0x110c
    cf84:	strne	pc, [r1], -r6, lsl #22
    cf88:	eorsvs	r6, fp, r8, ror r8
    cf8c:			; <UNDEFINED> instruction: 0xf7f74631
    cf90:	rsbsvs	lr, r8, lr, asr r8
    cf94:	subsle	r2, r0, r0, lsl #16
    cf98:	vmovcc.16	d12[0], r4
    cf9c:	ldrdpl	pc, [r0], -sl
    cfa0:	ldrbtmi	r1, [fp], #-2436	; 0xfffff67c
    cfa4:			; <UNDEFINED> instruction: 0xf8d32200
    cfa8:	orrpl	r3, r5, r8, lsl #3
    cfac:	bllt	2e523c <read_from_file_buffer@@Base+0x9f5dc>
    cfb0:			; <UNDEFINED> instruction: 0xf8996063
    cfb4:	ldmiblt	r3!, {ip, sp}
    cfb8:	ldrb	r6, [r2, r3, lsr #1]
    cfbc:	strbmi	r9, [r9], -r1, lsl #20
    cfc0:			; <UNDEFINED> instruction: 0xff92f7ff
    cfc4:	sbcsle	lr, sl, sp, asr #15
    cfc8:	ldrdlt	pc, [r0], -sl
    cfcc:	ldr	r2, [r8, r0, lsl #8]!
    cfd0:			; <UNDEFINED> instruction: 0xf7f72008
    cfd4:			; <UNDEFINED> instruction: 0x4607e8fc
    cfd8:	andcs	fp, r0, #120, 6	; 0xe0000001
    cfdc:	ldrmi	r6, [r3], -r2
    cfe0:	subvs	r4, r2, r6, lsl r6
    cfe4:	bls	86f1c <stotal_xattr_bytes@@Base+0x41384>
    cfe8:	andcs	r4, r0, r9, asr #12
    cfec:			; <UNDEFINED> instruction: 0xff7cf7ff
    cff0:	ldr	r6, [r6, r0, lsr #1]!
    cff4:			; <UNDEFINED> instruction: 0xf7f72020
    cff8:	rsbvs	lr, r0, sl, ror #17
    cffc:	strtmi	fp, [r9], -r8, ror #3
    d000:			; <UNDEFINED> instruction: 0xf7f72209
    d004:	ldmdblt	r0, {r1, r9, fp, sp, lr, pc}
    d008:	ldrtmi	r6, [r4], #-2172	; 0xfffff784
    d00c:	ldmdavs	sl!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    d010:			; <UNDEFINED> instruction: 0xf44fac03
    d014:	ldrmi	r6, [r6], #-896	; 0xfffffc80
    d018:	ldmdavs	r1!, {r1, r5, r9, sl, lr}^
    d01c:	svc	0x005af7f6
    d020:	bls	5f06c <stotal_xattr_bytes@@Base+0x194d4>
    d024:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
    d028:	ldrdne	pc, [r0], -sl
    d02c:	stc2	0, cr15, [r4], {9}
    d030:	mcr2	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    d034:			; <UNDEFINED> instruction: 0xf7f72001
    d038:	stmdbmi	ip, {r2, r3, r8, fp, sp, lr, pc}
    d03c:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    d040:			; <UNDEFINED> instruction: 0xf5014478
    d044:			; <UNDEFINED> instruction: 0xf00971c6
    d048:			; <UNDEFINED> instruction: 0xf7f9fbf7
    d04c:	andcs	pc, r1, pc, lsl lr	; <UNPREDICTABLE>
    d050:	ldm	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d054:	svc	0x00e0f7f6
    d058:	andeq	r0, r0, r0, lsl #5
    d05c:	andeq	r7, r2, ip, lsr sp
    d060:	ldrdeq	r7, [r2], -r6
    d064:	andeq	r8, r2, sl, lsr #18
    d068:	strdeq	r0, [r1], -lr
    d06c:	andeq	r2, r1, r2, lsr #31
    d070:	andeq	pc, r0, r4, lsl #11
    d074:	stmdavc	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    d078:	eorle	r2, r0, pc, lsr #22
    d07c:	strmi	r2, [r4], -lr, lsr #22
    d080:	stmdavc	r3!, {r1, r3, r4, ip, lr, pc}
    d084:	tstle	r5, lr, lsr #22
    d088:	blcs	bab21c <__bss_end__@@Base+0x725110>
    d08c:	stmiavc	r3!, {r1, r8, ip, lr, pc}
    d090:	andsle	r2, r4, pc, lsr #22
    d094:	andcs	r4, r4, #20, 18	; 0x50000
    d098:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d09c:	ldmib	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0a0:	vldrmi.16	s22, [r2, #-352]	; 0xfffffea0	; <UNPREDICTABLE>
    d0a4:	ldrbtmi	r1, [sp], #-3362	; 0xfffff2de
    d0a8:			; <UNDEFINED> instruction: 0xf8d54611
    d0ac:			; <UNDEFINED> instruction: 0xf7ff018c
    d0b0:			; <UNDEFINED> instruction: 0xf8c5ff1b
    d0b4:	ldflts	f0, [r8, #-560]!	; 0xfffffdd0
    d0b8:	blcs	beb1cc <__bss_end__@@Base+0x7650c0>
    d0bc:	stmdami	ip, {r0, r5, r6, r7, r8, ip, lr, pc}
    d0c0:			; <UNDEFINED> instruction: 0xf0094478
    d0c4:			; <UNDEFINED> instruction: 0xf7f9fbb9
    d0c8:	andcs	pc, r1, r1, ror #27
    d0cc:	stmia	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0d0:	strtmi	r4, [r2], -r8, lsl #26
    d0d4:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
    d0d8:			; <UNDEFINED> instruction: 0x0190f8d5
    d0dc:			; <UNDEFINED> instruction: 0xff04f7ff
    d0e0:	orrseq	pc, r0, r5, asr #17
    d0e4:	svclt	0x0000bd38
    d0e8:	andeq	r0, r1, r2, lsr #2
    d0ec:	andeq	r8, r2, r6, lsr #16
    d0f0:	muleq	r1, ip, r0
    d0f4:	strdeq	r8, [r2], -r6
    d0f8:	stmdavs	fp, {r0, r3, r5, r6, r8, r9, ip, sp, pc}
    d0fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    d100:	strmi	r2, [lr], -r0, lsl #22
    d104:			; <UNDEFINED> instruction: 0xf8dfdd25
    d108:			; <UNDEFINED> instruction: 0xf1008050
    d10c:	strmi	r0, [r5], -r1, lsl #20
    d110:	ldrbtmi	r2, [r8], #1792	; 0x700
    d114:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d118:	svclt	0x00c82d00
    d11c:	cfstrsle	mvf2, [r5, #-0]
    d120:	andcs	r3, r9, r1, lsl #8
    d124:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d128:	mvnsle	r4, r5, lsr #5
    d12c:			; <UNDEFINED> instruction: 0xf407fb09
    d130:			; <UNDEFINED> instruction: 0x462a6873
    d134:	andcs	r4, r1, r1, asr #12
    d138:	ldmdbpl	fp, {r0, r1, r2, sl, lr}
    d13c:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d140:			; <UNDEFINED> instruction: 0x46506873
    d144:	ldmvs	r9, {r0, r1, r5, sl, lr}
    d148:			; <UNDEFINED> instruction: 0xffd6f7ff
    d14c:	adcsmi	r6, fp, #3342336	; 0x330000
    d150:	pop	{r1, r5, r6, r7, sl, fp, ip, lr, pc}
    d154:			; <UNDEFINED> instruction: 0x477087f0
    d158:	andeq	r3, r1, r2, asr #26
    d15c:	blmi	99f9f8 <__bss_end__@@Base+0x5198ec>
    d160:	push	{r1, r3, r4, r5, r6, sl, lr}
    d164:	strdlt	r4, [r4], r0
    d168:	pkhtbmi	r5, r8, r3, asr #17
    d16c:	movwls	r6, #14363	; 0x381b
    d170:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d174:	stmdavs	r3, {r4, r5, r6, r8, r9, ip, sp, pc}
    d178:	blcs	1e994 <_IO_stdin_used@@Base+0x23e4>
    d17c:			; <UNDEFINED> instruction: 0xf8dfdd1f
    d180:	strcs	sl, [r0], #-124	; 0xffffff84
    d184:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    d188:	ldrbtmi	r4, [sl], #1574	; 0x626
    d18c:	strbmi	r6, [r3], -pc, ror #16
    d190:	tstcs	r1, r2, asr r6
    d194:	ldmdbpl	pc!, {r3, r6, r9, sl, lr}	; <UNPREDICTABLE>
    d198:			; <UNDEFINED> instruction: 0xf7f69700
    d19c:	strdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    d1a0:	stmdavs	fp!, {r2, r3, r4, ip, lr, pc}^
    d1a4:	stmdbls	r2, {r0, r9, sl, ip, sp}
    d1a8:	strcc	r4, [ip], #-1059	; 0xfffffbdd
    d1ac:			; <UNDEFINED> instruction: 0xf7ff6898
    d1b0:	stmdals	r2, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d1b4:	mrc	7, 5, APSR_nzcv, cr12, cr6, {7}
    d1b8:	adcsmi	r6, r3, #2818048	; 0x2b0000
    d1bc:	bmi	44455c <priority_list@@Base+0x3e45c>
    d1c0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d1c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d1c8:	subsmi	r9, sl, r3, lsl #22
    d1cc:	andlt	sp, r4, pc, lsl #2
    d1d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    d1d4:			; <UNDEFINED> instruction: 0xf7f64608
    d1d8:	ldrb	lr, [r0, lr, ror #31]!
    d1dc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    d1e0:	blx	ac920e <__bss_end__@@Base+0x643102>
    d1e4:	ldc2l	7, cr15, [r2, #-996]	; 0xfffffc1c
    d1e8:			; <UNDEFINED> instruction: 0xf7f72001
    d1ec:			; <UNDEFINED> instruction: 0xf7f6e832
    d1f0:	svclt	0x0000ef14
    d1f4:	ldrdeq	r7, [r2], -ip
    d1f8:	andeq	r0, r0, r0, lsl #5
    d1fc:	andeq	pc, r0, sl, asr #15
    d200:	andeq	r7, r2, sl, ror sl
    d204:	andeq	pc, r0, r6, ror #31
    d208:			; <UNDEFINED> instruction: 0x460eb570
    d20c:	stmdavs	r4, {r3, r4, r6, r7, r8, ip, sp, pc}
    d210:	bicmi	pc, sp, #76, 12	; 0x4c00000
    d214:	ldrne	pc, [r8, #1609]	; 0x649
    d218:	bicmi	pc, ip, #204, 12	; 0xcc00000
    d21c:	ldrne	pc, [r9, #1729]	; 0x6c1
    d220:	addsne	pc, r9, #76546048	; 0x4900000
    d224:	addsne	pc, r9, #202375168	; 0xc100000
    d228:	movwpl	pc, #19203	; 0x4b03	; <UNPREDICTABLE>
    d22c:	svceq	0x0073ebb2
    d230:			; <UNDEFINED> instruction: 0xf104bf84
    d234:	addeq	r0, r9, fp, lsl #2
    d238:	bl	4325c <append_fragments@@Base+0xd7c0>
    d23c:	strcc	r0, [r1], #-900	; 0xfffffc7c
    d240:	andvs	r6, r4, lr, asr r0
    d244:			; <UNDEFINED> instruction: 0x212cbd70
    d248:			; <UNDEFINED> instruction: 0xf7f64604
    d24c:	stmdacs	r0, {r8, r9, sl, fp, sp, lr, pc}
    d250:	stmdbmi	r6, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    d254:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    d258:			; <UNDEFINED> instruction: 0xf5014478
    d25c:			; <UNDEFINED> instruction: 0xf00971cc
    d260:			; <UNDEFINED> instruction: 0xf7f9faeb
    d264:	andcs	pc, r1, r3, lsl sp	; <UNPREDICTABLE>
    d268:	svc	0x00f2f7f6
    d26c:	andeq	r2, r1, sl, lsl #27
    d270:	andeq	pc, r0, ip, ror #6
    d274:	blcs	272a8 <_IO_stdin_used@@Base+0xacf8>
    d278:	push	{r3, r6, r8, sl, fp, ip, lr, pc}
    d27c:			; <UNDEFINED> instruction: 0x460e4ff0
    d280:	blhi	c873c <stotal_xattr_bytes@@Base+0x82ba4>
    d284:			; <UNDEFINED> instruction: 0xf8df4690
    d288:	strcs	sl, [r0], #-136	; 0xffffff78
    d28c:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d290:	beq	448ab8 <sort_info_list@@Base+0x29b8>
    d294:	strdlt	r4, [r3], sl
    d298:			; <UNDEFINED> instruction: 0xf8dbe01c
    d29c:	strbtmi	r0, [r2], -r4
    d2a0:	andgt	pc, r0, sp, asr #17
    d2a4:	mcr	7, 7, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    d2a8:			; <UNDEFINED> instruction: 0xf080fab0
    d2ac:	strcc	r0, [r1], #-2368	; 0xfffff6c0
    d2b0:	ldmdavs	r3!, {r3, r5, r6, r8, ip, sp, pc}^
    d2b4:	stmiavs	r9!, {r0, r2, r3, r4, sl, lr}
    d2b8:	svclt	0x00182900
    d2bc:	svceq	0x0000f1b8
    d2c0:			; <UNDEFINED> instruction: 0xf8d8d01f
    d2c4:			; <UNDEFINED> instruction: 0xf7ff0000
    d2c8:			; <UNDEFINED> instruction: 0xf8c8ff9f
    d2cc:	ldmdavs	r3!, {}	; <UNPREDICTABLE>
    d2d0:	lfmle	f4, 4, [r5, #-652]	; 0xfffffd74
    d2d4:			; <UNDEFINED> instruction: 0xf504fb09
    d2d8:	bne	448b40 <sort_info_list@@Base+0x2a40>
    d2dc:	ldrdvc	pc, [r8, sl]
    d2e0:			; <UNDEFINED> instruction: 0xf04f6870
    d2e4:	eorcs	r0, r5, #0, 24
    d2e8:	bl	1ec7c <_IO_stdin_used@@Base+0x26cc>
    d2ec:	svccs	0x00000b05
    d2f0:	stmdbpl	r0, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
    d2f4:	svc	0x0044f7f6
    d2f8:			; <UNDEFINED> instruction: 0xf080fab0
    d2fc:	ldrb	r0, [r6, r0, asr #18]
    d300:	andlt	r2, r3, r0
    d304:	blhi	c8600 <stotal_xattr_bytes@@Base+0x82a68>
    d308:	svchi	0x00f0e8bd
    d30c:	ldrbmi	r2, [r0, -r0]!
    d310:	andeq	r8, r2, r8, lsr r6
    d314:			; <UNDEFINED> instruction: 0x460db5f8
    d318:			; <UNDEFINED> instruction: 0x46164b12
    d31c:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
    d320:	ldrdne	pc, [ip, r3]
    d324:	andcs	fp, r0, #1073741830	; 0x40000006
    d328:			; <UNDEFINED> instruction: 0xffa4f7ff
    d32c:	strcs	fp, [r1], #-2488	; 0xfffff648
    d330:	and	fp, fp, r5, lsr r9
    d334:	eorne	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    d338:			; <UNDEFINED> instruction: 0xf7ff3401
    d33c:	ldmdblt	r8!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d340:	cdpne	8, 6, cr6, cr3, cr9, {1}
    d344:			; <UNDEFINED> instruction: 0x46384632
    d348:	lfmle	f4, 2, [r3], #612	; 0x264
    d34c:	ldcllt	0, cr2, [r8]
    d350:			; <UNDEFINED> instruction: 0xf7f66830
    d354:	movwcs	lr, #3566	; 0xdee
    d358:	eorsvs	r2, r3, r1
    d35c:	strdcs	fp, [r1], -r8
    d360:	svclt	0x0000bdf8
    d364:	andeq	r8, r2, lr, lsr #11
    d368:	svcmi	0x00f0e92d
    d36c:	stc	6, cr4, [sp, #-620]!	; 0xfffffd94
    d370:			; <UNDEFINED> instruction: 0xf8df8b02
    d374:			; <UNDEFINED> instruction: 0xf8df4454
    d378:	ldrbtmi	r3, [ip], #-1108	; 0xfffffbac
    d37c:	bcs	448ba4 <sort_info_list@@Base+0x2aa4>
    d380:	stmiapl	r3!, {r0, r3, r5, r7, ip, sp, pc}^
    d384:	bls	d1eb9c <__bss_end__@@Base+0x898a90>
    d388:			; <UNDEFINED> instruction: 0x9327681b
    d38c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d390:	blx	fff4b392 <__bss_end__@@Base+0xffac5286>
    d394:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d398:	movwls	r4, #25723	; 0x647b
    d39c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d3a0:	mvnhi	pc, r0
    d3a4:	strtcc	pc, [ip], #-2271	; 0xfffff721
    d3a8:	strtge	pc, [ip], #-2271	; 0xfffff721
    d3ac:	ldrbtmi	r4, [sl], #1147	; 0x47b
    d3b0:	bcc	fe448bd8 <__bss_end__@@Base+0xfdfc2acc>
    d3b4:	strtcc	pc, [r4], #-2271	; 0xfffff721
    d3b8:	movwls	r4, #38011	; 0x947b
    d3bc:	ldrbmi	r4, [r8, r8, asr #12]
    d3c0:	teqlt	r0, #4, 12	; 0x400000
    d3c4:	movwcs	r6, #2214	; 0x8a6
    d3c8:	cdpcs	3, 0, cr9, cr0, cr11, {0}
    d3cc:	addshi	pc, r8, r0
    d3d0:	stmdavc	fp!, {r0, r2, r5, fp, sp, lr}
    d3d4:	teqle	r1, lr, lsr #22
    d3d8:	bllt	1eeb58c <__bss_end__@@Base+0x1a65480>
    d3dc:			; <UNDEFINED> instruction: 0xf7f64628
    d3e0:	stmdavs	r0!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    d3e4:			; <UNDEFINED> instruction: 0xf7f6b108
    d3e8:	stmiavs	r0!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    d3ec:			; <UNDEFINED> instruction: 0xf7f6b108
    d3f0:	stmiavs	r3!, {r5, r7, r8, sl, fp, sp, lr, pc}^
    d3f4:			; <UNDEFINED> instruction: 0xf893b12b
    d3f8:	ldmdblt	r2, {r1, r2, r7, sp}
    d3fc:	bcc	6936c <stotal_xattr_bytes@@Base+0x237d4>
    d400:			; <UNDEFINED> instruction: 0x462067da
    d404:	ldc	7, cr15, [r4, #984]	; 0x3d8
    d408:	ldrbmi	r4, [r8, r8, asr #12]
    d40c:	stmdacs	r0, {r2, r9, sl, lr}
    d410:			; <UNDEFINED> instruction: 0xf8d9d1d8
    d414:	ldmdavc	fp, {ip, sp}
    d418:			; <UNDEFINED> instruction: 0xf0402b00
    d41c:	bmi	ffc2d9b4 <__bss_end__@@Base+0xff7a78a8>
    d420:	ldrbtmi	r4, [sl], #-3050	; 0xfffff416
    d424:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d428:	subsmi	r9, sl, r7, lsr #22
    d42c:	bichi	pc, sl, r0, asr #32
    d430:	eorlt	r4, r9, r8, asr #12
    d434:	blhi	c8730 <stotal_xattr_bytes@@Base+0x82b98>
    d438:	svchi	0x00f0e8bd
    d43c:	blcs	bab4f0 <__bss_end__@@Base+0x7253e4>
    d440:	stmdavc	fp!, {r0, r2, r8, ip, lr, pc}^
    d444:	tstle	r2, lr, lsr #22
    d448:	blcs	2b6fc <_IO_stdin_used@@Base+0xf14c>
    d44c:	svcge	0x000cd0c6
    d450:	andcs	r4, r3, r1, lsr r6
    d454:			; <UNDEFINED> instruction: 0xf7f7463a
    d458:	andcc	lr, r1, r2, lsr r8
    d45c:	addhi	pc, lr, r0
    d460:			; <UNDEFINED> instruction: 0xf4039b10
    d464:	vst4.16	{d4,d6,d8,d10}, [r3 :64], r0
    d468:			; <UNDEFINED> instruction: 0xf5b142e0
    d46c:	svclt	0x00184f00
    d470:	svcmi	0x0080f5b2
    d474:	eorsmi	pc, r0, #50331648	; 0x3000000
    d478:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    d47c:	tstcs	r1, r4, lsl pc
    d480:			; <UNDEFINED> instruction: 0xf5b22100
    d484:	svclt	0x000c5f00
    d488:			; <UNDEFINED> instruction: 0xf0012100
    d48c:			; <UNDEFINED> instruction: 0xf5b30101
    d490:	svclt	0x000c5f80
    d494:			; <UNDEFINED> instruction: 0xf0012100
    d498:	stmdbcs	r0, {r0, r8}
    d49c:	msrhi	CPSR_f, r0, asr #32
    d4a0:	ldrdcc	pc, [ip], #-138	; 0xffffff76
    d4a4:	vnmls.f64	d11, d24, d3
    d4a8:	bge	2d3cf0 <read_from_file_buffer@@Base+0x8e090>
    d4ac:			; <UNDEFINED> instruction: 0xf7ff4628
    d4b0:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d4b4:			; <UNDEFINED> instruction: 0xf007d154
    d4b8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    d4bc:	addhi	pc, r5, r0, asr #32
    d4c0:			; <UNDEFINED> instruction: 0xf4039b10
    d4c4:			; <UNDEFINED> instruction: 0xf5b34370
    d4c8:			; <UNDEFINED> instruction: 0xf0004f80
    d4cc:			; <UNDEFINED> instruction: 0xf5b38150
    d4d0:			; <UNDEFINED> instruction: 0xf0004f20
    d4d4:	strcs	r8, [r0, #-184]	; 0xffffff48
    d4d8:			; <UNDEFINED> instruction: 0x462b4638
    d4dc:	strtmi	r4, [r9], -sl, lsr #12
    d4e0:			; <UNDEFINED> instruction: 0xf7fe9500
    d4e4:	stmdbvs	r3!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}^
    d4e8:	ldmvs	sl, {r0, r3, r4, r9, fp, sp, lr}
    d4ec:	andcc	r6, r1, #1073741864	; 0x40000028
    d4f0:	streq	lr, [r3, #-2500]	; 0xfffff63c
    d4f4:	addsvs	r6, sl, ip, lsl r2
    d4f8:			; <UNDEFINED> instruction: 0xf7f6980b
    d4fc:	smmla	sp, sl, sp, lr
    d500:	ldc2	7, cr15, [lr, #1000]	; 0x3e8
    d504:	strb	r4, [r3, -r6, lsl #12]!
    d508:	ldrbtmi	r4, [fp], #-2998	; 0xfffff44a
    d50c:	ldrsbgt	pc, [r8, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
    d510:	svceq	0x0000f1bc
    d514:			; <UNDEFINED> instruction: 0xf8d3ddcf
    d518:			; <UNDEFINED> instruction: 0x46ce017c
    d51c:	movwcs	lr, #51677	; 0xc9dd
    d520:	stmib	sp, {r3, ip, sp}^
    d524:	stmib	sp, {r0, r1, r2, r9, sl, ip, lr}^
    d528:	ldmib	sp, {r1, r8, r9, sp}^
    d52c:	stmib	sp, {r2, r5, r8, r9, sp}^
    d530:	ldmib	sp, {r2, r8, r9, sp}^
    d534:	ldmib	sp, {r2, r8, fp, pc}^
    d538:	and	r2, r4, r2, lsl #6
    d53c:	andscc	r3, r0, r1, lsl #2
    d540:			; <UNDEFINED> instruction: 0xf0004561
    d544:	ldmdb	r0, {r0, r3, r4, r7, pc}^
    d548:	addsmi	r5, lr, #2097152	; 0x200000
    d54c:	addsmi	fp, r5, #8, 30
    d550:	ldmib	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d554:	strbmi	r5, [lr, #-1536]	; 0xfffffa00
    d558:	strbmi	fp, [r5, #-3848]	; 0xfffff0f8
    d55c:	ldrbtmi	sp, [r1], lr, ror #3
    d560:			; <UNDEFINED> instruction: 0xf8d96820
    d564:	movwcc	r3, #4116	; 0x1014
    d568:	andscc	pc, r4, r9, asr #17
    d56c:			; <UNDEFINED> instruction: 0xf7f6b108
    d570:	stmdavs	r0!, {r5, r6, r7, sl, fp, sp, lr, pc}^
    d574:			; <UNDEFINED> instruction: 0xf47f2800
    d578:			; <UNDEFINED> instruction: 0xe736af36
    d57c:			; <UNDEFINED> instruction: 0xf896f009
    d580:	bls	1a03ec <read_from_file_buffer2@@Base+0x9a834>
    d584:			; <UNDEFINED> instruction: 0xf7f658d5
    d588:	stmdavs	pc!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d58c:			; <UNDEFINED> instruction: 0xf7f66800
    d590:	bmi	fe5c8e70 <__bss_end__@@Base+0xfe142d64>
    d594:	tstcs	r1, r3, lsr r6
    d598:	andls	r4, r0, sl, ror r4
    d59c:			; <UNDEFINED> instruction: 0xf7f64638
    d5a0:	blmi	fe5090f8 <__bss_end__@@Base+0xfe082fec>
    d5a4:			; <UNDEFINED> instruction: 0xf8d3447b
    d5a8:	blcs	19ae0 <ZSTD_maxCLevel@plt+0x155e4>
    d5ac:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    d5b0:	andcs	r4, fp, #144, 16	; 0x900000
    d5b4:	tstcs	r1, fp, lsr #16
    d5b8:			; <UNDEFINED> instruction: 0xf7f64478
    d5bc:			; <UNDEFINED> instruction: 0xf009ed80
    d5c0:	stmdavs	r0!, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
    d5c4:	bicsle	r2, r2, r0, lsl #16
    d5c8:			; <UNDEFINED> instruction: 0x4620e7d3
    d5cc:	stc2	7, cr15, [r8, #1000]	; 0x3e8
    d5d0:			; <UNDEFINED> instruction: 0x46319b34
    d5d4:	movwls	r9, #1025	; 0x401
    d5d8:			; <UNDEFINED> instruction: 0x4602463b
    d5dc:	andls	r4, r2, #40, 12	; 0x2800000
    d5e0:			; <UNDEFINED> instruction: 0xf9f0f007
    d5e4:	stmdacs	r0, {r1, r9, fp, ip, pc}
    d5e8:	blls	441cd8 <priority_list@@Base+0x3bbd8>
    d5ec:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    d5f0:	svcmi	0x0080f5b3
    d5f4:	svcge	0x006bf47f
    d5f8:			; <UNDEFINED> instruction: 0xf0002a00
    d5fc:	blls	d2d8e4 <__bss_end__@@Base+0x8a77d8>
    d600:			; <UNDEFINED> instruction: 0x46304611
    d604:	blmi	1f14774 <__bss_end__@@Base+0x1a8e668>
    d608:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d60c:			; <UNDEFINED> instruction: 0xf7ff9a0b
    d610:	strmi	pc, [r5], -fp, lsr #29
    d614:	eorsle	r2, r3, r0, lsl #16
    d618:	ldrdcs	pc, [ip], -r9
    d61c:	ldrmi	r2, [r9], -r0, lsl #6
    d620:	andcc	r4, r1, #56, 12	; 0x3800000
    d624:	andcs	pc, ip, r9, asr #17
    d628:	movwls	r4, #1562	; 0x61a
    d62c:	blx	8cb62c <__bss_end__@@Base+0x445520>
    d630:	mvnvs	r6, r3, ror #18
    d634:	ldmvs	sl, {r0, r3, r4, r9, fp, sp, lr}
    d638:			; <UNDEFINED> instruction: 0x61a16125
    d63c:	rscvs	r3, r0, r1, lsl #4
    d640:	addsvs	r6, sl, ip, lsl r2
    d644:	vst1.16	{d30}, [pc :64], r8
    d648:	cdp	2, 1, cr3, cr8, cr0, {4}
    d64c:			; <UNDEFINED> instruction: 0x46301a90
    d650:	stc	7, cr15, [r6, #-984]!	; 0xfffffc28
    d654:	strmi	r1, [r3], -r2, asr #24
    d658:			; <UNDEFINED> instruction: 0xf5b0d06e
    d65c:	eorle	r3, r7, r0, lsl #31
    d660:	bvs	fe448ec8 <__bss_end__@@Base+0xfdfc2dbc>
    d664:	ldrtmi	r2, [r8], -r0, lsl #10
    d668:	strtmi	r4, [r9], -sl, lsr #12
    d66c:	movwcc	r5, #5365	; 0x14f5
    d670:	cdp	3, 1, cr9, cr8, cr0, {0}
    d674:			; <UNDEFINED> instruction: 0xe7343a90
    d678:			; <UNDEFINED> instruction: 0x5607e9dd
    d67c:			; <UNDEFINED> instruction: 0xe71a46f1
    d680:	tstlt	r8, r0, lsr #16
    d684:	mrrc	7, 15, pc, r4, cr6	; <UNPREDICTABLE>
    d688:	tstlt	r8, r0, ror #16
    d68c:	mrrc	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
    d690:	smlatblt	r8, r0, r8, r6
    d694:	mcrr	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
    d698:			; <UNDEFINED> instruction: 0xb12b68e3
    d69c:	umullcs	pc, r6, r3, r8	; <UNPREDICTABLE>
    d6a0:	svcvs	0x00dab912
    d6a4:	ldrbvs	r3, [sl, r1, lsl #20]
    d6a8:			; <UNDEFINED> instruction: 0xf7f64620
    d6ac:	str	lr, [r3, -r2, asr #24]!
    d6b0:			; <UNDEFINED> instruction: 0xfffcf008
    d6b4:	stcls	8, cr4, [r6], {76}	; 0x4c
    d6b8:	bls	25ef8c <read_from_file_buffer@@Base+0x1932c>
    d6bc:	stmdapl	r4!, {r0, r8, sp}
    d6c0:			; <UNDEFINED> instruction: 0xf7f66820
    d6c4:	blmi	1388fd4 <__bss_end__@@Base+0xf02ec8>
    d6c8:			; <UNDEFINED> instruction: 0xf8d3447b
    d6cc:	blcs	19c04 <ZSTD_maxCLevel@plt+0x15708>
    d6d0:	stmdami	fp, {r0, r2, r3, r5, r6, r8, ip, lr, pc}^
    d6d4:	stmdavs	r3!, {r0, r1, r3, r9, sp}
    d6d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d6dc:	stcl	7, cr15, [lr], #984	; 0x3d8
    d6e0:			; <UNDEFINED> instruction: 0xff8cf008
    d6e4:			; <UNDEFINED> instruction: 0xf8d9e708
    d6e8:			; <UNDEFINED> instruction: 0xf7f60024
    d6ec:			; <UNDEFINED> instruction: 0xe696eef0
    d6f0:			; <UNDEFINED> instruction: 0xffdcf008
    d6f4:			; <UNDEFINED> instruction: 0x46334d3c
    d6f8:	ldmdals	r0, {r1, r2, r9, sl, fp, ip, pc}
    d6fc:	bmi	1055b08 <__bss_end__@@Base+0xbcf9fc>
    d700:	vst2.16	{d5,d7}, [r0 :256], r5
    d704:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
    d708:	stmdavs	r8!, {ip, pc}
    d70c:	mrc	7, 0, APSR_nzcv, cr12, cr6, {7}
    d710:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    d714:	ldrdcc	pc, [ip, #-131]	; 0xffffff7d
    d718:	cmple	r1, r0, lsl #22
    d71c:	andcs	r4, fp, #3866624	; 0x3b0000
    d720:	tstcs	r1, fp, lsr #16
    d724:			; <UNDEFINED> instruction: 0xf7f64478
    d728:			; <UNDEFINED> instruction: 0xf008ecca
    d72c:	stmdavs	r0!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d730:			; <UNDEFINED> instruction: 0xf47f2800
    d734:			; <UNDEFINED> instruction: 0xe71caf1c
    d738:			; <UNDEFINED> instruction: 0xffb8f008
    d73c:	stcls	8, cr4, [r6], {42}	; 0x2a
    d740:	bmi	cdf014 <__bss_end__@@Base+0x858f08>
    d744:	stmdapl	r4!, {r0, r8, sp}
    d748:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    d74c:	ldcl	7, cr15, [ip, #984]!	; 0x3d8
    d750:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    d754:	ldrdcc	pc, [ip, #-131]	; 0xffffff7d
    d758:	stmdami	pc!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    d75c:	stmdavs	r3!, {r0, r1, r3, r9, sp}
    d760:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d764:	stc	7, cr15, [sl], #984	; 0x3d8
    d768:			; <UNDEFINED> instruction: 0xff48f008
    d76c:	strtmi	lr, [r0], -r4, asr #13
    d770:	ldc2	7, cr15, [r6], #1000	; 0x3e8
    d774:	strb	r4, [r2, -r2, lsl #12]
    d778:			; <UNDEFINED> instruction: 0xff98f008
    d77c:	ldmdami	sl, {r0, r1, r5, r9, sl, lr}
    d780:	stflss	f2, [r6], {1}
    d784:	stmdapl	r4!, {r0, r2, r5, r9, fp, lr}
    d788:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    d78c:	ldcl	7, cr15, [ip, #984]	; 0x3d8
    d790:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    d794:	ldrdcc	pc, [ip, #-131]	; 0xffffff7d
    d798:	stmdami	r2!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    d79c:	stmdavs	r3!, {r1, r2, r3, r9, sp}
    d7a0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    d7a4:	stc	7, cr15, [sl], {246}	; 0xf6
    d7a8:			; <UNDEFINED> instruction: 0xff28f008
    d7ac:	stmdavs	r1!, {r0, r1, r2, r4, r5, r9, sl, sp, lr, pc}
    d7b0:			; <UNDEFINED> instruction: 0xf7f6200a
    d7b4:			; <UNDEFINED> instruction: 0xf7f9ee1e
    d7b8:	andcs	pc, r1, r9, ror #20
    d7bc:	stcl	7, cr15, [r8, #-984]	; 0xfffffc28
    d7c0:	ldrb	r6, [r5, r9, lsr #16]!
    d7c4:	stc	7, cr15, [r8], #-984	; 0xfffffc28
    d7c8:	andeq	r7, r2, r2, asr #17
    d7cc:	andeq	r0, r0, r0, lsl #5
    d7d0:	andeq	r7, r2, r4, lsr #17
    d7d4:	strdeq	r8, [r2], -r0
    d7d8:	andeq	r7, r2, r6, asr ip
    d7dc:			; <UNDEFINED> instruction: 0x0000feb8
    d7e0:	andeq	r7, r2, sl, lsl r8
    d7e4:	andeq	r8, r2, r2, asr #7
    d7e8:	andeq	r0, r0, ip, asr #5
    d7ec:	andeq	pc, r0, r0, ror ip	; <UNPREDICTABLE>
    d7f0:	andeq	r8, r2, r8, lsr #6
    d7f4:	andeq	pc, r0, r0, lsr fp	; <UNPREDICTABLE>
    d7f8:			; <UNDEFINED> instruction: 0xffff96f3
    d7fc:	andeq	r8, r2, r4, lsl #4
    d800:	andeq	pc, r0, lr, lsl #20
    d804:	andeq	pc, r0, r6, lsr #22
    d808:			; <UNDEFINED> instruction: 0x000281ba
    d80c:	andeq	pc, r0, r4, asr #19
    d810:	andeq	pc, r0, ip, lsl #22
    d814:	andeq	r8, r2, sl, ror r1
    d818:	andeq	pc, r0, r6, lsl #19
    d81c:	andeq	pc, r0, ip, ror #20
    d820:	andeq	r8, r2, sl, lsr r1
    d824:	strdeq	pc, [r0], -lr
    d828:	svcmi	0x00f0e92d
    d82c:			; <UNDEFINED> instruction: 0xf8dfb0c1
    d830:			; <UNDEFINED> instruction: 0x469b82f0
    d834:			; <UNDEFINED> instruction: 0x46134dbb
    d838:			; <UNDEFINED> instruction: 0x460e44f8
    d83c:	ldmibmi	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    d840:			; <UNDEFINED> instruction: 0x4194f8d8
    d844:	ldrbtmi	r4, [r9], #-1666	; 0xfffff97e
    d848:	ldrtmi	r9, [r0], -r3, lsl #2
    d84c:			; <UNDEFINED> instruction: 0x46224fb7
    d850:	strls	r2, [r0], #-1025	; 0xfffffbff
    d854:	cfldrsmi	mvf4, [r6], #508	; 0x1fc
    d858:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    d85c:			; <UNDEFINED> instruction: 0xf04f943f
    d860:			; <UNDEFINED> instruction: 0xf7ff0400
    d864:	blmi	fed0ce70 <__bss_end__@@Base+0xfe886d64>
    d868:	strdvs	r5, [r8], -sp	; <UNPREDICTABLE>
    d86c:			; <UNDEFINED> instruction: 0xf0002800
    d870:	stmdbls	r3, {r3, r4, r5, r7, pc}
    d874:	strmi	r2, [r8], -r0, lsl #4
    d878:			; <UNDEFINED> instruction: 0xf988f7fe
    d87c:	andscs	r4, ip, r1, lsl #13
    d880:	stc	7, cr15, [r4], #984	; 0x3d8
    d884:	strmi	r9, [r4], -r3, lsl #18
    d888:			; <UNDEFINED> instruction: 0xf0002800
    d88c:	ldmdavc	r0!, {r0, r2, r3, r5, r8, pc}
    d890:			; <UNDEFINED> instruction: 0xf8c42300
    d894:			; <UNDEFINED> instruction: 0xf10d9014
    d898:	eorvs	r0, r1, r0, lsl r9
    d89c:	rsbvs	r6, r3, r6, lsr #1
    d8a0:			; <UNDEFINED> instruction: 0x61a360e3
    d8a4:			; <UNDEFINED> instruction: 0xf0002800
    d8a8:	ldrtmi	r8, [r1], -r7, lsr #1
    d8ac:	strbmi	r2, [sl], -r3
    d8b0:	mcr	7, 0, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    d8b4:			; <UNDEFINED> instruction: 0xf0003001
    d8b8:			; <UNDEFINED> instruction: 0xf8d88119
    d8bc:	bcs	15f24 <ZSTD_maxCLevel@plt+0x11a28>
    d8c0:	rschi	pc, r2, r0, asr #32
    d8c4:	strbmi	r2, [r8], -r0, lsl #4
    d8c8:			; <UNDEFINED> instruction: 0x46114613
    d8cc:			; <UNDEFINED> instruction: 0xf7fe9200
    d8d0:	ldrdvs	pc, [r0], #129	; 0x81	; <UNPREDICTABLE>
    d8d4:			; <UNDEFINED> instruction: 0x6123682b
    d8d8:			; <UNDEFINED> instruction: 0xf00661dc
    d8dc:	ldmdblt	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d8e0:			; <UNDEFINED> instruction: 0xf882f008
    d8e4:	stmdavs	lr!, {r4, r5, r8, ip, sp, pc}
    d8e8:			; <UNDEFINED> instruction: 0xf87ef008
    d8ec:	ldrtmi	r4, [r0], -r1, lsl #12
    d8f0:			; <UNDEFINED> instruction: 0xf9b0f7fe
    d8f4:			; <UNDEFINED> instruction: 0xf926f007
    d8f8:			; <UNDEFINED> instruction: 0xf0402800
    d8fc:			; <UNDEFINED> instruction: 0xf00780b9
    d900:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    d904:	adcshi	pc, r0, r0, asr #32
    d908:			; <UNDEFINED> instruction: 0xf89ef007
    d90c:			; <UNDEFINED> instruction: 0xf0402800
    d910:	stmdavs	r8!, {r0, r1, r5, r7, pc}
    d914:	stc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    d918:	svcvs	0x009a68e3
    d91c:	bmi	fe1bbeec <__bss_end__@@Base+0xfdd35de0>
    d920:			; <UNDEFINED> instruction: 0xf8d2447a
    d924:	stmdbcs	r0, {r2, r3, r4, r7, r8, ip}
    d928:	adcshi	pc, r5, r0
    d92c:			; <UNDEFINED> instruction: 0x6799691a
    d930:	rsbsmi	pc, r0, #33554432	; 0x2000000
    d934:	svcmi	0x0000f5b2
    d938:	adcshi	pc, r3, r0
    d93c:	strtmi	r6, [r1], -r8, lsr #16
    d940:			; <UNDEFINED> instruction: 0xff12f006
    d944:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    d948:	ldrdcc	pc, [r4, #-131]	; 0xffffff7d
    d94c:	cmnle	ip, r0, lsl #22
    d950:	ldrbtmi	r4, [lr], #-3707	; 0xfffff185
    d954:	ldrdcc	pc, [r0, r6]!
    d958:			; <UNDEFINED> instruction: 0xf009b343
    d95c:			; <UNDEFINED> instruction: 0x6630fc77
    d960:			; <UNDEFINED> instruction: 0x4630ae1f
    d964:	stc	7, cr15, [r0, #-984]!	; 0xfffffc28
    d968:	ldrtmi	r2, [r0], -r2, lsl #2
    d96c:	ldc	7, cr15, [sl], #-984	; 0xfffffc28
    d970:	ldrtmi	r2, [r0], -pc, lsl #2
    d974:	ldc	7, cr15, [r6], #-984	; 0xfffffc28
    d978:	ldrtmi	r2, [r0], -sl, lsl #2
    d97c:	ldc	7, cr15, [r2], #-984	; 0xfffffc28
    d980:	ldrtmi	r2, [r1], -r0, lsl #4
    d984:			; <UNDEFINED> instruction: 0xf7f64610
    d988:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    d98c:	adcshi	pc, lr, r0, asr #32
    d990:	strcs	r4, [r4], -ip, ror #16
    d994:	andcs	r4, r0, #108, 18	; 0x1b0000
    d998:	ldmdapl	r8!, {r8, r9, sp}
    d99c:			; <UNDEFINED> instruction: 0xf5014479
    d9a0:	stmib	sp, {r1, r4, r6, r7, r8, ip, sp, lr}^
    d9a4:	stmdavs	r0, {r8, sp, lr}
    d9a8:			; <UNDEFINED> instruction: 0xf846f7fa
    d9ac:	stmdavs	r9!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}
    d9b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d9b4:			; <UNDEFINED> instruction: 0xf8eef00a
    d9b8:			; <UNDEFINED> instruction: 0xf0084658
    d9bc:	blmi	194d4c8 <__bss_end__@@Base+0x14c73bc>
    d9c0:			; <UNDEFINED> instruction: 0xf8d3447b
    d9c4:	blcs	19edc <ZSTD_maxCLevel@plt+0x159e0>
    d9c8:	stmdavs	r9!, {r1, r3, r6, r8, ip, lr, pc}
    d9cc:			; <UNDEFINED> instruction: 0xf7fe4650
    d9d0:	stmiavs	r3!, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    d9d4:	ldrdeq	lr, [r0, -sl]
    d9d8:			; <UNDEFINED> instruction: 0xf8832201
    d9dc:	stmib	r3, {r2, r7, sp}^
    d9e0:	bmi	170de58 <__bss_end__@@Base+0x1287d4c>
    d9e4:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    d9e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d9ec:	subsmi	r9, sl, pc, lsr fp
    d9f0:	sublt	sp, r1, r8, ror r1
    d9f4:	svchi	0x00f0e8bd
    d9f8:	rsbcs	r4, r8, #1048576	; 0x100000
    d9fc:			; <UNDEFINED> instruction: 0xf7f64648
    da00:			; <UNDEFINED> instruction: 0xf8d8ec64
    da04:	bcs	1606c <ZSTD_maxCLevel@plt+0x11b70>
    da08:	vand	d29, d4, d24
    da0c:	andls	r1, r8, #-268435441	; 0xf000000f
    da10:	b	1ecb9f0 <__bss_end__@@Base+0x1a458e4>
    da14:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    da18:			; <UNDEFINED> instruction: 0xf7f6900a
    da1c:			; <UNDEFINED> instruction: 0x4602ec50
    da20:	andls	r2, fp, #0
    da24:	b	ff3cba04 <__bss_end__@@Base+0xfef458f8>
    da28:	mrscs	r2, SP_irq
    da2c:	movwls	r4, #1562	; 0x61a
    da30:	strbmi	r4, [r8], -r6, lsl #12
    da34:			; <UNDEFINED> instruction: 0xf04f9618
    da38:	stmib	sp, {r8, fp}^
    da3c:	stmib	sp, {r2, r8, fp, pc}^
    da40:			; <UNDEFINED> instruction: 0xf7fe891c
    da44:	rscvs	pc, r0, r7, lsl r8	; <UNPREDICTABLE>
    da48:	stmdavs	r8!, {r2, r6, r8, r9, sl, sp, lr, pc}
    da4c:	stmibvs	r3, {r8, sp}^
    da50:			; <UNDEFINED> instruction: 0xf00868da
    da54:			; <UNDEFINED> instruction: 0xe77bfa73
    da58:			; <UNDEFINED> instruction: 0xf7fe6828
    da5c:			; <UNDEFINED> instruction: 0xe758fbbb
    da60:			; <UNDEFINED> instruction: 0xf0086828
    da64:	ldr	pc, [r0, pc, lsl #24]!
    da68:			; <UNDEFINED> instruction: 0xf7fe6828
    da6c:	smlsld	pc, fp, r5, fp	; <UNPREDICTABLE>
    da70:			; <UNDEFINED> instruction: 0xf7fe6828
    da74:			; <UNDEFINED> instruction: 0xf007faf3
    da78:			; <UNDEFINED> instruction: 0xe740f9f9
    da7c:	ldmpl	sl!, {r1, r2, r4, r5, r9, fp, lr}
    da80:	vst2.8	{d22-d23}, [r2 :64], r2
    da84:	strb	r4, [r2, r0, lsl #5]
    da88:	ldmpl	sl!, {r0, r1, r4, r5, r9, fp, lr}
    da8c:	vst2.8	{d22-d23}, [r2 :64], r2
    da90:	andls	r4, r8, #128, 4
    da94:	bmi	c876f4 <__bss_end__@@Base+0x8015e8>
    da98:	bvs	145ec88 <__bss_end__@@Base+0xfd8b7c>
    da9c:	subsvs	r1, r0, #72, 24	; 0x4800
    daa0:	stmdami	pc!, {r2, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    daa4:	ldrbtmi	r4, [r8], #-2351	; 0xfffff6d1
    daa8:	movwcs	lr, #51667	; 0xc9d3
    daac:	ldmdapl	r9!, {fp, sp, lr}^
    dab0:	bl	10d3b00 <__bss_end__@@Base+0xc4d9f4>
    dab4:			; <UNDEFINED> instruction: 0xf11273e0
    dab8:			; <UNDEFINED> instruction: 0xf8d130ff
    dabc:			; <UNDEFINED> instruction: 0xf143c000
    dac0:			; <UNDEFINED> instruction: 0xf1cc36ff
    dac4:			; <UNDEFINED> instruction: 0xf1bc0320
    dac8:	blx	80df50 <__bss_end__@@Base+0x387e44>
    dacc:	blx	1c9b04 <read_from_file_buffer2@@Base+0xc3f4c>
    dad0:	b	104a6e4 <__bss_end__@@Base+0xbc45d8>
    dad4:	svclt	0x005c0003
    dad8:			; <UNDEFINED> instruction: 0xf101fa46
    dadc:			; <UNDEFINED> instruction: 0xf0084308
    dae0:	str	pc, [fp, -r5, lsl #27]!
    dae4:	b	fe64bac4 <__bss_end__@@Base+0xfe1c59b8>
    dae8:			; <UNDEFINED> instruction: 0xf8faf7f9
    daec:	bl	ff6cbacc <__bss_end__@@Base+0xff2459c0>
    daf0:			; <UNDEFINED> instruction: 0xf7f66800
    daf4:	ldrtmi	lr, [r1], -r4, lsl #23
    daf8:	ldmdami	fp, {r1, r9, sl, lr}
    dafc:			; <UNDEFINED> instruction: 0xf0084478
    db00:			; <UNDEFINED> instruction: 0xf7f9fe9b
    db04:	andcs	pc, r1, r3, asr #17
    db08:	bl	fe8cbae8 <__bss_end__@@Base+0xfe4459dc>
    db0c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    db10:	cdp2	0, 9, cr15, cr2, cr8, {0}
    db14:			; <UNDEFINED> instruction: 0xf8baf7f9
    db18:			; <UNDEFINED> instruction: 0xf7f62001
    db1c:	svclt	0x0000eb9a
    db20:	muleq	r2, r4, r0
    db24:	andeq	r7, r2, r0, lsl #8
    db28:	andeq	r1, r1, lr, ror r3
    db2c:	andeq	r7, r2, r8, ror #7
    db30:	andeq	r0, r0, r0, lsl #5
    db34:	andeq	r0, r0, r4, asr #5
    db38:	andeq	r7, r2, ip, lsr #31
    db3c:	andeq	r7, r2, r6, lsl #31
    db40:	andeq	r7, r2, sl, ror pc
    db44:	andeq	r0, r0, r4, ror r2
    db48:	andeq	r2, r1, r4, asr #12
    db4c:	andeq	r0, r0, r8, ror r2
    db50:	andeq	r7, r2, ip, lsl #30
    db54:	andeq	r7, r2, r6, asr r2
    db58:	andeq	r0, r0, r0, ror #6
    db5c:	andeq	r7, r2, ip, ror #10
    db60:	andeq	r7, r2, lr, asr r5
    db64:	andeq	r0, r0, r4, ror #5
    db68:	muleq	r0, ip, r7
    db6c:	andeq	pc, r0, r2, asr #15
    db70:	mvnsmi	lr, sp, lsr #18
    db74:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
    db78:	addlt	r4, r2, ip, asr #24
    db7c:			; <UNDEFINED> instruction: 0xf50d4a4c
    db80:	ldrbtmi	r4, [ip], #-896	; 0xfffffc80
    db84:	movwcc	r4, #18763	; 0x494b
    db88:	stmiapl	r2!, {r7, r9, sl, lr}
    db8c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    db90:			; <UNDEFINED> instruction: 0xf04f601a
    db94:			; <UNDEFINED> instruction: 0xf7f60200
    db98:	stmdacs	r0, {r2, r6, sl, fp, sp, lr, pc}
    db9c:	mcrmi	0, 2, sp, cr6, cr9, {2}
    dba0:	ldrbpl	pc, [pc, -sp, lsl #10]!	; <UNPREDICTABLE>
    dba4:			; <UNDEFINED> instruction: 0x4605373f
    dba8:			; <UNDEFINED> instruction: 0x466c447e
    dbac:	vmax.s8	d20, d4, d26
    dbb0:	strtmi	r0, [r0], -r1, lsl #2
    dbb4:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbb8:			; <UNDEFINED> instruction: 0x4620b338
    dbbc:	bl	13cbb9c <__bss_end__@@Base+0xf45a90>
    dbc0:	svcmi	0x0080f5b0
    dbc4:	stmdacs	r0, {r3, r4, r5, ip, lr, pc}
    dbc8:			; <UNDEFINED> instruction: 0xf7f6d139
    dbcc:			; <UNDEFINED> instruction: 0x4623eb30
    dbd0:	ldrdgt	pc, [r0], -r0
    dbd4:			; <UNDEFINED> instruction: 0x4618781a
    dbd8:			; <UNDEFINED> instruction: 0xf83c3301
    dbdc:	streq	r1, [r9], #18
    dbe0:	bcs	902fc8 <__bss_end__@@Base+0x47cebc>
    dbe4:	bcs	1741f74 <__bss_end__@@Base+0x12bbe68>
    dbe8:	stmdavc	r2, {r2, r8, r9, sl, fp, ip, sp, pc}^
    dbec:	bcs	1f454 <_IO_stdin_used@@Base+0x2ea4>
    dbf0:	ldclvs	0, cr13, [r3], #880	; 0x370
    dbf4:			; <UNDEFINED> instruction: 0xf7feb353
    dbf8:	qsub16mi	pc, sl, sp	; <UNPREDICTABLE>
    dbfc:	tsteq	r1, r4, asr #4	; <UNPREDICTABLE>
    dc00:			; <UNDEFINED> instruction: 0xf7f64620
    dc04:	stmdacs	r0, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
    dc08:			; <UNDEFINED> instruction: 0x4628d1d7
    dc0c:	stmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc10:	strtmi	fp, [r8], -r8, lsl #23
    dc14:	bl	fe94bbf4 <__bss_end__@@Base+0xfe4c5ae8>
    dc18:	bmi	9600c0 <__bss_end__@@Base+0x4d9fb4>
    dc1c:	orrmi	pc, r0, #54525952	; 0x3400000
    dc20:	movwcc	r4, #17529	; 0x4479
    dc24:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    dc28:	subsmi	r6, r1, sl, lsl r8
    dc2c:			; <UNDEFINED> instruction: 0xf50dd121
    dc30:	andlt	r4, r2, r0, lsl #27
    dc34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dc38:	blcs	2abd2c <read_from_file_buffer@@Base+0x660cc>
    dc3c:	stmdacc	r1, {r0, r1, r3, r5, r8, ip, lr, pc}
    dc40:	blcs	2a4cd4 <read_from_file_buffer@@Base+0x5f074>
    dc44:	movwcs	fp, #3844	; 0xf04
    dc48:	ldr	r5, [lr, r3, lsr #8]!
    dc4c:	blx	4cbc50 <__bss_end__@@Base+0x45b44>
    dc50:			; <UNDEFINED> instruction: 0xf7f6e7ac
    dc54:	stmdavs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
    dc58:	b	ff44bc38 <__bss_end__@@Base+0xfefc5b2c>
    dc5c:	strmi	r4, [r2], -r1, asr #12
    dc60:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    dc64:	stc2l	0, cr15, [r8, #32]!
    dc68:			; <UNDEFINED> instruction: 0xf810f7f9
    dc6c:			; <UNDEFINED> instruction: 0xf7f62001
    dc70:			; <UNDEFINED> instruction: 0xf7f6eaf0
    dc74:			; <UNDEFINED> instruction: 0xf7f6e9d2
    dc78:	stmdavs	r0, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    dc7c:	b	fefcbc5c <__bss_end__@@Base+0xfeb45b50>
    dc80:	strmi	r4, [r2], -r1, asr #12
    dc84:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    dc88:	ldc2l	0, cr15, [r6, #32]
    dc8c:			; <UNDEFINED> instruction: 0xfffef7f8
    dc90:			; <UNDEFINED> instruction: 0xf7f62001
    dc94:			; <UNDEFINED> instruction: 0x4602eade
    dc98:	strbmi	r4, [r1], -fp, lsl #16
    dc9c:			; <UNDEFINED> instruction: 0xf0084478
    dca0:			; <UNDEFINED> instruction: 0xf7f8fdcb
    dca4:	strdcs	pc, [r1], -r3
    dca8:	b	ff4cbc88 <__bss_end__@@Base+0xff045b7c>
    dcac:	strheq	r7, [r2], -sl
    dcb0:	andeq	r0, r0, r0, lsl #5
    dcb4:	andeq	r3, r1, r4, asr lr
    dcb8:	andeq	r7, r2, ip, asr r4
    dcbc:	andeq	r7, r2, ip, lsl r0
    dcc0:	muleq	r0, r6, r6
    dcc4:	strdeq	pc, [r0], -lr
    dcc8:	muleq	r0, r8, r6
    dccc:	blmi	1ea06b8 <__bss_end__@@Base+0x1a1a5ac>
    dcd0:	push	{r1, r3, r4, r5, r6, sl, lr}
    dcd4:	strdlt	r4, [sp], r0
    dcd8:			; <UNDEFINED> instruction: 0x460658d3
    dcdc:	ldrdlt	pc, [r8], -r0	; <UNPREDICTABLE>
    dce0:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    dce4:	movwls	r6, #47131	; 0xb81b
    dce8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dcec:	ldrdls	pc, [r0], #-128	; 0xffffff80
    dcf0:	b	fea4bcd0 <__bss_end__@@Base+0xfe5c5bc4>
    dcf4:			; <UNDEFINED> instruction: 0xf8df4d71
    dcf8:	strbmi	ip, [r4], -r8, asr #3
    dcfc:			; <UNDEFINED> instruction: 0xf8df447d
    dd00:	ldrbtmi	sl, [ip], #452	; 0x1c4
    dd04:			; <UNDEFINED> instruction: 0xf8dc44fa
    dd08:			; <UNDEFINED> instruction: 0x4607c050
    dd0c:	strgt	ip, [pc], #-3343	; dd14 <ZSTD_maxCLevel@plt+0x9818>
    dd10:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    dd14:	eorvc	ip, r3, r7, lsl #8
    dd18:	svceq	0x0000f1bc
    dd1c:	bl	feb01ec4 <__bss_end__@@Base+0xfe67bdb8>
    dd20:	strbmi	r0, [r8], -r9, lsl #18
    dd24:	b	14cbd04 <__bss_end__@@Base+0x1045bf8>
    dd28:	stmdacs	r0, {r2, r9, sl, lr}
    dd2c:	stmdbmi	r6!, {r0, r3, r5, r6, ip, lr, pc}^
    dd30:	tstcs	r0, #3506176	; 0x358000
    dd34:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    dd38:	andls	lr, r0, sp, asr #19
    dd3c:			; <UNDEFINED> instruction: 0xf7f96808
    dd40:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    dd44:	stclmi	0, cr13, [r1, #-432]!	; 0xfffffe50
    dd48:	mcrvs	4, 5, r4, cr8, cr13, {3}
    dd4c:	ldc2l	7, cr15, [r8], {253}	; 0xfd
    dd50:	tstcs	r1, pc, asr sl
    dd54:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    dd58:			; <UNDEFINED> instruction: 0xf1054603
    dd5c:			; <UNDEFINED> instruction: 0xf7f60070
    dd60:	andcc	lr, r1, ip, lsl sl
    dd64:	svcvs	0x0028d04d
    dd68:	rscvc	pc, r0, #1325400064	; 0x4f000000
    dd6c:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    dd70:	b	34bd50 <sid_table@@Base+0x60cc>
    dd74:	strmi	r1, [r7], -r3, asr #24
    dd78:	addhi	pc, ip, r0
    dd7c:	andscs	r4, ip, #68157440	; 0x4100000
    dd80:	stc2l	7, cr15, [lr, #-996]!	; 0xfffffc1c
    dd84:	rsbsle	r3, r6, r1
    dd88:	rsbcs	r4, r0, #51380224	; 0x3100000
    dd8c:			; <UNDEFINED> instruction: 0xf7f94638
    dd90:	andcc	pc, r1, r7, ror #26
    dd94:	strbmi	sp, [sl], -r0, rrx
    dd98:	ldrtmi	r4, [r8], -r1, lsr #12
    dd9c:	stc2l	7, cr15, [r0, #-996]!	; 0xfffffc1c
    dda0:	suble	r3, sl, r1
    dda4:			; <UNDEFINED> instruction: 0xf7f64638
    dda8:	strtmi	lr, [r0], -r4, lsl #23
    ddac:	stmia	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ddb0:	svcvs	0x002a4948
    ddb4:	ldrbtmi	r2, [r9], #-1
    ddb8:	b	febcbd98 <__bss_end__@@Base+0xfe745c8c>
    ddbc:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    ddc0:	ldmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ddc4:	svcvs	0x002b4945
    ddc8:	cdpvs	0, 10, cr2, cr10, cr1, {0}
    ddcc:			; <UNDEFINED> instruction: 0xf7f64479
    ddd0:	stmdami	r3, {r2, r5, r7, r9, fp, sp, lr, pc}^
    ddd4:			; <UNDEFINED> instruction: 0xf7f64478
    ddd8:	bmi	10c8598 <__bss_end__@@Base+0xc4248c>
    dddc:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    dde0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dde4:	subsmi	r9, sl, fp, lsl #22
    dde8:	andlt	sp, sp, r8, lsl r1
    ddec:	svchi	0x00f0e8bd
    ddf0:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    ddf4:	ldmib	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ddf8:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    ddfc:	ldmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de00:	ldmdbmi	fp!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    de04:	ldrbtmi	r4, [r9], #-2107	; 0xfffff7c5
    de08:			; <UNDEFINED> instruction: 0xf5014478
    de0c:			; <UNDEFINED> instruction: 0xf00871d6
    de10:			; <UNDEFINED> instruction: 0xf7f8fd13
    de14:	andcs	pc, r1, fp, lsr pc	; <UNPREDICTABLE>
    de18:	b	6cbdf8 <__bss_end__@@Base+0x245cec>
    de1c:	ldm	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de20:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    de24:	stc2	0, cr15, [r8, #-32]	; 0xffffffe0
    de28:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    de2c:	stc2	0, cr15, [r4, #-32]	; 0xffffffe0
    de30:			; <UNDEFINED> instruction: 0xff2cf7f8
    de34:			; <UNDEFINED> instruction: 0xf7f62001
    de38:			; <UNDEFINED> instruction: 0xf7f6ea0c
    de3c:	stmdavs	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
    de40:	ldmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de44:	stmdami	lr!, {r0, r9, sl, lr}
    de48:			; <UNDEFINED> instruction: 0xf0084478
    de4c:			; <UNDEFINED> instruction: 0xf7f8fcf5
    de50:	andcs	pc, r1, sp, lsl pc	; <UNPREDICTABLE>
    de54:	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de58:	b	94be38 <__bss_end__@@Base+0x4c5d2c>
    de5c:			; <UNDEFINED> instruction: 0xf7f66800
    de60:	strmi	lr, [r1], -lr, asr #19
    de64:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    de68:	stc2l	0, cr15, [r6], #32
    de6c:			; <UNDEFINED> instruction: 0xff0ef7f8
    de70:			; <UNDEFINED> instruction: 0xf7f62001
    de74:			; <UNDEFINED> instruction: 0xf7f6e9ee
    de78:	stmdavs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
    de7c:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de80:	stmdami	r1!, {r0, r9, sl, lr}
    de84:			; <UNDEFINED> instruction: 0xf0084478
    de88:			; <UNDEFINED> instruction: 0xf7f8fcd7
    de8c:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
    de90:	ldmib	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de94:	b	1cbe74 <read_from_file_buffer2@@Base+0xc62bc>
    de98:			; <UNDEFINED> instruction: 0xf7f66800
    de9c:			; <UNDEFINED> instruction: 0x4601e9b0
    dea0:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    dea4:	stc2l	0, cr15, [r8], {8}
    dea8:	mrc2	7, 7, pc, cr0, cr8, {7}
    deac:			; <UNDEFINED> instruction: 0xf7f62001
    deb0:	svclt	0x0000e9d0
    deb4:	andeq	r6, r2, ip, ror #30
    deb8:	andeq	r0, r0, r0, lsl #5
    debc:	andeq	pc, r0, r0, lsl #17
    dec0:	andeq	r7, r2, r2, lsl #6
    dec4:	andeq	r6, r2, r8, lsr pc
    dec8:	andeq	r0, r0, r4, ror r2
    decc:	andeq	r7, r2, r4, lsl #23
    ded0:	strdeq	pc, [r0], -lr
    ded4:	andeq	pc, r0, r2, lsr r7	; <UNPREDICTABLE>
    ded8:	andeq	pc, r0, r6, asr #14
    dedc:	andeq	pc, r0, r4, ror r7	; <UNPREDICTABLE>
    dee0:	muleq	r0, r0, r7
    dee4:	andeq	r6, r2, lr, asr lr
    dee8:	andeq	pc, r0, lr, asr #11
    deec:	andeq	pc, r0, sl, ror #11
    def0:	ldrdeq	r2, [r1], -sl
    def4:			; <UNDEFINED> instruction: 0x0000e7bc
    def8:	andeq	pc, r0, r2, ror #11
    defc:	andeq	pc, r0, r6, lsl #12
    df00:	andeq	pc, r0, r8, ror #12
    df04:	andeq	pc, r0, sl, asr #12
    df08:	andeq	pc, r0, ip, lsr #12
    df0c:	andeq	pc, r0, sl, asr #11
    df10:	mvnsmi	lr, #737280	; 0xb4000
    df14:	stcmi	6, cr4, [fp, #28]
    df18:			; <UNDEFINED> instruction: 0xf8df460e
    df1c:	sbcslt	ip, pc, ip, lsr #4
    df20:	cfstrsmi	mvf4, [sl], {125}	; 0x7d
    df24:			; <UNDEFINED> instruction: 0xf50d44fc
    df28:	stcgt	8, cr7, [pc, #-680]	; dc88 <ZSTD_maxCLevel@plt+0x978c>
    df2c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    df30:	ldrbls	r6, [sp], #-2084	; 0xfffff7dc
    df34:	streq	pc, [r0], #-79	; 0xffffffb1
    df38:	strgt	r4, [pc], #-1604	; df40 <ZSTD_maxCLevel@plt+0x9a44>
    df3c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    df40:	ldrtmi	ip, [r8], -r7, lsl #8
    df44:	eorvc	r2, r3, r0, lsl #2
    df48:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df4c:	eorsle	r1, r6, r4, asr #24
    df50:			; <UNDEFINED> instruction: 0x4604aa34
    df54:	andcs	r4, r3, r1, lsr r6
    df58:	b	fe04bf38 <__bss_end__@@Base+0xfdbc5e2c>
    df5c:	andsle	r3, pc, r1
    df60:	tstcs	r2, r0, lsr r6
    df64:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df68:	stclne	6, cr4, [r8], #-20	; 0xffffffec
    df6c:	stmdbge	lr, {r0, r3, r6, ip, lr, pc}^
    df70:			; <UNDEFINED> instruction: 0x4620221c
    df74:			; <UNDEFINED> instruction: 0xf7f99103
    df78:	mcrrne	10, 7, pc, r1, cr9	; <UNPREDICTABLE>
    df7c:	suble	r9, pc, r3, lsl #18
    df80:	ldcle	8, cr2, [r5, #-108]!	; 0xffffff94
    df84:	andscs	r4, ip, #64, 12	; 0x4000000
    df88:	b	fe04bf68 <__bss_end__@@Base+0xfdbc5e5c>
    df8c:	ldmdami	r0!, {r4, r5, r8, r9, ip, sp, pc}^
    df90:			; <UNDEFINED> instruction: 0xf0084478
    df94:			; <UNDEFINED> instruction: 0xf7f8fc51
    df98:	andcs	pc, r1, r9, ror lr	; <UNPREDICTABLE>
    df9c:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dfa0:	stmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfa4:			; <UNDEFINED> instruction: 0xf7f66800
    dfa8:	strmi	lr, [r1], -sl, lsr #18
    dfac:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    dfb0:	mcrr2	0, 0, pc, r2, cr8	; <UNPREDICTABLE>
    dfb4:	mcr2	7, 3, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    dfb8:			; <UNDEFINED> instruction: 0xf7f62001
    dfbc:			; <UNDEFINED> instruction: 0xf7f6e94a
    dfc0:	stmdavs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    dfc4:	ldmdb	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfc8:	stmdami	r3!, {r0, r9, sl, lr}^
    dfcc:			; <UNDEFINED> instruction: 0xf0084478
    dfd0:			; <UNDEFINED> instruction: 0xf7f8fc33
    dfd4:	andcs	pc, r1, fp, asr lr	; <UNPREDICTABLE>
    dfd8:	ldmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfdc:	rsbcs	sl, r0, #28, 28	; 0x1c0
    dfe0:	ldrtmi	r4, [r1], -r0, lsr #12
    dfe4:	blx	10cbfd0 <__bss_end__@@Base+0xc45ec4>
    dfe8:	suble	r1, r2, r2, asr #24
    dfec:	stmdale	r6!, {r0, r1, r2, r3, r4, r6, fp, sp}
    dff0:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    dff4:	stc2	0, cr15, [r0], #-32	; 0xffffffe0
    dff8:	mcr2	7, 2, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    dffc:			; <UNDEFINED> instruction: 0xf7f62001
    e000:			; <UNDEFINED> instruction: 0xf7f6e928
    e004:	stmdavs	r0, {r4, r6, r8, fp, sp, lr, pc}
    e008:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e00c:	ldmdami	r4, {r0, r9, sl, lr}^
    e010:			; <UNDEFINED> instruction: 0xf0084478
    e014:			; <UNDEFINED> instruction: 0xf7f8fc11
    e018:	andcs	pc, r1, r9, lsr lr	; <UNPREDICTABLE>
    e01c:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e020:	stmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e024:			; <UNDEFINED> instruction: 0xf7f66800
    e028:	strmi	lr, [r1], -sl, ror #17
    e02c:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    e030:	stc2	0, cr15, [r2], {8}
    e034:	mcr2	7, 1, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    e038:			; <UNDEFINED> instruction: 0xf7f62001
    e03c:	blge	14846c <read_from_file_buffer2@@Base+0x428b4>
    e040:	movwls	r2, #4448	; 0x1160
    e044:	movwcs	r2, #512	; 0x200
    e048:	tstls	r0, r8, lsr #12
    e04c:	blx	dcc038 <__bss_end__@@Base+0x945f2c>
    e050:	suble	r2, lr, r0, lsl #16
    e054:	ldmdage	sp, {r0, r2, r8, fp, sp, pc}
    e058:			; <UNDEFINED> instruction: 0xf7f5225c
    e05c:			; <UNDEFINED> instruction: 0xb1b8efcc
    e060:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    e064:	blx	ffa4a08e <__bss_end__@@Base+0xff5c3f82>
    e068:	mrc2	7, 0, pc, cr0, cr8, {7}
    e06c:			; <UNDEFINED> instruction: 0xf7f62001
    e070:			; <UNDEFINED> instruction: 0xf7f6e8f0
    e074:	stmdavs	r0, {r3, r4, r8, fp, sp, lr, pc}
    e078:	stmia	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e07c:	ldmdami	fp!, {r0, r9, sl, lr}
    e080:			; <UNDEFINED> instruction: 0xf0084478
    e084:			; <UNDEFINED> instruction: 0xf7f8fbd9
    e088:	andcs	pc, r1, r1, lsl #28
    e08c:	stmia	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e090:			; <UNDEFINED> instruction: 0x6c336ab2
    e094:	stmdaeq	r3, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    e098:			; <UNDEFINED> instruction: 0xf7f64640
    e09c:	pkhbtmi	lr, r1, r8, lsl #17
    e0a0:	suble	r2, r2, r0, lsl #16
    e0a4:	strbmi	r4, [r2], -r1, lsl #12
    e0a8:			; <UNDEFINED> instruction: 0xf7f94620
    e0ac:	mcrrne	9, 13, pc, r3, cr15	; <UNPREDICTABLE>
    e0b0:	strmi	sp, [r0, #44]	; 0x2c
    e0b4:			; <UNDEFINED> instruction: 0x2160dc9c
    e0b8:	mrsls	r2, R8_usr
    e0bc:	strtmi	r2, [r8], -r0, lsl #6
    e0c0:			; <UNDEFINED> instruction: 0xf7f99601
    e0c4:			; <UNDEFINED> instruction: 0x4628fcb9
    e0c8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e0cc:	tstcs	r0, #3506176	; 0x358000
    e0d0:	ldc2	7, cr15, [r2], #996	; 0x3e4
    e0d4:			; <UNDEFINED> instruction: 0xf7f64620
    e0d8:	strtmi	lr, [r8], -ip, ror #19
    e0dc:	stmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e0e0:	ldrtmi	r4, [sl], -r3, lsr #18
    e0e4:	ldrbtmi	r2, [r9], #-1
    e0e8:	ldmdb	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0ec:			; <UNDEFINED> instruction: 0xf7f62000
    e0f0:	stmdami	r0!, {r4, r5, r7, fp, sp, lr, pc}
    e0f4:			; <UNDEFINED> instruction: 0xf0084478
    e0f8:	ldmdami	pc, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e0fc:			; <UNDEFINED> instruction: 0xf0084478
    e100:			; <UNDEFINED> instruction: 0xf7f8fb9b
    e104:	andcs	pc, r1, r3, asr #27
    e108:	stmia	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e10c:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e110:			; <UNDEFINED> instruction: 0xf7f66800
    e114:			; <UNDEFINED> instruction: 0x4601e874
    e118:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    e11c:	blx	fe34a146 <__bss_end__@@Base+0xfdec403a>
    e120:	ldc2	7, cr15, [r4, #992]!	; 0x3e0
    e124:			; <UNDEFINED> instruction: 0xf7f62001
    e128:	ldmdbmi	r5, {r2, r4, r7, fp, sp, lr, pc}
    e12c:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    e130:			; <UNDEFINED> instruction: 0xf5014478
    e134:			; <UNDEFINED> instruction: 0xf00871e0
    e138:			; <UNDEFINED> instruction: 0xf7f8fb7f
    e13c:	andcs	pc, r1, r7, lsr #27
    e140:	stm	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e144:	andeq	pc, r0, ip, asr r6	; <UNPREDICTABLE>
    e148:	andeq	r6, r2, r8, lsl sp
    e14c:	andeq	r0, r0, r0, lsl #5
    e150:	andeq	pc, r0, r4, lsr #14
    e154:	andeq	pc, r0, r6, lsr #12
    e158:	ldrdeq	pc, [r0], -r0
    e15c:	andeq	pc, r0, lr, lsl #13
    e160:	andeq	pc, r0, r0, lsl #12
    e164:	andeq	pc, r0, sl, lsl r6	; <UNPREDICTABLE>
    e168:	ldrdeq	pc, [r0], -r6
    e16c:	andeq	pc, r0, r8, asr #11
    e170:	muleq	r0, sl, r6
    e174:	andeq	pc, r0, r4, ror #11
    e178:	andeq	pc, r0, r0, lsl r6	; <UNPREDICTABLE>
    e17c:	andeq	pc, r0, lr, lsr #10
    e180:			; <UNDEFINED> instruction: 0x00011eb2
    e184:	muleq	r0, r4, r4
    e188:	svcmi	0x00f0e92d
    e18c:	stc	6, cr4, [sp, #-16]!
    e190:	strmi	r8, [sp], -r6, lsl #22
    e194:	ldrbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e198:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    e19c:			; <UNDEFINED> instruction: 0xf8df4478
    e1a0:			; <UNDEFINED> instruction: 0xf5ad3578
    e1a4:			; <UNDEFINED> instruction: 0xf8df5d80
    e1a8:	addlt	r8, r7, r4, ror r5
    e1ac:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    e1b0:	addpl	pc, r0, #54525952	; 0x3400000
    e1b4:	cmpvs	r1, r9, lsl #16
    e1b8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e1bc:			; <UNDEFINED> instruction: 0xf8d33214
    e1c0:	ldrbtmi	r2, [r8], #296	; 0x128
    e1c4:	ldrsbtcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    e1c8:	cmnhi	r3, #-2147483640	; 0x80000008
    e1cc:	ldc2l	7, cr15, [r0], {249}	; 0xf9
    e1d0:	tsteq	r0, r4, asr #19
    e1d4:	stc2l	7, cr15, [lr, #-996]!	; 0xfffffc1c
    e1d8:	tsteq	r2, r4, asr #19
    e1dc:	blx	fe24c1d0 <__bss_end__@@Base+0xfddc60c4>
    e1e0:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    e1e4:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    e1e8:	tsteq	r4, r4, asr #19
    e1ec:	rscscc	pc, pc, pc, asr #32
    e1f0:	blcs	1f9fc <_IO_stdin_used@@Base+0x344c>
    e1f4:	sbchi	pc, r8, r0, asr #32
    e1f8:	tsteq	r6, r4, asr #19
    e1fc:			; <UNDEFINED> instruction: 0xf7fb2760
    e200:			; <UNDEFINED> instruction: 0xf8dffa27
    e204:	ldrbtmi	r6, [lr], #-1312	; 0xfffffae0
    e208:	smlabteq	ip, r4, r9, lr
    e20c:	blx	aca246 <__bss_end__@@Base+0x64413a>
    e210:	svcvs	0x00b04602
    e214:			; <UNDEFINED> instruction: 0xf8df460b
    e218:	stmib	r4, {r4, r8, sl, ip}^
    e21c:	stmdavs	r0, {r1, r2, r3, r8, r9, sp}
    e220:	movwcs	lr, #35286	; 0x89d6
    e224:	stmib	r4, {r5, r7, r9, pc}^
    e228:	andcs	r2, r0, #671088640	; 0x28000000
    e22c:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    e230:	stmib	sp, {r8, r9, sp}^
    e234:			; <UNDEFINED> instruction: 0xf8d97400
    e238:			; <UNDEFINED> instruction: 0xf7f90000
    e23c:	vstrcs	d15, [r0, #-1012]	; 0xfffffc0c
    e240:	addhi	pc, sp, r0, asr #32
    e244:	bvc	2489a4 <read_from_file_buffer@@Base+0x2d44>
    e248:	ldrdmi	pc, [r0], -r9
    e24c:	streq	pc, [fp], -r7, asr #7
    e250:	cmnle	r0, r0, lsl #28
    e254:			; <UNDEFINED> instruction: 0xf7f64620
    e258:			; <UNDEFINED> instruction: 0xf8dfe92c
    e25c:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    e260:	tstlt	r8, r8, lsl pc
    e264:	mcr	7, 7, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    e268:	strbpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    e26c:			; <UNDEFINED> instruction: 0xf8d5447d
    e270:			; <UNDEFINED> instruction: 0xf8d530a0
    e274:			; <UNDEFINED> instruction: 0xf8d510f4
    e278:	ldrmi	r0, [r9], #-420	; 0xfffffe5c
    e27c:	ldrdmi	pc, [r8, r5]!
    e280:	movtcs	lr, #51669	; 0xc9d5
    e284:	strmi	r3, [r1], #-352	; 0xfffffea0
    e288:			; <UNDEFINED> instruction: 0xf1431852
    e28c:	stmib	r5, {r8, r9}^
    e290:	stccs	3, cr2, [r0], {76}	; 0x4c
    e294:			; <UNDEFINED> instruction: 0xf8dfd13b
    e298:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
    e29c:	blcs	29810 <_IO_stdin_used@@Base+0xd260>
    e2a0:			; <UNDEFINED> instruction: 0xf8dfd160
    e2a4:	ldrbtmi	r2, [sl], #-1172	; 0xfffffb6c
    e2a8:	ldreq	pc, [r0], #2271	; 0x8df
    e2ac:			; <UNDEFINED> instruction: 0xf8df2304
    e2b0:			; <UNDEFINED> instruction: 0x27005490
    e2b4:			; <UNDEFINED> instruction: 0xf8df4478
    e2b8:	ldrbtmi	r1, [sp], #-1164	; 0xfffffb74
    e2bc:	ldrbtmi	r6, [r9], #-2054	; 0xfffff7fa
    e2c0:	strls	r6, [r2], -r8, lsr #31
    e2c4:	andcs	r6, r1, r6, asr #16
    e2c8:	strls	r9, [r1], -r0, lsl #14
    e2cc:	stmda	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2d0:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
    e2d4:	cmple	sp, r0, lsl #22
    e2d8:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e2dc:			; <UNDEFINED> instruction: 0xf8df447a
    e2e0:	ldrbtmi	r3, [fp], #-1132	; 0xfffffb94
    e2e4:			; <UNDEFINED> instruction: 0x109cf8d3
    e2e8:	cmple	r0, r0, lsl #18
    e2ec:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e2f0:			; <UNDEFINED> instruction: 0xf8df447b
    e2f4:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
    e2f8:	ldrsbpl	pc, [ip, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    e2fc:	svcvs	0x00c0bbad
    e300:			; <UNDEFINED> instruction: 0xf0002800
    e304:			; <UNDEFINED> instruction: 0xf8df81f1
    e308:	ldrbtmi	r6, [lr], #-1104	; 0xfffffbb0
    e30c:			; <UNDEFINED> instruction: 0xf8dfe02f
    e310:			; <UNDEFINED> instruction: 0xf50d144c
    e314:	bmi	fffe311c <__bss_end__@@Base+0xffb5d010>
    e318:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    e31c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    e320:	subsmi	r6, r1, sl, lsl r8
    e324:	mvnhi	pc, r0, asr #32
    e328:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    e32c:	ldc	0, cr11, [sp], #28
    e330:	pop	{r1, r2, r8, r9, fp, pc}
    e334:	stmdage	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e338:	rscsvc	pc, ip, #64, 12	; 0x4000000
    e33c:			; <UNDEFINED> instruction: 0xf1a04629
    e340:			; <UNDEFINED> instruction: 0xf5c60b04
    e344:			; <UNDEFINED> instruction: 0xf8405680
    e348:			; <UNDEFINED> instruction: 0xf7f55c04
    e34c:			; <UNDEFINED> instruction: 0x463aefbe
    e350:			; <UNDEFINED> instruction: 0x46204653
    e354:	andlt	pc, r4, sp, asr #17
    e358:			; <UNDEFINED> instruction: 0xf7f99600
    e35c:			; <UNDEFINED> instruction: 0xf8d9fb6d
    e360:	ldrb	r4, [r7, -r0]!
    e364:	ldrbtmi	r4, [sl], #-2814	; 0xfffff502
    e368:	mrcmi	7, 7, lr, cr14, cr14, {4}
    e36c:	ldmmi	lr!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    e370:			; <UNDEFINED> instruction: 0xf8d04478
    e374:	stmiblt	r5, {r2, r3, r5, r7, r8, ip, lr}
    e378:	asrseq	pc, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
    e37c:			; <UNDEFINED> instruction: 0xf0002800
    e380:	ldfmip	f0, [sl, #704]!	; 0x2c0
    e384:	and	r4, sl, sp, ror r4
    e388:	stc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    e38c:	blmi	ffe48064 <__bss_end__@@Base+0xff9c1f58>
    e390:			; <UNDEFINED> instruction: 0xe7ae447b
    e394:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
    e398:	ldclmi	7, cr14, [r7, #644]!	; 0x284
    e39c:	ldmmi	r7!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    e3a0:			; <UNDEFINED> instruction: 0xf8d04478
    e3a4:	movwmi	r0, #4408	; 0x1138
    e3a8:	msrhi	SPSR_f, r0, asr #32
    e3ac:	ldrbtmi	r4, [r9], #-2548	; 0xfffff60c
    e3b0:	smlabtpl	r1, sp, r9, lr
    e3b4:	ldmibmi	r3!, {r0, sp}^
    e3b8:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    e3bc:	svc	0x00acf7f5
    e3c0:	ldrbtmi	r4, [fp], #-3057	; 0xfffff40f
    e3c4:	blcs	29138 <_IO_stdin_used@@Base+0xcb88>
    e3c8:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    e3cc:	ldrbtmi	r4, [sl], #-2799	; 0xfffff511
    e3d0:	andcs	r4, r1, pc, ror #27
    e3d4:	ldrbtmi	r4, [sp], #-2543	; 0xfffff611
    e3d8:	blls	ff209a5c <__bss_end__@@Base+0xfed83950>
    e3dc:	mcrmi	4, 7, r4, cr14, cr9, {3}
    e3e0:	svc	0x009af7f5
    e3e4:	ldrdeq	lr, [r8, -r5]
    e3e8:	cdp2	0, 9, cr15, cr12, cr13, {0}
    e3ec:	blvs	ff149a70 <__bss_end__@@Base+0xfecc3964>
    e3f0:	cfldrs	mvf4, [pc, #504]	; e5f0 <ZSTD_maxCLevel@plt+0xa0f4>
    e3f4:	strmi	sl, [r2], -r5, asr #23
    e3f8:	mcrr	6, 0, r4, r3, cr11
    e3fc:	stmibmi	r7!, {r0, r1, r2, r4, r8, r9, fp, sp}^
    e400:	cdp	0, 2, cr2, cr7, cr1, {0}
    e404:	ldrbtmi	r6, [r9], #-2822	; 0xfffff4fa
    e408:	blvc	289cac <read_from_file_buffer@@Base+0x4404c>
    e40c:	blvs	49a48 <stotal_xattr_bytes@@Base+0x3eb0>
    e410:	blcs	609564 <__bss_end__@@Base+0x183458>
    e414:	svc	0x0080f7f5
    e418:	ldrdeq	lr, [r8, -r5]
    e41c:			; <UNDEFINED> instruction: 0xff80f00d
    e420:	blge	1348b7c <__bss_end__@@Base+0xec2a70>
    e424:			; <UNDEFINED> instruction: 0x46034659
    e428:	mcr	6, 0, r4, cr8, cr0, {2}
    e42c:			; <UNDEFINED> instruction: 0xf00d3a90
    e430:	usub16mi	pc, r9, r7	; <UNPREDICTABLE>
    e434:	beq	fe449c58 <__bss_end__@@Base+0xfdfc3b4c>
    e438:	mcr	6, 4, r4, cr8, cr0, {2}
    e43c:			; <UNDEFINED> instruction: 0xf00d8aa7
    e440:	mcrr	14, 7, pc, r1, cr1	; <UNPREDICTABLE>
    e444:			; <UNDEFINED> instruction: 0x46310b17
    e448:	cdp	0, 2, cr2, cr7, cr1, {0}
    e44c:	vmov.f64	d7, #121	; 0x3fc80000  1.5625000
    e450:	vstr	s16, [sp, #800]	; 0x320
    e454:	vmul.f64	d7, d8, d0
    e458:	mrrc	11, 0, r8, r3, cr10
    e45c:			; <UNDEFINED> instruction: 0xf7f52b18
    e460:			; <UNDEFINED> instruction: 0xf8d5ef5c
    e464:	stmibmi	lr, {r4, r7, sp}^
    e468:	cdp	0, 0, cr2, cr7, cr1, {0}
    e46c:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    e470:	blvc	1a09f58 <__bss_end__@@Base+0x1583e4c>
    e474:	blvc	289d18 <read_from_file_buffer@@Base+0x440b8>
    e478:	blvc	49ab4 <stotal_xattr_bytes@@Base+0x3f1c>
    e47c:	svc	0x004cf7f5
    e480:	andcs	r4, r1, r8, asr #19
    e484:	bvc	a49be0 <__bss_end__@@Base+0x5c3ad4>
    e488:	cfstrd	mvd4, [sp, #484]	; 0x1e4
    e48c:	vmov.f32	s15, #128	; 0xc0000000 -2.0
    e490:	vldr	s13, [r5, #412]	; 0x19c
    e494:			; <UNDEFINED> instruction: 0xeef87a24
    e498:			; <UNDEFINED> instruction: 0xee877a67
    e49c:			; <UNDEFINED> instruction: 0xeeb77aa6
    e4a0:	vnmul.f32	s14, s15, s14
    e4a4:	mrrc	11, 0, r7, r3, cr10
    e4a8:			; <UNDEFINED> instruction: 0xf7f52b17
    e4ac:			; <UNDEFINED> instruction: 0xf8d5ef36
    e4b0:	ldmibmi	sp!, {r2, r5, r6, r7, sp}
    e4b4:	cdp	0, 0, cr2, cr7, cr1, {0}
    e4b8:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    e4bc:	blvc	1a09fa4 <__bss_end__@@Base+0x1583e98>
    e4c0:	blvc	289d64 <read_from_file_buffer@@Base+0x44104>
    e4c4:	blvc	49b00 <stotal_xattr_bytes@@Base+0x3f68>
    e4c8:	svc	0x0026f7f5
    e4cc:			; <UNDEFINED> instruction: 0x200149b7
    e4d0:	bvc	f89c2c <__bss_end__@@Base+0xb03b20>
    e4d4:	cfstrd	mvd4, [sp, #484]	; 0x1e4
    e4d8:	vmov.f32	s15, #128	; 0xc0000000 -2.0
    e4dc:	vldr	s13, [r5, #412]	; 0x19c
    e4e0:			; <UNDEFINED> instruction: 0xeef87a39
    e4e4:			; <UNDEFINED> instruction: 0xee877a67
    e4e8:			; <UNDEFINED> instruction: 0xeeb77aa6
    e4ec:	vnmul.f32	s14, s15, s14
    e4f0:	mrrc	11, 0, r7, r3, cr10
    e4f4:			; <UNDEFINED> instruction: 0xf7f52b17
    e4f8:			; <UNDEFINED> instruction: 0xf8d5ef10
    e4fc:	blcs	1ab94 <ZSTD_maxCLevel@plt+0x16698>
    e500:	sbchi	pc, r7, r0, asr #32
    e504:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    e508:	blcs	2927c <_IO_stdin_used@@Base+0xcccc>
    e50c:	adchi	pc, lr, r0
    e510:	andcs	r4, r1, r8, lsr #23
    e514:	ldrbtmi	r4, [fp], #-2472	; 0xfffff658
    e518:			; <UNDEFINED> instruction: 0xf8d34479
    e51c:			; <UNDEFINED> instruction: 0xf8d32148
    e520:	bne	ff49aa18 <__bss_end__@@Base+0xff01490c>
    e524:	mrc	7, 7, APSR_nzcv, cr8, cr5, {7}
    e528:	andcs	r4, r1, r4, lsr #27
    e52c:	ldrbtmi	r4, [sp], #-2468	; 0xfffff65c
    e530:			; <UNDEFINED> instruction: 0xf8d54479
    e534:			; <UNDEFINED> instruction: 0xf7f52114
    e538:	stmibmi	r2!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    e53c:	ldrdcs	pc, [r8, #-133]	; 0xffffff7b
    e540:	ldrbtmi	r2, [r9], #-1
    e544:	mcr	7, 7, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    e548:	ldrsbcc	pc, [ip, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    e54c:			; <UNDEFINED> instruction: 0xf0002b00
    e550:	svcmi	0x009d8098
    e554:	ldmibmi	sp, {r0, sp}
    e558:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    e55c:	ldrdcs	pc, [r8, #-135]!	; 0xffffff79
    e560:	mrc	7, 6, APSR_nzcv, cr10, cr5, {7}
    e564:			; <UNDEFINED> instruction: 0xf8d7499a
    e568:	andcs	r2, r1, ip, ror #2
    e56c:			; <UNDEFINED> instruction: 0xf7f54479
    e570:	ldmibmi	r8, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    e574:	ldrsbcs	pc, [r0, #-135]!	; 0xffffff79	; <UNPREDICTABLE>
    e578:	ldrbtmi	r2, [r9], #-1
    e57c:	mcr	7, 6, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    e580:			; <UNDEFINED> instruction: 0xf8d74995
    e584:	andcs	r2, r1, r4, ror r1
    e588:			; <UNDEFINED> instruction: 0xf7f54479
    e58c:	ldmibmi	r3, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    e590:			; <UNDEFINED> instruction: 0x211cf8d7
    e594:	ldrbtmi	r2, [r9], #-1
    e598:	mrc	7, 5, APSR_nzcv, cr14, cr5, {7}
    e59c:			; <UNDEFINED> instruction: 0xf8d74990
    e5a0:	strdcs	r2, [r1], -r8
    e5a4:			; <UNDEFINED> instruction: 0xf7f54479
    e5a8:	stmibmi	lr, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    e5ac:	ldrsbtcs	pc, [ip], #135	; 0x87	; <UNPREDICTABLE>
    e5b0:	ldrbtmi	r2, [r9], #-1
    e5b4:	mrc	7, 5, APSR_nzcv, cr0, cr5, {7}
    e5b8:	ldrsbtcc	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
    e5bc:	blmi	fe2bb290 <__bss_end__@@Base+0xfde35184>
    e5c0:			; <UNDEFINED> instruction: 0xf8df2500
    e5c4:			; <UNDEFINED> instruction: 0xf8df9228
    e5c8:			; <UNDEFINED> instruction: 0xf858a228
    e5cc:	ldrbtmi	r6, [r9], #3
    e5d0:	mcrcc	4, 0, r4, cr4, cr10, {7}
    e5d4:			; <UNDEFINED> instruction: 0xf8d7e004
    e5d8:	strcc	r3, [r1, #-248]	; 0xffffff08
    e5dc:	ldmdble	r5, {r0, r1, r3, r5, r7, r9, lr}
    e5e0:	svccc	0x0004f856
    e5e4:	bfieq	r7, sl, (invalid: 20:17)
    e5e8:	ldmdavs	r8, {r0, r2, r4, r5, r6, r7, r8, sl, ip, lr, pc}
    e5ec:	stcl	7, cr15, [r6], #-980	; 0xfffffc2c
    e5f0:	tstlt	r0, r2, asr r6
    e5f4:	ldmdavs	r3!, {r1, fp, sp, lr}
    e5f8:	andcs	r4, r1, r9, asr #12
    e5fc:	ldmdavs	fp, {r0, r8, sl, ip, sp}
    e600:	mcr	7, 4, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    e604:	ldrsbtcc	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
    e608:	stmiale	r9!, {r0, r1, r3, r5, r7, r9, lr}^
    e60c:	andcs	r4, r1, r9, ror lr
    e610:	ldrbtmi	r4, [lr], #-2425	; 0xfffff687
    e614:			; <UNDEFINED> instruction: 0xf8d64479
    e618:			; <UNDEFINED> instruction: 0xf7f52100
    e61c:			; <UNDEFINED> instruction: 0xf8d6ee7e
    e620:	blcs	1aa08 <ZSTD_maxCLevel@plt+0x1650c>
    e624:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {1}
    e628:	svcmi	0x00744b6f
    e62c:	ldrsbls	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    e630:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e634:	ldrbtmi	r4, [r9], #1151	; 0x47f
    e638:	and	r3, r5, r4, lsl #26
    e63c:	ldrsbtcc	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
    e640:	adcmi	r3, r3, #16777216	; 0x1000000
    e644:	mcrge	6, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    e648:	svccc	0x0004f855
    e64c:			; <UNDEFINED> instruction: 0x07927a1a
    e650:	ldmdavs	r8, {r2, r4, r5, r6, r7, r8, sl, ip, lr, pc}
    e654:	svc	0x0040f7f5
    e658:	tstlt	r0, sl, asr #12
    e65c:	stmdavs	fp!, {r1, fp, sp, lr}
    e660:	andcs	r4, r1, r9, lsr r6
    e664:			; <UNDEFINED> instruction: 0xf7f5681b
    e668:	ubfx	lr, r8, #28, #8
    e66c:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    e670:	stc	7, cr15, [r0, #980]!	; 0x3d4
    e674:	bmi	19483dc <__bss_end__@@Base+0x14c22d0>
    e678:	sxtab	r4, r9, sl, ror #8
    e67c:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
    e680:	stmdbmi	r3!, {r1, r2, r4, r7, r9, sl, sp, lr, pc}^
    e684:			; <UNDEFINED> instruction: 0xf8d52001
    e688:	ldrbtmi	r2, [r9], #-296	; 0xfffffed8
    e68c:	mcr	7, 2, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    e690:			; <UNDEFINED> instruction: 0xf8d5e75f
    e694:			; <UNDEFINED> instruction: 0x200121b4
    e698:			; <UNDEFINED> instruction: 0xee07495e
    e69c:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    e6a0:	blvc	1a0a188 <__bss_end__@@Base+0x158407c>
    e6a4:	blls	289f48 <read_from_file_buffer@@Base+0x442e8>
    e6a8:	blls	49ce4 <stotal_xattr_bytes@@Base+0x414c>
    e6ac:	mrc	7, 1, APSR_nzcv, cr4, cr5, {7}
    e6b0:	ldrdcc	pc, [r4, r5]!
    e6b4:	andcs	r4, r1, r8, asr r9
    e6b8:	bvc	1b89e14 <__bss_end__@@Base+0x1703d08>
    e6bc:	movwls	r4, #1145	; 0x479
    e6c0:	bcc	449ee4 <sort_info_list@@Base+0x3de4>
    e6c4:	bvc	1a0a2ac <__bss_end__@@Base+0x15841a0>
    e6c8:	bvs	120a2b0 <__bss_end__@@Base+0xd841a4>
    e6cc:	bvc	fe9ca0f0 <__bss_end__@@Base+0xfe543fe4>
    e6d0:	bvc	ff20a1b4 <__bss_end__@@Base+0xfed840a8>
    e6d4:	blvc	2c9f78 <read_from_file_buffer@@Base+0x84318>
    e6d8:	blcs	60982c <__bss_end__@@Base+0x183720>
    e6dc:	mrc	7, 0, APSR_nzcv, cr12, cr5, {7}
    e6e0:	stclmi	7, cr14, [lr, #-64]	; 0xffffffc0
    e6e4:			; <UNDEFINED> instruction: 0xe65a447d
    e6e8:	ldrbtmi	r4, [lr], #-3661	; 0xfffff1b3
    e6ec:			; <UNDEFINED> instruction: 0xf7f5e63f
    e6f0:	svclt	0x0000ec94
    e6f4:	andhi	pc, r0, pc, lsr #7
    e6f8:	andeq	r0, r0, r0
    e6fc:	svccc	0x00500000
    e700:	andeq	r0, r0, r0
    e704:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    e708:	andeq	r0, r0, r0
    e70c:	subsmi	r0, r9, r0
    e710:	andeq	r6, r2, r0, lsr #21
    e714:	andeq	r0, r0, r0, lsl #5
    e718:	andeq	r7, r2, lr, lsl r7
    e71c:	andeq	r6, r2, sl, ror sl
    e720:	andeq	r6, r2, r0, lsr #28
    e724:	andeq	r7, r2, r6, asr #13
    e728:	andeq	r0, r0, r4, ror r2
    e72c:	andeq	r7, r2, lr, ror #12
    e730:	andeq	r7, r2, r0, ror #12
    e734:	andeq	r6, r2, sl, ror #26
    e738:	andeq	r0, r1, lr, lsl r9
    e73c:	andeq	r6, r2, r0, asr sp
    e740:	andeq	r7, r2, r2, lsl r6
    e744:	andeq	pc, r0, r2, lsr r5	; <UNPREDICTABLE>
    e748:	strdeq	pc, [r0], -r4
    e74c:	andeq	r7, r2, sl, ror #11
    e750:	andeq	pc, r0, r0, ror #9
    e754:	ldrdeq	r7, [r2], -r6
    e758:			; <UNDEFINED> instruction: 0x0000f4b6
    e75c:	andeq	r6, r2, r2, lsr #18
    e760:	andeq	pc, r0, lr, asr #8
    e764:	andeq	pc, r0, r0, ror r4	; <UNPREDICTABLE>
    e768:	andeq	r7, r2, ip, asr r5
    e76c:	andeq	pc, r0, ip, lsr r4	; <UNPREDICTABLE>
    e770:	andeq	pc, r0, r0, lsr r4	; <UNPREDICTABLE>
    e774:	andeq	pc, r0, sl, lsr #8
    e778:	andeq	pc, r0, r0, asr #8
    e77c:	andeq	r7, r2, ip, lsr #10
    e780:	andeq	pc, r0, r2, lsr #8
    e784:	andeq	pc, r0, sl, ror r4	; <UNPREDICTABLE>
    e788:	andeq	r6, r2, r2, asr #24
    e78c:	andeq	pc, r0, r2, lsl r4	; <UNPREDICTABLE>
    e790:	strdeq	r7, [r2], -r6
    e794:	muleq	r0, r4, r4
    e798:	andeq	pc, r0, r8, asr #9
    e79c:	andeq	pc, r0, r6, lsl #9
    e7a0:	andeq	pc, r0, r2, lsl #9
    e7a4:	muleq	r0, r4, r4
    e7a8:	muleq	r0, sl, r4
    e7ac:			; <UNDEFINED> instruction: 0x0000f4b0
    e7b0:	strdeq	r6, [r2], -lr
    e7b4:			; <UNDEFINED> instruction: 0x000273b6
    e7b8:	andeq	pc, r0, ip, lsl #10
    e7bc:	muleq	r2, lr, r3
    e7c0:	andeq	pc, r0, r4, lsr r5	; <UNPREDICTABLE>
    e7c4:	andeq	pc, r0, sl, lsr r5	; <UNPREDICTABLE>
    e7c8:	andeq	r7, r2, r4, ror r3
    e7cc:	andeq	pc, r0, lr, asr #10
    e7d0:	andeq	pc, r0, ip, asr r5	; <UNPREDICTABLE>
    e7d4:	andeq	pc, r0, sl, ror #10
    e7d8:	andeq	pc, r0, r8, ror r5	; <UNPREDICTABLE>
    e7dc:	andeq	pc, r0, r6, lsl #11
    e7e0:	muleq	r0, r4, r5
    e7e4:	andeq	pc, r0, lr, lsr #11
    e7e8:	andeq	r0, r0, r8, lsr #6
    e7ec:			; <UNDEFINED> instruction: 0x0000f5ba
    e7f0:	andeq	pc, r0, r8, lsl r2	; <UNPREDICTABLE>
    e7f4:			; <UNDEFINED> instruction: 0x000272ba
    e7f8:	andeq	pc, r0, r0, ror #10
    e7fc:	andeq	pc, r0, r4, asr r5	; <UNPREDICTABLE>
    e800:			; <UNDEFINED> instruction: 0x0000f1b2
    e804:	ldrdeq	pc, [r0], -sl
    e808:	andeq	r0, r1, ip, asr #10
    e80c:	andeq	pc, r0, r2, asr #2
    e810:	andeq	pc, r0, r6, lsl #8
    e814:	andeq	pc, r0, r2, lsr #6
    e818:	andeq	pc, r0, r0, lsr r3	; <UNPREDICTABLE>
    e81c:	andeq	pc, r0, ip, ror #1
    e820:	andeq	pc, r0, r6, ror #1
    e824:	strlt	r4, [r0, #2118]	; 0x846
    e828:	cfstrdmi	mvd4, [r6, #-480]	; 0xfffffe20
    e82c:			; <UNDEFINED> instruction: 0xf804f008
    e830:	ldrbtmi	r4, [sp], #-2885	; 0xfffff4bb
    e834:	cdpmi	12, 4, cr4, cr6, cr5, {2}
    e838:	ldrbtmi	r5, [ip], #-2283	; 0xfffff715
    e83c:			; <UNDEFINED> instruction: 0xf8d44945
    e840:	ldmib	r3, {r3, r4, r7}^
    e844:	svcmi	0x00442300
    e848:	movwcs	lr, #35268	; 0x89c4
    e84c:	stmdapl	fp!, {r1, r3, r5, r7, r8, fp, ip, lr}^
    e850:	ldmdavs	r9, {r1, r4, fp, sp, lr}
    e854:	addcs	pc, r8, r4, asr #17
    e858:	bl	fe5cc834 <__bss_end__@@Base+0xfe146728>
    e85c:	blmi	1021160 <__bss_end__@@Base+0xb9b054>
    e860:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    e864:	stmiapl	fp!, {r1, r2, r3, r5, r7, fp, ip, lr}^
    e868:	ldmdavs	r9, {r1, r4, r5, fp, sp, lr}
    e86c:	bl	fe34c848 <__bss_end__@@Base+0xfdec673c>
    e870:	blmi	f28940 <__bss_end__@@Base+0xaa2834>
    e874:			; <UNDEFINED> instruction: 0xf8c4493c
    e878:	stmiapl	r8!, {r3, r5, r6, r7, sp}^
    e87c:	blmi	f21170 <__bss_end__@@Base+0xa9b064>
    e880:			; <UNDEFINED> instruction: 0xf8d46806
    e884:			; <UNDEFINED> instruction: 0xf8c400f0
    e888:	stmdapl	r9!, {r4, r7, sp, lr}^
    e88c:	strmi	r6, [r8], #-2057	; 0xfffff7f7
    e890:	rscne	pc, r4, r4, asr #17
    e894:	stmiapl	fp!, {r1, r2, r3, r5, r7, fp, ip, lr}^
    e898:	ldmdavs	r9, {r1, r4, r5, fp, sp, lr}
    e89c:	bl	1d4c878 <__bss_end__@@Base+0x18c676c>
    e8a0:	ldmdavs	r1!, {r2, r4, r5, r8, r9, fp, lr}
    e8a4:	ldrdcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
    e8a8:	strmi	r4, [sl], #-3635	; 0xfffff1cd
    e8ac:	rsccs	pc, r4, r4, asr #17
    e8b0:			; <UNDEFINED> instruction: 0xf8d458eb
    e8b4:	ldmdbmi	r1!, {r2, r7, r8}
    e8b8:	movwcs	lr, #2515	; 0x9d3
    e8bc:	movtcs	lr, #51652	; 0xc9c4
    e8c0:	bmi	be5074 <__bss_end__@@Base+0x75ef68>
    e8c4:	blmi	be8948 <__bss_end__@@Base+0x76283c>
    e8c8:	adcvc	pc, r0, r4, asr #17
    e8cc:			; <UNDEFINED> instruction: 0xf8c459af
    e8d0:	mcrmi	1, 1, r0, cr13, cr4, {0}
    e8d4:	stmdami	sp!, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
    e8d8:	rscsvc	pc, r4, r4, asr #17
    e8dc:	stmdbmi	ip!, {r0, r1, r2, r3, r5, r6, fp, ip, lr}
    e8e0:			; <UNDEFINED> instruction: 0xf8c4683f
    e8e4:	stmiapl	pc!, {r3, r6, r8, ip, sp, lr}	; <UNPREDICTABLE>
    e8e8:	ldmdavs	pc!, {r1, r3, r5, r9, fp, lr}	; <UNPREDICTABLE>
    e8ec:	msrvc	SPSR_f, r4, asr #17
    e8f0:	blmi	a64cb4 <__bss_end__@@Base+0x5deba8>
    e8f4:			; <UNDEFINED> instruction: 0xf8c4683f
    e8f8:	stmibpl	lr!, {r2, r3, r5, r6, r8, ip, sp, lr}
    e8fc:			; <UNDEFINED> instruction: 0xf8c46836
    e900:	stmdapl	r8!, {r2, r3, r4, r8, sp, lr}
    e904:			; <UNDEFINED> instruction: 0xf8c46800
    e908:	stmdapl	r9!, {r4, r5, r6, r8}^
    e90c:			; <UNDEFINED> instruction: 0xf8c46809
    e910:	stmiapl	r9!, {r2, r4, r5, r6, r8, ip}
    e914:			; <UNDEFINED> instruction: 0x21b8f8d4
    e918:			; <UNDEFINED> instruction: 0xf8c46809
    e91c:	stmiapl	fp!, {r2, r3, r4, r5, r8, ip}^
    e920:	rscscs	pc, r8, r4, asr #17
    e924:			; <UNDEFINED> instruction: 0xf8c4681b
    e928:			; <UNDEFINED> instruction: 0xf00c3128
    e92c:	blmi	70dc80 <__bss_end__@@Base+0x287b74>
    e930:			; <UNDEFINED> instruction: 0x11bcf8d4
    e934:			; <UNDEFINED> instruction: 0xf7ff58e8
    e938:	andcs	pc, r1, r7, lsr #24
    e93c:	stc	7, cr15, [r8], {245}	; 0xf5
    e940:	andeq	pc, r0, ip, ror #6
    e944:	andeq	r6, r2, sl, lsl #8
    e948:	andeq	r0, r0, r4, lsl r3
    e94c:	muleq	r2, r2, r0
    e950:	ldrdeq	r0, [r0], -r4
    e954:			; <UNDEFINED> instruction: 0x000002bc
    e958:	andeq	r0, r0, r8, ror #5
    e95c:	andeq	r0, r0, r8, lsl #5
    e960:	andeq	r0, r0, r4, ror r3
    e964:	andeq	r0, r0, r8, lsl r3
    e968:	andeq	r0, r0, r0, asr r3
    e96c:	muleq	r0, r8, r3
    e970:	andeq	r0, r0, r8, lsl #6
    e974:	andeq	r0, r0, ip, lsr #6
    e978:			; <UNDEFINED> instruction: 0x000002b4
    e97c:	andeq	r0, r0, ip, ror #6
    e980:	andeq	r0, r0, r0, lsr #7
    e984:	andeq	r0, r0, ip, lsl #7
    e988:	andeq	r0, r0, ip, lsl #6
    e98c:	andeq	r0, r0, ip, asr r3
    e990:	andeq	r0, r0, r0, lsr r3
    e994:	andeq	r0, r0, r0, lsr #5
    e998:	andeq	r0, r0, r8, asr r2
    e99c:	andeq	r0, r0, r4, lsl #5
    e9a0:	svcmi	0x00f0e92d
    e9a4:	ldrmi	fp, [r0], r5, lsl #1
    e9a8:	movwls	r4, #6741	; 0x1a55
    e9ac:	blmi	15601d0 <__bss_end__@@Base+0x10da0c4>
    e9b0:	sxtab16mi	r4, r9, sl, ror #8
    e9b4:	ldmpl	r3, {r9, sl, sp}^
    e9b8:	movwls	r6, #14363	; 0x381b
    e9bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e9c0:	ldcl	7, cr15, [r0], #-980	; 0xfffffc2c
    e9c4:	stmdbge	r2, {r0, r9, fp, ip, pc}
    e9c8:	ldrtmi	r4, [r8], -r4, lsl #12
    e9cc:			; <UNDEFINED> instruction: 0xf7f56026
    e9d0:	stmdavs	r3!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    e9d4:	strmi	r2, [r4], -r2, lsr #22
    e9d8:	subsle	r4, r0, sp, lsl #12
    e9dc:	cmple	lr, r0, lsl #22
    e9e0:			; <UNDEFINED> instruction: 0xf1752c00
    e9e4:	blle	d8f5ec <__bss_end__@@Base+0x9094e0>
    e9e8:			; <UNDEFINED> instruction: 0xf1b89802
    e9ec:	eorsle	r0, lr, r0, lsl #30
    e9f0:	eorsle	r4, r0, r7, lsl #5
    e9f4:	blcs	2ca08 <_IO_stdin_used@@Base+0x10458>
    e9f8:	blcc	1202af4 <__bss_end__@@Base+0xd7c9e8>
    e9fc:	bcs	9bb56c <__bss_end__@@Base+0x535460>
    ea00:	blcs	9c4aac <__bss_end__@@Base+0x53e9a0>
    ea04:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ea08:	strbtcs	pc, [r3], -r3	; <UNPREDICTABLE>
    ea0c:	ldrcs	r2, [r4], -r6, lsr #12
    ea10:	strtcs	r2, [r6], -lr, asr #12
    ea14:	strtcs	r2, [r6], -r6, lsr #12
    ea18:	strtcs	r2, [r6], -r6, lsr #12
    ea1c:	strtcs	r2, [r6], -r6, lsr #12
    ea20:	strtcs	r2, [r6], -r6, lsr #12
    ea24:	strtcs	r2, [r6], -r6, lsr #12
    ea28:	strbtcs	r2, [r3], -r6, lsr #12
    ea2c:	ldrcs	r2, [r4], -r6, lsr #12
    ea30:	stccs	0, cr0, [r0], {78}	; 0x4e
    ea34:	movwne	pc, #1397	; 0x575	; <UNPREDICTABLE>
    ea38:	adceq	sp, fp, #53248	; 0xd000
    ea3c:	b	10ecb4c <__bss_end__@@Base+0xc66a40>
    ea40:	adceq	r5, r1, #148, 6	; 0x50000002
    ea44:			; <UNDEFINED> instruction: 0x460c461d
    ea48:	stmdbmi	pc!, {r1, r3, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    ea4c:	ldrbtmi	r3, [r9], #-1
    ea50:	b	74ca2c <__bss_end__@@Base+0x2c6920>
    ea54:	andcs	fp, r0, r8, ror r1
    ea58:	blmi	aa1310 <__bss_end__@@Base+0x61b204>
    ea5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ea60:	blls	e8ad0 <stotal_xattr_bytes@@Base+0xa2f38>
    ea64:	qdaddle	r4, sl, r8
    ea68:	pop	{r0, r2, ip, sp, pc}
    ea6c:	stmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ea70:	blcs	20378 <_IO_stdin_used@@Base+0x3dc8>
    ea74:	strdcs	sp, [r1], -r0
    ea78:	strmi	lr, [r0, #-2505]	; 0xfffff637
    ea7c:			; <UNDEFINED> instruction: 0xf04fe7ec
    ea80:	bl	41ba84 <priority_list@@Base+0x15984>
    ea84:			; <UNDEFINED> instruction: 0xf06f0a03
    ea88:	bl	105f690 <__bss_end__@@Base+0xbd9584>
    ea8c:			; <UNDEFINED> instruction: 0xf04f0b03
    ea90:	ldrbmi	r3, [fp, #-1023]	; 0xfffffc01
    ea94:	andeq	pc, r2, #111	; 0x6f
    ea98:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
    ea9c:	b	1543a10 <__bss_end__@@Base+0x10bd904>
    eaa0:	orrsle	r0, sp, r5, lsl #6
    eaa4:	stccs	7, cr14, [r0], {215}	; 0xd7
    eaa8:	movwvs	pc, #1397	; 0x575	; <UNPREDICTABLE>
    eaac:	streq	sp, [fp, #-2771]!	; 0xfffff52d
    eab0:	b	10ecbc0 <__bss_end__@@Base+0xc66ab4>
    eab4:	streq	r3, [r1, #-788]!	; 0xfffffcec
    eab8:			; <UNDEFINED> instruction: 0x460c461d
    eabc:	sbcsle	r2, sl, r0, lsl #20
    eac0:	andcc	r4, r1, r3, lsl r9
    eac4:			; <UNDEFINED> instruction: 0xf7f54479
    eac8:	stmdacs	r0, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    eacc:			; <UNDEFINED> instruction: 0xe7c2d0d3
    ead0:			; <UNDEFINED> instruction: 0xf1752c00
    ead4:	ble	fef8f6e4 <__bss_end__@@Base+0xfeb095d8>
    ead8:	stmdavc	r2, {r0, r1, r3, r5, r7, r8, r9, sl}^
    eadc:	orrseq	lr, r4, #274432	; 0x43000
    eae0:	ldrmi	r0, [sp], -r1, lsr #15
    eae4:	bcs	2031c <_IO_stdin_used@@Base+0x3d6c>
    eae8:	stmdbmi	sl, {r0, r2, r6, r7, ip, lr, pc}
    eaec:	ldrbtmi	r3, [r9], #-1
    eaf0:	stmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eaf4:	adcsle	r2, lr, r0, lsl #16
    eaf8:			; <UNDEFINED> instruction: 0xf7f5e7ad
    eafc:	svclt	0x0000ea8e
    eb00:	andeq	r6, r2, ip, lsl #5
    eb04:	andeq	r0, r0, r0, lsl #5
    eb08:	andeq	r4, r1, sl, ror #16
    eb0c:	andeq	r6, r2, r0, ror #3
    eb10:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    eb14:	andeq	r4, r1, sl, asr #15
    eb18:			; <UNDEFINED> instruction: 0xf7ff230a
    eb1c:	svclt	0x0000bf41
    eb20:	addlt	fp, r4, r0, lsl r5
    eb24:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    eb28:			; <UNDEFINED> instruction: 0xf8df460c
    eb2c:	movwcs	ip, #41040	; 0xa050
    eb30:			; <UNDEFINED> instruction: 0x466944fe
    eb34:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    eb38:	ldrdgt	pc, [r0], -ip
    eb3c:	andgt	pc, ip, sp, asr #17
    eb40:	stceq	0, cr15, [r0], {79}	; 0x4f
    eb44:			; <UNDEFINED> instruction: 0xff2cf7ff
    eb48:	ldmib	sp, {r3, r6, r8, ip, sp, pc}^
    eb4c:			; <UNDEFINED> instruction: 0xf1b22300
    eb50:			; <UNDEFINED> instruction: 0xf1734f00
    eb54:	svclt	0x00ba0100
    eb58:	andcs	r6, r1, r2, lsr #32
    eb5c:	bmi	216b64 <dupl@@Base+0x10f14>
    eb60:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    eb64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eb68:	subsmi	r9, sl, r3, lsl #22
    eb6c:	andlt	sp, r4, r1, lsl #2
    eb70:			; <UNDEFINED> instruction: 0xf7f5bd10
    eb74:	svclt	0x0000ea52
    eb78:	andeq	r6, r2, ip, lsl #2
    eb7c:	andeq	r0, r0, r0, lsl #5
    eb80:	ldrdeq	r6, [r2], -sl
    eb84:	addlt	fp, r4, r0, lsl r5
    eb88:	ldrd	pc, [ip], #-143	; 0xffffff71
    eb8c:			; <UNDEFINED> instruction: 0xf8df460c
    eb90:	movwcs	ip, #41036	; 0xa04c
    eb94:			; <UNDEFINED> instruction: 0x466944fe
    eb98:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    eb9c:	ldrdgt	pc, [r0], -ip
    eba0:	andgt	pc, ip, sp, asr #17
    eba4:	stceq	0, cr15, [r0], {79}	; 0x4f
    eba8:	mrc2	7, 7, pc, cr10, cr15, {7}
    ebac:	ldmib	sp, {r6, r8, ip, sp, pc}^
    ebb0:	bcs	177b8 <ZSTD_maxCLevel@plt+0x132bc>
    ebb4:	tsteq	r1, r3, ror r1	; <UNPREDICTABLE>
    ebb8:	strhtvs	fp, [r2], -sl
    ebbc:	andcs	r2, r0, r1
    ebc0:	blmi	1a13e4 <read_from_file_buffer2@@Base+0x9b82c>
    ebc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ebc8:	blls	e8c38 <stotal_xattr_bytes@@Base+0xa30a0>
    ebcc:	qaddle	r4, sl, r1
    ebd0:	ldclt	0, cr11, [r0, #-16]
    ebd4:	b	84cbb0 <__bss_end__@@Base+0x3c6aa4>
    ebd8:	andeq	r6, r2, r8, lsr #1
    ebdc:	andeq	r0, r0, r0, lsl #5
    ebe0:	andeq	r6, r2, r8, ror r0
    ebe4:			; <UNDEFINED> instruction: 0xf7ff2200
    ebe8:	svclt	0x0000bf9b
    ebec:			; <UNDEFINED> instruction: 0xf7ff2200
    ebf0:	svclt	0x0000bfc9
    ebf4:	addlt	fp, r4, r0, lsl r5
    ebf8:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ebfc:			; <UNDEFINED> instruction: 0xf8df460c
    ec00:	movwcs	ip, #32848	; 0x8050
    ec04:	andcs	r4, r0, #-33554432	; 0xfe000000
    ec08:			; <UNDEFINED> instruction: 0xf85e4669
    ec0c:			; <UNDEFINED> instruction: 0xf8dcc00c
    ec10:			; <UNDEFINED> instruction: 0xf8cdc000
    ec14:			; <UNDEFINED> instruction: 0xf04fc00c
    ec18:			; <UNDEFINED> instruction: 0xf7ff0c00
    ec1c:	smlalbtlt	pc, r8, r1, lr	; <UNPREDICTABLE>
    ec20:	movwcs	lr, #2525	; 0x9dd
    ec24:	svcpl	0x0080f5b2
    ec28:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    ec2c:	strhtvs	fp, [r2], -sl
    ec30:	andcs	r2, r0, r1
    ec34:	blmi	1a1458 <read_from_file_buffer2@@Base+0x9b8a0>
    ec38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ec3c:	blls	e8cac <stotal_xattr_bytes@@Base+0xa3114>
    ec40:	qaddle	r4, sl, r1
    ec44:	ldclt	0, cr11, [r0, #-16]
    ec48:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec4c:	andeq	r6, r2, r8, lsr r0
    ec50:	andeq	r0, r0, r0, lsl #5
    ec54:	andeq	r6, r2, r4
    ec58:	subscs	r4, r5, r5, lsr #20
    ec5c:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    ec60:			; <UNDEFINED> instruction: 0xb092b5d0
    ec64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ec68:			; <UNDEFINED> instruction: 0xf04f9311
    ec6c:			; <UNDEFINED> instruction: 0xf7f50300
    ec70:	strmi	lr, [r4], -r0, ror #19
    ec74:			; <UNDEFINED> instruction: 0xf7f5201e
    ec78:	ubfxne	lr, ip, #19, #4
    ec7c:	andsmi	r4, ip, r2, lsr #12
    ec80:	b	14ba4 <ZSTD_maxCLevel@plt+0x106a8>
    ec84:			; <UNDEFINED> instruction: 0xf1b10107
    ec88:	svclt	0x00183fff
    ec8c:	svccc	0x00fff1b4
    ec90:			; <UNDEFINED> instruction: 0x4606bf18
    ec94:	blx	c2cf2 <stotal_xattr_bytes@@Base+0x7d15a>
    ec98:	blx	1cb0be <read_from_file_buffer2@@Base+0xc5506>
    ec9c:	blx	fe8930b2 <__bss_end__@@Base+0xfe40cfa6>
    eca0:	strmi	r2, [fp], #-774	; 0xfffffcfa
    eca4:	b	10120ec <__bss_end__@@Base+0xb8bfe0>
    eca8:	ldmdacs	pc!, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    ecac:	bmi	4c6110 <__bss_end__@@Base+0x40004>
    ecb0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    ecb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ecb8:	subsmi	r9, sl, r1, lsl fp
    ecbc:	andslt	sp, r2, sp, lsl #2
    ecc0:	stmdage	r1, {r4, r6, r7, r8, sl, fp, ip, sp, pc}
    ecc4:	b	1f4cca0 <__bss_end__@@Base+0x1ac6b94>
    ecc8:	svclt	0x00083001
    eccc:	rscle	r2, lr, r0
    ecd0:	movwcs	r9, #2565	; 0xa05
    ecd4:	strcs	r9, [r0, -lr, lsl #28]
    ecd8:			; <UNDEFINED> instruction: 0xf7f5e7dd
    ecdc:	stmdami	r7, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    ece0:			; <UNDEFINED> instruction: 0xf0074478
    ece4:			; <UNDEFINED> instruction: 0xf7f7fda9
    ece8:	ldrdcs	pc, [r1], -r1
    ecec:	b	fec4ccc8 <__bss_end__@@Base+0xfe7c6bbc>
    ecf0:	ldrdeq	r5, [r2], -lr
    ecf4:	andeq	r0, r0, r0, lsl #5
    ecf8:	andeq	r5, r2, sl, lsl #31
    ecfc:	andeq	lr, r0, r0, ror #29
    ed00:			; <UNDEFINED> instruction: 0x4604b510
    ed04:			; <UNDEFINED> instruction: 0xffa8f7ff
    ed08:	bl	d2f1c <stotal_xattr_bytes@@Base+0x8d384>
    ed0c:	blcs	fa94 <ZSTD_maxCLevel@plt+0xb598>
    ed10:	adcmi	fp, r3, #24, 30	; 0x60
    ed14:			; <UNDEFINED> instruction: 0xf5b4db03
    ed18:	ldcle	15, cr6, [r9], {-0}
    ed1c:	ldmdami	r3, {r4, r8, sl, fp, ip, sp, pc}
    ed20:			; <UNDEFINED> instruction: 0xf0074478
    ed24:	ldmdami	r2, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    ed28:			; <UNDEFINED> instruction: 0xf0074478
    ed2c:	ldmdami	r1, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    ed30:			; <UNDEFINED> instruction: 0xf0074478
    ed34:	ldmdami	r0, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
    ed38:			; <UNDEFINED> instruction: 0xf0074478
    ed3c:	stmdami	pc, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    ed40:			; <UNDEFINED> instruction: 0xf0074478
    ed44:			; <UNDEFINED> instruction: 0xf7f7fd79
    ed48:	andcs	pc, r1, r1, lsr #31
    ed4c:	b	fe04cd28 <__bss_end__@@Base+0xfdbc6c1c>
    ed50:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    ed54:	ldc2l	0, cr15, [r0, #-28]!	; 0xffffffe4
    ed58:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    ed5c:	stc2l	0, cr15, [ip, #-28]!	; 0xffffffe4
    ed60:			; <UNDEFINED> instruction: 0xff94f7f7
    ed64:			; <UNDEFINED> instruction: 0xf7f52001
    ed68:	svclt	0x0000ea74
    ed6c:	andeq	lr, r0, ip, ror #29
    ed70:	andeq	lr, r0, r4, lsr #30
    ed74:	andeq	lr, r0, r8, ror #30
    ed78:	andeq	lr, r0, ip, lsr #31
    ed7c:	ldrdeq	lr, [r0], -r8
    ed80:	strdeq	lr, [r0], -r6
    ed84:			; <UNDEFINED> instruction: 0x0000efbe
    ed88:	svcmi	0x00f0e92d
    ed8c:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    ed90:	ldrmi	r8, [r8], r2, lsl #22
    ed94:			; <UNDEFINED> instruction: 0x46074af3
    ed98:			; <UNDEFINED> instruction: 0xf06f4bf3
    ed9c:	ldrbtmi	r4, [sl], #-1024	; 0xfffffc00
    eda0:	sbclt	r1, r7, r0, lsr #20
    eda4:	ldmpl	r3, {r0, r4, r5, r6, r7, r8, sl, fp, lr}^
    eda8:	ldrbtmi	r4, [sp], #-641	; 0xfffffd7f
    edac:	movtls	r6, #22555	; 0x581b
    edb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    edb4:	vqrdmlah.s<illegal width 8>	<illegal reg q4.5>, q0, <illegal reg q1.5>
    edb8:	ldmdane	r8!, {r0, r1, r3, r6, r7, r8, pc}^
    edbc:	bcc	44a5e4 <sort_info_list@@Base+0x44e4>
    edc0:	strmi	r1, [sl], r3, lsr #20
    edc4:	vrshr.s64	d20, d19, #64
    edc8:	ldrtmi	r8, [r0], #-451	; 0xfffffe3d
    edcc:	strmi	r1, [r0, #2596]!	; 0xa24
    edd0:			; <UNDEFINED> instruction: 0x81bef300
    edd4:	cfstrdmi	mvd4, [r6], #256	; 0x100
    edd8:			; <UNDEFINED> instruction: 0xff92f7ff
    eddc:	blmi	ff9a1978 <__bss_end__@@Base+0xff51b86c>
    ede0:	strls	r4, [r3], #-1148	; 0xfffffb84
    ede4:	stmiapl	sl!, {r0, r1, r2, r3, sp}
    ede8:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
    edec:	movwls	sl, #7173	; 0x1c05
    edf0:			; <UNDEFINED> instruction: 0xf1c36813
    edf4:	blx	20fa4c <dupl@@Base+0x9dfc>
    edf8:	addsmi	pc, lr, r3, lsl #4
    edfc:	blx	29f080 <read_from_file_buffer@@Base+0x59420>
    ee00:	blls	8d614 <stotal_xattr_bytes@@Base+0x47a7c>
    ee04:	andsvs	r9, lr, r2, lsl #4
    ee08:	ldm	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee0c:	andcs	r9, r2, r3, lsl #18
    ee10:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee14:	andcs	r9, sl, r3, lsl #18
    ee18:	stmia	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee1c:			; <UNDEFINED> instruction: 0xf7f54620
    ee20:	smlabtcs	r3, r4, sl, lr
    ee24:			; <UNDEFINED> instruction: 0xf7f54620
    ee28:	ldrdcs	lr, [r1, -lr]
    ee2c:			; <UNDEFINED> instruction: 0xf7f54620
    ee30:	andcs	lr, r0, #3571712	; 0x368000
    ee34:	ldrmi	r4, [r0], -r1, lsr #12
    ee38:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee3c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ee40:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
    ee44:	blge	9606cc <__bss_end__@@Base+0x4da5c0>
    ee48:			; <UNDEFINED> instruction: 0xf7f59303
    ee4c:	smlatbcs	r2, lr, sl, lr
    ee50:			; <UNDEFINED> instruction: 0xf7f54620
    ee54:	smlabtcs	pc, r8, r9, lr	; <UNPREDICTABLE>
    ee58:			; <UNDEFINED> instruction: 0xf7f54620
    ee5c:	smlabtcs	sl, r4, r9, lr
    ee60:			; <UNDEFINED> instruction: 0xf7f54620
    ee64:	strtmi	lr, [r1], -r0, asr #19
    ee68:	ldrtmi	r9, [r0], -r3, lsl #20
    ee6c:	ldmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee70:	stmdacs	r0, {r2, r9, sl, lr}
    ee74:	msrhi	SPSR_xc, r0, asr #32
    ee78:	movwhi	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    ee7c:			; <UNDEFINED> instruction: 0xf8d844f8
    ee80:	ldclne	0, cr6, [r3], #-352	; 0xfffffea0
    ee84:	teqhi	r0, r0	; <UNPREDICTABLE>
    ee88:			; <UNDEFINED> instruction: 0x23aaf64a
    ee8c:			; <UNDEFINED> instruction: 0x23aaf6c2
    ee90:	vqsub.u8	d4, d16, d14
    ee94:	bl	1af3c8 <read_from_file_buffer2@@Base+0xa9810>
    ee98:			; <UNDEFINED> instruction: 0xf1b30346
    ee9c:			; <UNDEFINED> instruction: 0xf2805f00
    eea0:	andcs	r8, ip, r5, asr #2
    eea4:			; <UNDEFINED> instruction: 0xf006fb00
    eea8:	ldmib	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eeac:			; <UNDEFINED> instruction: 0xf8554bb4
    eeb0:			; <UNDEFINED> instruction: 0xf8cbb003
    eeb4:	stmdacs	r0, {}	; <UNPREDICTABLE>
    eeb8:	msrhi	CPSR_fxc, r0
    eebc:	ldrhteq	r4, [r6], r1
    eec0:			; <UNDEFINED> instruction: 0x0c06eb00
    eec4:	bl	32158c <read_from_file_buffer@@Base+0xdb92c>
    eec8:	andcs	r0, r1, r6, lsl #6
    eecc:			; <UNDEFINED> instruction: 0xf8c658ae
    eed0:			; <UNDEFINED> instruction: 0xf855c000
    eed4:			; <UNDEFINED> instruction: 0xf8c88001
    eed8:			; <UNDEFINED> instruction: 0xf0083000
    eedc:	blmi	feb0e730 <__bss_end__@@Base+0xfe688624>
    eee0:	strmi	r5, [r2], -fp, ror #17
    eee4:	andsvs	r4, sl, r8, lsr r6
    eee8:	cdp2	0, 0, cr15, cr12, cr8, {0}
    eeec:	stmiapl	fp!, {r3, r5, r7, r8, r9, fp, lr}^
    eef0:	ldrtmi	r4, [r8], -r2, lsl #12
    eef4:			; <UNDEFINED> instruction: 0xf008601a
    eef8:	stmdbls	r1, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    eefc:	stmiapl	fp!, {r0, r2, r5, r7, r8, r9, fp, lr}^
    ef00:	stmdavs	r8, {r1, r9, sl, lr}
    ef04:	andsvs	r9, sl, r2, lsl #18
    ef08:			; <UNDEFINED> instruction: 0xf0084408
    ef0c:	blmi	fe8ce700 <__bss_end__@@Base+0xfe4485f4>
    ef10:	strmi	r5, [r2], -fp, ror #17
    ef14:	andsvs	r2, sl, r1
    ef18:	ldc2l	0, cr15, [r4, #32]!
    ef1c:	stmiapl	fp!, {r0, r1, r2, r3, r4, r7, r8, r9, fp, lr}^
    ef20:	ldrbmi	r4, [r0], -r2, lsl #12
    ef24:			; <UNDEFINED> instruction: 0xf008601a
    ef28:	blmi	fe78e6e4 <__bss_end__@@Base+0xfe3085d8>
    ef2c:	andsvs	r5, r8, fp, ror #17
    ef30:			; <UNDEFINED> instruction: 0xffe0f008
    ef34:	bmi	fe721da8 <__bss_end__@@Base+0xfe29bc9c>
    ef38:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    ef3c:			; <UNDEFINED> instruction: 0x60106bdb
    ef40:			; <UNDEFINED> instruction: 0xf0402b00
    ef44:	ldrbmi	r8, [r0], -r2, asr #1
    ef48:	ldc2l	0, cr15, [ip, #32]
    ef4c:	stmiapl	fp!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
    ef50:			; <UNDEFINED> instruction: 0xf8df6018
    ef54:	movwcs	r9, #604	; 0x25c
    ef58:			; <UNDEFINED> instruction: 0x461a4639
    ef5c:	svcmi	0x009544f9
    ef60:	ldrdeq	pc, [r0], -r9
    ef64:			; <UNDEFINED> instruction: 0xf9d4f009
    ef68:	stmibpl	pc!, {r0, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    ef6c:	ldmdavs	r1, {r1, r4, r6, r8, r9, fp, ip, pc}
    ef70:	strmi	r2, [r4], r1, lsl #4
    ef74:	ldrdeq	pc, [r0], -r9
    ef78:	andgt	pc, r0, r7, asr #17
    ef7c:			; <UNDEFINED> instruction: 0xf9c8f009
    ef80:	andcs	r4, r1, #564	; 0x234
    ef84:	stmdbls	r2, {r1, r4, r6, r8, r9, fp, ip, pc}
    ef88:	strmi	r5, [r4], pc, ror #19
    ef8c:	ldrdeq	pc, [r0], -r9
    ef90:	andgt	pc, r0, r7, asr #17
    ef94:			; <UNDEFINED> instruction: 0xf9bcf009
    ef98:	ldrbmi	r4, [r1], -r8, lsl #31
    ef9c:	andcs	r2, r1, #0, 6
    efa0:	strmi	r5, [r4], pc, ror #19
    efa4:	ldrdeq	pc, [r0], -r9
    efa8:	andgt	pc, r0, r7, asr #17
    efac:			; <UNDEFINED> instruction: 0xf9b0f009
    efb0:	andcs	r4, r1, #524	; 0x20c
    efb4:	ldrsbne	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    efb8:	stmibpl	pc!, {r8, r9, sp}^	; <UNPREDICTABLE>
    efbc:	pkhbtmi	r4, r4, r1, lsl #8
    efc0:	ldrdeq	pc, [r0], -r9
    efc4:	andgt	pc, r0, r7, asr #17
    efc8:			; <UNDEFINED> instruction: 0xf9a2f009
    efcc:	movwcs	r4, #3965	; 0xf7d
    efd0:	ldrsbgt	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    efd4:	bmi	1f60840 <__bss_end__@@Base+0x1ada734>
    efd8:	ldrbtmi	r5, [sl], #-2543	; 0xfffff611
    efdc:			; <UNDEFINED> instruction: 0xf8556038
    efe0:			; <UNDEFINED> instruction: 0xf7f5000c
    efe4:	ldmdami	sl!, {r1, r3, r5, r7, fp, sp, lr, pc}^
    efe8:	movwcs	r4, #2682	; 0xa7a
    efec:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    eff0:			; <UNDEFINED> instruction: 0xf7f55828
    eff4:			; <UNDEFINED> instruction: 0xf007e8a2
    eff8:			; <UNDEFINED> instruction: 0xf007fc0b
    effc:			; <UNDEFINED> instruction: 0xf8d9ffc5
    f000:	blcs	1b168 <ZSTD_maxCLevel@plt+0x16c6c>
    f004:			; <UNDEFINED> instruction: 0xf8dfdd33
    f008:			; <UNDEFINED> instruction: 0xf8dfa1d0
    f00c:	blmi	1d33754 <__bss_end__@@Base+0x18ad648>
    f010:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    f014:	movwls	r4, #5243	; 0x147b
    f018:	ldrdeq	pc, [r0], -fp
    f01c:	movwcs	r0, #167	; 0xa7
    f020:	ldrtmi	r4, [r8], #-1618	; 0xfffff9ae
    f024:			; <UNDEFINED> instruction: 0xf7f54619
    f028:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
    f02c:			; <UNDEFINED> instruction: 0xf8d9d166
    f030:	ldmdavs	r0!, {r2, r3, r4, r5, ip, sp}
    f034:	ldrtmi	r9, [r8], #-2561	; 0xfffff5ff
    f038:	bmi	1abd46c <__bss_end__@@Base+0x1637360>
    f03c:	movwcs	r4, #1146	; 0x47a
    f040:			; <UNDEFINED> instruction: 0xf7f54619
    f044:			; <UNDEFINED> instruction: 0x4601e87a
    f048:	cmple	r7, r0, lsl #16
    f04c:			; <UNDEFINED> instruction: 0xf8d84a66
    f050:	cdp	0, 1, cr0, cr8, cr0, {0}
    f054:	stmiapl	sl!, {r4, r9, fp, ip, sp}
    f058:			; <UNDEFINED> instruction: 0xf7f54438
    f05c:	stmdacs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    f060:	blmi	18c3598 <__bss_end__@@Base+0x143d48c>
    f064:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
    f068:	adcmi	r6, r3, #9920	; 0x26c0
    f06c:			; <UNDEFINED> instruction: 0xf7f4dcd4
    f070:	blmi	180ae90 <__bss_end__@@Base+0x1384d84>
    f074:	ldrbtmi	r4, [fp], #-2655	; 0xfffff5a1
    f078:	blvs	ff6e5328 <__bss_end__@@Base+0xff25f21c>
    f07c:	bllt	14e70c4 <__bss_end__@@Base+0x1060fb8>
    f080:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    f084:	ldrdcc	pc, [r8, r3]!
    f088:	blmi	173d5fc <__bss_end__@@Base+0x12b74f0>
    f08c:	cfldrsvs	mvf4, [sl, #492]	; 0x1ec
    f090:	eorsle	r2, r0, r1, lsl #20
    f094:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    f098:	andcs	r4, r1, sl, asr r9
    f09c:			; <UNDEFINED> instruction: 0xf7f54479
    f0a0:	stmdbls	r3, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    f0a4:	andcs	r2, r2, r0, lsl #4
    f0a8:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f0ac:	cmple	r6, r0, lsl #16
    f0b0:	blmi	b61a0c <__bss_end__@@Base+0x6db900>
    f0b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f0b8:	blls	1169128 <__bss_end__@@Base+0xce301c>
    f0bc:	qsuble	r4, sl, r6
    f0c0:	ldc	0, cr11, [sp], #284	; 0x11c
    f0c4:	pop	{r1, r8, r9, fp, pc}
    f0c8:			; <UNDEFINED> instruction: 0xf0088ff0
    f0cc:	blmi	140ed20 <__bss_end__@@Base+0xf88c14>
    f0d0:	andsvs	r5, r8, fp, ror #17
    f0d4:	stmdami	lr, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    f0d8:	bmi	1397ce0 <__bss_end__@@Base+0xf11bd4>
    f0dc:	stmdapl	r8!, {r0, r3, r4, r9, sl, lr}
    f0e0:			; <UNDEFINED> instruction: 0xf7f5447a
    f0e4:	strb	lr, [fp, sl, lsr #16]
    f0e8:			; <UNDEFINED> instruction: 0xf7f42054
    f0ec:	strmi	lr, [r6], -r2, lsr #31
    f0f0:	subseq	pc, r8, r8, asr #17
    f0f4:	blmi	1248c1c <__bss_end__@@Base+0xdc2b10>
    f0f8:			; <UNDEFINED> instruction: 0xe7cd447b
    f0fc:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    f100:	blx	fe6cb126 <__bss_end__@@Base+0xfe24501a>
    f104:	stc2l	7, cr15, [r2, #988]	; 0x3dc
    f108:			; <UNDEFINED> instruction: 0xf7f52001
    f10c:			; <UNDEFINED> instruction: 0xf7f4e8a2
    f110:	stmdbmi	r3, {r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    f114:	ldrbtmi	r4, [r9], #-2115	; 0xfffff7bd
    f118:			; <UNDEFINED> instruction: 0xf5014478
    f11c:			; <UNDEFINED> instruction: 0xf00771ea
    f120:			; <UNDEFINED> instruction: 0xf7f7fb8b
    f124:			; <UNDEFINED> instruction: 0x2001fdb3
    f128:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f12c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    f130:	blx	fe0cb156 <__bss_end__@@Base+0xfdc4504a>
    f134:	stc2	7, cr15, [sl, #988]!	; 0x3dc
    f138:			; <UNDEFINED> instruction: 0xf7f52001
    f13c:	ldmdami	fp!, {r1, r3, r7, fp, sp, lr, pc}
    f140:			; <UNDEFINED> instruction: 0xf0074478
    f144:			; <UNDEFINED> instruction: 0xf7f7fb79
    f148:	andcs	pc, r1, r1, lsr #27
    f14c:	stm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f150:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    f154:	blx	1c4b17a <__bss_end__@@Base+0x17c506e>
    f158:	ldc2	7, cr15, [r8, #988]	; 0x3dc
    f15c:			; <UNDEFINED> instruction: 0xf7f52001
    f160:	svclt	0x0000e878
    f164:	muleq	r2, lr, lr
    f168:	andeq	r0, r0, r0, lsl #5
    f16c:	muleq	r2, r2, lr
    f170:			; <UNDEFINED> instruction: 0xffff7ef1
    f174:	andeq	r0, r0, r4, ror #5
    f178:	andeq	r0, r0, r4, lsr r3
    f17c:	andeq	r6, r2, r8, lsl #3
    f180:	andeq	r0, r0, r4, lsl #7
    f184:	andeq	r0, r0, r0, lsr #6
    f188:	andeq	r0, r0, r4, asr r2
    f18c:	andeq	r0, r0, r8, ror r2
    f190:	muleq	r0, r0, r2
    f194:	andeq	r0, r0, r0, ror #5
    f198:	andeq	r0, r0, r8, ror #6
    f19c:	andeq	r0, r0, r8, asr #5
    f1a0:	andeq	r0, r0, r8, asr #6
    f1a4:	andeq	r6, r2, ip, asr #1
    f1a8:	andeq	r0, r0, r4, lsr #7
    f1ac:	andeq	r0, r0, r8, lsl #7
    f1b0:	andeq	r6, r2, r8, lsr #1
    f1b4:	andeq	r0, r0, ip, lsr #5
    f1b8:	strdeq	r0, [r0], -r4
    f1bc:	andeq	r0, r0, ip, ror r2
    f1c0:			; <UNDEFINED> instruction: 0x000003bc
    f1c4:	strdeq	r0, [r0], -ip
    f1c8:			; <UNDEFINED> instruction: 0x000002b8
    f1cc:			; <UNDEFINED> instruction: 0xffffb457
    f1d0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f1d4:			; <UNDEFINED> instruction: 0xffff88c7
    f1d8:			; <UNDEFINED> instruction: 0xffffb4cd
    f1dc:	strdeq	r5, [r2], -r2
    f1e0:			; <UNDEFINED> instruction: 0xffff8041
    f1e4:			; <UNDEFINED> instruction: 0xffff8115
    f1e8:	muleq	r0, ip, r2
    f1ec:	muleq	r2, lr, pc	; <UNPREDICTABLE>
    f1f0:	andeq	r5, r2, lr, lsl #31
    f1f4:	andeq	r0, r0, r4, lsr #5
    f1f8:	andeq	r6, r2, sl, asr #16
    f1fc:	andeq	r5, r2, r8, ror pc
    f200:	andeq	r4, r1, r2, lsr ip
    f204:			; <UNDEFINED> instruction: 0x0000edb4
    f208:	andeq	r5, r2, r8, lsl #23
    f20c:	andeq	r0, r0, r8, lsr #7
    f210:	andeq	r0, r0, ip, asr #6
    f214:			; <UNDEFINED> instruction: 0xffff7ac1
    f218:	andeq	pc, r0, ip, asr #21
    f21c:	andeq	lr, r0, sl, lsr #26
    f220:	andeq	r0, r1, sl, asr #29
    f224:	andeq	sp, r0, ip, lsr #9
    f228:	ldrdeq	lr, [r0], -r6
    f22c:	andeq	lr, r0, r8, lsl #25
    f230:	andeq	lr, r0, r6, asr #24
    f234:			; <UNDEFINED> instruction: 0xf7ffb508
    f238:	cdpne	13, 0, cr15, cr3, cr15, {0}
    f23c:			; <UNDEFINED> instruction: 0xf103d00a
    f240:	svclt	0x00a80003
    f244:	addne	r4, r0, r8, lsl r6
    f248:	svcvc	0x0020f5b0
    f24c:			; <UNDEFINED> instruction: 0xf44fbfa8
    f250:	stclt	0, cr7, [r8, #-128]	; 0xffffff80
    f254:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    f258:	blx	ffbcb27c <__bss_end__@@Base+0xff745170>
    f25c:	tstcs	r0, r6, lsl #16
    f260:			; <UNDEFINED> instruction: 0xf0074478
    f264:	stmdami	r5, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    f268:			; <UNDEFINED> instruction: 0xf0074478
    f26c:	andscs	pc, r0, r5, ror #21
    f270:	svclt	0x0000bd08
    f274:	andeq	lr, r0, r6, lsr #24
    f278:	andeq	lr, r0, r0, ror ip
    f27c:			; <UNDEFINED> instruction: 0x0000ecbc
    f280:	cfstrdne	mvd11, [r4], {48}	; 0x30
    f284:	b	536694 <__bss_end__@@Base+0xb0588>
    f288:	svclt	0x00380420
    f28c:	adcne	r4, r4, r4, lsl #12
    f290:	andsvs	r6, ip, ip
    f294:	stmdavs	fp, {r2, r3, r5, sp, lr}
    f298:	bl	fe815da0 <__bss_end__@@Base+0xfe38fc94>
    f29c:	andsvs	r0, r0, r4, asr #32
    f2a0:			; <UNDEFINED> instruction: 0x4770bc30
    f2a4:	ldrlt	r4, [r8, #-2320]!	; 0xfffff6f0
    f2a8:			; <UNDEFINED> instruction: 0x46054479
    f2ac:	ldm	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f2b0:	bmi	3e22f0 <inode_info@@Base+0x1c638>
    f2b4:			; <UNDEFINED> instruction: 0x4623447c
    f2b8:	andsvs	r5, r8, r3, lsr #17
    f2bc:	blmi	37b744 <sid_table@@Base+0x35ac0>
    f2c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    f2c4:	lfmlt	f6, 4, [r8, #-872]!	; 0xfffffc98
    f2c8:	svc	0x00ecf7f4
    f2cc:			; <UNDEFINED> instruction: 0xf7f46800
    f2d0:	qadd8mi	lr, r9, r6
    f2d4:	stmdami	r8, {r1, r9, sl, lr}
    f2d8:			; <UNDEFINED> instruction: 0xf0074478
    f2dc:			; <UNDEFINED> instruction: 0xf7f7faad
    f2e0:	ldrdcs	pc, [r1], -r5
    f2e4:	svc	0x00b4f7f4
    f2e8:	muleq	r0, r4, ip
    f2ec:	andeq	r5, r2, r8, lsl #19
    f2f0:	muleq	r0, r4, r3
    f2f4:	andeq	r6, r2, sl, lsl #12
    f2f8:	andeq	lr, r0, r8, ror #24
    f2fc:	blmi	921b90 <__bss_end__@@Base+0x49ba84>
    f300:	stmdami	r4!, {r1, r3, r4, r5, r6, sl, lr}
    f304:	addlt	fp, r3, r0, lsr r5
    f308:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    f30c:	ldmdavs	fp, {r1, r5, r8, sl, fp, lr}
    f310:			; <UNDEFINED> instruction: 0xf04f9301
    f314:			; <UNDEFINED> instruction: 0xf7f40300
    f318:	ldrbtmi	lr, [sp], #-3910	; 0xfffff0ba
    f31c:	ldfmid	f3, [pc], {184}	; 0xb8
    f320:			; <UNDEFINED> instruction: 0xf8d4447c
    f324:			; <UNDEFINED> instruction: 0xf8d421c0
    f328:	tstmi	sl, #16, 2
    f32c:			; <UNDEFINED> instruction: 0x4669d119
    f330:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    f334:	bmi	6bbf3c <__bss_end__@@Base+0x235e30>
    f338:	stmdbls	r0, {r0, sp}
    f33c:	stmiapl	sl!, {r0, r3, r4, r8, r9, fp, lr}
    f340:	stmiapl	fp!, {r0, r4, sp, lr}^
    f344:	biceq	pc, r0, r4, asr #17
    f348:	tsteq	r0, r4, asr #17	; <UNPREDICTABLE>
    f34c:	bmi	5a73b8 <__bss_end__@@Base+0x1212ac>
    f350:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    f354:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f358:	subsmi	r9, sl, r1, lsl #22
    f35c:	andlt	sp, r3, sl, lsl #2
    f360:	ldmdami	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
    f364:			; <UNDEFINED> instruction: 0xf0074478
    f368:			; <UNDEFINED> instruction: 0xf7f7fa67
    f36c:	andcs	pc, r1, pc, lsl #25
    f370:	svc	0x006ef7f4
    f374:	mrc	7, 2, APSR_nzcv, cr0, cr4, {7}
    f378:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    f37c:	blx	174b3a0 <__bss_end__@@Base+0x12c5294>
    f380:	stc2	7, cr15, [r4], {247}	; 0xf7
    f384:			; <UNDEFINED> instruction: 0xf7f42001
    f388:	svclt	0x0000ef64
    f38c:	andeq	r5, r2, ip, lsr r9
    f390:	andeq	r0, r0, r0, lsl #5
    f394:	andeq	lr, r0, lr, ror #24
    f398:	andeq	r5, r2, r2, lsr #18
    f39c:	andeq	r6, r2, ip, lsr #11
    f3a0:	andeq	r0, r0, r0, ror r2
    f3a4:	andeq	r0, r0, r4, ror #4
    f3a8:	andeq	r5, r2, sl, ror #17
    f3ac:	andeq	lr, r0, r8, lsr #24
    f3b0:	andeq	lr, r0, lr, ror ip
    f3b4:	andeq	r0, r0, r0
    f3b8:	svcmi	0x00f0e92d
    f3bc:	stc	6, cr2, [sp, #-8]!
    f3c0:	ldrmi	r8, [sp], -r2, lsl #22
    f3c4:	stmdbmi	sp, {r2, r3, r6, sl, fp, lr}^
    f3c8:			; <UNDEFINED> instruction: 0xf8df447c
    f3cc:	addlt	fp, r9, r4, lsr r1
    f3d0:	stmdapl	r1!, {r1, r8, r9, sl, fp, sp, pc}^
    f3d4:	ldrbtmi	r4, [fp], #1556	; 0x614
    f3d8:	ldrdhi	pc, [ip], #-135	; 0xffffff79
    f3dc:	cmnvs	r9, r9, lsl #16
    f3e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    f3e4:			; <UNDEFINED> instruction: 0xf1b86d39
    f3e8:			; <UNDEFINED> instruction: 0xf8d70f00
    f3ec:	rsbsvs	sl, r9, r8, asr #32
    f3f0:	tsteq	lr, r7, lsl #2	; <UNPREDICTABLE>
    f3f4:	svclt	0x00189600
    f3f8:	smlabtls	r1, r1, r6, r4
    f3fc:			; <UNDEFINED> instruction: 0xf44fbf08
    f400:	strmi	r5, [r6], -r0, lsl #18
    f404:			; <UNDEFINED> instruction: 0xf85af7f8
    f408:	suble	r2, r7, r0, lsl #16
    f40c:	vld2.<illegal width 64>	{d8,d10}, [r2 :256], sl
    f410:	blcs	20018 <_IO_stdin_used@@Base+0x3a68>
    f414:	vst4.16	{d29,d31,d33,d35}, [pc :64], r1
    f418:	strmi	r4, [fp], -r0, lsl #2
    f41c:	mvnshi	r4, r9, lsl #11
    f420:	strcc	sp, [r2], #-2876	; 0xfffff4c4
    f424:	streq	pc, [r0, #-325]	; 0xfffffebb
    f428:	ldrble	r0, [r7], #-1042	; 0xfffffbee
    f42c:	strbtmi	r3, [sl], -r7, lsl #6
    f430:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    f434:	bcs	44ac5c <sort_info_list@@Base+0x4b5c>
    f438:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    f43c:			; <UNDEFINED> instruction: 0x46224630
    f440:	strtmi	sl, [fp], -r2, lsl #28
    f444:	strne	lr, [r0], -sp, asr #19
    f448:			; <UNDEFINED> instruction: 0xf838f7f8
    f44c:	suble	r2, r0, r0, lsl #16
    f450:	ldrsbtgt	pc, [r0], pc	; <UNPREDICTABLE>
    f454:	ldmdavs	r8!, {r0, r4, r5, r9, sl, lr}^
    f458:	ldmibhi	sl!, {r0, r1, r3, r6, r9, sl, lr}^
    f45c:	andvs	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    f460:	ldfeqd	f7, [r0], {7}
    f464:	ldmdavs	r6!, {r1, r2, r3, r4, r5, r6, sp, lr}
    f468:	andgt	pc, r0, sp, asr #17
    f46c:			; <UNDEFINED> instruction: 0x47b06976
    f470:	eorle	r1, r6, r3, asr #24
    f474:	bcc	44acdc <sort_info_list@@Base+0x4bdc>
    f478:			; <UNDEFINED> instruction: 0xf1ba469d
    f47c:	andle	r0, r8, r0, lsl #30
    f480:	movwcs	r8, #2554	; 0x9fa
    f484:			; <UNDEFINED> instruction: 0xf8ca1914
    f488:	bl	10df490 <__bss_end__@@Base+0xc59384>
    f48c:			; <UNDEFINED> instruction: 0xf8ca0505
    f490:			; <UNDEFINED> instruction: 0xf1b85004
    f494:	svclt	0x00180f00
    f498:	andle	r4, r0, r0, asr #10
    f49c:	bmi	6974a4 <__bss_end__@@Base+0x211398>
    f4a0:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    f4a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f4a8:	subsmi	r6, sl, fp, ror r9
    f4ac:	ldrcc	sp, [ip, -r2, lsr #2]
    f4b0:	ldc	6, cr4, [sp], #756	; 0x2f4
    f4b4:	pop	{r1, r8, r9, fp, pc}
    f4b8:			; <UNDEFINED> instruction: 0xf3c28ff0
    f4bc:	ldrmi	r0, [r9], -lr, lsl #6
    f4c0:	ldmdavs	fp!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    f4c4:	ldmdbvs	sl!, {r0, r4, fp, lr}
    f4c8:	ldrbtmi	r6, [r8], #-2075	; 0xfffff7e5
    f4cc:			; <UNDEFINED> instruction: 0xf0076859
    f4d0:	mrc	9, 0, APSR_nzcv, cr8, cr3, {5}
    f4d4:	andcs	r3, r0, r0, lsl sl
    f4d8:			; <UNDEFINED> instruction: 0xe7e0469d
    f4dc:			; <UNDEFINED> instruction: 0x4630687b
    f4e0:	tstls	r0, r2, lsr #12
    f4e4:	strtmi	r9, [fp], -r1, lsl #6
    f4e8:			; <UNDEFINED> instruction: 0xffe8f7f7
    f4ec:	sbcsle	r2, r5, r0, lsl #16
    f4f0:			; <UNDEFINED> instruction: 0xe7c289f8
    f4f4:	ldc	7, cr15, [r0, #976]	; 0x3d0
    f4f8:	andeq	r5, r2, r4, ror r8
    f4fc:	andeq	r0, r0, r0, lsl #5
    f500:	andeq	r5, r2, r6, ror #16
    f504:	andeq	r0, r0, ip, lsl #5
    f508:	muleq	r2, sl, r7
    f50c:	andeq	sp, r0, r6, lsl #6
    f510:	svcmi	0x00f0e92d
    f514:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    f518:	ldrmi	r8, [sp], -r2, lsl #22
    f51c:			; <UNDEFINED> instruction: 0x6700f8df
    f520:			; <UNDEFINED> instruction: 0xf8df4614
    f524:			; <UNDEFINED> instruction: 0xf04f0700
    f528:	ldrbtmi	r0, [lr], #-2816	; 0xfffff500
    f52c:	ldrdlt	r4, [r5], #106	; 0x6a
    f530:	ldmib	sp, {r0, r1, r2, r4, r6, r8, fp, ip, pc}^
    f534:	tstls	r9, r0, asr r9
    f538:			; <UNDEFINED> instruction: 0x465e5830
    f53c:	subls	r6, r3, r0, lsl #16
    f540:	andeq	pc, r0, pc, asr #32
    f544:	tstcs	lr, #3358720	; 0x334000
    f548:	mvnscc	pc, #79	; 0x4f
    f54c:			; <UNDEFINED> instruction: 0xf8df600b
    f550:	bge	79d0b8 <__bss_end__@@Base+0x316fac>
    f554:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    f558:	blls	157419c <__bss_end__@@Base+0x10ee090>
    f55c:	blls	15b4190 <__bss_end__@@Base+0x112e084>
    f560:	blls	1634190 <__bss_end__@@Base+0x11ae084>
    f564:	blls	167419c <__bss_end__@@Base+0x11ee090>
    f568:	blls	16b41b0 <__bss_end__@@Base+0x122e0a4>
    f56c:	blls	16f41cc <__bss_end__@@Base+0x126e0c0>
    f570:	blls	17341ac <__bss_end__@@Base+0x12ae0a0>
    f574:	blls	17741c0 <__bss_end__@@Base+0x12ee0b4>
    f578:	blls	17b41c8 <__bss_end__@@Base+0x132e0bc>
    f57c:	blls	17f41d0 <__bss_end__@@Base+0x136e0c4>
    f580:	blls	18341d8 <__bss_end__@@Base+0x13ae0cc>
    f584:	blls	18741e0 <__bss_end__@@Base+0x13ee0d4>
    f588:	ldrtmi	r9, [fp], -lr, lsl #6
    f58c:			; <UNDEFINED> instruction: 0x469b465f
    f590:	ldmib	sp, {r1, r4, r5, sp, lr, pc}^
    f594:	adcmi	r2, fp, #1207959553	; 0x48000001
    f598:	adcmi	fp, r2, #2, 30
    f59c:	andsvs	r9, lr, r9, lsl #22
    f5a0:	movweq	lr, #27562	; 0x6baa
    f5a4:	svcpl	0x0000f5b3
    f5a8:			; <UNDEFINED> instruction: 0xf50ad209
    f5ac:	ldrtmi	r5, [r8], -r0, lsl #20
    f5b0:			; <UNDEFINED> instruction: 0xf7f44651
    f5b4:	strmi	lr, [r7], -ip, asr #26
    f5b8:			; <UNDEFINED> instruction: 0xf0002800
    f5bc:	stmdbls	r8, {r1, r2, r4, r8, r9, pc}
    f5c0:	movwcs	r1, #2488	; 0x9b8
    f5c4:	movwls	r9, #4098	; 0x1002
    f5c8:	strtmi	r4, [fp], -r2, lsr #12
    f5cc:	tstls	r0, r8, asr r6
    f5d0:	mrc2	7, 7, pc, cr2, cr15, {7}
    f5d4:	rsble	r2, r8, r0, lsl #16
    f5d8:	ldrmi	lr, [lr, #-2525]	; 0xfffff623
    f5dc:	strbmi	r4, [sp, #-1030]	; 0xfffffbfa
    f5e0:	strbmi	fp, [r4, #-3850]	; 0xfffff0f6
    f5e4:	movwcs	r2, #769	; 0x301
    f5e8:	svcpl	0x0000f5b0
    f5ec:	andcs	fp, r0, ip, lsl #30
    f5f0:	andeq	pc, r1, r3
    f5f4:	cmple	r8, r0, lsl #16
    f5f8:	bl	1d60b10 <__bss_end__@@Base+0x18daa04>
    f5fc:	blle	ff210228 <__bss_end__@@Base+0xfed8a11c>
    f600:	ldrtmi	r9, [sl], r9, lsl #16
    f604:	mrrcne	8, 0, r6, sl, cr3
    f608:	ldmdbls	r4, {r4, r6, ip, lr, pc}^
    f60c:	strdcc	r1, [r0, -r2]!
    f610:	movtle	r4, #45706	; 0xb28a
    f614:	vstrls	s18, [sl, #-336]	; 0xfffffeb0
    f618:	bne	ffda066c <__bss_end__@@Base+0xff91a560>
    f61c:	andsvs	r9, lr, ip, lsl #22
    f620:	bl	a9634 <stotal_xattr_bytes@@Base+0x63a9c>
    f624:	bl	1d1638 <read_from_file_buffer2@@Base+0xcba80>
    f628:			; <UNDEFINED> instruction: 0xf8570908
    f62c:			; <UNDEFINED> instruction: 0xf8d90008
    f630:			; <UNDEFINED> instruction: 0xf8d91004
    f634:			; <UNDEFINED> instruction: 0xf8d92008
    f638:	eorvs	r3, r8, ip
    f63c:	rsbvs	r8, r9, ip, lsr #16
    f640:	stccs	0, cr6, [r1], {170}	; 0xaa
    f644:			; <UNDEFINED> instruction: 0xf8d960eb
    f648:			; <UNDEFINED> instruction: 0xf8d90010
    f64c:			; <UNDEFINED> instruction: 0xf8d91014
    f650:			; <UNDEFINED> instruction: 0xf8d92018
    f654:			; <UNDEFINED> instruction: 0x6128301c
    f658:			; <UNDEFINED> instruction: 0x61aa6169
    f65c:	suble	r6, r0, fp, ror #3
    f660:			; <UNDEFINED> instruction: 0xd1232c08
    f664:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    f668:	ldmdble	pc, {r0, r1, r2, r5, r8, r9, fp, sp}	; <UNPREDICTABLE>
    f66c:			; <UNDEFINED> instruction: 0xf1099a0a
    f670:	strbmi	r0, [fp], -r0, lsr #12
    f674:	tstcc	r0, #1900544	; 0x1d0000
    f678:	stcmi	8, cr15, [ip], {83}	; 0x53
    f67c:			; <UNDEFINED> instruction: 0xf8533210
    f680:			; <UNDEFINED> instruction: 0xf8530c08
    f684:	adcsmi	r1, r3, #4, 24	; 0x400
    f688:	ldcpl	8, cr15, [r0], {66}	; 0x42
    f68c:	stcmi	8, cr15, [ip], {66}	; 0x42
    f690:	stceq	8, cr15, [r8], {66}	; 0x42
    f694:	stcne	8, cr15, [r4], {66}	; 0x42
    f698:	ldmdavs	r9, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    f69c:	andsvs	r6, r1, fp, asr r8
    f6a0:	blls	2a77f4 <read_from_file_buffer@@Base+0x61b94>
    f6a4:	tstls	r7, #2539520	; 0x26c000
    f6a8:	ssatmi	lr, #27, sp
    f6ac:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    f6b0:			; <UNDEFINED> instruction: 0xf0074478
    f6b4:	ldrbmi	pc, [r0], -r1, asr #17	; <UNPREDICTABLE>
    f6b8:	ldc	7, cr15, [sl], #-976	; 0xfffffc30
    f6bc:	beq	4b800 <stotal_xattr_bytes@@Base+0x5c68>
    f6c0:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    f6c4:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    f6c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f6cc:	blls	10e973c <__bss_end__@@Base+0xc63630>
    f6d0:			; <UNDEFINED> instruction: 0xf040405a
    f6d4:			; <UNDEFINED> instruction: 0x4650829d
    f6d8:	ldc	0, cr11, [sp], #276	; 0x114
    f6dc:	pop	{r1, r8, r9, fp, pc}
    f6e0:	stmdbvs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f6e4:	stcls	3, cr9, [sl], {23}
    f6e8:	stmiahi	r3!, {r1, r2, r3, r9, sl, fp, ip, pc}
    f6ec:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    f6f0:	blx	ff54d6da <__bss_end__@@Base+0xff0c75ce>
    f6f4:			; <UNDEFINED> instruction: 0xf85688e3
    f6f8:			; <UNDEFINED> instruction: 0xf7f80023
    f6fc:	blls	30e750 <read_from_file_buffer@@Base+0xc8af0>
    f700:	ldmdbvs	r8, {r2, r8, sp}
    f704:	bl	fe64d6dc <__bss_end__@@Base+0xfe1c75d0>
    f708:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    f70c:	ldmpl	r3, {r0, r1, r2, r3, r9, fp, ip, pc}^
    f710:	stmdacs	r0, {r3, r4, sp, lr}
    f714:	rsbhi	pc, r9, #0
    f718:	vqrshl.s8	q10, <illegal reg q0.5>, q8
    f71c:			; <UNDEFINED> instruction: 0xf1b88264
    f720:	stmible	r3, {r0, r1, r2, r3, r8, r9, sl, fp}^
    f724:			; <UNDEFINED> instruction: 0xf8cd2300
    f728:	ldrbmi	r9, [r3], r4, lsr #32
    f72c:	ldrmi	r4, [r9], r4, asr #12
    f730:	andls	sl, r8, #32, 20	; 0x20000
    f734:	andls	sl, sl, #52, 20	; 0x34000
    f738:	andls	sl, pc, #44, 20	; 0x2c000
    f73c:	andsls	sl, r8, #36, 20	; 0x24000
    f740:	ldrdne	pc, [r4], -fp
    f744:	ldrdeq	pc, [r0], -fp
    f748:	ldrdcs	pc, [r8], -fp
    f74c:	ldrdcc	pc, [ip], -fp
    f750:	strgt	r9, [pc, #-3336]	; ea50 <ZSTD_maxCLevel@plt+0xa554>
    f754:			; <UNDEFINED> instruction: 0x3084f8bd
    f758:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    f75c:	blx	fe7cd746 <__bss_end__@@Base+0xfe34763a>
    f760:			; <UNDEFINED> instruction: 0x3086f8bd
    f764:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    f768:	blx	ff74d752 <__bss_end__@@Base+0xff2c7646>
    f76c:			; <UNDEFINED> instruction: 0x1080f8bd
    f770:	blcs	3570a4 <sid_table@@Base+0x11420>
    f774:	subhi	pc, lr, #0, 4
    f778:			; <UNDEFINED> instruction: 0xf013e8df
    f77c:	ldrsbeq	r0, [r0], #-3
    f780:	eoreq	r0, r3, sp, lsr #32
    f784:	mvneq	r0, r3, lsr #32
    f788:	orrseq	r0, sl, r5, ror #3
    f78c:	strdeq	r0, [sp], -sl	; <UNPREDICTABLE>
    f790:	andeq	r0, lr, lr
    f794:			; <UNDEFINED> instruction: 0x01900195
    f798:	stmible	r7, {r0, r1, r3, r4, sl, fp, sp}
    f79c:			; <UNDEFINED> instruction: 0xf10b9a12
    f7a0:	ldmdavs	r3, {r2, r3, r4, r8, r9, fp}
    f7a4:	andsvs	r3, r3, r1, lsl #6
    f7a8:			; <UNDEFINED> instruction: 0xf1099b09
    f7ac:	ldrbmi	r0, [fp, #-2305]	; 0xfffff6ff
    f7b0:	andhi	pc, fp, #64, 4
    f7b4:	streq	lr, [sl], #-2987	; 0xfffff455
    f7b8:	streq	lr, [r4], #-2984	; 0xfffff458
    f7bc:	ldmle	pc!, {r0, r1, r2, r3, sl, fp, sp}	; <UNPREDICTABLE>
    f7c0:	ldccs	7, cr14, [r7], {116}	; 0x74
    f7c4:	svcge	0x0072f67f
    f7c8:	ldmdavs	r3, {r1, r4, r9, fp, ip, pc}
    f7cc:	bleq	64bc00 <__bss_end__@@Base+0x1c5af4>
    f7d0:	andsvs	r3, r3, r1, lsl #6
    f7d4:	ldccs	7, cr14, [r7], {232}	; 0xe8
    f7d8:	svcge	0x0068f67f
    f7dc:	ldrdeq	pc, [r0], -fp
    f7e0:	ldrdne	pc, [r4], -fp
    f7e4:	ldrdcc	pc, [ip], -fp
    f7e8:	ldrdcs	pc, [r8], -fp
    f7ec:	ldcls	15, cr9, [r1, #-40]	; 0xffffffd8
    f7f0:			; <UNDEFINED> instruction: 0xf8dbc70f
    f7f4:			; <UNDEFINED> instruction: 0xf8db0010
    f7f8:	blls	453850 <sort_info_list@@Base+0xd750>
    f7fc:	strgt	r6, [r3, -sp, lsr #16]
    f800:	andsvs	r3, sp, r1, lsl #10
    f804:	ldrhcc	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    f808:	blls	e5a438 <__bss_end__@@Base+0x9d432c>
    f80c:	bicshi	pc, r6, r0
    f810:			; <UNDEFINED> instruction: 0xf63f42a3
    f814:	tstcc	r8, #300	; 0x12c
    f818:	bfi	r4, fp, (invalid: 9:5)
    f81c:			; <UNDEFINED> instruction: 0xf67f2c1f
    f820:			; <UNDEFINED> instruction: 0xf8dbaf45
    f824:			; <UNDEFINED> instruction: 0xf8db0000
    f828:			; <UNDEFINED> instruction: 0xf8db1004
    f82c:			; <UNDEFINED> instruction: 0xf8db2008
    f830:			; <UNDEFINED> instruction: 0xf8dd300c
    f834:	stcls	0, cr12, [fp, #-240]	; 0xffffff10
    f838:	andeq	lr, pc, ip, lsr #17
    f83c:			; <UNDEFINED> instruction: 0x301cf8db
    f840:			; <UNDEFINED> instruction: 0x0010f8db
    f844:			; <UNDEFINED> instruction: 0x1014f8db
    f848:			; <UNDEFINED> instruction: 0x2018f8db
    f84c:	bhi	ffb69c10 <__bss_end__@@Base+0xff6e3b04>
    f850:	andeq	lr, pc, ip, lsr #17
    f854:	tstls	sl, #50176	; 0xc400
    f858:			; <UNDEFINED> instruction: 0xf0003301
    f85c:	ldmdals	r3!, {r1, r2, r5, r7, r8, pc}
    f860:	blx	82114c <__bss_end__@@Base+0x39b040>
    f864:	movwls	pc, #49925	; 0xc305	; <UNPREDICTABLE>
    f868:			; <UNDEFINED> instruction: 0xf968f00c
    f86c:	blls	c33ce0 <__bss_end__@@Base+0x7adbd4>
    f870:	bcc	44b098 <sort_info_list@@Base+0x4f98>
    f874:	bl	fed364ac <__bss_end__@@Base+0xfe8b03a0>
    f878:	b	13d368c <__bss_end__@@Base+0xf4d580>
    f87c:	strls	r0, [lr, -r3, lsl #15]
    f880:	svcge	0x0014f4ff
    f884:			; <UNDEFINED> instruction: 0xf7f44638
    f888:	andsls	lr, r9, r2, lsr #25
    f88c:			; <UNDEFINED> instruction: 0xf0002800
    f890:			; <UNDEFINED> instruction: 0xf10b81ac
    f894:	ldrtmi	r0, [sl], -r0, lsr #22
    f898:	ldrbmi	r9, [r9], -lr, lsl #14
    f89c:	bl	1d4d874 <__bss_end__@@Base+0x18c7768>
    f8a0:	bls	cf64e8 <__bss_end__@@Base+0x8703dc>
    f8a4:	stmdals	sp, {r8, sp}
    f8a8:	strmi	lr, [r0, #-2515]	; 0xfffff62d
    f8ac:	stmdavs	r0, {r2, r5, r7, fp, ip}
    f8b0:	streq	pc, [r0, #-325]	; 0xfffffebb
    f8b4:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    f8b8:	andcc	r9, r1, ip, lsl #22
    f8bc:	addmi	r9, fp, #3328	; 0xd00
    f8c0:	vhadd.u8	d22, d0, d16
    f8c4:	ldmdals	r9, {r0, r2, r3, r7, r8, pc}
    f8c8:	svcls	0x000e2400
    f8cc:	bl	18cd4 <ZSTD_maxCLevel@plt+0x147d8>
    f8d0:			; <UNDEFINED> instruction: 0xf8500c07
    f8d4:			; <UNDEFINED> instruction: 0xf0233b04
    f8d8:	stmiane	r4!, {r7, r8, r9, ip, sp, lr}^
    f8dc:	streq	pc, [r0, #-325]	; 0xfffffebb
    f8e0:	mvnsle	r4, r4, lsl #11
    f8e4:	ldmdals	sl, {r1, r2, r3, r8, r9, sl, ip, pc}
    f8e8:	movwcc	r4, #5635	; 0x1603
    f8ec:	blls	303904 <read_from_file_buffer@@Base+0xbdca4>
    f8f0:	addsmi	r6, r8, #442368	; 0x6c000
    f8f4:	orrhi	pc, r8, r0, lsl #1
    f8f8:	svcls	0x00199b1b
    f8fc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    f900:	strmi	r9, [fp], -r6, lsl #6
    f904:			; <UNDEFINED> instruction: 0x9c32991a
    f908:	tstls	r4, r2, lsl #14
    f90c:	svcls	0x000e990c
    f910:	beq	44b178 <sort_info_list@@Base+0x5078>
    f914:	tstcs	r0, r3, lsl #2
    f918:	ldrtmi	r9, [fp], #1029	; 0x405
    f91c:			; <UNDEFINED> instruction: 0xf886f7fa
    f920:	ldccs	7, cr14, [pc], {66}	; 0x42
    f924:	mcrge	6, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    f928:	ldrdeq	pc, [r0], -fp
    f92c:	ldrdne	pc, [r4], -fp
    f930:	ldrdcs	pc, [r8], -fp
    f934:	ldrdcc	pc, [ip], -fp
    f938:	strgt	r9, [pc], #-3096	; f940 <ZSTD_maxCLevel@plt+0xb444>
    f93c:			; <UNDEFINED> instruction: 0x2018f8db
    f940:			; <UNDEFINED> instruction: 0x301cf8db
    f944:			; <UNDEFINED> instruction: 0x0010f8db
    f948:			; <UNDEFINED> instruction: 0x1014f8db
    f94c:	bls	600990 <__bss_end__@@Base+0x17a884>
    f950:	addsmi	r9, r3, #40, 22	; 0xa000
    f954:	ldmdbls	r6, {r0, r2, r9, ip, lr, pc}
    f958:	strhtcs	pc, [r8], sp	; <UNPREDICTABLE>
    f95c:	ldrmi	r6, [r3], #-2059	; 0xfffff7f5
    f960:	bls	4e7994 <__bss_end__@@Base+0x61888>
    f964:	bleq	84bd98 <__bss_end__@@Base+0x3c5c8c>
    f968:	movwcc	r6, #6163	; 0x1813
    f96c:			; <UNDEFINED> instruction: 0xe71b6013
    f970:			; <UNDEFINED> instruction: 0xf67f2c37
    f974:			; <UNDEFINED> instruction: 0xf8ddae9b
    f978:			; <UNDEFINED> instruction: 0xf10bc028
    f97c:			; <UNDEFINED> instruction: 0x465d0e30
    f980:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
    f984:	stcne	8, cr15, [ip], {85}	; 0x55
    f988:			; <UNDEFINED> instruction: 0xf8554667
    f98c:			; <UNDEFINED> instruction: 0xf10c2c08
    f990:			; <UNDEFINED> instruction: 0xf8550c10
    f994:	ldrbmi	r3, [r5, #-3076]!	; 0xfffff3fc
    f998:	mvnsle	ip, pc, lsl #14
    f99c:	movwcs	r6, #2153	; 0x869
    f9a0:	stcls	8, cr6, [fp, #-160]	; 0xffffff60
    f9a4:	stmia	ip!, {r1, r3, r5, r6, r7, fp, sp, lr}
    f9a8:	ldmdbls	pc!, {r0, r1}	; <UNPREDICTABLE>
    f9ac:	tstls	r9, pc, ror #21
    f9b0:			; <UNDEFINED> instruction: 0xf0003101
    f9b4:	ldmib	sp, {r0, r2, r3, r4, r6, r7, pc}^
    f9b8:			; <UNDEFINED> instruction: 0x4601503a
    f9bc:	tstls	ip, r8, lsr #12
    f9c0:	stc2l	0, cr15, [ip], #48	; 0x30
    f9c4:			; <UNDEFINED> instruction: 0xf1b7980c
    f9c8:			; <UNDEFINED> instruction: 0xf1c70120
    f9cc:	blx	950654 <__bss_end__@@Base+0x4ca548>
    f9d0:	blx	4cdf4 <stotal_xattr_bytes@@Base+0x725c>
    f9d4:	svclt	0x0058f303
    f9d8:	b	115fe00 <__bss_end__@@Base+0xcd9cf4>
    f9dc:	svclt	0x005c0503
    f9e0:	movwmi	r4, #54785	; 0xd601
    f9e4:	andsls	r9, fp, #58720256	; 0x3800000
    f9e8:	teqcs	r8, #3620864	; 0x374000
    f9ec:	tstcs	ip, #3358720	; 0x334000
    f9f0:	bl	fed36630 <__bss_end__@@Base+0xfe8b0524>
    f9f4:	b	13d3808 <__bss_end__@@Base+0xf4d6fc>
    f9f8:	strls	r0, [ip, -r3, lsl #15]
    f9fc:	mrcge	4, 2, APSR_nzcv, cr6, cr15, {7}
    fa00:			; <UNDEFINED> instruction: 0x463c4638
    fa04:	bl	ff8cd9dc <__bss_end__@@Base+0xff4478d0>
    fa08:	andsls	r4, sl, r7, lsl #12
    fa0c:			; <UNDEFINED> instruction: 0xf0002800
    fa10:			; <UNDEFINED> instruction: 0xf10b80ec
    fa14:			; <UNDEFINED> instruction: 0x46220b38
    fa18:	ldrbmi	r9, [r9], -ip, lsl #8
    fa1c:	b	fed4d9f4 <__bss_end__@@Base+0xfe8c78e8>
    fa20:	stcls	12, cr9, [sp, #-64]	; 0xffffffc0
    fa24:	stmdavs	r1!, {r1, r3, r4, r5, r9, fp, ip, pc}
    fa28:	stmne	r9, {r5, r6, fp, sp, lr}
    fa2c:	eorvs	r9, r1, fp, lsr fp
    fa30:	bl	10e9adc <__bss_end__@@Base+0xc639d0>
    fa34:	rsbvs	r0, r0, r0
    fa38:	eorvs	r3, r9, r1, lsl #2
    fa3c:	stmdbcs	r0, {r1, r2, r3, r8, fp, ip, pc}
    fa40:	sbchi	pc, fp, r0, asr #6
    fa44:	svcls	0x000c4638
    fa48:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    fa4c:			; <UNDEFINED> instruction: 0x0c00eb07
    fa50:	blne	14db98 <read_from_file_buffer2@@Base+0x47fe0>
    fa54:	orrvc	pc, r0, r1, lsr #32
    fa58:			; <UNDEFINED> instruction: 0xf1451864
    fa5c:	strmi	r0, [r4, #1280]	; 0x500
    fa60:			; <UNDEFINED> instruction: 0x970cd1f6
    fa64:			; <UNDEFINED> instruction: 0x46019819
    fa68:	andle	r3, r4, r1, lsl #2
    fa6c:	stmdbvs	r9, {r0, r1, r3, r8, fp, ip, pc}
    fa70:			; <UNDEFINED> instruction: 0xf0804288
    fa74:	svcls	0x000e80c5
    fa78:	stmib	sp, {r0, r1, r3, r4, r8, fp, ip, pc}^
    fa7c:	strls	r4, [r3, -r0, lsl #10]
    fa80:	mcrrls	15, 0, r9, r0, cr12
    fa84:			; <UNDEFINED> instruction: 0x910644bb
    fa88:	ldmdbls	r9, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    fa8c:	strls	r9, [r2, -r5, lsl #8]
    fa90:	ldmib	sp, {r2, r8, ip, pc}^
    fa94:			; <UNDEFINED> instruction: 0xf7f9011c
    fa98:	str	pc, [r5], r9, asr #31
    fa9c:			; <UNDEFINED> instruction: 0xf67f2c17
    faa0:	bls	57b2bc <__bss_end__@@Base+0xf51b0>
    faa4:	ldccs	6, cr14, [r7], {145}	; 0x91
    faa8:	mcrge	6, 0, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    faac:	pkhbt	r9, ip, r4, lsl #20
    fab0:			; <UNDEFINED> instruction: 0xf67f2c27
    fab4:	svcls	0x000aadfb
    fab8:	stfeqd	f7, [r0], #-44	; 0xffffffd4
    fabc:	stmdavs	r0!, {r2, r3, r4, r6, r9, sl, lr}
    fac0:			; <UNDEFINED> instruction: 0xf8543410
    fac4:	ldrtmi	r1, [sp], -ip, lsl #24
    fac8:	stccs	8, cr15, [r8], {84}	; 0x54
    facc:			; <UNDEFINED> instruction: 0xf8543710
    fad0:	strbmi	r3, [r4, #-3076]!	; 0xfffff3fc
    fad4:	mvnsle	ip, pc, lsl #10
    fad8:	stmdavs	r1!, {r5, fp, sp, lr}^
    fadc:	blls	ec16f0 <__bss_end__@@Base+0xa3b5e4>
    fae0:	addsmi	r9, r3, #94208	; 0x17000
    fae4:	bls	5047e4 <__bss_end__@@Base+0x7e6d8>
    fae8:	bleq	a4bf1c <__bss_end__@@Base+0x5c5e10>
    faec:	ldrhtvc	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    faf0:	movwcc	r6, #6163	; 0x1813
    faf4:	svccs	0x00006013
    faf8:	mrcge	4, 2, APSR_nzcv, cr6, cr15, {1}
    fafc:	streq	lr, [sl], #-2987	; 0xfffff455
    fb00:	streq	lr, [r4], #-2984	; 0xfffff458
    fb04:			; <UNDEFINED> instruction: 0xf67f2c0b
    fb08:			; <UNDEFINED> instruction: 0xf8ddadd1
    fb0c:	strcs	ip, [r0, #-60]	; 0xffffffc4
    fb10:	strcc	lr, [r1, #-12]
    fb14:	adcmi	r3, pc, #872415232	; 0x34000000
    fb18:			; <UNDEFINED> instruction: 0xf43f449b
    fb1c:	bl	feafb438 <__bss_end__@@Base+0xfe67532c>
    fb20:	bl	fea10b50 <__bss_end__@@Base+0xfe58aa44>
    fb24:	cfstrscs	mvf0, [fp], {4}
    fb28:	stclge	6, cr15, [r0, #508]	; 0x1fc
    fb2c:	ldrdcs	pc, [r8], -fp
    fb30:			; <UNDEFINED> instruction: 0xf8db4663
    fb34:			; <UNDEFINED> instruction: 0xf8db0000
    fb38:	movwgt	r1, #28676	; 0x7004
    fb3c:	mrrcne	11, 2, r9, sl, cr14
    fb40:	stmible	r6!, {r1, r5, r7, r9, lr}^
    fb44:	cfldr32cs	mvfx14, [r3], {178}	; 0xb2
    fb48:	ldcge	6, cr15, [r0, #508]!	; 0x1fc
    fb4c:	ldmdavs	r3, {r0, r2, r4, r9, fp, ip, pc}
    fb50:	bleq	54bf84 <__bss_end__@@Base+0xc5e78>
    fb54:	andsvs	r3, r3, r1, lsl #6
    fb58:	ldccs	6, cr14, [r3], {38}	; 0x26
    fb5c:	stcge	6, cr15, [r6, #508]!	; 0x1fc
    fb60:			; <UNDEFINED> instruction: 0xe7f49a14
    fb64:	bls	e75fc4 <__bss_end__@@Base+0x9efeb8>
    fb68:	ldrmi	r6, [r3], #-2059	; 0xfffff7f5
    fb6c:	ldr	r6, [sl, fp]!
    fb70:			; <UNDEFINED> instruction: 0xf1c7993a
    fb74:	ldmdals	fp!, {r5, r8, sl}
    fb78:	bl	1015cc8 <__bss_end__@@Base+0xb8fbbc>
    fb7c:			; <UNDEFINED> instruction: 0xf1120303
    fb80:			; <UNDEFINED> instruction: 0xf14332ff
    fb84:			; <UNDEFINED> instruction: 0xf1b733ff
    fb88:	blx	890010 <__bss_end__@@Base+0x409f04>
    fb8c:	blx	10d7b0 <read_from_file_buffer2@@Base+0x7bf8>
    fb90:	svclt	0x0058f505
    fb94:			; <UNDEFINED> instruction: 0xf101fa43
    fb98:	streq	lr, [r5, -r7, asr #20]
    fb9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fba0:	movwmi	fp, #65368	; 0xff58
    fba4:	smladls	lr, fp, r3, r9
    fba8:	blls	d09828 <__bss_end__@@Base+0x88371c>
    fbac:	andsls	r2, fp, #0, 4
    fbb0:	ldrmi	r3, [pc], #-2817	; fbb8 <ZSTD_maxCLevel@plt+0xb6bc>
    fbb4:	vpmax.u8	d15, d5, d23
    fbb8:	ldrb	r9, [r8], -ip, lsl #6
    fbbc:	adcmi	r1, r2, #1664	; 0x680
    fbc0:	ldclge	6, cr15, [r4, #-252]!	; 0xffffff04
    fbc4:	ldrmi	r3, [fp], #796	; 0x31c
    fbc8:	strbmi	lr, [fp], -lr, ror #11
    fbcc:			; <UNDEFINED> instruction: 0x461a491a
    fbd0:	ldrbtmi	r2, [r9], #-1
    fbd4:	bl	fe84dbac <__bss_end__@@Base+0xfe3c7aa0>
    fbd8:	strcs	lr, [r0], #-1394	; 0xfffffa8e
    fbdc:	strb	r2, [r1, -r0, lsl #10]
    fbe0:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    fbe4:	movwcs	lr, #1663	; 0x67f
    fbe8:	ldmdbmi	r4, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fbec:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    fbf0:			; <UNDEFINED> instruction: 0xf0064478
    fbf4:			; <UNDEFINED> instruction: 0xf7f7fe21
    fbf8:	andcs	pc, r1, r9, asr #16
    fbfc:	bl	a4dbd4 <__bss_end__@@Base+0x5c7ac8>
    fc00:			; <UNDEFINED> instruction: 0xf7f4981a
    fc04:	ldrb	lr, [r1, #-2454]	; 0xfffff66a
    fc08:			; <UNDEFINED> instruction: 0xf7f49819
    fc0c:	strb	lr, [sp, #-2450]	; 0xfffff66e
    fc10:	b	cdbe8 <stotal_xattr_bytes@@Base+0x88050>
    fc14:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    fc18:	cdp2	0, 0, cr15, cr14, cr6, {0}
    fc1c:	svclt	0x0000e546
    fc20:	andeq	r5, r2, r2, lsl r7
    fc24:	andeq	r0, r0, r0, lsl #5
    fc28:	andeq	r5, r2, r6, ror #13
    fc2c:	andeq	r0, r1, r4, ror fp
    fc30:	andeq	r5, r2, r4, ror r5
    fc34:	muleq	r0, r4, r2
    fc38:	andeq	r0, r1, r2, lsr #12
    fc3c:	andeq	r0, r1, sl, lsr #25
    fc40:	ldrdeq	ip, [r0], -r4
    fc44:			; <UNDEFINED> instruction: 0x000105b2
    fc48:	mvnsmi	lr, #737280	; 0xb4000
    fc4c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    fc50:			; <UNDEFINED> instruction: 0xb0894fbf
    fc54:	cmncs	r0, #12224	; 0x2fc0
    fc58:	tstls	r1, pc, ror r4
    fc5c:	strmi	r9, [ip], -r0, lsl #6
    fc60:			; <UNDEFINED> instruction: 0xf50d597d
    fc64:	ldrmi	r5, [r6], -r0, lsl #2
    fc68:	andcs	r2, r0, #0, 6
    fc6c:	bicvs	r6, sp, sp, lsr #16
    fc70:	streq	pc, [r0, #-79]	; 0xffffffb1
    fc74:			; <UNDEFINED> instruction: 0x4607311c
    fc78:	stc2	7, cr15, [r0], #-988	; 0xfffffc24
    fc7c:	sbcshi	pc, r8, #14614528	; 0xdf0000
    fc80:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, lr}
    fc84:	sbcshi	pc, lr, r0
    fc88:	vadd.i8	d22, d7, d18
    fc8c:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d7, d0[6]
    fc90:	addsmi	r3, sl, #-1006632959	; 0xc4000001
    fc94:	sbcshi	pc, r0, r0, asr #32
    fc98:	blcs	12a42c <read_from_file_buffer2@@Base+0x24874>
    fc9c:	adcshi	pc, pc, r0, asr #32
    fca0:			; <UNDEFINED> instruction: 0xf0058aa0
    fca4:	blmi	feb8f7b0 <__bss_end__@@Base+0xfe7096a4>
    fca8:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fcac:			; <UNDEFINED> instruction: 0xf8c86885
    fcb0:	stccs	0, cr0, [r0, #-0]
    fcb4:	msrhi	CPSR_xc, r0
    fcb8:	ldrbeq	r8, [r9, #-2851]	; 0xfffff4dd
    fcbc:	strcs	pc, [r0, #963]	; 0x3c3
    fcc0:	mrshi	pc, (UNDEF: 19)	; <UNPREDICTABLE>
    fcc4:	stmiavs	r0!, {r0, r1, r2, r6, r9, fp, sp, lr}^
    fcc8:			; <UNDEFINED> instruction: 0xf10db147
    fccc:			; <UNDEFINED> instruction: 0x462a0918
    fcd0:	ldrmi	r4, [r8, r9, asr #12]!
    fcd4:			; <UNDEFINED> instruction: 0xf0003001
    fcd8:	blhi	8f0110 <__bss_end__@@Base+0x46a004>
    fcdc:			; <UNDEFINED> instruction: 0xf100061a
    fce0:	bmi	fe7f0030 <__bss_end__@@Base+0xfe369f24>
    fce4:	ldmibmi	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    fce8:	andcs	r4, r1, r3, lsr r6
    fcec:			; <UNDEFINED> instruction: 0xf7f44479
    fcf0:			; <UNDEFINED> instruction: 0xf8d8eb14
    fcf4:	ldmibmi	ip, {ip, sp}
    fcf8:	ldmdavs	sl, {r0, sp}^
    fcfc:			; <UNDEFINED> instruction: 0xf7f44479
    fd00:	blhi	90a938 <__bss_end__@@Base+0x48482c>
    fd04:			; <UNDEFINED> instruction: 0xf10007db
    fd08:	bmi	fe630084 <__bss_end__@@Base+0xfe1a9f78>
    fd0c:	ldmibmi	r8, {r1, r3, r4, r5, r6, sl, lr}
    fd10:	ldrbtmi	r2, [r9], #-1
    fd14:	bl	4dcec <stotal_xattr_bytes@@Base+0x8154>
    fd18:	ldreq	r8, [pc, r3, lsr #22]
    fd1c:	sbchi	pc, pc, r0, lsl #2
    fd20:	ldrbtmi	r4, [sl], #-2708	; 0xfffff56c
    fd24:	mulcs	r1, r4, r9
    fd28:			; <UNDEFINED> instruction: 0xf7f44479
    fd2c:	blhi	90a90c <__bss_end__@@Base+0x484800>
    fd30:			; <UNDEFINED> instruction: 0xf100071e
    fd34:	bmi	fe470040 <__bss_end__@@Base+0xfdfe9f34>
    fd38:	ldmibmi	r1, {r1, r3, r4, r5, r6, sl, lr}
    fd3c:	ldrbtmi	r2, [r9], #-1
    fd40:	b	ffacdd18 <__bss_end__@@Base+0xff647c0c>
    fd44:	ldrbeq	r8, [sp, #2851]	; 0xb23
    fd48:	adcshi	pc, r3, r0, lsl #2
    fd4c:	ldrbtmi	r4, [sl], #-2701	; 0xfffff573
    fd50:	andcs	r4, r1, sp, lsl #19
    fd54:			; <UNDEFINED> instruction: 0xf7f44479
    fd58:	blhi	90a8e0 <__bss_end__@@Base+0x4847d4>
    fd5c:			; <UNDEFINED> instruction: 0xf10006d8
    fd60:	bmi	fe2afffc <__bss_end__@@Base+0xfde29ef0>
    fd64:	stmibmi	sl, {r1, r3, r4, r5, r6, sl, lr}
    fd68:	ldrbtmi	r2, [r9], #-1
    fd6c:	b	ff54dd44 <__bss_end__@@Base+0xff0c7c38>
    fd70:	ldreq	r8, [r9], r3, lsr #22
    fd74:	addshi	pc, r7, r0, lsl #2
    fd78:	ldrbtmi	r4, [sl], #-2694	; 0xfffff57a
    fd7c:	andcs	r4, r1, r6, lsl #19
    fd80:			; <UNDEFINED> instruction: 0xf7f44479
    fd84:	blhi	90a8b4 <__bss_end__@@Base+0x4847a8>
    fd88:			; <UNDEFINED> instruction: 0xf100065a
    fd8c:	bmi	fe0effb8 <__bss_end__@@Base+0xfdc69eac>
    fd90:	stmibmi	r3, {r1, r3, r4, r5, r6, sl, lr}
    fd94:	ldrbtmi	r2, [r9], #-1
    fd98:	b	fefcdd70 <__bss_end__@@Base+0xfeb47c64>
    fd9c:	ldreq	r8, [fp, #2851]	; 0xb23
    fda0:	bmi	fe044f94 <__bss_end__@@Base+0xfdbbee88>
    fda4:	stmibmi	r0, {r1, r3, r4, r5, r6, sl, lr}
    fda8:	ldrbtmi	r2, [r9], #-1
    fdac:	b	fed4dd84 <__bss_end__@@Base+0xfe8c7c78>
    fdb0:	ldrdeq	lr, [sl, -r4]
    fdb4:			; <UNDEFINED> instruction: 0xf9b6f00c
    fdb8:	blpl	188b43c <__bss_end__@@Base+0x1405330>
    fdbc:	blvs	18cb440 <__bss_end__@@Base+0x1445334>
    fdc0:	strmi	r4, [fp], -r2, lsl #12
    fdc4:	blcs	60aed8 <__bss_end__@@Base+0x184dcc>
    fdc8:	andcs	r4, r1, r8, ror r9
    fdcc:	blvs	1cb670 <read_from_file_buffer2@@Base+0xc5ab8>
    fdd0:	mcr	4, 1, r4, cr7, cr9, {3}
    fdd4:	vstr	d7, [sp, #20]
    fdd8:	mrrc	11, 0, r6, r3, cr0
    fddc:			; <UNDEFINED> instruction: 0xf7f42b17
    fde0:	ldmdbmi	r3!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    fde4:	andcs	r6, r1, r2, ror #17
    fde8:			; <UNDEFINED> instruction: 0xf7f44479
    fdec:	ldmdbmi	r1!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}^
    fdf0:	andcs	r6, r1, r2, lsr #18
    fdf4:			; <UNDEFINED> instruction: 0xf7f44479
    fdf8:	stmdbmi	pc!, {r4, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    fdfc:	andcs	r6, r1, r2, ror #16
    fe00:			; <UNDEFINED> instruction: 0xf7f44479
    fe04:	stmdbmi	sp!, {r1, r3, r7, r9, fp, sp, lr, pc}^
    fe08:	andcs	r8, r1, r2, ror #22
    fe0c:			; <UNDEFINED> instruction: 0xf7f44479
    fe10:	andcs	lr, sl, r4, lsl #21
    fe14:	b	1b4ddec <__bss_end__@@Base+0x16c7ce0>
    fe18:	ldrdeq	pc, [r0], -r8
    fe1c:	blhi	fe8c7e94 <__bss_end__@@Base+0xfe441d88>
    fe20:	bcs	f2db4 <stotal_xattr_bytes@@Base+0xad21c>
    fe24:	stmdami	r6!, {r3, r5, fp, ip, lr, pc}^
    fe28:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
    fe2c:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    fe30:	stc2	0, cr15, [r2, #-24]	; 0xffffffe8
    fe34:	and	r2, pc, r0
    fe38:	cmnne	r3, #1879048196	; 0x70000004	; <UNPREDICTABLE>
    fe3c:	cmneq	r3, #207618048	; 0xc600000	; <UNPREDICTABLE>
    fe40:	mlale	r3, sl, r2, r4
    fe44:			; <UNDEFINED> instruction: 0x4631485f
    fe48:			; <UNDEFINED> instruction: 0xf0064478
    fe4c:	ldmdami	lr, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    fe50:			; <UNDEFINED> instruction: 0xf0064478
    fe54:	strdcs	pc, [r0], -r1
    fe58:			; <UNDEFINED> instruction: 0xf50d495c
    fe5c:	bmi	f64a64 <__bss_end__@@Base+0xade958>
    fe60:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    fe64:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    fe68:	subsmi	r6, r1, sl, lsl r8
    fe6c:			; <UNDEFINED> instruction: 0xf50dd164
    fe70:	andlt	r5, r9, r0, lsl #26
    fe74:	mvnshi	lr, #12386304	; 0xbd0000
    fe78:			; <UNDEFINED> instruction: 0x46314855
    fe7c:			; <UNDEFINED> instruction: 0xf0064478
    fe80:	ldrdcs	pc, [r0], -fp
    fe84:	bmi	1509e2c <__bss_end__@@Base+0x1083d20>
    fe88:			; <UNDEFINED> instruction: 0xe72c447a
    fe8c:			; <UNDEFINED> instruction: 0x46314852
    fe90:			; <UNDEFINED> instruction: 0xf0064478
    fe94:	ldrdcs	pc, [r0], -r1
    fe98:	bmi	1449e18 <__bss_end__@@Base+0xfc3d0c>
    fe9c:			; <UNDEFINED> instruction: 0xe782447a
    fea0:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
    fea4:	bmi	1409c80 <__bss_end__@@Base+0xf83b74>
    fea8:			; <UNDEFINED> instruction: 0xe767447a
    feac:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
    feb0:	bmi	13c9c1c <__bss_end__@@Base+0xf43b10>
    feb4:	smlsldx	r4, fp, sl, r4
    feb8:	ldrbtmi	r4, [sl], #-2637	; 0xfffff5b3
    febc:	bmi	1389bb8 <__bss_end__@@Base+0xf03aac>
    fec0:			; <UNDEFINED> instruction: 0xe72f447a
    fec4:	ldrbtmi	r4, [sl], #-2636	; 0xfffff5b4
    fec8:	tstcs	r0, r1, lsr #14
    fecc:			; <UNDEFINED> instruction: 0xf10d2260
    fed0:			; <UNDEFINED> instruction: 0x46380918
    fed4:	stmib	sp, {r8, r9, sp}^
    fed8:	tstls	r0, r1, lsl #18
    fedc:	blx	1b4dee0 <__bss_end__@@Base+0x16c7dd4>
    fee0:	mvnlt	r4, r2, lsl #12
    fee4:	ldrdcc	pc, [r0], -r8
    fee8:	bvs	17ea270 <__bss_end__@@Base+0x1364164>
    feec:			; <UNDEFINED> instruction: 0xf47f2f00
    fef0:	stmdami	r2, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    fef4:			; <UNDEFINED> instruction: 0xf0064478
    fef8:	mulcs	r0, pc, ip	; <UNPREDICTABLE>
    fefc:	stmdavs	r2, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    ff00:	ldmdami	pc!, {r0, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    ff04:			; <UNDEFINED> instruction: 0xf0064478
    ff08:	ldmdami	lr!, {r0, r1, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    ff0c:			; <UNDEFINED> instruction: 0xf0064478
    ff10:	ldmdbmi	sp!, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
    ff14:			; <UNDEFINED> instruction: 0x46084479
    ff18:	ldc2	0, cr15, [sl, #20]
    ff1c:	ldr	r4, [fp, r8, lsr #12]
    ff20:	ldmdami	sl!, {r0, r2, ip, pc}
    ff24:			; <UNDEFINED> instruction: 0xf0064478
    ff28:	ldmdami	r9!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    ff2c:			; <UNDEFINED> instruction: 0xf0064478
    ff30:	bls	18f144 <read_from_file_buffer2@@Base+0x8958c>
    ff34:	usada8	pc, r0, r6, r4	; <UNPREDICTABLE>
    ff38:	stmda	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff3c:	andhi	pc, r0, pc, lsr #7
    ff40:	andeq	r0, r0, r0
    ff44:	svccc	0x00500000
    ff48:	andeq	r0, r0, r0
    ff4c:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    ff50:	andeq	r4, r2, r4, ror #31
    ff54:	andeq	r0, r0, r0, lsl #5
    ff58:			; <UNDEFINED> instruction: 0x00024fbc
    ff5c:	andeq	r0, r0, ip, lsl #5
    ff60:	andeq	lr, r0, r0, ror #29
    ff64:	ldrdeq	r0, [r1], -r4
    ff68:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    ff6c:			; <UNDEFINED> instruction: 0x0000eeb8
    ff70:	strdeq	r0, [r1], -r2
    ff74:	andeq	lr, r0, r2, lsr #29
    ff78:	strdeq	r0, [r1], -r8
    ff7c:	andeq	lr, r0, ip, lsl #29
    ff80:	strdeq	r0, [r1], -sl
    ff84:	andeq	lr, r0, r6, ror lr
    ff88:	andeq	r0, r1, r4, lsl #16
    ff8c:	andeq	lr, r0, r0, ror #28
    ff90:	andeq	r0, r1, sl, lsl #16
    ff94:	andeq	sp, r0, r6, ror #20
    ff98:	andeq	r0, r1, r0, lsr #16
    ff9c:	andeq	sp, r0, r0, asr sl
    ffa0:	andeq	r0, r1, sl, lsr r8
    ffa4:	andeq	lr, r0, r0, lsr #28
    ffa8:	andeq	r0, r1, r2, asr #16
    ffac:	andeq	r0, r1, r4, lsr r8
    ffb0:	andeq	r0, r1, r8, asr #16
    ffb4:	andeq	r0, r1, ip, asr #16
    ffb8:	andeq	r0, r1, ip, asr r8
    ffbc:	andeq	r0, r1, r8, ror #16
    ffc0:	andeq	r0, r1, lr, ror #9
    ffc4:	andeq	r0, r1, r4, lsr r4
    ffc8:	andeq	r0, r1, r4, asr r4
    ffcc:	ldrdeq	r4, [r2], -sl
    ffd0:	andeq	r0, r1, ip, lsr r5
    ffd4:	andeq	r0, r1, r4, ror #7
    ffd8:	andeq	r0, r1, r4, asr #8
    ffdc:	andeq	sp, r0, r4, asr #18
    ffe0:	andeq	lr, r0, r2, lsr #26
    ffe4:	andeq	lr, r0, ip, lsl sp
    ffe8:	andeq	sp, r0, r2, lsr r9
    ffec:	andeq	r0, r1, r4, asr #7
    fff0:			; <UNDEFINED> instruction: 0x000103be
    fff4:			; <UNDEFINED> instruction: 0x000103b8
    fff8:			; <UNDEFINED> instruction: 0x000103b2
    fffc:	muleq	r1, ip, r5
   10000:	andeq	r0, r1, r4, lsl #10
   10004:	andeq	lr, r0, r4, asr #7
   10008:			; <UNDEFINED> instruction: 0x0000ecb0
   1000c:	andeq	r0, r1, r0, lsr r5
   10010:	andeq	sp, r0, r0, lsl r5
   10014:	svcmi	0x00f0e92d
   10018:	stc	6, cr4, [sp, #-608]!	; 0xfffffda0
   1001c:	strmi	r8, [r9], r2, lsl #22
   10020:			; <UNDEFINED> instruction: 0x4604497a
   10024:	mcr	4, 0, r4, cr8, cr9, {3}
   10028:	sbcslt	r4, r7, r0, lsl sl
   1002c:	vnmulls.f64	d25, d2, d20
   10030:	blge	4ca784 <__bss_end__@@Base+0x44678>
   10034:	movwls	r4, #42054	; 0xa446
   10038:	rsbspl	pc, pc, r6, lsl #10
   1003c:	eorscc	r4, pc, r4, ror fp	; <UNPREDICTABLE>
   10040:	rscspl	pc, pc, r0, lsr #8
   10044:	andseq	pc, pc, r0, lsr #32
   10048:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1004c:			; <UNDEFINED> instruction: 0xf04f9355
   10050:	bl	690c58 <__bss_end__@@Base+0x20ab4c>
   10054:			; <UNDEFINED> instruction: 0xf14b0302
   10058:	ldrmi	r0, [r9], -r0, lsl #8
   1005c:	strtmi	r9, [r2], -r3, ror #22
   10060:	andne	lr, r6, #3358720	; 0x334000
   10064:	andne	lr, ip, #3358720	; 0x334000
   10068:	blls	1974c94 <__bss_end__@@Base+0x14eeb88>
   1006c:			; <UNDEFINED> instruction: 0xf7f49308
   10070:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
   10074:	adcshi	pc, ip, r0
   10078:	strmi	r2, [r5], -r0, lsl #28
   1007c:	svcge	0x000cdd46
   10080:	andshi	pc, r0, sp, asr #17
   10084:	bmi	44b8ec <sort_info_list@@Base+0x57ec>
   10088:			; <UNDEFINED> instruction: 0x46bb46b0
   1008c:	beq	4c1d0 <stotal_xattr_bytes@@Base+0x6638>
   10090:			; <UNDEFINED> instruction: 0x6706e9dd
   10094:	strmi	lr, [r2], #4
   10098:	cfldr32le	mvfx4, [r2, #-832]!	; 0xfffffcc0
   1009c:			; <UNDEFINED> instruction: 0x670ce9dd
   100a0:	movweq	lr, #43944	; 0xaba8
   100a4:	andeq	lr, sl, #5120	; 0x1400
   100a8:	svcpl	0x0000f5b3
   100ac:			; <UNDEFINED> instruction: 0xf8cd4620
   100b0:	svclt	0x00acb000
   100b4:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   100b8:	stmib	sp, {r8, r9, sp}^
   100bc:	ldrtmi	r3, [r2], -r1, lsl #4
   100c0:			; <UNDEFINED> instruction: 0xf7ff463b
   100c4:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   100c8:	strmi	sp, [r3], r5, ror #3
   100cc:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   100d0:	blx	feccc0f2 <__bss_end__@@Base+0xfe845fe6>
   100d4:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
   100d8:	blx	febcc0fa <__bss_end__@@Base+0xfe745fee>
   100dc:			; <UNDEFINED> instruction: 0xf7f34628
   100e0:	ldrbmi	lr, [sp], -r8, lsr #30
   100e4:	blmi	12a2a20 <__bss_end__@@Base+0xe1c914>
   100e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   100ec:	blls	156a15c <__bss_end__@@Base+0x10e4050>
   100f0:			; <UNDEFINED> instruction: 0xf040405a
   100f4:	strtmi	r8, [r8], -r9, lsl #1
   100f8:	ldc	0, cr11, [sp], #348	; 0x15c
   100fc:	pop	{r1, r8, r9, fp, pc}
   10100:	stmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   10104:	strbmi	r6, [r6], -r6, lsl #14
   10108:			; <UNDEFINED> instruction: 0x8010f8dd
   1010c:	svceq	0x0000f1b9
   10110:	ldrmi	sp, [r0, #94]!	; 0x5e
   10114:			; <UNDEFINED> instruction: 0x4647da5c
   10118:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1011c:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   10120:			; <UNDEFINED> instruction: 0xf10dac12
   10124:			; <UNDEFINED> instruction: 0x960b0a50
   10128:	stmibpl	r8!, {r1, r3, r5, r6, r7, r8, fp, ip}^
   1012c:	ldmdavs	r1, {r0, r1, r3, r6, r9, sl, lr}^
   10130:			; <UNDEFINED> instruction: 0x46066892
   10134:	mcrrne	3, 0, ip, r3, cr7
   10138:	svcvc	0x0080f5b3
   1013c:	strcc	sp, [ip, -pc, asr #24]
   10140:	sub	fp, r2, fp, lsl #23
   10144:	bleq	8c554 <stotal_xattr_bytes@@Base+0x469bc>
   10148:	vmla.i8	<illegal reg q8.5>, q8, <illegal reg q12.5>
   1014c:	ldrbmi	r1, [r0], -r1, lsl #6
   10150:			; <UNDEFINED> instruction: 0xf7f3465a
   10154:	bl	14c00c <read_from_file_buffer2@@Base+0x46454>
   10158:			; <UNDEFINED> instruction: 0xf04f020b
   1015c:			; <UNDEFINED> instruction: 0xf8d90100
   10160:	andsvc	r3, r1, #4
   10164:	stceq	0, cr15, [r0], {79}	; 0x4f
   10168:			; <UNDEFINED> instruction: 0xb000f8b4
   1016c:	ldreq	r4, [sl], #-1616	; 0xfffff9b0
   10170:			; <UNDEFINED> instruction: 0xe004f8b4
   10174:	andeq	lr, fp, #18432	; 0x4800
   10178:	tstmi	r3, #323584	; 0x4f000
   1017c:			; <UNDEFINED> instruction: 0xbc04e9cd
   10180:			; <UNDEFINED> instruction: 0xf9b49905
   10184:	bl	10fc194 <__bss_end__@@Base+0xc76088>
   10188:			; <UNDEFINED> instruction: 0xf8cd0101
   1018c:	strmi	lr, [fp], -r4
   10190:	ldrdne	pc, [r8], -r9
   10194:	tstls	r0, r9, asr r4
   10198:	stmiahi	r3!, {r6, r7, r8, r9, sl, lr}^
   1019c:	movwcc	r1, #7794	; 0x1e72
   101a0:	orrslt	r4, r6, pc, lsl r4
   101a4:	stmibne	sl!, {r1, r2, r4, r9, sl, lr}^
   101a8:	strtmi	r5, [r3], -r8, ror #19
   101ac:	ldmdavs	r1, {r3, r8, r9, sl, ip, sp}^
   101b0:	stmiahi	r2!, {r0, r1, r8, r9, lr, pc}^
   101b4:	stmible	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   101b8:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   101bc:	blx	f4c1de <__bss_end__@@Base+0xac60d2>
   101c0:			; <UNDEFINED> instruction: 0xf7f34628
   101c4:	strcs	lr, [r0, #-3766]	; 0xfffff14a
   101c8:	blls	30a000 <read_from_file_buffer@@Base+0xc43a0>
   101cc:	sfmle	f4, 4, [fp], #748	; 0x2ec
   101d0:	bls	1b6e00 <read_from_file_buffer2@@Base+0xb1248>
   101d4:	bne	ff4eb448 <__bss_end__@@Base+0xff06533c>
   101d8:	andsvs	r9, r3, r9, lsl #20
   101dc:	ldmdami	r1, {r1, r7, r8, r9, sl, sp, lr, pc}
   101e0:			; <UNDEFINED> instruction: 0xf0064478
   101e4:	strtmi	pc, [r8], -r9, lsr #22
   101e8:	mcr	7, 5, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
   101ec:	ldrb	r2, [r9, -r0, lsl #10]!
   101f0:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   101f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   101f8:			; <UNDEFINED> instruction: 0xf0063114
   101fc:			; <UNDEFINED> instruction: 0xf7f6fb1d
   10200:	andcs	pc, r1, r5, asr #26
   10204:	stmda	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10208:	svc	0x0006f7f3
   1020c:	andeq	r4, r2, r8, lsl ip
   10210:	andeq	r0, r0, r0, lsl #5
   10214:			; <UNDEFINED> instruction: 0x000105ba
   10218:	andeq	sp, r0, r6, ror #6
   1021c:	andeq	r4, r2, r4, asr fp
   10220:	andeq	r0, r1, r2, lsr #10
   10224:	andeq	r0, r1, r4, asr #9
   10228:	andeq	r0, r1, r4, lsr #13
   1022c:	andeq	ip, r0, lr, asr #7
   10230:	svcmi	0x00f0e92d
   10234:			; <UNDEFINED> instruction: 0xf8b1b08b
   10238:	svcge	0x0004a01a
   1023c:	strmi	r4, [r3], ip, asr #20
   10240:	bvs	4d670 <stotal_xattr_bytes@@Base+0x7ad8>
   10244:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
   10248:	b	13e8434 <__bss_end__@@Base+0xf62328>
   1024c:			; <UNDEFINED> instruction: 0xf10a0a8a
   10250:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
   10254:	bpl	4d904 <stotal_xattr_bytes@@Base+0x7d6c>
   10258:	ldmdavs	fp, {r1, r2, r4, r5, r6, r8, r9, fp}
   1025c:			; <UNDEFINED> instruction: 0xf04f617b
   10260:	strbtmi	r0, [fp], -r0, lsl #6
   10264:	bl	fe8e1bac <__bss_end__@@Base+0xfe45baa0>
   10268:	ldrmi	r0, [sp], r6, asr #7
   1026c:	svc	0x00aef7f3
   10270:	stmib	r7, {r2, r8, r9, fp, sp, pc}^
   10274:	stmdacs	r0, {r1, ip, sp}
   10278:	ldmvs	fp!, {r0, r2, r3, r5, r6, ip, lr, pc}
   1027c:	strls	r0, [r0], #-244	; 0xffffff0c
   10280:	movwls	r4, #5720	; 0x1658
   10284:	ldmib	r3, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
   10288:			; <UNDEFINED> instruction: 0xf7f7230c
   1028c:			; <UNDEFINED> instruction: 0x4604f917
   10290:	subsle	r2, r1, r0, lsl #16
   10294:	ldrdls	pc, [ip], -r7
   10298:	movweq	pc, #50122	; 0xc3ca	; <UNPREDICTABLE>
   1029c:			; <UNDEFINED> instruction: 0xf04f68ba
   102a0:	strbmi	r0, [sp], -r0, lsl #16
   102a4:	beq	24c934 <read_from_file_buffer@@Base+0x6cd4>
   102a8:	muls	r3, r9, r6
   102ac:	streq	pc, [r1], #-264	; 0xfffffef8
   102b0:	movwcs	lr, #10746	; 0x29fa
   102b4:	strls	r4, [r2, #-692]	; 0xfffffd4c
   102b8:			; <UNDEFINED> instruction: 0xf5054658
   102bc:	svclt	0x000c5500
   102c0:	vst1.16	{d20-d22}, [pc], r9
   102c4:	mrsls	r5, (UNDEF: 17)
   102c8:	mrsls	r2, (UNDEF: 16)
   102cc:			; <UNDEFINED> instruction: 0xf874f7ff
   102d0:	strtmi	fp, [r0], r8, ror #3
   102d4:	blle	ffa6199c <__bss_end__@@Base+0xff5db890>
   102d8:	blhi	1cea4d8 <__bss_end__@@Base+0x18643cc>
   102dc:	ldmvs	fp!, {r0, r1, r4, r6, r8, ip, sp, pc}^
   102e0:	svcne	0x001d2400
   102e4:	svceq	0x0004f855
   102e8:			; <UNDEFINED> instruction: 0xf7f73401
   102ec:	blhi	1d0f968 <__bss_end__@@Base+0x188985c>
   102f0:	lfmle	f4, 2, [r7], #652	; 0x28c
   102f4:	blmi	7e2b7c <__bss_end__@@Base+0x35ca70>
   102f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   102fc:	ldmdbvs	fp!, {r1, r3, r4, fp, sp, lr}^
   10300:	qsuble	r4, sl, r6
   10304:			; <UNDEFINED> instruction: 0x371c68f8
   10308:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   1030c:	ldmvs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10310:	ldmdami	sl, {r2, r9, sl, lr}
   10314:	bl	e1c20 <stotal_xattr_bytes@@Base+0x9c088>
   10318:	ldrbtmi	r0, [r8], #-968	; 0xfffffc38
   1031c:	movwcs	lr, #2515	; 0x9d3
   10320:			; <UNDEFINED> instruction: 0xf0069400
   10324:	ldmdami	r6, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
   10328:			; <UNDEFINED> instruction: 0xf0064478
   1032c:	ldmvs	r8!, {r0, r2, r7, r9, fp, ip, sp, lr, pc}^
   10330:	ldcl	7, cr15, [lr, #972]!	; 0x3cc
   10334:			; <UNDEFINED> instruction: 0xe7dd60fc
   10338:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   1033c:	blx	1f4c35c <__bss_end__@@Base+0x1ac6250>
   10340:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   10344:	blx	1e4c364 <__bss_end__@@Base+0x19c6258>
   10348:			; <UNDEFINED> instruction: 0xf7f368f8
   1034c:	ldrshtvs	lr, [ip], #210	; 0xd2
   10350:			; <UNDEFINED> instruction: 0xf7f3e7d0
   10354:	stmdbmi	sp, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
   10358:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   1035c:			; <UNDEFINED> instruction: 0x31284478
   10360:	blx	1acc380 <__bss_end__@@Base+0x1646274>
   10364:	ldc2	7, cr15, [r2], {246}	; 0xf6
   10368:			; <UNDEFINED> instruction: 0xf7f32001
   1036c:	svclt	0x0000ef72
   10370:	strdeq	r4, [r2], -r6
   10374:	andeq	r0, r0, r0, lsl #5
   10378:	andeq	r4, r2, r4, asr #18
   1037c:	andeq	r0, r1, lr, lsl #8
   10380:	andeq	sp, r0, r4, lsl r1
   10384:	andeq	r0, r1, lr, asr #7
   10388:	strdeq	sp, [r0], -sl
   1038c:	andeq	r0, r1, lr, lsr r5
   10390:	andeq	ip, r0, r8, ror #4
   10394:	svcmi	0x00f0e92d
   10398:	stmdbvs	fp, {r0, r3, r7, ip, sp, pc}
   1039c:	stmdbmi	r3, {r2, r3, r9, sl, lr}^
   103a0:	bmi	10fbfb8 <__bss_end__@@Base+0xc75eac>
   103a4:	b	13e1db8 <__bss_end__@@Base+0xf5bcac>
   103a8:	ldrbtmi	r1, [r9], #-2563	; 0xfffff5fd
   103ac:	ldrbtpl	pc, [pc], sl, lsl #10	; <UNPREDICTABLE>
   103b0:	ldrcc	r4, [pc], -fp, ror #12
   103b4:	ldrbmi	r5, [r0], -sl, lsl #17
   103b8:	ldmdavs	r2, {r1, r2, r4, r5, r6, r8, r9, fp}
   103bc:			; <UNDEFINED> instruction: 0xf04f60fa
   103c0:	bl	fe8d0bc8 <__bss_end__@@Base+0xfe44aabc>
   103c4:	ldrmi	r0, [sp], r6, asr #7
   103c8:	svc	0x0000f7f3
   103cc:	stmib	r7, {r2, r8, r9, fp, sp, pc}^
   103d0:	stmdacs	r0, {ip, sp}
   103d4:	ldmdavs	fp!, {r1, r2, r3, r4, r6, ip, lr, pc}
   103d8:			; <UNDEFINED> instruction: 0x465800f5
   103dc:	movwls	r9, #5376	; 0x1500
   103e0:	tstcs	r4, #212, 18	; 0x350000
   103e4:			; <UNDEFINED> instruction: 0xf86af7f7
   103e8:	stmdacs	r0, {r2, r9, sl, lr}
   103ec:			; <UNDEFINED> instruction: 0xf8d7d043
   103f0:	vaddl.u8	<illegal reg q12.5>, d10, d4
   103f4:	ldmdavs	sl!, {r2, r3, r8, r9}
   103f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   103fc:			; <UNDEFINED> instruction: 0xf1a2464d
   10400:	ldrmi	r0, [r9], r8, lsl #20
   10404:			; <UNDEFINED> instruction: 0xf108e013
   10408:	ldmib	sl!, {r0, sl}^
   1040c:	adcsmi	r2, r4, #134217728	; 0x8000000
   10410:	ldrbmi	r9, [r8], -r2, lsl #10
   10414:	strpl	pc, [r0, #-1285]	; 0xfffffafb
   10418:	strbmi	fp, [r9], -ip, lsl #30
   1041c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   10420:	tstcs	r0, r1, lsl #2
   10424:			; <UNDEFINED> instruction: 0xf7fe9100
   10428:	cmnlt	r8, r7, asr #31	; <UNPREDICTABLE>
   1042c:	ldrmi	r4, [r0, #1696]!	; 0x6a0
   10430:	bmi	8473dc <__bss_end__@@Base+0x3c12d0>
   10434:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   10438:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1043c:	ldrshmi	r6, [sl], #-139	; 0xffffff75
   10440:	ldmdavs	r8!, {r1, r2, r5, r8, ip, lr, pc}^
   10444:	ssatmi	r3, #30, r4, lsl #14
   10448:	svchi	0x00f0e8bd
   1044c:			; <UNDEFINED> instruction: 0x4604683b
   10450:			; <UNDEFINED> instruction: 0x46414819
   10454:	biceq	lr, r8, #3072	; 0xc00
   10458:	ldmib	r3, {r3, r4, r5, r6, sl, lr}^
   1045c:	strls	r2, [r0], #-768	; 0xfffffd00
   10460:			; <UNDEFINED> instruction: 0xf9eaf006
   10464:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   10468:			; <UNDEFINED> instruction: 0xf9e6f006
   1046c:			; <UNDEFINED> instruction: 0xf7f36878
   10470:	rsbsvs	lr, ip, r0, ror #26
   10474:	ldmdami	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10478:			; <UNDEFINED> instruction: 0xf0064478
   1047c:	ldmdami	r1, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   10480:			; <UNDEFINED> instruction: 0xf0064478
   10484:	ldmdavs	r8!, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   10488:	ldcl	7, cr15, [r2, #-972]	; 0xfffffc34
   1048c:			; <UNDEFINED> instruction: 0xe7d0607c
   10490:	stcl	7, cr15, [r2, #972]	; 0x3cc
   10494:	stmdami	sp, {r2, r3, r8, fp, lr}
   10498:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1049c:			; <UNDEFINED> instruction: 0xf0063138
   104a0:			; <UNDEFINED> instruction: 0xf7f6f9cb
   104a4:	strdcs	pc, [r1], -r3
   104a8:	mrc	7, 6, APSR_nzcv, cr2, cr3, {7}
   104ac:	muleq	r2, r2, r8
   104b0:	andeq	r0, r0, r0, lsl #5
   104b4:	andeq	r4, r2, r6, lsl #16
   104b8:	andeq	r0, r1, r4, lsr r3
   104bc:	ldrdeq	ip, [r0], -r6
   104c0:	andeq	r0, r1, ip, ror #5
   104c4:			; <UNDEFINED> instruction: 0x0000cfbc
   104c8:	andeq	r0, r1, r0, lsl #8
   104cc:	andeq	ip, r0, sl, lsr #2
   104d0:	svcmi	0x00f0e92d
   104d4:	stmdavs	fp, {r0, r3, r7, ip, sp, pc}^
   104d8:	stmdbmi	r3, {r2, r3, r9, sl, lr}^
   104dc:	bmi	10fc0f4 <__bss_end__@@Base+0xc75fe8>
   104e0:	b	13e1ef4 <__bss_end__@@Base+0xf5bde8>
   104e4:	ldrbtmi	r0, [r9], #-2755	; 0xfffff53d
   104e8:	ldrbtpl	pc, [pc], sl, lsl #10	; <UNPREDICTABLE>
   104ec:	ldrcc	r4, [pc], -fp, ror #12
   104f0:	ldrbmi	r5, [r0], -sl, lsl #17
   104f4:	ldmdavs	r2, {r1, r2, r4, r5, r6, r8, r9, fp}
   104f8:			; <UNDEFINED> instruction: 0xf04f60fa
   104fc:	bl	fe8d0d04 <__bss_end__@@Base+0xfe44abf8>
   10500:	ldrmi	r0, [sp], r6, asr #7
   10504:	mcr	7, 3, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
   10508:	stmib	r7, {r2, r8, r9, fp, sp, pc}^
   1050c:	stmdacs	r0, {ip, sp}
   10510:	ldmdavs	fp!, {r1, r2, r3, r4, r6, ip, lr, pc}
   10514:			; <UNDEFINED> instruction: 0x465800f5
   10518:	movwls	r9, #5376	; 0x1500
   1051c:	tstcs	r6, #212, 18	; 0x350000
   10520:			; <UNDEFINED> instruction: 0xffccf7f6
   10524:	stmdacs	r0, {r2, r9, sl, lr}
   10528:			; <UNDEFINED> instruction: 0xf8d7d043
   1052c:	vaddl.u8	<illegal reg q12.5>, d10, d4
   10530:	ldmdavs	sl!, {r2, r3, r8, r9}
   10534:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10538:			; <UNDEFINED> instruction: 0xf1a2464d
   1053c:	ldrmi	r0, [r9], r8, lsl #20
   10540:			; <UNDEFINED> instruction: 0xf108e013
   10544:	ldmib	sl!, {r0, sl}^
   10548:	adcsmi	r2, r4, #134217728	; 0x8000000
   1054c:	ldrbmi	r9, [r8], -r2, lsl #10
   10550:	strpl	pc, [r0, #-1285]	; 0xfffffafb
   10554:	strbmi	fp, [r9], -ip, lsl #30
   10558:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   1055c:	tstcs	r0, r1, lsl #2
   10560:			; <UNDEFINED> instruction: 0xf7fe9100
   10564:	cmnlt	r8, r9, lsr #30	; <UNPREDICTABLE>
   10568:	ldrmi	r4, [r0, #1696]!	; 0x6a0
   1056c:	bmi	847518 <__bss_end__@@Base+0x3c140c>
   10570:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   10574:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10578:	ldrshmi	r6, [sl], #-139	; 0xffffff75
   1057c:	ldmdavs	r8!, {r1, r2, r5, r8, ip, lr, pc}^
   10580:	ssatmi	r3, #30, r4, lsl #14
   10584:	svchi	0x00f0e8bd
   10588:			; <UNDEFINED> instruction: 0x4604683b
   1058c:			; <UNDEFINED> instruction: 0x46414819
   10590:	biceq	lr, r8, #3072	; 0xc00
   10594:	ldmib	r3, {r3, r4, r5, r6, sl, lr}^
   10598:	strls	r2, [r0], #-768	; 0xfffffd00
   1059c:			; <UNDEFINED> instruction: 0xf94cf006
   105a0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   105a4:			; <UNDEFINED> instruction: 0xf948f006
   105a8:			; <UNDEFINED> instruction: 0xf7f36878
   105ac:	rsbsvs	lr, ip, r2, asr #25
   105b0:	ldmdami	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   105b4:			; <UNDEFINED> instruction: 0xf0064478
   105b8:	ldmdami	r1, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   105bc:			; <UNDEFINED> instruction: 0xf0064478
   105c0:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   105c4:	ldc	7, cr15, [r4], #972	; 0x3cc
   105c8:			; <UNDEFINED> instruction: 0xe7d0607c
   105cc:	stc	7, cr15, [r4, #-972]!	; 0xfffffc34
   105d0:	stmdami	sp, {r2, r3, r8, fp, lr}
   105d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   105d8:			; <UNDEFINED> instruction: 0xf006314c
   105dc:			; <UNDEFINED> instruction: 0xf7f6f92d
   105e0:	andcs	pc, r1, r5, asr fp	; <UNPREDICTABLE>
   105e4:	mrc	7, 1, APSR_nzcv, cr4, cr3, {7}
   105e8:	andeq	r4, r2, r6, asr r7
   105ec:	andeq	r0, r0, r0, lsl #5
   105f0:	andeq	r4, r2, sl, asr #13
   105f4:	andeq	r0, r1, r4, ror #4
   105f8:	muleq	r0, sl, lr
   105fc:	andeq	r0, r1, r8, lsl r2
   10600:	andeq	ip, r0, r0, lsl #29
   10604:	andeq	r0, r1, r4, asr #5
   10608:	andeq	fp, r0, lr, ror #31
   1060c:	svcmi	0x00f0e92d
   10610:			; <UNDEFINED> instruction: 0x4614b0bd
   10614:	eorls	r4, r2, #2097152	; 0x200000
   10618:	bmi	fee61e54 <__bss_end__@@Base+0xfe9dbd48>
   1061c:	blmi	fee752bc <__bss_end__@@Base+0xfe9ef1b0>
   10620:			; <UNDEFINED> instruction: 0xf8d4447a
   10624:	ldmib	r4, {r2, r6, sp, pc}^
   10628:	ldmpl	r3, {r3, fp, sp, lr}^
   1062c:	ldmdavs	fp, {r1, r2, r4, r5, r7, fp, lr}
   10630:			; <UNDEFINED> instruction: 0xf04f933b
   10634:	stcvs	3, cr0, [r3], #-0
   10638:	tstls	r2, #120, 8	; 0x78000000
   1063c:	tstcs	r2, #212, 18	; 0x350000
   10640:	tstcs	r4, #3358720	; 0x334000
   10644:			; <UNDEFINED> instruction: 0x93289b46
   10648:			; <UNDEFINED> instruction: 0x93279b47
   1064c:			; <UNDEFINED> instruction: 0x93299b48
   10650:			; <UNDEFINED> instruction: 0x93219b49
   10654:	tstls	sp, #75776	; 0x12800
   10658:	tstls	lr, #76800	; 0x12c00
   1065c:	tstls	r3, #76, 22	; 0x13000
   10660:			; <UNDEFINED> instruction: 0x93209b4d
   10664:	ldrmi	r9, [r9], lr, asr #22
   10668:	tstls	r6, #80896	; 0x13c00
   1066c:	ldmib	sp, {r4, r6, r8, r9, fp, ip, pc}^
   10670:	tstls	r7, #23592960	; 0x1680000
   10674:	tstls	r8, #82944	; 0x14400
   10678:	tstls	r9, #83968	; 0x14800
   1067c:	tstls	sl, #84992	; 0x14c00
   10680:	tstls	fp, #84, 22	; 0x15000
   10684:	tstls	pc, #87040	; 0x15400
   10688:	tstls	ip, #88064	; 0x15800
   1068c:			; <UNDEFINED> instruction: 0x93239b57
   10690:			; <UNDEFINED> instruction: 0x93249b58
   10694:			; <UNDEFINED> instruction: 0x93259b59
   10698:	stc	7, cr15, [ip, #972]	; 0x3cc
   1069c:	strtmi	r4, [r8], -r1, lsr #12
   106a0:	ldc2	0, cr15, [r6, #40]	; 0x28
   106a4:			; <UNDEFINED> instruction: 0xf0002800
   106a8:	stmdbvs	r3!, {r0, r1, r2, r5, r6, r7, pc}
   106ac:			; <UNDEFINED> instruction: 0xf0402b00
   106b0:	ldmib	r4, {r1, r3, r4, r6, r7, pc}^
   106b4:	movwcc	r2, #4886	; 0x1316
   106b8:			; <UNDEFINED> instruction: 0xf1b2bf08
   106bc:	strdle	r3, [r7], -pc	; <UNPREDICTABLE>
   106c0:	strtmi	r4, [r8], -r1, lsr #12
   106c4:			; <UNDEFINED> instruction: 0xff04f7ff
   106c8:	stmdacs	r0, {r3, r4, r5, sp, lr}
   106cc:	sbcshi	pc, r4, r0
   106d0:	strtmi	r4, [r8], -r1, lsr #12
   106d4:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
   106d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   106dc:	sbchi	pc, ip, r0
   106e0:	b	13f7350 <__bss_end__@@Base+0xf71244>
   106e4:	bls	4a3344 <__bss_end__@@Base+0x1d238>
   106e8:	blmi	24b01c <read_from_file_buffer@@Base+0x53bc>
   106ec:	eorls	pc, ip, sp, asr #17
   106f0:	tstls	r0, #1610612747	; 0x6000000b
   106f4:	tsteq	r2, fp, lsl fp
   106f8:			; <UNDEFINED> instruction: 0xf04f9b19
   106fc:	ldmib	sp, {sl, fp}^
   10700:	bl	1332b58 <__bss_end__@@Base+0xeaca4c>
   10704:	strtmi	r0, [r8], -sl, lsl #24
   10708:			; <UNDEFINED> instruction: 0x1c02e9cd
   1070c:	stmdbge	fp!, {r0, r1, r2, r3, r8, r9, ip, pc}
   10710:	stmib	sp, {r3, r4, r8, r9, fp, ip, pc}^
   10714:	tstls	r7, r0, lsl #18
   10718:	movwls	sl, #59692	; 0xe92c
   1071c:	strls	r9, [r5], #-2839	; 0xfffff4e9
   10720:	movwls	r9, #54788	; 0xd604
   10724:	tstls	r6, r6, lsl fp
   10728:	movwls	r9, #50961	; 0xc711
   1072c:	movwls	r9, #43804	; 0xab1c
   10730:	movwls	r9, #39707	; 0x9b1b
   10734:	movwls	r9, #35603	; 0x8b13
   10738:			; <UNDEFINED> instruction: 0xf7fe4653
   1073c:	strmi	pc, [r0], r9, ror #29
   10740:			; <UNDEFINED> instruction: 0xf0002800
   10744:			; <UNDEFINED> instruction: 0xf8bd80b2
   10748:	bls	adca10 <__bss_end__@@Base+0x656904>
   1074c:	blcs	236bd0 <dupl@@Base+0x30f80>
   10750:	blcs	803b8 <stotal_xattr_bytes@@Base+0x3a820>
   10754:			; <UNDEFINED> instruction: 0xf04fbf0c
   10758:			; <UNDEFINED> instruction: 0xf04f0901
   1075c:	andvs	r0, sl, r0, lsl #18
   10760:	addhi	pc, sp, r0, asr #32
   10764:	stmdbls	pc!, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   10768:	ldrd	pc, [ip], #141	; 0x8d
   1076c:	addshi	pc, pc, r0
   10770:			; <UNDEFINED> instruction: 0xf8bd9a20
   10774:	blls	c50ac4 <__bss_end__@@Base+0x7ca9b8>
   10778:	bls	ca21d0 <__bss_end__@@Base+0x81c0c4>
   1077c:	andcs	pc, r0, ip, asr #17
   10780:	bls	75f394 <__bss_end__@@Base+0x2d9288>
   10784:			; <UNDEFINED> instruction: 0x46286010
   10788:	andsvs	r9, r3, lr, lsl sl
   1078c:	bls	8b7420 <__bss_end__@@Base+0x431314>
   10790:	blx	feca87fc <__bss_end__@@Base+0xfe8226f0>
   10794:	blls	94cda4 <__bss_end__@@Base+0x4c6c98>
   10798:	stmdbeq	r9, {r0, r2, r5, r9, fp, ip, pc}^
   1079c:	and	pc, r0, r3, asr #17
   107a0:	ldmdavs	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   107a4:	bls	874fb8 <__bss_end__@@Base+0x3eeeac>
   107a8:	andls	r9, r1, #33554432	; 0x2000000
   107ac:	ldmdavs	r2, {r5, r9, fp, ip, pc}
   107b0:	blls	7753b8 <__bss_end__@@Base+0x2ef2ac>
   107b4:			; <UNDEFINED> instruction: 0xf7ff681b
   107b8:	strmi	pc, [r1], sp, lsr #24
   107bc:	subsle	r2, lr, r0, lsl #16
   107c0:			; <UNDEFINED> instruction: 0xf7f34658
   107c4:	blls	9cbbdc <__bss_end__@@Base+0x545ad0>
   107c8:	stmdacs	r0, {r3, r4, sp, lr}
   107cc:	addhi	pc, fp, r0
   107d0:	ldrbmi	r9, [r3], -r1
   107d4:			; <UNDEFINED> instruction: 0x46289a12
   107d8:	andlt	pc, r0, sp, asr #17
   107dc:	mcr2	7, 3, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
   107e0:	rsbsle	r2, r5, r0, lsl #16
   107e4:			; <UNDEFINED> instruction: 0xf8d39b21
   107e8:	ldrbmi	sl, [r0], -r0
   107ec:	stcl	7, cr15, [lr], #972	; 0x3cc
   107f0:	andsvs	r9, r8, r7, lsr #22
   107f4:	rsbsle	r2, r6, r0, lsl #16
   107f8:	strtmi	r9, [r8], -r1
   107fc:	andge	pc, r0, sp, asr #17
   10800:	tstcs	r2, #212, 18	; 0x350000
   10804:	mrc2	7, 2, pc, cr10, cr6, {7}
   10808:	subsle	r2, r8, r0, lsl #16
   1080c:	ldmdavs	sl, {r0, r1, r4, r8, r9, fp, ip, pc}
   10810:	andsls	r4, r2, #838860800	; 0x32000000
   10814:			; <UNDEFINED> instruction: 0xf7f34610
   10818:	bls	a4bb88 <__bss_end__@@Base+0x5c5a7c>
   1081c:	stmdacs	r0, {r4, sp, lr}
   10820:	stmdbls	fp!, {r0, r5, r6, ip, lr, pc}
   10824:	strbmi	r9, [r1], #-2578	; 0xfffff5ee
   10828:	bl	febce7fc <__bss_end__@@Base+0xfe7486f0>
   1082c:	ldmdavs	sl, {r0, r2, r3, r4, r8, r9, fp, ip, pc}
   10830:	ldmdavs	fp, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   10834:	andsls	r4, r2, #436207616	; 0x1a000000
   10838:			; <UNDEFINED> instruction: 0xf7f34610
   1083c:	bls	a8bb64 <__bss_end__@@Base+0x605a58>
   10840:	stmdacs	r0, {r4, sp, lr}
   10844:	strbmi	sp, [r9], -pc, asr #32
   10848:			; <UNDEFINED> instruction: 0xf7f39a12
   1084c:			; <UNDEFINED> instruction: 0x4638eb9e
   10850:	bl	1bce824 <__bss_end__@@Base+0x1748718>
   10854:			; <UNDEFINED> instruction: 0xf7f34640
   10858:	strbmi	lr, [r8], -ip, ror #22
   1085c:	bl	1a4e830 <__bss_end__@@Base+0x15c8724>
   10860:			; <UNDEFINED> instruction: 0x0110e9d4
   10864:			; <UNDEFINED> instruction: 0x4621e016
   10868:			; <UNDEFINED> instruction: 0xf7ff4628
   1086c:			; <UNDEFINED> instruction: 0xf8cbfd93
   10870:	stmdacs	r0, {}	; <UNPREDICTABLE>
   10874:	svcge	0x001df47f
   10878:	ldrtmi	r2, [r9], r0, lsl #14
   1087c:			; <UNDEFINED> instruction: 0x463846b8
   10880:	bl	15ce854 <__bss_end__@@Base+0x1148748>
   10884:			; <UNDEFINED> instruction: 0xf7f34640
   10888:			; <UNDEFINED> instruction: 0x4648eb54
   1088c:	bl	144e860 <__bss_end__@@Base+0xfc8754>
   10890:	mrscs	r2, (UNDEF: 0)
   10894:	blmi	6e3110 <__bss_end__@@Base+0x25d004>
   10898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1089c:	blls	eea90c <__bss_end__@@Base+0xa64800>
   108a0:	tstle	lr, sl, asr r0
   108a4:	pop	{r0, r2, r3, r4, r5, ip, sp, pc}
   108a8:			; <UNDEFINED> instruction: 0x46818ff0
   108ac:	bls	84a850 <__bss_end__@@Base+0x3c4744>
   108b0:	strheq	pc, [sl], #141	; 0x8d	; <UNPREDICTABLE>
   108b4:	strhcc	pc, [r8], #141	; 0x8d	; <UNPREDICTABLE>
   108b8:	bls	c22310 <__bss_end__@@Base+0x79c204>
   108bc:	ldmdami	r4, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   108c0:			; <UNDEFINED> instruction: 0xf0054478
   108c4:	ldmdami	r3, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   108c8:			; <UNDEFINED> instruction: 0xf0054478
   108cc:			; <UNDEFINED> instruction: 0xe7d6ffb5
   108d0:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   108d4:			; <UNDEFINED> instruction: 0xffb0f005
   108d8:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   108dc:			; <UNDEFINED> instruction: 0xffacf005
   108e0:			; <UNDEFINED> instruction: 0xf7f3e7cd
   108e4:	stmdbmi	lr, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   108e8:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   108ec:	smccc	17480	; 0x4448
   108f0:			; <UNDEFINED> instruction: 0xffa2f005
   108f4:			; <UNDEFINED> instruction: 0xf9caf7f6
   108f8:			; <UNDEFINED> instruction: 0xf7f32001
   108fc:	svclt	0x0000ecaa
   10900:	andeq	r4, r2, ip, lsl r6
   10904:	andeq	r0, r0, r0, lsl #5
   10908:	andeq	r0, r1, r4, lsl #4
   1090c:	andeq	r4, r2, r4, lsr #7
   10910:			; <UNDEFINED> instruction: 0x0000ffb8
   10914:	andeq	ip, r0, r4, ror fp
   10918:	andeq	pc, r0, sl, lsl #31
   1091c:	andeq	ip, r0, r2, ror #22
   10920:	andeq	pc, r0, lr, lsr #31
   10924:	ldrdeq	fp, [r0], -r8
   10928:			; <UNDEFINED> instruction: 0x4604b510
   1092c:	ldrdcc	lr, [r0], -r4
   10930:	blcs	7cb40 <stotal_xattr_bytes@@Base+0x36fa8>
   10934:	blcs	c4980 <stotal_xattr_bytes@@Base+0x7ede8>
   10938:	tstls	r1, r5, lsl r0
   1093c:			; <UNDEFINED> instruction: 0xfff4f7ff
   10940:	stmdbls	r1, {r0, r1, r5, r6, r7, fp, sp, lr}
   10944:	andsle	r2, r5, r2, lsl #22
   10948:	svclt	0x00082b03
   1094c:	tstle	pc, r0, lsl #16
   10950:	ldmib	r4, {r2, r5, r7, fp, sp, lr}^
   10954:	blcs	5c95c <stotal_xattr_bytes@@Base+0x16dc4>
   10958:	stmvs	r3, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1095c:	andlt	r1, r2, r0, lsr #26
   10960:			; <UNDEFINED> instruction: 0x4010e8bd
   10964:			; <UNDEFINED> instruction: 0xf7ff4718
   10968:	blx	fec508ec <__bss_end__@@Base+0xfe7ca7e0>
   1096c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   10970:	ldclt	0, cr11, [r0, #-8]
   10974:	mvnle	r2, r0, lsl #16
   10978:	svclt	0x0000e7fa
   1097c:	andcs	r6, r0, #13303808	; 0xcb0000
   10980:	addcs	pc, r8, r3, lsl #17
   10984:	svclt	0x00004770
   10988:	andcs	r6, r1, #13303808	; 0xcb0000
   1098c:	addcs	pc, r8, r3, lsl #17
   10990:	svclt	0x00004770
   10994:	andcs	r6, r1, #13303808	; 0xcb0000
   10998:	addcs	pc, r9, r3, lsl #17
   1099c:	svclt	0x00004770
   109a0:	andcs	r6, r0, #13303808	; 0xcb0000
   109a4:	addcs	pc, r9, r3, lsl #17
   109a8:	svclt	0x00004770
   109ac:	andcs	r6, r0, #13303808	; 0xcb0000
   109b0:	addcs	pc, sl, r3, lsr #17
   109b4:	svclt	0x00004770
   109b8:	vadd.i8	q11, q8, <illegal reg q5.5>
   109bc:			; <UNDEFINED> instruction: 0xf8a31201
   109c0:	ldrbmi	r2, [r0, -sl, lsl #1]!
   109c4:	stmiavs	fp, {r1, r6, r8, fp, sp, lr}^
   109c8:	orrsvs	r6, sl, r2, lsl r8
   109cc:	svclt	0x00004770
   109d0:	stmiavs	fp, {r1, r6, r8, fp, sp, lr}^
   109d4:	bicsvs	r6, sl, r2, lsl r8
   109d8:	svclt	0x00004770
   109dc:	stmiavs	fp, {r1, r6, r8, fp, sp, lr}^
   109e0:	andne	lr, r0, #3440640	; 0x348000
   109e4:	andne	lr, r6, #3194880	; 0x30c000
   109e8:	svclt	0x00004770
   109ec:	suble	r2, r8, r0, lsl #16
   109f0:	ldrlt	r2, [r0], #-768	; 0xfffffd00
   109f4:	bcs	2ac04 <_IO_stdin_used@@Base+0xe654>
   109f8:			; <UNDEFINED> instruction: 0x7c03db29
   109fc:	eorsle	r2, fp, r0, lsl #22
   10a00:	cmnmi	r0, #16777216	; 0x1000000	; <UNPREDICTABLE>
   10a04:	svcmi	0x0080f5b3
   10a08:			; <UNDEFINED> instruction: 0xf011d002
   10a0c:	eorsle	r0, r3, r9, asr #30
   10a10:			; <UNDEFINED> instruction: 0xf00368c3
   10a14:	tstmi	r3, #603979777	; 0x24000001
   10a18:	bcs	eab28 <stotal_xattr_bytes@@Base+0xa4f90>
   10a1c:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   10a20:	strne	pc, [ip], #-2
   10a24:	vst1.8	{d0-d3}, [r1 :64], r1
   10a28:	tstmi	r9, #112, 2
   10a2c:	stmdacs	r0, {fp, sp, lr}
   10a30:	strmi	sp, [r8], -r0, ror #3
   10a34:	blmi	14ebb0 <read_from_file_buffer2@@Base+0x48ff8>
   10a38:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   10a3c:	tsteq	r2, r1, lsr #20
   10a40:			; <UNDEFINED> instruction: 0xe7f34319
   10a44:	tsteq	r3, r1, lsr #20
   10a48:	tstmi	r9, #240, 14	; 0x3c00000
   10a4c:			; <UNDEFINED> instruction: 0xf112e7ee
   10a50:	svclt	0x00080f6f
   10a54:	movweq	pc, #28673	; 0x7001	; <UNPREDICTABLE>
   10a58:			; <UNDEFINED> instruction: 0xf112d007
   10a5c:	svclt	0x00080f75
   10a60:	orrne	pc, r2, #67108867	; 0x4000003
   10a64:	rsbcc	sp, r7, #1
   10a68:	sbcseq	sp, sl, r8
   10a6c:	b	10aad84 <__bss_end__@@Base+0xc24c78>
   10a70:	tstmi	r3, #805306376	; 0x30000008
   10a74:	strb	r4, [pc, r3, lsr #32]
   10a78:	bfi	r4, r3, #12, #2
   10a7c:	biceq	pc, r2, #67108867	; 0x4000003
   10a80:			; <UNDEFINED> instruction: 0x4608e7f3
   10a84:	svclt	0x00004770
   10a88:	stmiavs	ip, {r4, r8, sl, ip, sp, pc}^
   10a8c:	stmdbvs	r1!, {r6, r8, fp, sp, lr}
   10a90:			; <UNDEFINED> instruction: 0xffacf7ff
   10a94:	ldflts	f6, [r0, #-128]	; 0xffffff80
   10a98:	svclt	0x00004770
   10a9c:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10aa0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10aa4:	svcmi	0x0000f5b3
   10aa8:	stmiavs	r1, {r2, r3, r8, ip, lr, pc}^
   10aac:	stmvs	fp, {r4, r5, sl, ip, sp, pc}
   10ab0:	eorle	r2, r1, r2, lsl #22
   10ab4:	andsle	r2, r3, r3, lsl #22
   10ab8:	svclt	0x00182b01
   10abc:	andle	r2, r3, r0
   10ac0:			; <UNDEFINED> instruction: 0x4770bc30
   10ac4:	ldrbmi	r2, [r0, -r0]!
   10ac8:	strmi	lr, [ip, #-2514]	; 0xfffff62e
   10acc:	movwcs	lr, #2513	; 0x9d1
   10ad0:	svclt	0x0008429d
   10ad4:	lfmlt	f4, 4, [r0], #-592	; 0xfffffdb0
   10ad8:	andcs	fp, r1, ip, lsl #30
   10adc:	ldrbmi	r2, [r0, -r0]!
   10ae0:	ldrdeq	lr, [r0, -r1]
   10ae4:	movwcs	lr, #51666	; 0xc9d2
   10ae8:	addsmi	fp, r0, #48, 24	; 0x3000
   10aec:	movweq	lr, #15217	; 0x3b71
   10af0:			; <UNDEFINED> instruction: 0x2001bfb4
   10af4:	ldrbmi	r2, [r0, -r0]!
   10af8:	strmi	lr, [ip, #-2514]	; 0xfffff62e
   10afc:	movwcs	lr, #2513	; 0x9d1
   10b00:	bl	1d61558 <__bss_end__@@Base+0x18db44c>
   10b04:	ldclt	3, cr0, [r0], #-12
   10b08:			; <UNDEFINED> instruction: 0x2001bfb4
   10b0c:	ldrbmi	r2, [r0, -r0]!
   10b10:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10b14:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10b18:	svcmi	0x0080f5b3
   10b1c:	stmiavs	r1, {r2, r3, r8, ip, lr, pc}^
   10b20:	stmvs	fp, {r4, r5, sl, ip, sp, pc}
   10b24:	eorle	r2, r1, r2, lsl #22
   10b28:	andsle	r2, r3, r3, lsl #22
   10b2c:	svclt	0x00182b01
   10b30:	andle	r2, r3, r0
   10b34:			; <UNDEFINED> instruction: 0x4770bc30
   10b38:	ldrbmi	r2, [r0, -r0]!
   10b3c:	strmi	lr, [ip, #-2514]	; 0xfffff62e
   10b40:	movwcs	lr, #2513	; 0x9d1
   10b44:	svclt	0x0008429d
   10b48:	lfmlt	f4, 4, [r0], #-592	; 0xfffffdb0
   10b4c:	andcs	fp, r1, ip, lsl #30
   10b50:	ldrbmi	r2, [r0, -r0]!
   10b54:	ldrdeq	lr, [r0, -r1]
   10b58:	movwcs	lr, #51666	; 0xc9d2
   10b5c:	addsmi	fp, r0, #48, 24	; 0x3000
   10b60:	movweq	lr, #15217	; 0x3b71
   10b64:			; <UNDEFINED> instruction: 0x2001bfb4
   10b68:	ldrbmi	r2, [r0, -r0]!
   10b6c:	strmi	lr, [ip, #-2514]	; 0xfffff62e
   10b70:	movwcs	lr, #2513	; 0x9d1
   10b74:	bl	1d615cc <__bss_end__@@Base+0x18db4c0>
   10b78:	ldclt	3, cr0, [r0], #-12
   10b7c:			; <UNDEFINED> instruction: 0x2001bfb4
   10b80:	ldrbmi	r2, [r0, -r0]!
   10b84:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   10b88:	blcs	aaddc <stotal_xattr_bytes@@Base+0x65244>
   10b8c:	blcs	104ba8 <stotal_xattr_bytes@@Base+0xbf010>
   10b90:	blcs	84bf8 <stotal_xattr_bytes@@Base+0x3f060>
   10b94:	andcs	sp, r0, ip
   10b98:	ldmib	r1, {r4, r5, r6, r8, r9, sl, lr}^
   10b9c:	ldmib	r2, {r2, r3, r8}^
   10ba0:	addsmi	r2, r0, #0, 6
   10ba4:	movweq	lr, #15217	; 0x3b71
   10ba8:			; <UNDEFINED> instruction: 0x2001bfb4
   10bac:	ldrbmi	r2, [r0, -r0]!
   10bb0:	ldrdeq	lr, [ip, -r1]
   10bb4:	movwcs	lr, #2514	; 0x9d2
   10bb8:	svclt	0x00064299
   10bbc:	mulcs	r1, r0, r2
   10bc0:	ldrbmi	r2, [r0, -r0]!
   10bc4:	ldrdeq	lr, [ip, -r1]
   10bc8:	movwcs	lr, #2514	; 0x9d2
   10bcc:	orrmi	r4, fp, r2, lsl #5
   10bd0:			; <UNDEFINED> instruction: 0x2001bfb4
   10bd4:	ldrbmi	r2, [r0, -r0]!
   10bd8:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   10bdc:	blcs	aae30 <stotal_xattr_bytes@@Base+0x65298>
   10be0:	blcs	104bfc <stotal_xattr_bytes@@Base+0xbf064>
   10be4:	blcs	84c4c <stotal_xattr_bytes@@Base+0x3f0b4>
   10be8:	andcs	sp, r0, ip
   10bec:	ldmib	r1, {r4, r5, r6, r8, r9, sl, lr}^
   10bf0:	ldmib	r2, {r3, r4, r8}^
   10bf4:	addsmi	r2, r9, #0, 6
   10bf8:	addsmi	fp, r0, #8, 30
   10bfc:	andcs	fp, r1, r4, lsr pc
   10c00:	ldrbmi	r2, [r0, -r0]!
   10c04:			; <UNDEFINED> instruction: 0x0118e9d1
   10c08:	movwcs	lr, #2514	; 0x9d2
   10c0c:	svclt	0x00064299
   10c10:	mulcs	r1, r0, r2
   10c14:	ldrbmi	r2, [r0, -r0]!
   10c18:			; <UNDEFINED> instruction: 0x0118e9d1
   10c1c:	movwcs	lr, #2514	; 0x9d2
   10c20:	svclt	0x0008428b
   10c24:	svclt	0x00344282
   10c28:	andcs	r2, r0, r1
   10c2c:	svclt	0x00004770
   10c30:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   10c34:	blcs	aae88 <stotal_xattr_bytes@@Base+0x652f0>
   10c38:	blcs	104c54 <stotal_xattr_bytes@@Base+0xbf0bc>
   10c3c:	blcs	84cac <stotal_xattr_bytes@@Base+0x3f114>
   10c40:	andcs	sp, r0, sp
   10c44:	stmdbvs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   10c48:	ldrdeq	lr, [r0, -r2]
   10c4c:	addmi	r4, r2, #27262976	; 0x1a00000
   10c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10c54:	svclt	0x00b4418b
   10c58:	andcs	r2, r0, r1
   10c5c:	stmdbvs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   10c60:	ldrdeq	lr, [r0, -r2]
   10c64:	movwcs	r4, #1562	; 0x61a
   10c68:	svclt	0x00064299
   10c6c:	mulcs	r1, r0, r2
   10c70:	ldrbmi	r2, [r0, -r0]!
   10c74:	ldmib	r2, {r0, r1, r3, r6, r8, fp, sp, lr}^
   10c78:	ldrmi	r0, [sl], -r0, lsl #2
   10c7c:			; <UNDEFINED> instruction: 0xf04f4290
   10c80:	bl	1c51888 <__bss_end__@@Base+0x17cb77c>
   10c84:	svclt	0x00b40303
   10c88:	andcs	r2, r0, r1
   10c8c:	svclt	0x00004770
   10c90:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10c94:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10c98:	svcmi	0x0000f5b3
   10c9c:	stmiavs	r1, {r2, r3, r8, ip, lr, pc}^
   10ca0:	stmvs	fp, {r4, r5, sl, ip, sp, pc}
   10ca4:	eorle	r2, r1, r2, lsl #22
   10ca8:	andsle	r2, r3, r3, lsl #22
   10cac:	svclt	0x00182b01
   10cb0:	andle	r2, r3, r0
   10cb4:			; <UNDEFINED> instruction: 0x4770bc30
   10cb8:	ldrbmi	r2, [r0, -r0]!
   10cbc:	ldrmi	lr, [r0, #-2514]	; 0xfffff62e
   10cc0:	movwcs	lr, #2513	; 0x9d1
   10cc4:	svclt	0x0008429d
   10cc8:	lfmlt	f4, 4, [r0], #-592	; 0xfffffdb0
   10ccc:	andcs	fp, r1, ip, lsl #30
   10cd0:	ldrbmi	r2, [r0, -r0]!
   10cd4:	ldrdeq	lr, [r0, -r1]
   10cd8:	tstcs	r0, #3440640	; 0x348000
   10cdc:	addsmi	fp, r0, #48, 24	; 0x3000
   10ce0:	movweq	lr, #15217	; 0x3b71
   10ce4:			; <UNDEFINED> instruction: 0x2001bfb4
   10ce8:	ldrbmi	r2, [r0, -r0]!
   10cec:	ldrmi	lr, [r0, #-2514]	; 0xfffff62e
   10cf0:	movwcs	lr, #2513	; 0x9d1
   10cf4:	bl	1d6174c <__bss_end__@@Base+0x18db640>
   10cf8:	ldclt	3, cr0, [r0], #-12
   10cfc:			; <UNDEFINED> instruction: 0x2001bfb4
   10d00:	ldrbmi	r2, [r0, -r0]!
   10d04:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10d08:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10d0c:	svcmi	0x0080f5b3
   10d10:	stmiavs	r1, {r2, r3, r8, ip, lr, pc}^
   10d14:	stmvs	fp, {r4, r5, sl, ip, sp, pc}
   10d18:	eorle	r2, r1, r2, lsl #22
   10d1c:	andsle	r2, r3, r3, lsl #22
   10d20:	svclt	0x00182b01
   10d24:	andle	r2, r3, r0
   10d28:			; <UNDEFINED> instruction: 0x4770bc30
   10d2c:	ldrbmi	r2, [r0, -r0]!
   10d30:	ldrmi	lr, [r0, #-2514]	; 0xfffff62e
   10d34:	movwcs	lr, #2513	; 0x9d1
   10d38:	svclt	0x0008429d
   10d3c:	lfmlt	f4, 4, [r0], #-592	; 0xfffffdb0
   10d40:	andcs	fp, r1, ip, lsl #30
   10d44:	ldrbmi	r2, [r0, -r0]!
   10d48:	ldrdeq	lr, [r0, -r1]
   10d4c:	tstcs	r0, #3440640	; 0x348000
   10d50:	addsmi	fp, r0, #48, 24	; 0x3000
   10d54:	movweq	lr, #15217	; 0x3b71
   10d58:			; <UNDEFINED> instruction: 0x2001bfb4
   10d5c:	ldrbmi	r2, [r0, -r0]!
   10d60:	ldrmi	lr, [r0, #-2514]	; 0xfffff62e
   10d64:	movwcs	lr, #2513	; 0x9d1
   10d68:	bl	1d617c0 <__bss_end__@@Base+0x18db6b4>
   10d6c:	ldclt	3, cr0, [r0], #-12
   10d70:			; <UNDEFINED> instruction: 0x2001bfb4
   10d74:	ldrbmi	r2, [r0, -r0]!
   10d78:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   10d7c:	blcs	aafd0 <stotal_xattr_bytes@@Base+0x65438>
   10d80:	blcs	104d9c <stotal_xattr_bytes@@Base+0xbf204>
   10d84:	blcs	84dec <stotal_xattr_bytes@@Base+0x3f254>
   10d88:	andcs	sp, r0, ip
   10d8c:	ldmib	r1, {r4, r5, r6, r8, r9, sl, lr}^
   10d90:	ldmib	r2, {r4, r8}^
   10d94:	addsmi	r2, r0, #0, 6
   10d98:	movweq	lr, #15217	; 0x3b71
   10d9c:			; <UNDEFINED> instruction: 0x2001bfb4
   10da0:	ldrbmi	r2, [r0, -r0]!
   10da4:			; <UNDEFINED> instruction: 0x0110e9d1
   10da8:	movwcs	lr, #2514	; 0x9d2
   10dac:	svclt	0x00064299
   10db0:	mulcs	r1, r0, r2
   10db4:	ldrbmi	r2, [r0, -r0]!
   10db8:			; <UNDEFINED> instruction: 0x0110e9d1
   10dbc:	movwcs	lr, #2514	; 0x9d2
   10dc0:	orrmi	r4, fp, r2, lsl #5
   10dc4:			; <UNDEFINED> instruction: 0x2001bfb4
   10dc8:	ldrbmi	r2, [r0, -r0]!
   10dcc:	ldmvs	r3, {r1, r6, r7, fp, sp, lr}
   10dd0:	andle	r2, r5, r2, lsl #22
   10dd4:	andsle	r2, r9, r3, lsl #22
   10dd8:	andle	r2, ip, r1, lsl #22
   10ddc:	ldrbmi	r2, [r0, -r0]!
   10de0:	ldmib	r2, {r0, r1, r3, fp, sp, lr}^
   10de4:	ldrmi	r0, [sl], -r0, lsl #2
   10de8:	addmi	r1, r2, #57409536	; 0x36c0000
   10dec:	svclt	0x00b4418b
   10df0:	andcs	r2, r0, r1
   10df4:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}
   10df8:	ldrdeq	lr, [r0, -r2]
   10dfc:	bfine	r4, sl, #12, #16
   10e00:	svclt	0x00064299
   10e04:	mulcs	r1, r0, r2
   10e08:	ldrbmi	r2, [r0, -r0]!
   10e0c:	ldmib	r2, {r0, r1, r3, fp, sp, lr}^
   10e10:	ldrmi	r0, [sl], -r0, lsl #2
   10e14:	addsmi	r1, r0, #57409536	; 0x36c0000
   10e18:	movweq	lr, #15217	; 0x3b71
   10e1c:			; <UNDEFINED> instruction: 0x2001bfb4
   10e20:	ldrbmi	r2, [r0, -r0]!
   10e24:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10e28:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10e2c:	svcmi	0x0000f5b3
   10e30:	stmiavs	r1, {r0, r2, r4, r8, ip, lr, pc}^
   10e34:	movwcs	lr, #51666	; 0xc9d2
   10e38:	ldmib	r1, {r4, r5, sl, ip, sp, pc}^
   10e3c:	adcmi	r4, r2, #0, 10
   10e40:	andeq	lr, r5, r3, ror fp
   10e44:			; <UNDEFINED> instruction: 0x2000bfb8
   10e48:	ldmib	r1, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10e4c:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10e50:	movweq	lr, #15217	; 0x3b71
   10e54:	andcs	fp, r1, ip, lsr #31
   10e58:	ldclt	0, cr2, [r0], #-0
   10e5c:	andcs	r4, r0, r0, ror r7
   10e60:	svclt	0x00004770
   10e64:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10e68:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10e6c:	svcmi	0x0080f5b3
   10e70:	stmiavs	r1, {r0, r2, r4, r8, ip, lr, pc}^
   10e74:	movwcs	lr, #51666	; 0xc9d2
   10e78:	ldmib	r1, {r4, r5, sl, ip, sp, pc}^
   10e7c:	adcmi	r4, r2, #0, 10
   10e80:	andeq	lr, r5, r3, ror fp
   10e84:			; <UNDEFINED> instruction: 0x2000bfb8
   10e88:	ldmib	r1, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10e8c:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10e90:	movweq	lr, #15217	; 0x3b71
   10e94:	andcs	fp, r1, ip, lsr #31
   10e98:	ldclt	0, cr2, [r0], #-0
   10e9c:	andcs	r4, r0, r0, ror r7
   10ea0:	svclt	0x00004770
   10ea4:	stmdbvs	fp, {r6, r7, fp, sp, lr}
   10ea8:	ldmib	r3, {r4, r5, sl, ip, sp, pc}^
   10eac:	ldmib	r0, {r2, r3, r8, r9, sp}^
   10eb0:	adcmi	r4, r2, #0, 10
   10eb4:	tsteq	r5, r3, ror fp
   10eb8:			; <UNDEFINED> instruction: 0x2000bfb8
   10ebc:	ldmib	r0, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10ec0:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10ec4:	movweq	lr, #15217	; 0x3b71
   10ec8:	andcs	fp, r1, ip, lsr #31
   10ecc:	ldclt	0, cr2, [r0], #-0
   10ed0:	svclt	0x00004770
   10ed4:	stmdbvs	fp, {r6, r7, fp, sp, lr}
   10ed8:	ldmib	r3, {r4, r5, sl, ip, sp, pc}^
   10edc:	ldmib	r0, {r3, r4, r8, r9, sp}^
   10ee0:	adcmi	r4, fp, #0, 10
   10ee4:	adcmi	fp, r2, #8, 30
   10ee8:	andcs	fp, r0, r8, lsr pc
   10eec:	ldmib	r0, {r0, r1, r2, r8, r9, ip, lr, pc}^
   10ef0:	addsmi	r0, r9, #-2147483648	; 0x80000000
   10ef4:	addsmi	fp, r0, #8, 30
   10ef8:	andcs	fp, r1, ip, lsr #30
   10efc:	ldclt	0, cr2, [r0], #-0
   10f00:	svclt	0x00004770
   10f04:	ldrlt	r6, [r0], #-2315	; 0xfffff6f5
   10f08:	ldmdbvs	sl, {r2, r6, r7, fp, sp, lr}^
   10f0c:	ldmib	r4, {r8, r9, sp}^
   10f10:	addmi	r0, r2, #0, 2
   10f14:	tsteq	r1, r3, ror fp
   10f18:			; <UNDEFINED> instruction: 0x2000bfb8
   10f1c:	ldmib	r4, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10f20:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10f24:	movweq	lr, #15217	; 0x3b71
   10f28:	andcs	fp, r1, ip, lsr #31
   10f2c:			; <UNDEFINED> instruction: 0xf85d2000
   10f30:	ldrbmi	r4, [r0, -r4, lsl #22]!
   10f34:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10f38:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10f3c:	svcmi	0x0000f5b3
   10f40:	stmiavs	r1, {r0, r2, r4, r8, ip, lr, pc}^
   10f44:	tstcs	r0, #3440640	; 0x348000
   10f48:	ldmib	r1, {r4, r5, sl, ip, sp, pc}^
   10f4c:	adcmi	r4, r2, #0, 10
   10f50:	andeq	lr, r5, r3, ror fp
   10f54:			; <UNDEFINED> instruction: 0x2000bfb8
   10f58:	ldmib	r1, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10f5c:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10f60:	movweq	lr, #15217	; 0x3b71
   10f64:	andcs	fp, r1, ip, lsr #31
   10f68:	ldclt	0, cr2, [r0], #-0
   10f6c:	andcs	r4, r0, r0, ror r7
   10f70:	svclt	0x00004770
   10f74:	ldmdbvs	r3, {r1, r3, r8, fp, sp, lr}
   10f78:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   10f7c:	svcmi	0x0080f5b3
   10f80:	stmiavs	r1, {r0, r2, r4, r8, ip, lr, pc}^
   10f84:	tstcs	r0, #3440640	; 0x348000
   10f88:	ldmib	r1, {r4, r5, sl, ip, sp, pc}^
   10f8c:	adcmi	r4, r2, #0, 10
   10f90:	andeq	lr, r5, r3, ror fp
   10f94:			; <UNDEFINED> instruction: 0x2000bfb8
   10f98:	ldmib	r1, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10f9c:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10fa0:	movweq	lr, #15217	; 0x3b71
   10fa4:	andcs	fp, r1, ip, lsr #31
   10fa8:	ldclt	0, cr2, [r0], #-0
   10fac:	andcs	r4, r0, r0, ror r7
   10fb0:	svclt	0x00004770
   10fb4:	stmdbvs	fp, {r6, r7, fp, sp, lr}
   10fb8:	ldmib	r3, {r4, r5, sl, ip, sp, pc}^
   10fbc:	ldmib	r0, {r4, r8, r9, sp}^
   10fc0:	adcmi	r4, r2, #0, 10
   10fc4:	tsteq	r5, r3, ror fp
   10fc8:			; <UNDEFINED> instruction: 0x2000bfb8
   10fcc:	ldmib	r0, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   10fd0:	addsmi	r0, r0, #-2147483648	; 0x80000000
   10fd4:	movweq	lr, #15217	; 0x3b71
   10fd8:	andcs	fp, r1, ip, lsr #31
   10fdc:	ldclt	0, cr2, [r0], #-0
   10fe0:	svclt	0x00004770
   10fe4:	ldrlt	r6, [r0], #-2315	; 0xfffff6f5
   10fe8:	ldmibvs	sl, {r2, r6, r7, fp, sp, lr}^
   10fec:	ldmib	r4, {r8, r9, sp}^
   10ff0:	addmi	r0, r2, #0, 2
   10ff4:	tsteq	r1, r3, ror fp
   10ff8:			; <UNDEFINED> instruction: 0x2000bfb8
   10ffc:	ldmib	r4, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   11000:	addsmi	r0, r0, #-2147483648	; 0x80000000
   11004:	movweq	lr, #15217	; 0x3b71
   11008:	andcs	fp, r1, ip, lsr #31
   1100c:			; <UNDEFINED> instruction: 0xf85d2000
   11010:	ldrbmi	r4, [r0, -r4, lsl #22]!
   11014:	ldrlt	r6, [r0], #-2315	; 0xfffff6f5
   11018:	ldmibvs	sl, {r2, r6, r7, fp, sp, lr}
   1101c:	ldmib	r4, {r8, r9, sp}^
   11020:	addmi	r0, r2, #0, 2
   11024:	tsteq	r1, r3, ror fp
   11028:			; <UNDEFINED> instruction: 0x2000bfb8
   1102c:	ldmib	r4, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   11030:	addsmi	r0, r0, #-2147483648	; 0x80000000
   11034:	movweq	lr, #15217	; 0x3b71
   11038:	andcs	fp, r1, ip, lsr #31
   1103c:			; <UNDEFINED> instruction: 0xf85d2000
   11040:	ldrbmi	r4, [r0, -r4, lsl #22]!
   11044:	stmiavs	r4, {r4, sl, ip, sp, pc}^
   11048:	ldmib	r4, {r1, r3, fp, sp, lr}^
   1104c:	ldrbne	r0, [r3, r0, lsl #2]
   11050:	bl	1ce1a60 <__bss_end__@@Base+0x185b954>
   11054:	svclt	0x00b80101
   11058:	blle	1d9060 <read_from_file_buffer2@@Base+0xd34a8>
   1105c:	ldrdeq	lr, [r2, -r4]
   11060:	bl	1c61aa8 <__bss_end__@@Base+0x17db99c>
   11064:	svclt	0x00ac0303
   11068:	andcs	r2, r0, r1
   1106c:	blmi	14f1e8 <read_from_file_buffer2@@Base+0x49630>
   11070:	svclt	0x00004770
   11074:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   11078:	blcs	ab2cc <stotal_xattr_bytes@@Base+0x65734>
   1107c:	blcs	105098 <stotal_xattr_bytes@@Base+0xbf500>
   11080:	blcs	850f0 <stotal_xattr_bytes@@Base+0x3f558>
   11084:	andcs	sp, r0, sp
   11088:	stmibvs	fp, {r4, r5, r6, r8, r9, sl, lr}
   1108c:	ldrdeq	lr, [r0, -r2]
   11090:	addmi	r4, r2, #27262976	; 0x1a00000
   11094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11098:	svclt	0x00b4418b
   1109c:	andcs	r2, r0, r1
   110a0:	stmibvs	fp, {r4, r5, r6, r8, r9, sl, lr}
   110a4:	ldrdeq	lr, [r0, -r2]
   110a8:	movwcs	r4, #1562	; 0x61a
   110ac:	svclt	0x00064299
   110b0:	mulcs	r1, r0, r2
   110b4:	ldrbmi	r2, [r0, -r0]!
   110b8:	ldmib	r2, {r0, r1, r3, r7, r8, fp, sp, lr}^
   110bc:	ldrmi	r0, [sl], -r0, lsl #2
   110c0:			; <UNDEFINED> instruction: 0xf04f4290
   110c4:	bl	1c51ccc <__bss_end__@@Base+0x17cbbc0>
   110c8:	svclt	0x00b40303
   110cc:	andcs	r2, r0, r1
   110d0:	svclt	0x00004770
   110d4:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   110d8:	blcs	ab32c <stotal_xattr_bytes@@Base+0x65794>
   110dc:	blcs	1050f8 <stotal_xattr_bytes@@Base+0xbf560>
   110e0:	blcs	85150 <stotal_xattr_bytes@@Base+0x3f5b8>
   110e4:	andcs	sp, r0, sp
   110e8:	stmibvs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   110ec:	ldrdeq	lr, [r0, -r2]
   110f0:	addmi	r4, r2, #27262976	; 0x1a00000
   110f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   110f8:	svclt	0x00b4418b
   110fc:	andcs	r2, r0, r1
   11100:	stmibvs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   11104:	ldrdeq	lr, [r0, -r2]
   11108:	movwcs	r4, #1562	; 0x61a
   1110c:	svclt	0x00064299
   11110:	mulcs	r1, r0, r2
   11114:	ldrbmi	r2, [r0, -r0]!
   11118:	ldmib	r2, {r0, r1, r3, r6, r7, r8, fp, sp, lr}^
   1111c:	ldrmi	r0, [sl], -r0, lsl #2
   11120:			; <UNDEFINED> instruction: 0xf04f4290
   11124:	bl	1c51d2c <__bss_end__@@Base+0x17cbc20>
   11128:	svclt	0x00b40303
   1112c:	andcs	r2, r0, r1
   11130:	svclt	0x00004770
   11134:	stmiavs	r2, {r0, r1, r3, r8, fp, sp, lr}^
   11138:	ldmdavs	r0, {r0, r1, r3, r4, r8, fp, sp, lr}
   1113c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   11140:	blx	fec179a8 <__bss_end__@@Base+0xfe79189c>
   11144:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11148:	svclt	0x00004770
   1114c:	ldrbmi	r2, [r0, -r1]!
   11150:	ldrbmi	r2, [r0, -r0]!
   11154:	stmdbvs	r9, {r1, r6, r7, fp, sp, lr}
   11158:	andcc	lr, r0, #3440640	; 0x348000
   1115c:	andle	r2, r9, r1, lsl #22
   11160:	tstle	lr, r3, lsl #22
   11164:	vld2.8	{d6,d8}, [r0], r8
   11168:	bne	fe021330 <__bss_end__@@Base+0xfdb9b224>
   1116c:			; <UNDEFINED> instruction: 0xf080fab0
   11170:	ldrbmi	r0, [r0, -r0, asr #18]!
   11174:	b	cab5a8 <__bss_end__@@Base+0x82549c>
   11178:	svclt	0x000c0303
   1117c:	andcs	r2, r0, r1
   11180:	stmdblt	sl, {r4, r5, r6, r8, r9, sl, lr}
   11184:	ldrbmi	r2, [r0, -r1]!
   11188:	andsmi	r6, sl, #180224	; 0x2c000
   1118c:	andcs	fp, r1, r4, lsl pc
   11190:	ldrbmi	r2, [r0, -r0]!
   11194:			; <UNDEFINED> instruction: 0x4604b538
   11198:	ldrdcc	lr, [r0], -r0
   1119c:	andle	r2, fp, r1, lsl #22
   111a0:	andle	r2, r2, r2, lsl #22
   111a4:			; <UNDEFINED> instruction: 0xfff6f7ff
   111a8:			; <UNDEFINED> instruction: 0xf7ff68a0
   111ac:	qsub8mi	pc, r0, r3	; <UNPREDICTABLE>
   111b0:	ldrhtmi	lr, [r8], -sp
   111b4:	mrclt	7, 5, APSR_nzcv, cr10, cr2, {7}
   111b8:	blcs	2b2cc <_IO_stdin_used@@Base+0xed1c>
   111bc:	strcs	fp, [r0, #-4040]	; 0xfffff038
   111c0:	stmiavs	r3!, {r0, r3, r8, sl, fp, ip, lr, pc}^
   111c4:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   111c8:			; <UNDEFINED> instruction: 0xf7f23501
   111cc:	stmdavs	r3!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   111d0:	adcmi	r6, fp, #5963776	; 0x5b0000
   111d4:	stmiavs	r0!, {r0, r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
   111d8:	mcr	7, 5, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   111dc:	pop	{r5, r9, sl, lr}
   111e0:			; <UNDEFINED> instruction: 0xf7f24038
   111e4:	svclt	0x0000bea3
   111e8:	stmdbcs	r1, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   111ec:	addlt	r4, r3, r2, asr #28
   111f0:	cfldrsle	mvf4, [sp], {126}	; 0x7e
   111f4:	ldrmi	r4, [sp], -ip, lsl #12
   111f8:	ldmdavs	r7, {r0, r3, r4, r5, r6, r8, ip, sp, pc}
   111fc:			; <UNDEFINED> instruction: 0x4638493f
   11200:			; <UNDEFINED> instruction: 0xf7f24479
   11204:	strmi	lr, [r4], -r4, asr #28
   11208:	ldmdbmi	sp!, {r3, r4, r5, r8, ip, sp, pc}
   1120c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   11210:	mrc	7, 1, APSR_nzcv, cr12, cr2, {7}
   11214:	teqle	r4, r0, lsl #16
   11218:	andcs	r2, r4, r1, lsl #8
   1121c:	svc	0x00d6f7f2
   11220:	stmdacs	r0, {r1, r9, sl, lr}
   11224:	andcs	sp, r1, sp, asr r0
   11228:	eorvs	r6, sl, r4, lsl r0
   1122c:	ldcllt	0, cr11, [r0, #12]!
   11230:	strcs	r4, [r0], #-3892	; 0xfffff0cc
   11234:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   11238:	movwls	r4, #5656	; 0x1618
   1123c:	mcr	7, 7, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   11240:	blls	6b430 <stotal_xattr_bytes@@Base+0x25898>
   11244:	svcmi	0x00302101
   11248:	bne	ff422a64 <__bss_end__@@Base+0xfef9c958>
   1124c:	strtpl	r4, [ip], #-2607	; 0xfffff5d1
   11250:	ldrbtmi	r5, [sl], #-2550	; 0xfffff60a
   11254:			; <UNDEFINED> instruction: 0xf7f36830
   11258:	stmdami	sp!, {r3, r4, r5, r6, fp, sp, lr, pc}
   1125c:	eorscs	r6, r8, #3342336	; 0x330000
   11260:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   11264:	svc	0x002af7f2
   11268:	strtmi	r4, [fp], -sl, lsr #20
   1126c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   11270:			; <UNDEFINED> instruction: 0xf7f36830
   11274:	strtmi	lr, [r8], -sl, ror #16
   11278:	mrc	7, 2, APSR_nzcv, cr10, cr2, {7}
   1127c:	andlt	r4, r3, r0, lsr #12
   11280:	stmdbmi	r5!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   11284:	strcs	r4, [r2], #-1592	; 0xfffff9c8
   11288:			; <UNDEFINED> instruction: 0xf7f24479
   1128c:	stmdacs	r0, {r9, sl, fp, sp, lr, pc}
   11290:	svcmi	0x0022d0c3
   11294:	ldrbtmi	r2, [pc], #-1024	; 1129c <ZSTD_maxCLevel@plt+0xcda0>
   11298:			; <UNDEFINED> instruction: 0x4618683b
   1129c:			; <UNDEFINED> instruction: 0xf7f29301
   112a0:	ldmdavs	sl!, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   112a4:	tstcs	r1, r1, lsl #22
   112a8:			; <UNDEFINED> instruction: 0x46054f17
   112ac:	bmi	717df4 <__bss_end__@@Base+0x291ce8>
   112b0:	ldmibpl	r6!, {r2, r3, r5, sl, ip, lr}^
   112b4:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   112b8:	stmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   112bc:	ldmdavs	r3!, {r0, r3, r4, fp, lr}
   112c0:	tstcs	r1, ip, ror #4
   112c4:			; <UNDEFINED> instruction: 0xf7f24478
   112c8:	bmi	60ceb8 <__bss_end__@@Base+0x186dac>
   112cc:	tstcs	r1, fp, lsr #12
   112d0:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   112d4:	ldmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   112d8:			; <UNDEFINED> instruction: 0xf7f24628
   112dc:	strtmi	lr, [r0], -sl, lsr #28
   112e0:	ldmdbmi	r2, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   112e4:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   112e8:			; <UNDEFINED> instruction: 0xf0054478
   112ec:			; <UNDEFINED> instruction: 0xf7f5faa5
   112f0:	andcs	pc, r1, sp, asr #25
   112f4:	svc	0x00acf7f2
   112f8:	andeq	r3, r2, ip, asr #20
   112fc:	andeq	pc, r0, r8, ror r7	; <UNPREDICTABLE>
   11300:	andeq	pc, r0, lr, ror #14
   11304:	andeq	r4, r3, r0, ror r8
   11308:	andeq	r0, r0, ip, asr #5
   1130c:			; <UNDEFINED> instruction: 0x0000f6ba
   11310:	andeq	pc, r0, sl, asr #13
   11314:	strdeq	pc, [r0], -sl
   11318:	strdeq	pc, [r0], -ip
   1131c:	andeq	r4, r3, lr, lsl #16
   11320:	andeq	pc, r0, r8, asr r6	; <UNPREDICTABLE>
   11324:	andeq	pc, r0, ip, asr #13
   11328:	muleq	r0, r8, r6
   1132c:	andeq	r0, r1, r6, lsl #9
   11330:	ldrdeq	fp, [r0], -ip
   11334:	svcmi	0x00f0e92d
   11338:	stmdavc	r5, {r0, r1, r2, r4, r9, sl, lr}
   1133c:			; <UNDEFINED> instruction: 0xf8dfb083
   11340:	strmi	r9, [r4], -r0, lsl #6
   11344:	msreq	SPSR_c, #1073741865	; 0x40000029
   11348:	ldrbtmi	r9, [r9], #257	; 0x101
   1134c:	bcs	53debc <__bss_end__@@Base+0xb7db0>
   11350:	vadd.i8	d29, d4, d20
   11354:	vmlsl.s<illegal width 8>	q8, d0, d1[0]
   11358:	sbcsmi	r0, r6, r0, lsl r6
   1135c:			; <UNDEFINED> instruction: 0xf01643f6
   11360:			; <UNDEFINED> instruction: 0xf0400601
   11364:	vand	q12, q0, <illegal reg q5.5>
   11368:	blcs	519b8c <__bss_end__@@Base+0x93a80>
   1136c:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   11370:	tsteq	r6, r3, lsl r0	; <UNPREDICTABLE>
   11374:	andseq	r0, r7, r7, lsl r0
   11378:	andseq	r0, r7, r7, lsl r0
   1137c:	tsteq	r3, r7, lsl r0
   11380:	andseq	r0, r7, r7, lsl r0
   11384:	andseq	r0, r7, r7, lsl r0
   11388:	andseq	r0, r7, r7, lsl r0
   1138c:	tsteq	r1, r7, lsl r0
   11390:	andseq	r0, r7, r7, lsl r0
   11394:	andseq	r0, r7, r7, lsl r0
   11398:	tsteq	sl, r7, lsl r0
   1139c:	ldrbtne	pc, [pc], r0, asr #4	; <UNPREDICTABLE>
   113a0:			; <UNDEFINED> instruction: 0xf0002d00
   113a4:			; <UNDEFINED> instruction: 0xf04f8103
   113a8:	vmlsl.s8	q8, d0, d5
   113ac:			; <UNDEFINED> instruction: 0xf04f0a04
   113b0:	fstmdbxcs	sp!, {d0-d-1}	;@ Deprecated
   113b4:	rschi	pc, r5, r0
   113b8:	eorle	r2, sp, sp, lsr sp
   113bc:			; <UNDEFINED> instruction: 0xf0002d2b
   113c0:	svcmi	0x00a080de
   113c4:	ldrbtmi	r2, [pc], #-1280	; 113cc <ZSTD_maxCLevel@plt+0xced0>
   113c8:			; <UNDEFINED> instruction: 0x4618683b
   113cc:			; <UNDEFINED> instruction: 0xf7f29300
   113d0:	ldmdavs	sl!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}^
   113d4:	tstcs	r1, r0, lsl #22
   113d8:			; <UNDEFINED> instruction: 0x46064f9b
   113dc:	bmi	fe6d7f24 <__bss_end__@@Base+0xfe251e18>
   113e0:			; <UNDEFINED> instruction: 0xf8595435
   113e4:	ldrbtmi	r7, [sl], #-7
   113e8:			; <UNDEFINED> instruction: 0xf7f26838
   113ec:	bmi	fe64d2ac <__bss_end__@@Base+0xfe1c71a0>
   113f0:	tstcs	r1, r3, lsr #16
   113f4:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   113f8:	svc	0x00a6f7f2
   113fc:			; <UNDEFINED> instruction: 0x46334a95
   11400:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   11404:			; <UNDEFINED> instruction: 0xf7f26838
   11408:	ldrtmi	lr, [r0], -r0, lsr #31
   1140c:	ldc	7, cr15, [r0, #968]	; 0x3c8
   11410:	andlt	r4, r3, r8, lsr #12
   11414:	svchi	0x00f0e8bd
   11418:	stmdavc	r3!, {r9, sp}^
   1141c:	ldrbeq	pc, [r7, #3]!	; <UNPREDICTABLE>
   11420:	svclt	0x00182b75
   11424:	svclt	0x001b2d67
   11428:	strcs	r3, [r0, #-1025]	; 0xfffffbff
   1142c:	strtmi	r2, [r9], -r1, lsl #10
   11430:			; <UNDEFINED> instruction: 0xf1c3d11f
   11434:	strcc	r0, [r2], #-2048	; 0xfffff800
   11438:	andscs	r2, r4, r0, lsl #10
   1143c:			; <UNDEFINED> instruction: 0xf7f29200
   11440:	bls	4cf60 <stotal_xattr_bytes@@Base+0x73c8>
   11444:			; <UNDEFINED> instruction: 0xf0002800
   11448:	ldmdavs	r9!, {r0, r1, r2, r3, r5, r6, r7, pc}
   1144c:	andcs	r6, r0, #66	; 0x42
   11450:	strhi	lr, [r2], -r0, asr #19
   11454:	andvs	r7, r2, r5, lsl #8
   11458:			; <UNDEFINED> instruction: 0xf0002900
   1145c:	andvs	r8, r8, r3, lsr #1
   11460:	stmdavc	r5!, {r3, r4, r5, sp, lr}
   11464:			; <UNDEFINED> instruction: 0xd1a42d00
   11468:	ldrb	r2, [r2, r1]
   1146c:			; <UNDEFINED> instruction: 0xf8142501
   11470:	blcs	1e2107c <__bss_end__@@Base+0x199af70>
   11474:	blcs	16075dc <__bss_end__@@Base+0x11814d0>
   11478:	blcc	16479a8 <__bss_end__@@Base+0x11c189c>
   1147c:	ldmdale	r3, {r5, r8, r9, fp, sp}^
   11480:			; <UNDEFINED> instruction: 0xf850a002
   11484:	ldrmi	r3, [r8], #-35	; 0xffffffdd
   11488:	svclt	0x00004700
   1148c:			; <UNDEFINED> instruction: 0xffffffe1
   11490:	muleq	r0, sp, r0
   11494:	muleq	r0, sp, r0
   11498:	muleq	r0, sp, r0
   1149c:	muleq	r0, sp, r0
   114a0:	muleq	r0, sp, r0
   114a4:	muleq	r0, sp, r0
   114a8:	muleq	r0, sp, r0
   114ac:	muleq	r0, sp, r0
   114b0:	muleq	r0, sp, r0
   114b4:	muleq	r0, sp, r0
   114b8:	muleq	r0, sp, r0
   114bc:	muleq	r0, sp, r0
   114c0:	muleq	r0, sp, r0
   114c4:	muleq	r0, sp, r0
   114c8:	muleq	r0, sp, r0
   114cc:	muleq	r0, sp, r0
   114d0:	muleq	r0, sp, r0
   114d4:	muleq	r0, sp, r0
   114d8:	muleq	r0, sp, r0
   114dc:	muleq	r0, sp, r0
   114e0:	muleq	r0, sp, r0
   114e4:	muleq	r0, sp, r0
   114e8:	muleq	r0, sp, r0
   114ec:	muleq	r0, sp, r0
   114f0:	muleq	r0, sp, r0
   114f4:	andeq	r0, r0, r9, ror r1
   114f8:	andeq	r0, r0, pc, ror r1
   114fc:	andeq	r0, r0, r5, lsl #3
   11500:	muleq	r0, sp, r0
   11504:	muleq	r0, sp, r0
   11508:	andeq	r0, r0, fp, lsl #3
   1150c:	andeq	r0, r0, r3, ror r1
   11510:			; <UNDEFINED> instruction: 0xf0002b00
   11514:	blcc	af1734 <__bss_end__@@Base+0x66b628>
   11518:	blcs	4be08c <__bss_end__@@Base+0x37f80>
   1151c:	blx	307534 <read_from_file_buffer@@Base+0xc18d4>
   11520:	b	50e134 <__bss_end__@@Base+0x88028>
   11524:	cmnle	ip, sl, lsl #30
   11528:	strcs	r4, [r0, #-3915]	; 0xfffff0b5
   1152c:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   11530:	movwls	r4, #1560	; 0x618
   11534:	stcl	7, cr15, [sl, #-968]!	; 0xfffffc38
   11538:	blls	2b728 <_IO_stdin_used@@Base+0xf178>
   1153c:	svcmi	0x00422101
   11540:	bne	ff422d60 <__bss_end__@@Base+0xfef9cc54>
   11544:	ldrtpl	r4, [r5], #-2629	; 0xfffff5bb
   11548:	andvc	pc, r7, r9, asr r8	; <UNPREDICTABLE>
   1154c:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   11550:	mrc	7, 7, APSR_nzcv, cr10, cr2, {7}
   11554:	stmdavc	r3!, {r1, r6, r9, fp, lr}
   11558:	ldmdavs	r8!, {r0, r8, sp}
   1155c:			; <UNDEFINED> instruction: 0xf7f2447a
   11560:	bmi	104d138 <__bss_end__@@Base+0xbc702c>
   11564:	tstcs	r1, r3, lsr r6
   11568:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   1156c:	mcr	7, 7, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   11570:			; <UNDEFINED> instruction: 0xf7f24630
   11574:			; <UNDEFINED> instruction: 0x4628ecde
   11578:	pop	{r0, r1, ip, sp, pc}
   1157c:	andcs	r8, r1, #240, 30	; 0x3c0
   11580:	andcs	lr, r2, #19660800	; 0x12c0000
   11584:	vst1.16	{d30}, [r6], r9
   11588:			; <UNDEFINED> instruction: 0xf814661c
   1158c:			; <UNDEFINED> instruction: 0xf1a55f01
   11590:	strbt	r0, [sl], r1, ror #6
   11594:			; <UNDEFINED> instruction: 0xe7f84316
   11598:	strvs	pc, [r7], r6, asr #8
   1159c:			; <UNDEFINED> instruction: 0xf640e7f5
   115a0:	udf	#10095	; 0x276f
   115a4:	eorsvs	r9, r8, r1, lsl #22
   115a8:	smmla	sl, r8, r0, r6
   115ac:	ldrbtmi	r4, [lr], #-3630	; 0xfffff1d2
   115b0:			; <UNDEFINED> instruction: 0x46386837
   115b4:	stc	7, cr15, [sl, #-968]!	; 0xfffffc38
   115b8:	mcrmi	8, 1, r6, cr3, cr2, {3}
   115bc:	tstcs	r1, fp, lsr r6
   115c0:	blne	ff422dd8 <__bss_end__@@Base+0xfef9cccc>
   115c4:	strtpl	r4, [r5], #-2601	; 0xfffff5d7
   115c8:	andvs	pc, r6, r9, asr r8	; <UNPREDICTABLE>
   115cc:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   115d0:	mrc	7, 5, APSR_nzcv, cr10, cr2, {7}
   115d4:	ldmdavs	r3!, {r1, r2, r5, fp, lr}
   115d8:	tstcs	r1, r7, lsr r2
   115dc:			; <UNDEFINED> instruction: 0xf7f24478
   115e0:	bmi	94cba0 <__bss_end__@@Base+0x4c6a94>
   115e4:	tstcs	r1, r3, lsr #12
   115e8:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   115ec:	mcr	7, 5, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   115f0:			; <UNDEFINED> instruction: 0xf7f24620
   115f4:			; <UNDEFINED> instruction: 0x4628ec9e
   115f8:	pop	{r0, r1, ip, sp, pc}
   115fc:			; <UNDEFINED> instruction: 0xf0418ff0
   11600:	ldr	r0, [r4, -r9, asr #2]!
   11604:	orrsvc	pc, r2, r1, asr #8
   11608:	vst1.8	{d30}, [r1 :256], r1
   1160c:	str	r6, [lr, -r0, asr #2]!
   11610:	tstvc	r0, r1, asr #8	; <UNPREDICTABLE>
   11614:			; <UNDEFINED> instruction: 0xf041e72b
   11618:			; <UNDEFINED> instruction: 0xe7280192
   1161c:	ldrbtne	pc, [pc], r0, asr #4	; <UNPREDICTABLE>
   11620:	b	8b12c <stotal_xattr_bytes@@Base+0x45594>
   11624:	str	r0, [r8, -r6, lsl #16]
   11628:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   1162c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11630:			; <UNDEFINED> instruction: 0xf0053114
   11634:			; <UNDEFINED> instruction: 0xf7f5f901
   11638:	andcs	pc, r1, r9, lsr #22
   1163c:	mcr	7, 0, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
   11640:	strdeq	r3, [r2], -r2
   11644:	ldrdeq	r4, [r3], -lr
   11648:	andeq	r0, r0, ip, asr #5
   1164c:	andeq	pc, r0, r6, lsr #10
   11650:	andeq	pc, r0, r4, asr #12
   11654:	andeq	pc, r0, r6, ror #10
   11658:	andeq	r4, r3, r8, ror r5
   1165c:	andeq	pc, r0, r0, asr #7
   11660:	andeq	pc, r0, r8, lsl r5	; <UNPREDICTABLE>
   11664:	andeq	pc, r0, r0, lsl #8
   11668:	strdeq	r4, [r3], -r6
   1166c:	andeq	pc, r0, r0, asr #6
   11670:	andeq	pc, r0, r4, lsr #8
   11674:	andeq	pc, r0, r0, lsl #7
   11678:	andeq	r0, r1, r0, asr #2
   1167c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
   11680:			; <UNDEFINED> instruction: 0xc190f8df
   11684:	mvnsmi	lr, sp, lsr #18
   11688:	cfstrdmi	mvd4, [r3, #-1008]!	; 0xfffffc10
   1168c:	strmi	r4, [ip], -r6, lsl #12
   11690:	stmdbmi	r2!, {r3, fp, sp, lr}^
   11694:			; <UNDEFINED> instruction: 0xf85cb086
   11698:	blge	e56b4 <stotal_xattr_bytes@@Base+0x9fb1c>
   1169c:			; <UNDEFINED> instruction: 0x46174479
   116a0:	stmdavs	sp!, {r2, r9, fp, sp, pc}
   116a4:			; <UNDEFINED> instruction: 0xf04f9505
   116a8:			; <UNDEFINED> instruction: 0xf7f20500
   116ac:	ldclmi	14, cr14, [ip, #-8]
   116b0:	tstlt	r8, #2097152000	; 0x7d000000
   116b4:	blls	eb744 <stotal_xattr_bytes@@Base+0xa5bac>
   116b8:	stccs	12, cr5, [r0], {212}	; 0xd4
   116bc:	mvfcssm	f5, #5.0
   116c0:	mcrls	12, 0, sp, cr4, cr15, {0}
   116c4:	svcpl	0x0080f5b6
   116c8:	andscs	sp, r4, pc, ror #4
   116cc:	ldcl	7, cr15, [lr, #-968]!	; 0xfffffc38
   116d0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   116d4:	addshi	pc, r2, r0
   116d8:	andcs	r6, r3, #134	; 0x86
   116dc:	andcs	r6, r1, r4
   116e0:	subsvs	r6, sl, fp, lsr r0
   116e4:	blmi	1324028 <__bss_end__@@Base+0xe9df1c>
   116e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   116ec:	blls	16b75c <read_from_file_buffer2@@Base+0x65ba4>
   116f0:			; <UNDEFINED> instruction: 0xf040405a
   116f4:	andlt	r8, r6, r1, lsl #1
   116f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   116fc:	rscscc	pc, pc, pc, asr #32
   11700:			; <UNDEFINED> instruction: 0xf8dfe7f0
   11704:	ldrbtmi	r8, [r8], #292	; 0x124
   11708:	ldrdcc	pc, [r0], -r8
   1170c:	movwls	r4, #5656	; 0x1618
   11710:	ldcl	7, cr15, [ip], #-968	; 0xfffffc38
   11714:	ldrdcs	pc, [r4], -r8
   11718:	tstcs	r1, r1, lsl #22
   1171c:	ldrdgt	pc, [ip, -pc]
   11720:	bne	ff422f44 <__bss_end__@@Base+0xfef9ce38>
   11724:	ldrtpl	r4, [ip], #-2626	; 0xfffff5be
   11728:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   1172c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   11730:	mcr	7, 0, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   11734:			; <UNDEFINED> instruction: 0x46334a3f
   11738:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1173c:			; <UNDEFINED> instruction: 0xf7f26828
   11740:	bmi	f8cf58 <__bss_end__@@Base+0xb06e4c>
   11744:	tstcs	r1, fp, lsr r6
   11748:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   1174c:	ldcl	7, cr15, [ip, #968]!	; 0x3c8
   11750:			; <UNDEFINED> instruction: 0xf7f24638
   11754:	strtmi	lr, [r0], -lr, ror #23
   11758:	svcmi	0x0038e7c4
   1175c:	ldrbtmi	r2, [pc], #-1024	; 11764 <ZSTD_maxCLevel@plt+0xd268>
   11760:			; <UNDEFINED> instruction: 0x4618683b
   11764:			; <UNDEFINED> instruction: 0xf7f29301
   11768:	ldmdavs	sl!, {r1, r4, r6, sl, fp, sp, lr, pc}^
   1176c:	tstcs	r1, r1, lsl #22
   11770:	strmi	r4, [r6], -lr, lsr #30
   11774:	bmi	c982bc <__bss_end__@@Base+0x8121b0>
   11778:	stmibpl	sp!, {r2, r4, r5, sl, ip, lr}^
   1177c:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   11780:	stcl	7, cr15, [r2, #968]!	; 0x3c8
   11784:	stmdavs	fp!, {r0, r1, r2, r3, r5, fp, lr}
   11788:	tstcs	r1, r0, asr #4
   1178c:			; <UNDEFINED> instruction: 0xf7f24478
   11790:	bmi	b8c9f0 <__bss_end__@@Base+0x7068e4>
   11794:	tstcs	r1, r3, lsr r6
   11798:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   1179c:	ldcl	7, cr15, [r4, #968]	; 0x3c8
   117a0:			; <UNDEFINED> instruction: 0xf7f24630
   117a4:	strtmi	lr, [r0], -r6, asr #23
   117a8:	svcmi	0x0028e79c
   117ac:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   117b0:	movwls	r4, #5656	; 0x1618
   117b4:	stc	7, cr15, [sl], #-968	; 0xfffffc38
   117b8:	blls	6b9a8 <stotal_xattr_bytes@@Base+0x25e10>
   117bc:	svcmi	0x001b2101
   117c0:	bne	ff422fe0 <__bss_end__@@Base+0xfef9ced4>
   117c4:	ldrtpl	r4, [r4], #-2594	; 0xfffff5de
   117c8:	ldrbtmi	r5, [sl], #-2541	; 0xfffff613
   117cc:			; <UNDEFINED> instruction: 0xf7f26828
   117d0:	bmi	84cec8 <__bss_end__@@Base+0x3c6dbc>
   117d4:	tstcs	r1, r4, lsl #22
   117d8:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   117dc:	ldc	7, cr15, [r4, #968]!	; 0x3c8
   117e0:			; <UNDEFINED> instruction: 0x46334a1d
   117e4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   117e8:			; <UNDEFINED> instruction: 0xf7f26828
   117ec:	ldrtmi	lr, [r0], -lr, lsr #27
   117f0:	bl	fe7cf7c0 <__bss_end__@@Base+0xfe3496b4>
   117f4:	ldrb	r4, [r5, -r0, lsr #12]!
   117f8:	stc	7, cr15, [lr], {242}	; 0xf2
   117fc:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   11800:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11804:			; <UNDEFINED> instruction: 0xf0053128
   11808:			; <UNDEFINED> instruction: 0xf7f5f817
   1180c:	andcs	pc, r1, pc, lsr sl	; <UNPREDICTABLE>
   11810:	ldc	7, cr15, [lr, #-968]	; 0xfffffc38
   11814:			; <UNDEFINED> instruction: 0x000235b4
   11818:	andeq	r0, r0, r0, lsl #5
   1181c:	andeq	pc, r0, r4, lsl #8
   11820:	andeq	r3, r2, ip, lsl #11
   11824:	andeq	r3, r2, r4, asr r5
   11828:	muleq	r3, lr, r3
   1182c:	andeq	r0, r0, ip, asr #5
   11830:	andeq	pc, r0, r0, ror #3
   11834:			; <UNDEFINED> instruction: 0x0000f3b2
   11838:	andeq	pc, r0, r0, lsr #4
   1183c:	andeq	r4, r3, r6, asr #6
   11840:	muleq	r0, r0, r1
   11844:	andeq	pc, r0, ip, lsl r3	; <UNPREDICTABLE>
   11848:	ldrdeq	pc, [r0], -r0
   1184c:	strdeq	r4, [r3], -r8
   11850:	andeq	pc, r0, r2, asr #2
   11854:	andeq	pc, r0, r8, ror #6
   11858:	andeq	pc, r0, r2, lsl #3
   1185c:	andeq	pc, r0, ip, ror #30
   11860:	andeq	sl, r0, r2, asr #27
   11864:	blmi	15241b8 <__bss_end__@@Base+0x109e0ac>
   11868:	push	{r1, r3, r4, r5, r6, sl, lr}
   1186c:	strdlt	r4, [r8], r0
   11870:	ldmpl	r3, {r0, r2, r3, r6, fp, sp, lr}^
   11874:	ldmdavs	fp, {r0, r4, r6, sl, fp, lr}
   11878:			; <UNDEFINED> instruction: 0xf04f9307
   1187c:	movwcs	r0, #768	; 0x300
   11880:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   11884:	stccs	3, cr3, [r0, #-20]	; 0xffffffec
   11888:			; <UNDEFINED> instruction: 0x460ed056
   1188c:	stmdavs	pc, {r0, r3, r7, fp, sp, lr}	; <UNPREDICTABLE>
   11890:	blcs	b6f984 <__bss_end__@@Base+0x6e9878>
   11894:	blcs	c059cc <__bss_end__@@Base+0x77f8c0>
   11898:			; <UNDEFINED> instruction: 0xf04fbf18
   1189c:	eorle	r0, ip, r3, lsl #16
   118a0:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   118a4:	strbmi	r4, [sl], -r8, lsr #12
   118a8:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   118ac:	strmi	r1, [r5], -r3, asr #24
   118b0:	stcls	0, cr13, [r5], {39}	; 0x27
   118b4:	tstcs	r0, r5, ror #2
   118b8:			; <UNDEFINED> instruction: 0xf7ff4620
   118bc:			; <UNDEFINED> instruction: 0x4607f897
   118c0:			; <UNDEFINED> instruction: 0xf7f22008
   118c4:	stmdacs	r0, {r2, r7, sl, fp, sp, lr, pc}
   118c8:	stmib	r0, {r0, r1, r2, r5, r6, ip, lr, pc}^
   118cc:	rscsvs	r8, r0, r0, lsl #14
   118d0:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   118d4:	movwls	r4, #22048	; 0x5620
   118d8:	bl	acf8a8 <__bss_end__@@Base+0x64979c>
   118dc:	stccs	12, cr9, [r0], {5}
   118e0:	bmi	e060c4 <__bss_end__@@Base+0x97ffb8>
   118e4:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   118e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   118ec:	subsmi	r9, sl, r7, lsl #22
   118f0:			; <UNDEFINED> instruction: 0x4628d151
   118f4:	pop	{r3, ip, sp, pc}
   118f8:			; <UNDEFINED> instruction: 0x370187f0
   118fc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11900:	ldmdavs	r3!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   11904:	vstrle	d18, [r4, #-0]
   11908:	beq	64dd44 <__bss_end__@@Base+0x1c7c38>
   1190c:	and	r2, r1, r0, lsl #8
   11910:	rscle	r2, r3, r0, lsl #16
   11914:			; <UNDEFINED> instruction: 0x46494638
   11918:	strcc	r4, [r1], #-1618	; 0xfffff9ae
   1191c:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   11920:	ldmvs	r1!, {r0, r1, r4, r5, r6, fp, sp, lr}
   11924:			; <UNDEFINED> instruction: 0xf85142a3
   11928:	strmi	r7, [r5], -r4, lsr #32
   1192c:			; <UNDEFINED> instruction: 0xe7c0dcf0
   11930:			; <UNDEFINED> instruction: 0xf04f3701
   11934:	ldr	r0, [r3, r1, lsl #16]!
   11938:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   1193c:	ldrbtmi	r4, [r8], #1543	; 0x607
   11940:	ldrdcc	pc, [r0], -r8
   11944:	movwls	r4, #13848	; 0x3618
   11948:	bl	184f918 <__bss_end__@@Base+0x13c980c>
   1194c:	ldrdcs	pc, [r4], -r8
   11950:	tstcs	r1, r3, lsl #22
   11954:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11958:	bne	ff423178 <__bss_end__@@Base+0xfef9d06c>
   1195c:	ldrtpl	r4, [r5], #-2587	; 0xfffff5e5
   11960:	andmi	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   11964:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   11968:	stcl	7, cr15, [lr], #968	; 0x3c8
   1196c:	stmdavs	r0!, {r3, r4, r9, fp, lr}
   11970:	strls	r2, [r0, #-257]	; 0xfffffeff
   11974:	ldmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
   11978:	stcl	7, cr15, [r6], #968	; 0x3c8
   1197c:	stmdavs	r0!, {r0, r2, r4, r9, fp, lr}
   11980:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   11984:			; <UNDEFINED> instruction: 0xf7f22101
   11988:	ldrtmi	lr, [r0], -r0, ror #25
   1198c:	b	ff44f95c <__bss_end__@@Base+0xfefc9850>
   11990:	stcls	7, cr14, [r5], {167}	; 0xa7
   11994:			; <UNDEFINED> instruction: 0xf7f2e78f
   11998:	stmdbmi	pc, {r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1199c:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   119a0:	hvccc	1096	; 0x448
   119a4:			; <UNDEFINED> instruction: 0xff48f004
   119a8:			; <UNDEFINED> instruction: 0xf970f7f5
   119ac:			; <UNDEFINED> instruction: 0xf7f22001
   119b0:	svclt	0x0000ec50
   119b4:	ldrdeq	r3, [r2], -r4
   119b8:	andeq	r0, r0, r0, lsl #5
   119bc:			; <UNDEFINED> instruction: 0x000233bc
   119c0:	andeq	r3, r2, r6, asr r3
   119c4:	andeq	r4, r3, r6, ror #2
   119c8:	andeq	r0, r0, ip, asr #5
   119cc:	andeq	lr, r0, r8, lsr #31
   119d0:	strdeq	pc, [r0], -ip
   119d4:	andeq	lr, r0, r6, ror #31
   119d8:	andeq	pc, r0, lr, asr #27
   119dc:	andeq	sl, r0, r4, lsr #24
   119e0:	mvnsmi	lr, sp, lsr #18
   119e4:	mcrrmi	0, 8, fp, r2, cr4
   119e8:	blmi	10bbdf8 <__bss_end__@@Base+0xc35cec>
   119ec:	ldrbtmi	r2, [ip], #-522	; 0xfffffdf6
   119f0:	stmiapl	r3!, {r0, r6, r8, sl, fp, lr}^
   119f4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   119f8:	movwls	r6, #14363	; 0x381b
   119fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a00:	bl	1ecf9d0 <__bss_end__@@Base+0x1a498c4>
   11a04:	ldmdavc	r6!, {r1, r9, sl, fp, ip, pc}
   11a08:	stmdbcs	r1, {r1, r2, r4, r7, r8, fp, ip, sp, pc}
   11a0c:	svclt	0x00084602
   11a10:	strmi	r2, [fp], -r0, lsl #16
   11a14:	ldmdami	r9!, {r2, r4, r9, ip, lr, pc}
   11a18:	ldrbtmi	r4, [r8], #-2358	; 0xfffff6ca
   11a1c:	stmdavs	r8, {r0, r6, fp, ip, lr}
   11a20:	submi	r9, r8, r3, lsl #18
   11a24:	ldrmi	sp, [r0], -r2, ror #2
   11a28:	andlt	r4, r4, r9, lsl r6
   11a2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11a30:			; <UNDEFINED> instruction: 0xf7f24620
   11a34:			; <UNDEFINED> instruction: 0x4604ea1a
   11a38:	stmvs	r2, {r4, r5, r6, r8, r9, ip, sp, pc}
   11a3c:	strb	r2, [sl, r0, lsl #6]!
   11a40:	ldrsbthi	pc, [ip], pc	; <UNPREDICTABLE>
   11a44:			; <UNDEFINED> instruction: 0xf8d844f8
   11a48:	ldrtmi	r7, [r8], -r0
   11a4c:	b	ff7cfa1c <__bss_end__@@Base+0xff349910>
   11a50:	ldrdne	pc, [r4], -r8
   11a54:	ldrtmi	r4, [fp], -fp, lsr #20
   11a58:	ldrbtmi	r1, [sl], #-3017	; 0xfffff437
   11a5c:	stmdami	sl!, {r2, r9, sl, lr}
   11a60:	tstcs	r1, r6, ror #8
   11a64:	stmdavs	r8!, {r0, r2, r3, r5, fp, ip, lr}
   11a68:	stcl	7, cr15, [lr], #-968	; 0xfffffc38
   11a6c:	stmdavs	fp!, {r0, r1, r2, r5, fp, lr}
   11a70:	tstcs	r1, pc, lsl r2
   11a74:			; <UNDEFINED> instruction: 0xf7f24478
   11a78:	bmi	98c708 <__bss_end__@@Base+0x5065fc>
   11a7c:	tstcs	r1, r3, lsr #12
   11a80:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   11a84:	stcl	7, cr15, [r0], #-968	; 0xfffffc38
   11a88:			; <UNDEFINED> instruction: 0xf7f24620
   11a8c:			; <UNDEFINED> instruction: 0xf04fea52
   11a90:			; <UNDEFINED> instruction: 0xf04f32ff
   11a94:			; <UNDEFINED> instruction: 0xe7be33ff
   11a98:	ldrbtmi	r4, [lr], #-3614	; 0xfffff1e2
   11a9c:			; <UNDEFINED> instruction: 0x46386837
   11aa0:	b	fed4fa70 <__bss_end__@@Base+0xfe8c9964>
   11aa4:	bmi	72bc70 <__bss_end__@@Base+0x2a5b64>
   11aa8:	blne	ff26339c <__bss_end__@@Base+0xfeddd290>
   11aac:			; <UNDEFINED> instruction: 0x4606447a
   11ab0:	ldmdami	r5, {r0, ip, pc}
   11ab4:	tstcs	r1, r4, ror r4
   11ab8:	stmdavs	r0!, {r2, r3, r5, fp, ip, lr}
   11abc:	mcrr	7, 15, pc, r4, cr2	; <UNPREDICTABLE>
   11ac0:	stmdavs	r3!, {r1, r2, r4, fp, lr}
   11ac4:	tstcs	r1, sl, lsr #4
   11ac8:			; <UNDEFINED> instruction: 0xf7f24478
   11acc:	bmi	54c6b4 <__bss_end__@@Base+0xc65a8>
   11ad0:	tstcs	r1, r3, lsr r6
   11ad4:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   11ad8:	ldc	7, cr15, [r6], #-968	; 0xfffffc38
   11adc:			; <UNDEFINED> instruction: 0xf7f24630
   11ae0:			; <UNDEFINED> instruction: 0xf04fea28
   11ae4:			; <UNDEFINED> instruction: 0xf04f32ff
   11ae8:			; <UNDEFINED> instruction: 0xe79433ff
   11aec:	b	fe54fabc <__bss_end__@@Base+0xfe0c99b0>
   11af0:	andeq	r3, r2, lr, asr #4
   11af4:	andeq	r0, r0, r0, lsl #5
   11af8:	andeq	r3, r2, r6, asr #4
   11afc:	andeq	r3, r2, r2, lsr #4
   11b00:	andeq	r4, r3, r0, rrx
   11b04:			; <UNDEFINED> instruction: 0x0000eeb2
   11b08:	andeq	r0, r0, ip, asr #5
   11b0c:	andeq	pc, r0, ip, lsr r1	; <UNPREDICTABLE>
   11b10:	andeq	lr, r0, r8, ror #29
   11b14:	andeq	r4, r3, sl
   11b18:	andeq	lr, r0, r0, ror #28
   11b1c:	andeq	pc, r0, r8, lsl #2
   11b20:	muleq	r0, r4, lr
   11b24:	mvnsmi	lr, sp, lsr #18
   11b28:	mcrrmi	0, 8, fp, r3, cr2
   11b2c:	blmi	10da35c <__bss_end__@@Base+0xc54250>
   11b30:	ldrbtmi	r4, [ip], #-1641	; 0xfffff997
   11b34:	stmiapl	r3!, {r1, r6, r8, sl, fp, lr}^
   11b38:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   11b3c:	movwls	r6, #6171	; 0x181b
   11b40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11b44:	b	ff64fb14 <__bss_end__@@Base+0xff1c9a08>
   11b48:	ldmdavc	r6!, {r9, sl, fp, ip, pc}
   11b4c:	stmdbcs	r1, {r1, r2, r4, r7, r8, fp, ip, sp, pc}
   11b50:	svclt	0x00084602
   11b54:	strmi	r2, [fp], -r0, lsl #16
   11b58:	ldmdami	sl!, {r2, r4, r9, ip, lr, pc}
   11b5c:	ldrbtmi	r4, [r8], #-2359	; 0xfffff6c9
   11b60:	stmdavs	r8, {r0, r6, fp, ip, lr}
   11b64:	submi	r9, r8, r1, lsl #18
   11b68:	ldrmi	sp, [r0], -r4, ror #2
   11b6c:	andlt	r4, r2, r9, lsl r6
   11b70:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11b74:			; <UNDEFINED> instruction: 0xf7f24620
   11b78:			; <UNDEFINED> instruction: 0x4604ecb6
   11b7c:	stmvs	r2, {r4, r5, r6, r8, r9, ip, sp, pc}
   11b80:	strb	r2, [sl, r0, lsl #6]!
   11b84:	ldrdhi	pc, [r0], #143	; 0x8f
   11b88:			; <UNDEFINED> instruction: 0xf8d844f8
   11b8c:	ldrtmi	r7, [r8], -r0
   11b90:	b	f4fb60 <__bss_end__@@Base+0xac9a54>
   11b94:	ldrdne	pc, [r4], -r8
   11b98:	ldrtmi	r4, [fp], -ip, lsr #20
   11b9c:	ldrbtmi	r1, [sl], #-3017	; 0xfffff437
   11ba0:	stmdami	fp!, {r2, r9, sl, lr}
   11ba4:	tstcs	r1, r6, ror #8
   11ba8:	stmdavs	r8!, {r0, r2, r3, r5, fp, ip, lr}
   11bac:	bl	ff34fb7c <__bss_end__@@Base+0xfeec9a70>
   11bb0:	stmdavs	fp!, {r3, r5, fp, lr}
   11bb4:	tstcs	r1, pc, lsl r2
   11bb8:			; <UNDEFINED> instruction: 0xf7f24478
   11bbc:	bmi	9cc5c4 <__bss_end__@@Base+0x5464b8>
   11bc0:	tstcs	r1, r3, lsr #12
   11bc4:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   11bc8:	bl	fefcfb98 <__bss_end__@@Base+0xfeb49a8c>
   11bcc:			; <UNDEFINED> instruction: 0xf7f24620
   11bd0:			; <UNDEFINED> instruction: 0xf04fe9b0
   11bd4:			; <UNDEFINED> instruction: 0xf04f32ff
   11bd8:			; <UNDEFINED> instruction: 0xe7be33ff
   11bdc:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   11be0:			; <UNDEFINED> instruction: 0xf8d844f8
   11be4:	ldrtmi	r7, [r8], -r0
   11be8:	b	44fbb8 <sort_info_list@@Base+0x9ab8>
   11bec:	ldrdne	pc, [r4], -r8
   11bf0:			; <UNDEFINED> instruction: 0x463b4a1b
   11bf4:	ldrbtmi	r1, [sl], #-3017	; 0xfffff437
   11bf8:	ldmdami	r5, {r1, r2, r9, sl, lr}
   11bfc:	tstcs	r1, r4, ror r4
   11c00:	stmdavs	r0!, {r2, r3, r5, fp, ip, lr}
   11c04:	bl	fe84fbd4 <__bss_end__@@Base+0xfe3c9ac8>
   11c08:	stmdavs	r3!, {r1, r2, r4, fp, lr}
   11c0c:	tstcs	r1, fp, lsr #4
   11c10:			; <UNDEFINED> instruction: 0xf7f24478
   11c14:	bmi	54c56c <__bss_end__@@Base+0xc6460>
   11c18:	tstcs	r1, r3, lsr r6
   11c1c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   11c20:	bl	fe4cfbf0 <__bss_end__@@Base+0xfe049ae4>
   11c24:			; <UNDEFINED> instruction: 0xf7f24630
   11c28:			; <UNDEFINED> instruction: 0xf04fe984
   11c2c:			; <UNDEFINED> instruction: 0xf04f32ff
   11c30:			; <UNDEFINED> instruction: 0xe79233ff
   11c34:	ldmib	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c38:	andeq	r3, r2, sl, lsl #2
   11c3c:	andeq	r0, r0, r0, lsl #5
   11c40:	andeq	r3, r2, r2, lsl #2
   11c44:	ldrdeq	r3, [r2], -lr
   11c48:	andeq	r3, r3, ip, lsl pc
   11c4c:	andeq	lr, r0, lr, ror #26
   11c50:	andeq	r0, r0, ip, asr #5
   11c54:	andeq	pc, r0, r4, asr #32
   11c58:	andeq	lr, r0, r4, lsr #27
   11c5c:	andeq	r3, r3, r4, asr #29
   11c60:	andeq	lr, r0, r6, lsl sp
   11c64:	andeq	pc, r0, ip
   11c68:	andeq	lr, r0, ip, asr #26
   11c6c:			; <UNDEFINED> instruction: 0x4604b538
   11c70:	stmdavs	r8!, {r0, r2, r8, fp, sp, lr}^
   11c74:	ldmdb	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c78:			; <UNDEFINED> instruction: 0xf7f64620
   11c7c:			; <UNDEFINED> instruction: 0xf7f2fa31
   11c80:	bvs	b4c3a0 <__bss_end__@@Base+0x6c6294>
   11c84:	teqlt	ip, r8, rrx
   11c88:	strtmi	r6, [r0], -r3, lsr #18
   11c8c:			; <UNDEFINED> instruction: 0xf7ffb10b
   11c90:	stmibvs	r4!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   11c94:	mvnsle	r2, r0, lsl #24
   11c98:	svclt	0x0000bd38
   11c9c:	ldmdavc	sl, {r0, r1, fp, sp, lr}
   11ca0:	tstle	r3, pc, lsr #20
   11ca4:	svccs	0x0001f813
   11ca8:	rscsle	r2, fp, pc, lsr #20
   11cac:	ldrlt	fp, [r0], #-434	; 0xfffffe4e
   11cb0:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}
   11cb4:	svclt	0x0018292f
   11cb8:	svclt	0x00142900
   11cbc:	tstcs	r0, r1, lsl #2
   11cc0:			; <UNDEFINED> instruction: 0xf814d006
   11cc4:	bcs	bdd8d0 <__bss_end__@@Base+0x7577c4>
   11cc8:	bcs	41930 <append_fragments@@Base+0xbe94>
   11ccc:	bne	ff8864b8 <__bss_end__@@Base+0xff4003ac>
   11cd0:	ldrmi	r6, [r8], -r4
   11cd4:	blmi	14fe50 <read_from_file_buffer2@@Base+0x4a298>
   11cd8:	stmdblt	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11cdc:			; <UNDEFINED> instruction: 0x47704610
   11ce0:			; <UNDEFINED> instruction: 0x4606b5f0
   11ce4:	addlt	r4, r3, r8, lsr r8
   11ce8:	ldrbtmi	r4, [r8], #-2616	; 0xfffff5c8
   11cec:	stmpl	r2, {r0, r1, r3, fp, ip, sp, lr}
   11cf0:	ldmdavs	r2, {r0, r1, r2, r3, r5, r8, r9, fp, sp}
   11cf4:			; <UNDEFINED> instruction: 0xf04f9201
   11cf8:	mrsls	r0, R8_usr
   11cfc:	strbtmi	sp, [pc], -r6, asr #32
   11d00:			; <UNDEFINED> instruction: 0xf7ff4638
   11d04:	strmi	pc, [r4], -fp, asr #31
   11d08:	subsle	r2, r9, r0, lsl #16
   11d0c:	and	r2, sl, r0, lsl #10
   11d10:	ldmdblt	fp, {r0, r1, r5, r6, fp, ip, sp, lr}^
   11d14:			; <UNDEFINED> instruction: 0xf7f24620
   11d18:	ldrtmi	lr, [r8], -ip, lsl #18
   11d1c:			; <UNDEFINED> instruction: 0xffbef7ff
   11d20:	stmdacs	r0, {r2, r9, sl, lr}
   11d24:	stmdavc	r3!, {r1, r3, r6, ip, lr, pc}
   11d28:	rscsle	r2, r1, lr, lsr #22
   11d2c:	blcs	bafdc0 <__bss_end__@@Base+0x729cb4>
   11d30:	bvs	d85d90 <__bss_end__@@Base+0x8ffc84>
   11d34:	eor	fp, r9, r5, lsl r9
   11d38:	teqlt	sp, #2834432	; 0x2b4000
   11d3c:	strtmi	r6, [r0], -r9, lsr #16
   11d40:	stmia	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11d44:	mvnsle	r2, r0, lsl #16
   11d48:	stmdbvs	fp, {r0, r3, r5, r6, r7, fp, sp, lr}
   11d4c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   11d50:	svcmi	0x0020f5b3
   11d54:			; <UNDEFINED> instruction: 0xf5b3d026
   11d58:	smlabble	sp, r0, pc, r4	; <UNPREDICTABLE>
   11d5c:	ldrb	r6, [r9, lr, lsr #18]
   11d60:	blcs	bafef4 <__bss_end__@@Base+0x729de8>
   11d64:	stmiavc	r5!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
   11d68:	mvnle	r2, r0, lsl #26
   11d6c:	blcs	6c240 <stotal_xattr_bytes@@Base+0x266a8>
   11d70:	ldmibvs	r3!, {r2, r3, r8, sl, fp, ip, lr, pc}^
   11d74:			; <UNDEFINED> instruction: 0xe7cd695e
   11d78:			; <UNDEFINED> instruction: 0xf7f24620
   11d7c:			; <UNDEFINED> instruction: 0x4638e8da
   11d80:			; <UNDEFINED> instruction: 0xff8cf7ff
   11d84:			; <UNDEFINED> instruction: 0xf7f24604
   11d88:	ldrdlt	lr, [r4, -r4]
   11d8c:	bmi	41b194 <priority_list@@Base+0x15094>
   11d90:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   11d94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d98:	subsmi	r9, sl, r1, lsl #22
   11d9c:			; <UNDEFINED> instruction: 0x4628d112
   11da0:	ldcllt	0, cr11, [r0, #12]!
   11da4:	ldrtmi	r3, [r0], -ip, lsl #3
   11da8:			; <UNDEFINED> instruction: 0xff9af7ff
   11dac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11db0:	stmiavs	r3, {r2, r3, r5, r6, r7, ip, lr, pc}^
   11db4:	vst2.8	{d6,d8}, [r3 :64], fp
   11db8:			; <UNDEFINED> instruction: 0xe7cc4370
   11dbc:	mvnle	r2, r0, lsl #26
   11dc0:			; <UNDEFINED> instruction: 0xe7e469f5
   11dc4:	stmdb	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11dc8:	andeq	r2, r2, r2, asr pc
   11dcc:	andeq	r0, r0, r0, lsl #5
   11dd0:	andeq	r2, r2, sl, lsr #29
   11dd4:	blmi	f646cc <__bss_end__@@Base+0xade5c0>
   11dd8:	push	{r1, r3, r4, r5, r6, sl, lr}
   11ddc:			; <UNDEFINED> instruction: 0x468047f0
   11de0:			; <UNDEFINED> instruction: 0xf5ad58d3
   11de4:	eorcs	r6, r0, r4, lsl #27
   11de8:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   11dec:	ldrcc	pc, [ip], #-2253	; 0xfffff733
   11df0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11df4:	stmib	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11df8:	ldrbtmi	r4, [pc], #-3893	; 11e00 <ZSTD_maxCLevel@plt+0xd904>
   11dfc:	subsle	r2, r4, r0, lsl #16
   11e00:	andcs	r6, r1, #11730944	; 0xb30000
   11e04:	ldmdavs	r9, {r2, r9, sl, lr}
   11e08:	b	fffcfdd8 <__bss_end__@@Base+0xffb49ccc>
   11e0c:	andcs	fp, r1, r0, ror r9
   11e10:	bmi	c2a1e8 <__bss_end__@@Base+0x7a40dc>
   11e14:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   11e18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11e1c:	ldrcc	pc, [ip], #-2269	; 0xfffff723
   11e20:	qdaddle	r4, sl, lr
   11e24:	cfstr32vs	mvfx15, [r4, #52]	; 0x34
   11e28:			; <UNDEFINED> instruction: 0x87f0e8bd
   11e2c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   11e30:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
   11e34:	vst1.8	{d20-d22}, [pc :128], r1
   11e38:	strbmi	r6, [sl], -r0, lsl #7
   11e3c:			; <UNDEFINED> instruction: 0xf7f244fa
   11e40:	strtmi	lr, [r0], -sl, asr #16
   11e44:	ldmda	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11e48:	ldrdcc	pc, [r0], -sl
   11e4c:	ldrmi	r2, [r8], -r0, lsl #10
   11e50:			; <UNDEFINED> instruction: 0xf7f29305
   11e54:			; <UNDEFINED> instruction: 0xf8dae8dc
   11e58:	blls	159e70 <read_from_file_buffer2@@Base+0x542b8>
   11e5c:			; <UNDEFINED> instruction: 0xf8df2101
   11e60:			; <UNDEFINED> instruction: 0x4604c07c
   11e64:	bmi	7989ac <__bss_end__@@Base+0x3128a0>
   11e68:			; <UNDEFINED> instruction: 0xf8575425
   11e6c:	ldrbtmi	r7, [sl], #-12
   11e70:			; <UNDEFINED> instruction: 0xf7f26838
   11e74:	ldmvs	r3!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
   11e78:	andls	pc, r8, sp, asr #17
   11e7c:	ldmdavs	r8!, {r0, r8, sp}
   11e80:			; <UNDEFINED> instruction: 0xf8d8681a
   11e84:	stmib	sp, {ip, sp}^
   11e88:	bmi	5a6690 <__bss_end__@@Base+0x120584>
   11e8c:			; <UNDEFINED> instruction: 0xf7f2447a
   11e90:	bmi	58c808 <__bss_end__@@Base+0x1066fc>
   11e94:	tstcs	r1, r3, lsr #12
   11e98:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   11e9c:	b	154fe6c <__bss_end__@@Base+0x10c9d60>
   11ea0:			; <UNDEFINED> instruction: 0xf7f24620
   11ea4:	strtmi	lr, [r8], -r6, asr #16
   11ea8:	ldmdbmi	r0, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11eac:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
   11eb0:	cmpcc	r0, r8, ror r4
   11eb4:	stc2l	0, cr15, [r0], {4}
   11eb8:	mcr2	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   11ebc:			; <UNDEFINED> instruction: 0xf7f22001
   11ec0:			; <UNDEFINED> instruction: 0xf7f2e9c8
   11ec4:	svclt	0x0000e8aa
   11ec8:	andeq	r2, r2, r4, ror #28
   11ecc:	andeq	r0, r0, r0, lsl #5
   11ed0:	andeq	r2, r2, r2, asr #28
   11ed4:	andeq	r2, r2, r6, lsr #28
   11ed8:	andeq	r3, r3, r8, ror #24
   11edc:	andeq	r0, r0, ip, asr #5
   11ee0:	muleq	r0, lr, sl
   11ee4:			; <UNDEFINED> instruction: 0x0000edbc
   11ee8:	ldrdeq	lr, [r0], -r0
   11eec:			; <UNDEFINED> instruction: 0x0000f8be
   11ef0:	andeq	sl, r0, r4, lsl r7
   11ef4:	bmi	16e3708 <__bss_end__@@Base+0x125d5fc>
   11ef8:	mvnsmi	lr, sp, lsr #18
   11efc:	ldmvs	lr, {r1, r3, r4, r5, r6, sl, lr}^
   11f00:	blmi	167e120 <__bss_end__@@Base+0x11f8014>
   11f04:	strmi	sl, [ip], -r3, lsl #16
   11f08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   11f0c:			; <UNDEFINED> instruction: 0xf04f9305
   11f10:			; <UNDEFINED> instruction: 0xf7f20300
   11f14:	andcc	lr, r1, r8, lsr sl
   11f18:	addshi	pc, sl, r0
   11f1c:	b	12cfeec <__bss_end__@@Base+0xe49de0>
   11f20:	strmi	r1, [r7], -r1, asr #24
   11f24:	addhi	pc, fp, r0
   11f28:	suble	r2, fp, r0, lsl #16
   11f2c:	strcs	r9, [r0], #-2052	; 0xfffff7fc
   11f30:	b	fefcff00 <__bss_end__@@Base+0xfeb49df4>
   11f34:	strtmi	r4, [r8], r5, lsr #12
   11f38:	strvc	pc, [r0, #-1285]	; 0xfffffafb
   11f3c:	strtmi	r4, [r9], -r0, lsr #12
   11f40:	stm	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11f44:	stmdacs	r0, {r2, r9, sl, lr}
   11f48:	bl	46090 <stotal_xattr_bytes@@Base+0x4f8>
   11f4c:	vst4.8	{d16,d18,d20,d22}, [pc], r8
   11f50:	stmdals	r3, {r9, ip, sp, lr}
   11f54:	blx	fe2cff30 <__bss_end__@@Base+0xfde49e24>
   11f58:	strmi	r1, [r3], -r2, asr #24
   11f5c:			; <UNDEFINED> instruction: 0xf5b0d052
   11f60:	rscle	r7, r8, r0, lsl #30
   11f64:	andcs	r4, r0, #620756992	; 0x25000000
   11f68:	stmdbge	r2, {r0, r1, r3, r5, sl, lr}
   11f6c:	movwvc	pc, #1443	; 0x5a3	; <UNPREDICTABLE>
   11f70:	andsvc	r4, sl, r8, lsr r6
   11f74:	stmia	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f78:	suble	r3, ip, r1
   11f7c:			; <UNDEFINED> instruction: 0xf3c39b02
   11f80:			; <UNDEFINED> instruction: 0xf0032507
   11f84:	tstmi	sp, #-67108863	; 0xfc000001
   11f88:	stmdals	r3, {r1, r2, r3, r6, r8, ip, lr, pc}
   11f8c:	b	fe44ff5c <__bss_end__@@Base+0xfdfc9e50>
   11f90:	strtmi	r4, [r1], -sl, lsr #12
   11f94:	ldrtmi	r4, [r0], -fp, lsr #12
   11f98:			; <UNDEFINED> instruction: 0xf7f29500
   11f9c:	strmi	lr, [r3], -sl, ror #16
   11fa0:	ldrmi	r4, [ip], -r0, lsr #12
   11fa4:	svc	0x00c4f7f1
   11fa8:	blx	fed24870 <__bss_end__@@Base+0xfe89e764>
   11fac:	blmi	bce1c4 <__bss_end__@@Base+0x7480b8>
   11fb0:	stmdbeq	r0, {r1, r3, r4, r5, r6, sl, lr}^
   11fb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11fb8:	subsmi	r9, sl, r5, lsl #22
   11fbc:	andlt	sp, r6, sp, lsr r1
   11fc0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11fc4:			; <UNDEFINED> instruction: 0xf7f22001
   11fc8:	stmdals	r4, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
   11fcc:	stmda	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fd0:	andle	r3, r8, r1
   11fd4:	bmi	9e4474 <__bss_end__@@Base+0x55e368>
   11fd8:	smlsdxls	r0, r9, r4, r4
   11fdc:	stmiavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   11fe0:			; <UNDEFINED> instruction: 0xf7f14608
   11fe4:	ldrdcs	lr, [r1], -r8
   11fe8:	ldmdb	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11fec:	stmdami	r3!, {r1, r5, r8, fp, lr}
   11ff0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11ff4:			; <UNDEFINED> instruction: 0xf0043160
   11ff8:			; <UNDEFINED> instruction: 0xf7f4fc1f
   11ffc:	andcs	pc, r1, r7, asr #28
   12000:	stmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12004:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   12008:	ldc2	0, cr15, [r6], {4}
   1200c:	mrc2	7, 1, pc, cr14, cr4, {7}
   12010:			; <UNDEFINED> instruction: 0xf7f22001
   12014:	ldmdami	fp, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
   12018:			; <UNDEFINED> instruction: 0xf0044478
   1201c:			; <UNDEFINED> instruction: 0xf7f4fc0d
   12020:	andcs	pc, r1, r5, lsr lr	; <UNPREDICTABLE>
   12024:	ldmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12028:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   1202c:	stc2	0, cr15, [r4], {4}
   12030:	mcr2	7, 1, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   12034:			; <UNDEFINED> instruction: 0xf7f22001
   12038:			; <UNDEFINED> instruction: 0xf7f1e90c
   1203c:	ldmdami	r3, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12040:			; <UNDEFINED> instruction: 0xf0044478
   12044:			; <UNDEFINED> instruction: 0xf7f4fbf9
   12048:	andcs	pc, r1, r1, lsr #28
   1204c:	stmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12050:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   12054:	blx	ffc4e06e <__bss_end__@@Base+0xff7c7f62>
   12058:	mrc2	7, 0, pc, cr8, cr4, {7}
   1205c:			; <UNDEFINED> instruction: 0xf7f22001
   12060:	svclt	0x0000e8f8
   12064:	andeq	r2, r2, r0, asr #26
   12068:	andeq	r0, r0, r0, lsl #5
   1206c:	andeq	r2, r2, ip, lsl #25
   12070:	strdeq	ip, [r0], -r4
   12074:	andeq	ip, r0, r0, lsl #18
   12078:	andeq	pc, r0, ip, ror r7	; <UNPREDICTABLE>
   1207c:	ldrdeq	sl, [r0], -r2
   12080:	andeq	lr, r0, lr, asr #25
   12084:	andeq	lr, r0, r4, ror #25
   12088:	strdeq	lr, [r0], -r6
   1208c:	andeq	lr, r0, r0, ror ip
   12090:	andeq	lr, r0, sl, lsr ip
   12094:	push	{r0, r1, r3, r7, fp, sp, lr}
   12098:			; <UNDEFINED> instruction: 0x460541f0
   1209c:	addlt	r6, r4, pc, lsl r8
   120a0:	cfmadda32mi	mvax4, mvax4, mvfx9, mvfx8
   120a4:	ldrbtmi	r4, [lr], #-1592	; 0xfffff9c8
   120a8:	ldm	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   120ac:	tstle	fp, r1, lsl #16
   120b0:	ldrbtmi	r4, [ip], #-3110	; 0xfffff3da
   120b4:			; <UNDEFINED> instruction: 0xb1ab7923
   120b8:	andcs	r7, r0, #56, 16	; 0x380000
   120bc:	ldrbtmi	r4, [pc], #-3876	; 120c4 <ZSTD_maxCLevel@plt+0xdbc8>
   120c0:	andcc	lr, r1, #4
   120c4:	strbeq	lr, [r2], #2823	; 0xb07
   120c8:	cmplt	fp, r3, lsr #18
   120cc:			; <UNDEFINED> instruction: 0xd1f84298
   120d0:	andcs	r4, r1, r0, lsr #22
   120d4:	bl	e32c8 <stotal_xattr_bytes@@Base+0x9d730>
   120d8:			; <UNDEFINED> instruction: 0xf8c802c2
   120dc:	andlt	r2, r4, ip
   120e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   120e4:	andmi	pc, ip, r8, asr #17
   120e8:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   120ec:	ldrbtmi	r2, [r8], #1024	; 0x400
   120f0:	ldrdcc	pc, [r0], -r8
   120f4:	movwls	r4, #13848	; 0x3618
   120f8:	svc	0x0088f7f1
   120fc:	ldrdcs	pc, [r4], -r8
   12100:	tstcs	r1, r3, lsl #22
   12104:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   12108:	bne	ff42392c <__bss_end__@@Base+0xfef9d820>
   1210c:	ldrtpl	r4, [ip], #-2580	; 0xfffff5ec
   12110:	andvs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   12114:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   12118:	ldmdb	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1211c:	ldmdavs	r0!, {r0, r4, r9, fp, lr}
   12120:	strls	r2, [r0], #-257	; 0xfffffeff
   12124:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
   12128:	stmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1212c:	ldrtmi	r4, [fp], -lr, lsl #20
   12130:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   12134:			; <UNDEFINED> instruction: 0xf7f26830
   12138:	ldrtmi	lr, [r8], -r8, lsl #18
   1213c:	mrc	7, 7, APSR_nzcv, cr8, cr1, {7}
   12140:	andlt	r4, r4, r0, lsr #12
   12144:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12148:	muleq	r2, r6, fp
   1214c:	andeq	r2, r2, lr, lsr #31
   12150:	andeq	r2, r2, r2, lsr #31
   12154:	andeq	r2, r2, ip, lsl #31
   12158:			; <UNDEFINED> instruction: 0x000339b6
   1215c:	andeq	r0, r0, ip, asr #5
   12160:	strdeq	lr, [r0], -r8
   12164:	andeq	lr, r0, r8, lsr #24
   12168:	andeq	lr, r0, r6, lsr r8
   1216c:	mvnsmi	lr, #737280	; 0xb4000
   12170:	stmdbmi	lr, {r3, r7, r9, sl, lr}^
   12174:	blmi	13a39f0 <__bss_end__@@Base+0xf1d8e4>
   12178:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1217c:	addlt	r7, r3, r0, lsl #16
   12180:	stmdacs	fp!, {r0, r1, r3, r6, r7, fp, ip, lr}
   12184:	ldmdacs	lr!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   12188:	movwls	r6, #6171	; 0x181b
   1218c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12190:	strcc	sp, [r1], #-369	; 0xfffffe8f
   12194:	andsvs	r2, r3, r3, lsl #6
   12198:	stm	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1219c:	andcs	r2, sl, #0, 6
   121a0:	andvs	r4, r3, r9, ror #12
   121a4:	strtmi	r4, [r0], -r1, lsl #13
   121a8:	svc	0x00a6f7f1
   121ac:	ldrdgt	pc, [r0], -r9
   121b0:	svceq	0x0022f1bc
   121b4:	strmi	r4, [fp], -r2, lsl #12
   121b8:			; <UNDEFINED> instruction: 0xf1bcd046
   121bc:	cmple	r2, r0, lsl #30
   121c0:	adcmi	r9, r1, #0, 18
   121c4:	stmdavc	r8, {r0, r2, r5, r6, ip, lr, pc}
   121c8:	stmdacc	r7, {r7, r8, r9, ip, sp, pc}^
   121cc:	sfmcs	f3, 1, [r6], #-784	; 0xfffffcf0
   121d0:	stmdacs	r6!, {r1, r3, r4, r6, fp, ip, lr, pc}
   121d4:	ldm	pc, {r3, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   121d8:	ldrpl	pc, [r4, -r0]
   121dc:			; <UNDEFINED> instruction: 0x57205757
   121e0:	smmlapl	r7, sl, r7, r5
   121e4:			; <UNDEFINED> instruction: 0x57575757
   121e8:			; <UNDEFINED> instruction: 0x57575757
   121ec:			; <UNDEFINED> instruction: 0x57575757
   121f0:			; <UNDEFINED> instruction: 0x57575757
   121f4:			; <UNDEFINED> instruction: 0x57575757
   121f8:			; <UNDEFINED> instruction: 0x57145757
   121fc:			; <UNDEFINED> instruction: 0x57205757
   12200:	addseq	r0, r8, #26
   12204:	b	1012c5c <__bss_end__@@Base+0xb8cb50>
   12208:			; <UNDEFINED> instruction: 0x46225092
   1220c:	addseq	r4, r8, #3145728	; 0x300000
   12210:	b	1012c68 <__bss_end__@@Base+0xb8cb5c>
   12214:			; <UNDEFINED> instruction: 0x46225092
   12218:	stmdavc	r9, {r0, r1, r9, sl, lr}^
   1221c:	teqle	sp, r0, lsl #18
   12220:	addseq	r0, r0, #-1879048183	; 0x90000009
   12224:	orrspl	lr, r2, r1, asr #20
   12228:	strmi	r4, [fp], -r2, lsl #12
   1222c:	stmib	r8, {r0, sp}^
   12230:	bmi	81ae38 <__bss_end__@@Base+0x394d2c>
   12234:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   12238:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1223c:	subsmi	r9, sl, r1, lsl #22
   12240:	andlt	sp, r3, r1, lsr r1
   12244:	mvnshi	lr, #12386304	; 0xbd0000
   12248:	mvnscc	pc, pc, asr #32
   1224c:			; <UNDEFINED> instruction: 0xf06f1856
   12250:	bl	10e2658 <__bss_end__@@Base+0xc5c54c>
   12254:			; <UNDEFINED> instruction: 0xf04f0701
   12258:	adcsmi	r3, r9, #-1073741761	; 0xc000003f
   1225c:	andeq	pc, r2, pc, rrx
   12260:	adcsmi	fp, r0, #8, 30
   12264:	b	14c6e74 <__bss_end__@@Base+0x1040d68>
   12268:			; <UNDEFINED> instruction: 0xd1a90103
   1226c:	andcs	r4, r0, r2, lsl fp
   12270:	eorvs	r4, fp, fp, ror r4
   12274:	stmdacs	sp!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   12278:	ldmdacs	ip!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1227c:	strcc	fp, [r1], #-3846	; 0xfffff0fa
   12280:	movwcs	r2, #4866	; 0x1302
   12284:	usada8	r7, r3, r0, r6
   12288:	andcs	r4, r0, ip, lsl #22
   1228c:	eorvs	r4, fp, fp, ror r4
   12290:	blmi	30c1d4 <read_from_file_buffer@@Base+0xc6574>
   12294:	ldrbtmi	r2, [fp], #-0
   12298:	strb	r6, [sl, fp, lsr #32]
   1229c:	andcs	r4, r0, r9, lsl #22
   122a0:	eorvs	r4, fp, fp, ror r4
   122a4:			; <UNDEFINED> instruction: 0xf7f1e7c5
   122a8:	svclt	0x0000eeb8
   122ac:	andeq	r2, r2, r2, asr #21
   122b0:	andeq	r0, r0, r0, lsl #5
   122b4:	andeq	r2, r2, r6, lsl #20
   122b8:	andeq	lr, r0, r0, asr #22
   122bc:	muleq	r0, r0, fp
   122c0:	andeq	lr, r0, r2, asr fp
   122c4:	andeq	lr, r0, r8, asr fp
   122c8:	ldrbmi	lr, [r0, sp, lsr #18]!
   122cc:	stmvs	ip, {r1, r2, r9, sl, lr}
   122d0:	svcmi	0x0086b08c
   122d4:	bge	13cef0 <read_from_file_buffer2@@Base+0x37338>
   122d8:	movwcs	lr, #10701	; 0x29cd
   122dc:	ldrbtmi	r6, [pc], #-2080	; 122e4 <ZSTD_maxCLevel@plt+0xdde8>
   122e0:	strmi	r4, [sp], -r3, lsl #25
   122e4:	ldmdbpl	ip!, {r1, r2, r8, fp, sp, pc}
   122e8:	stmdavs	r4!, {r1, r7, r8, r9, sl, fp, lr}
   122ec:			; <UNDEFINED> instruction: 0xf04f940b
   122f0:			; <UNDEFINED> instruction: 0xf7ff0400
   122f4:	ldrbtmi	pc, [pc], #-3899	; 122fc <ZSTD_maxCLevel@plt+0xde00>	; <UNPREDICTABLE>
   122f8:	movwcs	lr, #10717	; 0x29dd
   122fc:	subsle	r2, r8, r0, lsl #16
   12300:			; <UNDEFINED> instruction: 0x8010f8dd
   12304:	svceq	0x0001f1b8
   12308:	ldclmi	0, cr13, [fp, #-224]!	; 0xffffff20
   1230c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12310:	ldrbtmi	r4, [sp], #-1604	; 0xfffff9bc
   12314:	ldrmi	r6, [r8], -fp, lsr #16
   12318:			; <UNDEFINED> instruction: 0xf7f19303
   1231c:	stmdavs	sl!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
   12320:	fldmdbxmi	r6!, {d25}	;@ Deprecated
   12324:	bne	ff436334 <__bss_end__@@Base+0xfefb0228>
   12328:	bmi	1d78738 <__bss_end__@@Base+0x18f262c>
   1232c:	andhi	pc, r0, r1, lsl #16
   12330:	ldmdbpl	sp!, {r1, r3, r4, r5, r6, sl, lr}^
   12334:	stmdavs	r8!, {r0, r8, sp}
   12338:	stmda	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1233c:	stmdavs	r8!, {r0, r4, r5, r6, r9, fp, lr}
   12340:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   12344:	andhi	pc, r0, sp, asr #17
   12348:			; <UNDEFINED> instruction: 0xf7f16833
   1234c:	bmi	1bce34c <__bss_end__@@Base+0x1748240>
   12350:	tstcs	r1, r2, lsl #22
   12354:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
   12358:	svc	0x00f6f7f1
   1235c:			; <UNDEFINED> instruction: 0xf7f19802
   12360:	bmi	1acdb08 <__bss_end__@@Base+0x16479fc>
   12364:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
   12368:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1236c:	subsmi	r9, sl, fp, lsl #22
   12370:	adchi	pc, lr, r0, asr #32
   12374:	andlt	r4, ip, r0, lsr #12
   12378:			; <UNDEFINED> instruction: 0x87f0e8bd
   1237c:	stmdbge	r8, {r3, r5, r7, fp, sp, lr}
   12380:			; <UNDEFINED> instruction: 0xf7ff6840
   12384:			; <UNDEFINED> instruction: 0x4604fef3
   12388:	rsbsle	r2, r2, r0, lsl #16
   1238c:	stccs	12, cr9, [r1], {4}
   12390:	andscs	sp, r0, lr, lsr r1
   12394:	svc	0x001af7f1
   12398:			; <UNDEFINED> instruction: 0xf0002800
   1239c:	ldmib	sp, {r0, r1, r3, r4, r7, pc}^
   123a0:	ldmib	sp, {r1, r2, r8, r9, sl, sp, lr}^
   123a4:	rscvs	r2, r8, r8, lsl #6
   123a8:	strvs	lr, [r0, -r0, asr #19]
   123ac:	movwcs	lr, #10688	; 0x29c0
   123b0:			; <UNDEFINED> instruction: 0xf8dfe7d7
   123b4:			; <UNDEFINED> instruction: 0x4604815c
   123b8:			; <UNDEFINED> instruction: 0xf8d844f8
   123bc:	ldrmi	r3, [r8], -r0
   123c0:			; <UNDEFINED> instruction: 0xf7f19302
   123c4:			; <UNDEFINED> instruction: 0xf8d8ee24
   123c8:	blls	9a3e0 <stotal_xattr_bytes@@Base+0x54848>
   123cc:			; <UNDEFINED> instruction: 0xf8df2101
   123d0:	strmi	ip, [r5], -ip, lsr #2
   123d4:	bmi	13d8f1c <__bss_end__@@Base+0xf52e10>
   123d8:			; <UNDEFINED> instruction: 0xf857542c
   123dc:	ldrbtmi	r7, [sl], #-12
   123e0:			; <UNDEFINED> instruction: 0xf7f16838
   123e4:	bls	18e2b4 <read_from_file_buffer2@@Base+0x886fc>
   123e8:	tstcs	r1, r8, lsr r8
   123ec:	ldmdavs	r3!, {sl, ip, pc}
   123f0:	bmi	1276bfc <__bss_end__@@Base+0xdf0af0>
   123f4:			; <UNDEFINED> instruction: 0xf7f1447a
   123f8:	bmi	124e2a0 <__bss_end__@@Base+0xdc8194>
   123fc:			; <UNDEFINED> instruction: 0x462b6838
   12400:	tstcs	r1, sl, ror r4
   12404:	svc	0x00a0f7f1
   12408:			; <UNDEFINED> instruction: 0xf7f14628
   1240c:			; <UNDEFINED> instruction: 0xe7a8ed92
   12410:	ldrdls	pc, [ip, -pc]
   12414:	beq	4e558 <stotal_xattr_bytes@@Base+0x89c0>
   12418:	ldrbtmi	r4, [r9], #1620	; 0x654
   1241c:	ldrdcc	pc, [r0], -r9
   12420:	movwls	r4, #9752	; 0x2618
   12424:	ldcl	7, cr15, [r2, #964]!	; 0x3c4
   12428:	ldrdcs	pc, [r4], -r9
   1242c:	strbmi	r9, [r1], -r2, lsl #22
   12430:	ldrdgt	pc, [r8], #143	; 0x8f
   12434:	bne	ff423c50 <__bss_end__@@Base+0xfef9db44>
   12438:			; <UNDEFINED> instruction: 0xf8054a3a
   1243c:			; <UNDEFINED> instruction: 0xf857a000
   12440:	ldrbtmi	r7, [sl], #-12
   12444:			; <UNDEFINED> instruction: 0xf7f16838
   12448:	bmi	e0e250 <__bss_end__@@Base+0x988144>
   1244c:			; <UNDEFINED> instruction: 0x46416838
   12450:	andhi	pc, r0, sp, asr #17
   12454:	ldmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   12458:	svc	0x0076f7f1
   1245c:	ldmdavs	r8!, {r0, r1, r4, r5, r9, fp, lr}
   12460:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   12464:			; <UNDEFINED> instruction: 0xf7f14641
   12468:	qsub16mi	lr, r8, r0
   1246c:	stcl	7, cr15, [r0, #-964]!	; 0xfffffc3c
   12470:			; <UNDEFINED> instruction: 0xf8dfe777
   12474:	ldrbtmi	r9, [r9], #188	; 0xbc
   12478:	ldrdcc	pc, [r0], -r9
   1247c:	movwls	r4, #9752	; 0x2618
   12480:	stcl	7, cr15, [r4, #964]	; 0x3c4
   12484:	ldrdcs	pc, [r4], -r9
   12488:	strbmi	r9, [r1], -r2, lsl #22
   1248c:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   12490:	bne	ff423cac <__bss_end__@@Base+0xfef9dba0>
   12494:	strtpl	r4, [ip], #-2599	; 0xfffff5d9
   12498:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   1249c:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   124a0:	svc	0x0052f7f1
   124a4:	ldmdavs	r8!, {r0, r2, r9, fp, ip, pc}
   124a8:			; <UNDEFINED> instruction: 0xf8cd4641
   124ac:	ldmdavs	r3!, {pc}
   124b0:	bmi	876cbc <__bss_end__@@Base+0x3f0bb0>
   124b4:			; <UNDEFINED> instruction: 0xf7f1447a
   124b8:	bmi	84e1e0 <__bss_end__@@Base+0x3c80d4>
   124bc:			; <UNDEFINED> instruction: 0x462b6838
   124c0:			; <UNDEFINED> instruction: 0x4641447a
   124c4:	svc	0x0040f7f1
   124c8:			; <UNDEFINED> instruction: 0xf7f14628
   124cc:	smlaldx	lr, r8, r2, sp
   124d0:	stc	7, cr15, [r2, #964]!	; 0x3c4
   124d4:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
   124d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   124dc:			; <UNDEFINED> instruction: 0xf0043168
   124e0:			; <UNDEFINED> instruction: 0xf7f4f9ab
   124e4:			; <UNDEFINED> instruction: 0x4620fbd3
   124e8:	mrc	7, 5, APSR_nzcv, cr2, cr1, {7}
   124ec:	andeq	r2, r2, lr, asr r9
   124f0:	andeq	r0, r0, r0, lsl #5
   124f4:	andeq	r2, r2, r6, asr #18
   124f8:	muleq	r3, r2, r7
   124fc:	andeq	r0, r0, ip, asr #5
   12500:	ldrdeq	lr, [r0], -ip
   12504:	andeq	lr, r0, sl, lsl fp
   12508:	andeq	lr, r0, r2, lsl r6
   1250c:	ldrdeq	r2, [r2], -r6
   12510:	andeq	r3, r3, ip, ror #13
   12514:	andeq	lr, r0, lr, lsr #10
   12518:	andeq	lr, r0, r4, asr #20
   1251c:	andeq	lr, r0, r8, ror #10
   12520:	andeq	r3, r3, sl, lsl #13
   12524:	andeq	lr, r0, sl, asr #9
   12528:	andeq	lr, r0, r8, lsl #20
   1252c:	andeq	lr, r0, r6, lsl #10
   12530:	andeq	r3, r3, lr, lsr #12
   12534:	andeq	lr, r0, r0, ror r4
   12538:	andeq	lr, r0, r4, lsl #19
   1253c:	andeq	lr, r0, r8, lsr #9
   12540:	muleq	r0, r4, r2
   12544:	andeq	sl, r0, sl, ror #1
   12548:	ldrbmi	lr, [r0, sp, lsr #18]!
   1254c:	svcmi	0x00574606
   12550:	ldmdami	r7, {r1, r3, r7, ip, sp, pc}^
   12554:	ldrbtmi	sl, [pc], #-2821	; 1255c <ZSTD_maxCLevel@plt+0xe060>
   12558:	bge	12c790 <read_from_file_buffer2@@Base+0x26bd8>
   1255c:	ldmdapl	r8!, {r0, r2, r3, r9, sl, lr}
   12560:	svcmi	0x0054a906
   12564:	andls	r6, r9, r0, lsl #16
   12568:	andeq	pc, r0, pc, asr #32
   1256c:	ldrbtmi	r6, [pc], #-2080	; 12574 <ZSTD_maxCLevel@plt+0xe078>
   12570:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
   12574:	ldmib	sp, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   12578:	blcs	5b198 <stotal_xattr_bytes@@Base+0x15600>
   1257c:	bcs	421a4 <append_fragments@@Base+0xc708>
   12580:	andscs	sp, r0, r6, lsr #4
   12584:	mcr	7, 1, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   12588:			; <UNDEFINED> instruction: 0xf0002800
   1258c:	stmdbls	r4, {r0, r1, r7, pc}
   12590:	ldmib	sp, {r0, sl, sp}^
   12594:	rscvs	r2, r8, r6, lsl #6
   12598:	stmib	r0, {r0, r7, sp, lr}^
   1259c:	bmi	119b1a4 <__bss_end__@@Base+0xd15098>
   125a0:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   125a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   125a8:	subsmi	r9, sl, r9, lsl #22
   125ac:			; <UNDEFINED> instruction: 0x4620d170
   125b0:	pop	{r1, r3, ip, sp, pc}
   125b4:	stmiavs	fp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   125b8:	ldmdavs	r8, {r2, r9, sl, lr}
   125bc:	mrrc	7, 15, pc, r4, cr1	; <UNPREDICTABLE>
   125c0:	eorsle	r2, r6, r0, lsl #16
   125c4:	andcs	r6, r1, #8585216	; 0x830000
   125c8:	andls	r9, r4, #117440512	; 0x7000000
   125cc:	ldrb	r9, [r8, r6, lsl #6]
   125d0:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   125d4:	beq	4e718 <stotal_xattr_bytes@@Base+0x8b80>
   125d8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   125dc:	ldrbtmi	r4, [r8], #1620	; 0x654
   125e0:	ldrdcc	pc, [r0], -r8
   125e4:	movwls	r4, #13848	; 0x3618
   125e8:	ldc	7, cr15, [r0, #-964]	; 0xfffffc3c
   125ec:			; <UNDEFINED> instruction: 0xf8d89b03
   125f0:	bmi	cd6608 <__bss_end__@@Base+0x8504fc>
   125f4:			; <UNDEFINED> instruction: 0xf8001ac9
   125f8:	strmi	sl, [r5], -r1
   125fc:			; <UNDEFINED> instruction: 0x464958bf
   12600:	ldmdavs	r8!, {r4, r5, r9, fp, lr}
   12604:			; <UNDEFINED> instruction: 0xf7f1447a
   12608:	bmi	c0e090 <__bss_end__@@Base+0x787f84>
   1260c:			; <UNDEFINED> instruction: 0x46496833
   12610:	ldrbtmi	r6, [sl], #-2104	; 0xfffff7c8
   12614:	andls	pc, r0, sp, asr #17
   12618:	mrc	7, 4, APSR_nzcv, cr6, cr1, {7}
   1261c:	ldmdavs	r8!, {r0, r1, r3, r5, r9, fp, lr}
   12620:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   12624:			; <UNDEFINED> instruction: 0xf7f14649
   12628:			; <UNDEFINED> instruction: 0x4628ee90
   1262c:	stc	7, cr15, [r0], {241}	; 0xf1
   12630:			; <UNDEFINED> instruction: 0xf8dfe7b5
   12634:			; <UNDEFINED> instruction: 0xf04f809c
   12638:	ldrbtmi	r0, [r8], #2305	; 0x901
   1263c:	ldrdcc	pc, [r0], -r8
   12640:	movwls	r4, #13848	; 0x3618
   12644:	stcl	7, cr15, [r2], #964	; 0x3c4
   12648:	ldrdcs	pc, [r4], -r8
   1264c:	strbmi	r9, [r9], -r3, lsl #22
   12650:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   12654:	bne	ff423e70 <__bss_end__@@Base+0xfef9dd64>
   12658:	strtpl	r4, [ip], #-2590	; 0xfffff5e2
   1265c:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   12660:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   12664:	mrc	7, 3, APSR_nzcv, cr0, cr1, {7}
   12668:	ldmdavs	r3!, {r0, r1, r3, r4, r9, fp, lr}
   1266c:	ldmdavs	r8!, {r0, r3, r6, r9, sl, lr}
   12670:			; <UNDEFINED> instruction: 0xf8cd447a
   12674:			; <UNDEFINED> instruction: 0xf7f19000
   12678:	bmi	64e020 <__bss_end__@@Base+0x1c7f14>
   1267c:			; <UNDEFINED> instruction: 0x462b6838
   12680:			; <UNDEFINED> instruction: 0x4649447a
   12684:	mcr	7, 3, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   12688:			; <UNDEFINED> instruction: 0xf7f14628
   1268c:			; <UNDEFINED> instruction: 0xe786ec52
   12690:	stcl	7, cr15, [r2], {241}	; 0xf1
   12694:	ldmdami	r3, {r1, r4, r8, fp, lr}
   12698:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1269c:			; <UNDEFINED> instruction: 0xf004317c
   126a0:			; <UNDEFINED> instruction: 0xf7f4f8cb
   126a4:	strdcs	pc, [r1], -r3
   126a8:	ldcl	7, cr15, [r2, #964]	; 0x3c4
   126ac:	andeq	r2, r2, r6, ror #13
   126b0:	andeq	r0, r0, r0, lsl #5
   126b4:	andeq	r2, r2, lr, asr #13
   126b8:	muleq	r2, sl, r6
   126bc:	andeq	r3, r3, r6, asr #9
   126c0:	andeq	r0, r0, ip, asr #5
   126c4:	andeq	lr, r0, r8, lsl #6
   126c8:	muleq	r0, r6, r8
   126cc:	andeq	lr, r0, r6, asr #6
   126d0:	andeq	r3, r3, sl, ror #8
   126d4:	andeq	lr, r0, ip, lsr #5
   126d8:	andeq	lr, r0, r4, ror r8
   126dc:	andeq	lr, r0, r8, ror #5
   126e0:	ldrdeq	pc, [r0], -r4
   126e4:	andeq	r9, r0, sl, lsr #30
   126e8:	ldrbmi	lr, [r0, sp, lsr #18]!
   126ec:	svcmi	0x00574606
   126f0:	ldmdami	r7, {r1, r3, r7, ip, sp, pc}^
   126f4:	ldrbtmi	sl, [pc], #-2821	; 126fc <ZSTD_maxCLevel@plt+0xe200>
   126f8:	bge	12c930 <read_from_file_buffer2@@Base+0x26d78>
   126fc:	ldmdapl	r8!, {r0, r2, r3, r9, sl, lr}
   12700:	svcmi	0x0054a906
   12704:	andls	r6, r9, r0, lsl #16
   12708:	andeq	pc, r0, pc, asr #32
   1270c:	ldrbtmi	r6, [pc], #-2080	; 12714 <ZSTD_maxCLevel@plt+0xe218>
   12710:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   12714:	ldmib	sp, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   12718:	blcs	5b338 <stotal_xattr_bytes@@Base+0x157a0>
   1271c:	bcs	42344 <append_fragments@@Base+0xc8a8>
   12720:	andscs	sp, r0, r6, lsr #4
   12724:	ldcl	7, cr15, [r2, #-964]	; 0xfffffc3c
   12728:			; <UNDEFINED> instruction: 0xf0002800
   1272c:	stmdbls	r4, {r0, r1, r7, pc}
   12730:	ldmib	sp, {r0, sl, sp}^
   12734:	rscvs	r2, r8, r6, lsl #6
   12738:	stmib	r0, {r0, r7, sp, lr}^
   1273c:	bmi	119b344 <__bss_end__@@Base+0xd15238>
   12740:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   12744:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12748:	subsmi	r9, sl, r9, lsl #22
   1274c:			; <UNDEFINED> instruction: 0x4620d170
   12750:	pop	{r1, r3, ip, sp, pc}
   12754:	stmiavs	fp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   12758:	ldmdavs	r8, {r2, r9, sl, lr}
   1275c:	mcr	7, 6, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   12760:	eorsle	r2, r6, r0, lsl #16
   12764:	andcs	r6, r1, #8585216	; 0x830000
   12768:	andls	r9, r4, #117440512	; 0x7000000
   1276c:	ldrb	r9, [r8, r6, lsl #6]
   12770:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   12774:	beq	4e8b8 <stotal_xattr_bytes@@Base+0x8d20>
   12778:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1277c:	ldrbtmi	r4, [r8], #1620	; 0x654
   12780:	ldrdcc	pc, [r0], -r8
   12784:	movwls	r4, #13848	; 0x3618
   12788:	mcrr	7, 15, pc, r0, cr1	; <UNPREDICTABLE>
   1278c:			; <UNDEFINED> instruction: 0xf8d89b03
   12790:	bmi	cd67a8 <__bss_end__@@Base+0x85069c>
   12794:			; <UNDEFINED> instruction: 0xf8001ac9
   12798:	strmi	sl, [r5], -r1
   1279c:			; <UNDEFINED> instruction: 0x464958bf
   127a0:	ldmdavs	r8!, {r4, r5, r9, fp, lr}
   127a4:			; <UNDEFINED> instruction: 0xf7f1447a
   127a8:	bmi	c0def0 <__bss_end__@@Base+0x787de4>
   127ac:			; <UNDEFINED> instruction: 0x46496833
   127b0:	ldrbtmi	r6, [sl], #-2104	; 0xfffff7c8
   127b4:	andls	pc, r0, sp, asr #17
   127b8:	stcl	7, cr15, [r6, #964]	; 0x3c4
   127bc:	ldmdavs	r8!, {r0, r1, r3, r5, r9, fp, lr}
   127c0:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   127c4:			; <UNDEFINED> instruction: 0xf7f14649
   127c8:	strtmi	lr, [r8], -r0, asr #27
   127cc:	bl	fec50798 <__bss_end__@@Base+0xfe7ca68c>
   127d0:			; <UNDEFINED> instruction: 0xf8dfe7b5
   127d4:			; <UNDEFINED> instruction: 0xf04f809c
   127d8:	ldrbtmi	r0, [r8], #2305	; 0x901
   127dc:	ldrdcc	pc, [r0], -r8
   127e0:	movwls	r4, #13848	; 0x3618
   127e4:	ldc	7, cr15, [r2], {241}	; 0xf1
   127e8:	ldrdcs	pc, [r4], -r8
   127ec:	strbmi	r9, [r9], -r3, lsl #22
   127f0:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   127f4:	bne	ff424010 <__bss_end__@@Base+0xfef9df04>
   127f8:	strtpl	r4, [ip], #-2590	; 0xfffff5e2
   127fc:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   12800:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   12804:	stc	7, cr15, [r0, #964]!	; 0x3c4
   12808:	ldmdavs	r3!, {r0, r1, r3, r4, r9, fp, lr}
   1280c:	ldmdavs	r8!, {r0, r3, r6, r9, sl, lr}
   12810:			; <UNDEFINED> instruction: 0xf8cd447a
   12814:			; <UNDEFINED> instruction: 0xf7f19000
   12818:	bmi	64de80 <__bss_end__@@Base+0x1c7d74>
   1281c:			; <UNDEFINED> instruction: 0x462b6838
   12820:			; <UNDEFINED> instruction: 0x4649447a
   12824:	ldc	7, cr15, [r0, #964]	; 0x3c4
   12828:			; <UNDEFINED> instruction: 0xf7f14628
   1282c:	str	lr, [r6, r2, lsl #23]
   12830:	bl	ffcd07fc <__bss_end__@@Base+0xff84a6f0>
   12834:	ldmdami	r3, {r1, r4, r8, fp, lr}
   12838:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1283c:			; <UNDEFINED> instruction: 0xf003318c
   12840:			; <UNDEFINED> instruction: 0xf7f4fffb
   12844:	andcs	pc, r1, r3, lsr #20
   12848:	stc	7, cr15, [r2, #-964]	; 0xfffffc3c
   1284c:	andeq	r2, r2, r6, asr #10
   12850:	andeq	r0, r0, r0, lsl #5
   12854:	andeq	r2, r2, lr, lsr #10
   12858:	strdeq	r2, [r2], -sl
   1285c:	andeq	r3, r3, r6, lsr #6
   12860:	andeq	r0, r0, ip, asr #5
   12864:	andeq	lr, r0, r8, ror #2
   12868:	andeq	lr, r0, r2, ror r7
   1286c:	andeq	lr, r0, r6, lsr #3
   12870:	andeq	r3, r3, sl, asr #5
   12874:	andeq	lr, r0, ip, lsl #2
   12878:	andeq	lr, r0, r0, asr r7
   1287c:	andeq	lr, r0, r8, asr #2
   12880:	andeq	lr, r0, r4, lsr pc
   12884:	andeq	r9, r0, sl, lsl #27
   12888:	mvnsmi	lr, sp, lsr #18
   1288c:	ldcmi	6, cr4, [r5, #-28]!	; 0xffffffe4
   12890:	ldmdami	r5!, {r1, r3, r7, ip, sp, pc}
   12894:	ldrbtmi	sl, [sp], #-2821	; 0xfffff4fb
   12898:	bge	12cad0 <read_from_file_buffer2@@Base+0x26f18>
   1289c:	stmdapl	r8!, {r1, r2, r3, r9, sl, lr}
   128a0:			; <UNDEFINED> instruction: 0x4d32a906
   128a4:	andls	r6, r9, r0, lsl #16
   128a8:	andeq	pc, r0, pc, asr #32
   128ac:	ldrbtmi	r6, [sp], #-2080	; 0xfffff7e0
   128b0:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
   128b4:	andscs	fp, r0, r0, asr #3
   128b8:	stc	7, cr15, [r8], {241}	; 0xf1
   128bc:	suble	r2, r4, r0, lsl #16
   128c0:	strcs	r9, [r1], #-2308	; 0xfffff6fc
   128c4:	movwcs	lr, #27101	; 0x69dd
   128c8:	strdvs	r6, [r1], r0
   128cc:	movwcs	lr, #2496	; 0x9c0
   128d0:	blmi	965174 <__bss_end__@@Base+0x4df068>
   128d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   128d8:	blls	26c948 <read_from_file_buffer@@Base+0x26ce8>
   128dc:	teqle	r2, sl, asr r0
   128e0:	andlt	r4, sl, r0, lsr #12
   128e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   128e8:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   128ec:	ldrbtmi	r4, [r8], #1540	; 0x604
   128f0:	ldrdcc	pc, [r0], -r8
   128f4:	movwls	r4, #13848	; 0x3618
   128f8:	bl	fe2508c4 <__bss_end__@@Base+0xfddca7b8>
   128fc:	ldrdcs	pc, [r4], -r8
   12900:	tstcs	r1, r3, lsl #22
   12904:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   12908:	bne	ff424128 <__bss_end__@@Base+0xfef9e01c>
   1290c:	ldrtpl	r4, [r4], #-2587	; 0xfffff5e5
   12910:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
   12914:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   12918:	ldc	7, cr15, [r6, #-964]	; 0xfffffc3c
   1291c:	stmdavs	r8!, {r0, r2, r9, fp, ip, pc}
   12920:	strls	r2, [r0], #-257	; 0xfffffeff
   12924:	andls	r6, r1, #3866624	; 0x3b0000
   12928:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
   1292c:	stc	7, cr15, [ip, #-964]	; 0xfffffc3c
   12930:	stmdavs	r8!, {r2, r4, r9, fp, lr}
   12934:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   12938:			; <UNDEFINED> instruction: 0xf7f12101
   1293c:	ldrtmi	lr, [r0], -r6, lsl #26
   12940:	b	ffdd090c <__bss_end__@@Base+0xff94a800>
   12944:			; <UNDEFINED> instruction: 0xf7f1e7c4
   12948:	stmdbmi	pc, {r3, r5, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1294c:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   12950:	orrscc	r4, ip, r8, ror r4
   12954:			; <UNDEFINED> instruction: 0xff70f003
   12958:			; <UNDEFINED> instruction: 0xf998f7f4
   1295c:			; <UNDEFINED> instruction: 0xf7f12001
   12960:	svclt	0x0000ec78
   12964:	andeq	r2, r2, r6, lsr #7
   12968:	andeq	r0, r0, r0, lsl #5
   1296c:	andeq	r2, r2, lr, lsl #7
   12970:	andeq	r2, r2, r8, ror #6
   12974:			; <UNDEFINED> instruction: 0x000331b6
   12978:	andeq	r0, r0, ip, asr #5
   1297c:	strdeq	sp, [r0], -r8
   12980:	andeq	lr, r0, lr, lsl #10
   12984:	andeq	lr, r0, r2, lsr r0
   12988:	andeq	lr, r0, lr, lsl lr
   1298c:	andeq	r9, r0, r4, ror ip
   12990:	blmi	e65278 <__bss_end__@@Base+0x9df16c>
   12994:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   12998:	stmiavs	r9, {r0, r2, r7, ip, sp, pc}^
   1299c:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
   129a0:	strmi	r6, [r8], -r4, lsl #17
   129a4:	rscsvs	r6, fp, fp, lsl r8
   129a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   129ac:			; <UNDEFINED> instruction: 0xf7f16039
   129b0:	ldmdavs	r9!, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   129b4:			; <UNDEFINED> instruction: 0xf1006826
   129b8:	strmi	r0, [r2], -r8, lsl #6
   129bc:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   129c0:	bl	feb5f1cc <__bss_end__@@Base+0xfe6d90c0>
   129c4:	rsbsvs	r0, r8, r3, lsl #26
   129c8:			; <UNDEFINED> instruction: 0xf7f14668
   129cc:	stmdavs	r3!, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   129d0:			; <UNDEFINED> instruction: 0x4601781a
   129d4:			; <UNDEFINED> instruction: 0xb3aa4604
   129d8:	stceq	0, cr15, [r0], {79}	; 0x4f
   129dc:	tstle	r4, pc, lsr #20
   129e0:	svccs	0x0001f813
   129e4:	rscsle	r2, fp, pc, lsr #20
   129e8:			; <UNDEFINED> instruction: 0xf813b12a
   129ec:	bcs	1e5f8 <_IO_stdin_used@@Base+0x2048>
   129f0:	bcs	c02658 <__bss_end__@@Base+0x77c54c>
   129f4:			; <UNDEFINED> instruction: 0xf10cd1f9
   129f8:	tstlt	sl, r1, lsl #8
   129fc:	strb	r4, [sp, r4, lsr #13]!
   12a00:	strmi	r7, [ip], -fp, lsl #16
   12a04:	blcs	bff618 <__bss_end__@@Base+0x77950c>
   12a08:			; <UNDEFINED> instruction: 0xf814bf08
   12a0c:	rscsle	r3, sl, r1, lsl #30
   12a10:	svclt	0x00142b00
   12a14:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   12a18:			; <UNDEFINED> instruction: 0xf814d008
   12a1c:	cdpne	15, 1, cr3, cr13, cr1, {0}
   12a20:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   12a24:	svclt	0x00182b2f
   12a28:	mvnsle	r2, r0, lsl #22
   12a2c:	svclt	0x00d44594
   12a30:			; <UNDEFINED> instruction: 0xf0052500
   12a34:			; <UNDEFINED> instruction: 0xf1020501
   12a38:	tstlt	sp, r1, lsl #28
   12a3c:			; <UNDEFINED> instruction: 0xe7e24672
   12a40:			; <UNDEFINED> instruction: 0xd1014594
   12a44:	eorvc	r2, r3, r0, lsl #6
   12a48:	ldrtmi	r2, [r0], -r5, lsr #4
   12a4c:	bl	fe650a18 <__bss_end__@@Base+0xfe1ca90c>
   12a50:	blmi	265280 <read_from_file_buffer@@Base+0x1f620>
   12a54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12a58:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
   12a5c:	blx	fec22bcc <__bss_end__@@Base+0xfe79cac0>
   12a60:	b	140ec68 <__bss_end__@@Base+0xf88b5c>
   12a64:	qaddle	r1, r0, r2
   12a68:	ssatmi	r3, #30, r4, lsl #14
   12a6c:			; <UNDEFINED> instruction: 0xf7f1bdf0
   12a70:	svclt	0x0000ead4
   12a74:	andeq	r2, r2, r6, lsr #5
   12a78:	andeq	r0, r0, r0, lsl #5
   12a7c:	andeq	r2, r2, r8, ror #3
   12a80:	eorcs	fp, r5, #8, 10	; 0x2000000
   12a84:	stmiavs	r9, {r0, r1, r7, fp, sp, lr}^
   12a88:			; <UNDEFINED> instruction: 0xf7f16818
   12a8c:	blx	fec4d87c <__bss_end__@@Base+0xfe7c7770>
   12a90:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12a94:	svclt	0x0000bd08
   12a98:	eorcs	fp, r5, #8, 10	; 0x2000000
   12a9c:	stmdavs	r9, {r0, r1, r7, fp, sp, lr}^
   12aa0:			; <UNDEFINED> instruction: 0xf7f16818
   12aa4:	blx	fec4d864 <__bss_end__@@Base+0xfe7c7758>
   12aa8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12aac:	svclt	0x0000bd08
   12ab0:	ldmdbvs	fp, {r0, r1, r3, r8, fp, sp, lr}
   12ab4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   12ab8:	svcmi	0x0080f5b3
   12abc:	stmiavs	r2, {r0, r1, r2, r8, ip, lr, pc}^
   12ac0:	blcs	acd14 <stotal_xattr_bytes@@Base+0x6717c>
   12ac4:	blcs	106b44 <read_from_file_buffer2@@Base+0xf8c>
   12ac8:	blcs	86b0c <stotal_xattr_bytes@@Base+0x40f74>
   12acc:	andcs	sp, r0, r1
   12ad0:	stmdbvs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   12ad4:	ldrdeq	lr, [r0, -r2]
   12ad8:	ldmvs	sl, {r0, r1, r3, r4, r8, fp, sp, lr}
   12adc:	addmi	r2, fp, #0, 6
   12ae0:	addmi	fp, r2, #6, 30
   12ae4:	andcs	r2, r0, r1
   12ae8:	stmdbvs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   12aec:	ldrdeq	lr, [r0, -r2]
   12af0:	ldmvs	sl, {r0, r1, r3, r4, r8, fp, sp, lr}
   12af4:	addsmi	r2, r0, #0, 6
   12af8:	movweq	lr, #15217	; 0x3b71
   12afc:			; <UNDEFINED> instruction: 0x2001bfb4
   12b00:	ldrbmi	r2, [r0, -r0]!
   12b04:	ldmib	r2, {r0, r1, r3, r6, r8, fp, sp, lr}^
   12b08:	ldmdbvs	fp, {r8}
   12b0c:	movwcs	r6, #2202	; 0x89a
   12b10:	orrmi	r4, fp, r2, lsl #5
   12b14:			; <UNDEFINED> instruction: 0x2001bfb4
   12b18:	ldrbmi	r2, [r0, -r0]!
   12b1c:	ldmdbvs	fp, {r0, r1, r3, r8, fp, sp, lr}
   12b20:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   12b24:	svcmi	0x0080f5b3
   12b28:	stmdbvs	fp, {r3, r4, r8, ip, lr, pc}^
   12b2c:	ldmdbvs	fp, {r4, sl, ip, sp, pc}
   12b30:	ldmvs	sl, {r2, r6, r7, fp, sp, lr}
   12b34:	ldmib	r4, {r8, r9, sp}^
   12b38:	addmi	r0, r2, #0, 2
   12b3c:	tsteq	r1, r3, ror fp
   12b40:			; <UNDEFINED> instruction: 0x2000bfb8
   12b44:	ldmib	r4, {r0, r1, r2, r8, r9, fp, ip, lr, pc}^
   12b48:	addsmi	r0, r0, #-2147483648	; 0x80000000
   12b4c:	movweq	lr, #15217	; 0x3b71
   12b50:	andcs	fp, r1, ip, lsr #31
   12b54:			; <UNDEFINED> instruction: 0xf85d2000
   12b58:	ldrbmi	r4, [r0, -r4, lsl #22]!
   12b5c:	ldrbmi	r2, [r0, -r0]!
   12b60:	ldmdbvs	fp, {r0, r1, r3, r8, fp, sp, lr}
   12b64:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   12b68:	svcmi	0x0020f5b3
   12b6c:	stmdbvs	fp, {r0, r8, r9, sl, fp, ip, sp, pc}^
   12b70:			; <UNDEFINED> instruction: 0xf89368db
   12b74:	stmdacc	pc!, {r2, r3, r7}	; <UNPREDICTABLE>
   12b78:	blx	fec42798 <__bss_end__@@Base+0xfe7bc68c>
   12b7c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12b80:	ldrbmi	r2, [r0, -r0]!
   12b84:	blmi	6e53f4 <__bss_end__@@Base+0x25f2e8>
   12b88:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   12b8c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   12b90:	movwls	r6, #6171	; 0x181b
   12b94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12b98:	ldmdavs	fp, {r0, r1, r3, r7, fp, sp, lr}
   12b9c:	bcs	bf0c0c <__bss_end__@@Base+0x76ab00>
   12ba0:	bmi	586fd0 <__bss_end__@@Base+0x100ec4>
   12ba4:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   12ba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12bac:	subsmi	r9, sl, r1, lsl #22
   12bb0:	andcs	sp, r1, r3, lsl r1
   12bb4:	ldclt	0, cr11, [r0, #-8]
   12bb8:			; <UNDEFINED> instruction: 0x460c4a10
   12bbc:	tstcs	r1, r8, ror #12
   12bc0:			; <UNDEFINED> instruction: 0xf7f1447a
   12bc4:	andcc	lr, r1, sl, ror #21
   12bc8:	stmiavs	r3!, {r0, r3, ip, lr, pc}
   12bcc:			; <UNDEFINED> instruction: 0xf7f16818
   12bd0:	stmiavs	r3!, {r4, r5, r7, r8, fp, sp, lr, pc}
   12bd4:	andsvs	r9, sl, r0, lsl #20
   12bd8:			; <UNDEFINED> instruction: 0xf7f1e7e3
   12bdc:	stmdami	r8, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   12be0:			; <UNDEFINED> instruction: 0xf0034478
   12be4:			; <UNDEFINED> instruction: 0xf7f4fe29
   12be8:	andcs	pc, r1, r1, asr r8	; <UNPREDICTABLE>
   12bec:	bl	c50bb8 <__bss_end__@@Base+0x7caaac>
   12bf0:	strheq	r2, [r2], -r4
   12bf4:	andeq	r0, r0, r0, lsl #5
   12bf8:	muleq	r2, r6, r0
   12bfc:	ldrdeq	r9, [r0], -r4
   12c00:	andeq	lr, r0, r0, asr #7
   12c04:	blmi	825488 <__bss_end__@@Base+0x39f37c>
   12c08:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   12c0c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   12c10:	movwls	r6, #14363	; 0x381b
   12c14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12c18:	ldreq	r6, [sl, r3, lsl #16]
   12c1c:	stmdavs	r2, {r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
   12c20:	ldmdbvs	r1, {r0, r6, r7, fp, sp, lr}^
   12c24:	svclt	0x005607db
   12c28:	stmvs	r2, {r0, r1, r6, fp, sp, lr}
   12c2c:	stmdavs	fp, {r1, r3, r4, fp, sp, lr}^
   12c30:			; <UNDEFINED> instruction: 0xb1a17819
   12c34:	stmdage	r2, {r9, ip, pc}
   12c38:	tstcs	r1, r4, lsl sl
   12c3c:			; <UNDEFINED> instruction: 0xf7f1447a
   12c40:	andcc	lr, r1, ip, lsr #21
   12c44:	bmi	4c6c98 <__bss_end__@@Base+0x40b8c>
   12c48:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   12c4c:	ldmpl	r3, {r1, fp, ip, pc}^
   12c50:	blls	eccc0 <stotal_xattr_bytes@@Base+0xa7128>
   12c54:	tstle	r3, sl, asr r0
   12c58:			; <UNDEFINED> instruction: 0xf85db005
   12c5c:	ldrmi	pc, [r3], -r4, lsl #22
   12c60:	stmdage	r2, {r2, r3, r9, fp, lr}
   12c64:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   12c68:	b	fe5d0c34 <__bss_end__@@Base+0xfe14ab28>
   12c6c:	stmdami	sl, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12c70:			; <UNDEFINED> instruction: 0xf0034478
   12c74:			; <UNDEFINED> instruction: 0xf7f4fde1
   12c78:	andcs	pc, r1, r9, lsl #16
   12c7c:	b	ffa50c48 <__bss_end__@@Base+0xff5cab3c>
   12c80:	stmib	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12c84:	andeq	r2, r2, r4, lsr r0
   12c88:	andeq	r0, r0, r0, lsl #5
   12c8c:	andeq	r9, r0, r8, lsl sp
   12c90:	strdeq	r1, [r2], -r2
   12c94:	andeq	r9, r0, lr, lsr #26
   12c98:	andeq	lr, r0, r0, ror #6
   12c9c:	mvnsmi	lr, #737280	; 0xb4000
   12ca0:	bmi	c644fc <__bss_end__@@Base+0x7de3f0>
   12ca4:	blmi	c64528 <__bss_end__@@Base+0x7de41c>
   12ca8:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   12cac:			; <UNDEFINED> instruction: 0x460c4e30
   12cb0:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   12cb4:	movwls	r6, #22555	; 0x581b
   12cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12cbc:	ldrtmi	fp, [sl], -r9, lsl #3
   12cc0:	strtmi	r4, [r0], -r9, lsr #12
   12cc4:	ldc2l	7, cr15, [ip], {254}	; 0xfe
   12cc8:	blle	c5ccd0 <__bss_end__@@Base+0x7d6bc4>
   12ccc:	blmi	9e5578 <__bss_end__@@Base+0x55f46c>
   12cd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12cd4:	blls	16cd44 <read_from_file_buffer2@@Base+0x6718c>
   12cd8:	qdaddle	r4, sl, r3
   12cdc:	pop	{r0, r1, r2, ip, sp, pc}
   12ce0:	svcmi	0x002583f0
   12ce4:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   12ce8:	movwls	r4, #5656	; 0x1618
   12cec:	stmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12cf0:	blls	6cee0 <stotal_xattr_bytes@@Base+0x27348>
   12cf4:	svcmi	0x00212101
   12cf8:	bne	ff424514 <__bss_end__@@Base+0xfef9e408>
   12cfc:	strtpl	r4, [ip], #-2592	; 0xfffff5e0
   12d00:	ldrbtmi	r5, [sl], #-2550	; 0xfffff60a
   12d04:			; <UNDEFINED> instruction: 0xf7f16830
   12d08:	ldmdami	lr, {r5, r8, r9, fp, sp, lr, pc}
   12d0c:	eorscs	r6, r8, #3342336	; 0x330000
   12d10:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   12d14:	ldmib	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d18:			; <UNDEFINED> instruction: 0x462b4a1b
   12d1c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   12d20:			; <UNDEFINED> instruction: 0xf7f16830
   12d24:			; <UNDEFINED> instruction: 0x4628eb12
   12d28:	stmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d2c:	strb	r4, [sp, r0, lsr #12]
   12d30:	adcsmi	r2, r4, #0, 12
   12d34:	strvs	lr, [r3], -sp, asr #19
   12d38:	stccc	13, cr13, [r4, #-72]	; 0xffffffb8
   12d3c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   12d40:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   12d44:	svceq	0x0004f855
   12d48:	strbmi	r4, [r1], -sl, asr #12
   12d4c:			; <UNDEFINED> instruction: 0xf7fe3601
   12d50:	stmdacs	r0, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   12d54:	adcsmi	fp, r4, #24, 30	; 0x60
   12d58:	mcrls	12, 0, sp, cr3, cr4, {7}
   12d5c:			; <UNDEFINED> instruction: 0xe7b5603e
   12d60:	ldrb	r2, [fp, r1]!
   12d64:	ldmdb	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d68:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   12d6c:	andeq	r0, r0, r0, lsl #5
   12d70:	andeq	r1, r2, sl, lsl #31
   12d74:	andeq	r1, r2, ip, ror #30
   12d78:	andeq	r2, r3, r0, asr #27
   12d7c:	andeq	r0, r0, ip, asr #5
   12d80:	andeq	sp, r0, sl, lsl #24
   12d84:	andeq	lr, r0, lr, ror #5
   12d88:	andeq	sp, r0, sl, asr #24
   12d8c:			; <UNDEFINED> instruction: 0x461eb570
   12d90:			; <UNDEFINED> instruction: 0xf7fe6810
   12d94:	tstcc	r1, r5, lsr #28	; <UNPREDICTABLE>
   12d98:			; <UNDEFINED> instruction: 0xf1b0bf08
   12d9c:	strdle	r3, [r9], -pc	; <UNPREDICTABLE>
   12da0:	andcs	r4, r4, r4, lsl #12
   12da4:	b	4d0d70 <__bss_end__@@Base+0x4ac64>
   12da8:			; <UNDEFINED> instruction: 0xb1284602
   12dac:	andcs	r6, r1, r4
   12db0:	ldcllt	0, cr6, [r0, #-200]!	; 0xffffff38
   12db4:	ldcllt	0, cr2, [r0, #-0]
   12db8:	stmdami	r6, {r0, r2, r8, fp, lr}
   12dbc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12dc0:			; <UNDEFINED> instruction: 0xf00331b0
   12dc4:			; <UNDEFINED> instruction: 0xf7f3fd39
   12dc8:	andcs	pc, r1, r1, ror #30
   12dcc:	b	1050d98 <__bss_end__@@Base+0xbcac8c>
   12dd0:			; <UNDEFINED> instruction: 0x0000e9b0
   12dd4:	andeq	r9, r0, r6, lsl #16
   12dd8:	mvnsmi	lr, #737280	; 0xb4000
   12ddc:	ldmdavs	r0, {r0, r1, r7, ip, sp, pc}
   12de0:			; <UNDEFINED> instruction: 0x461d4614
   12de4:			; <UNDEFINED> instruction: 0xf7fe9301
   12de8:	strdcc	pc, [r1, -fp]
   12dec:			; <UNDEFINED> instruction: 0xf1b0bf08
   12df0:			; <UNDEFINED> instruction: 0xd0163fff
   12df4:	stmdavs	r0!, {r1, r2, r9, sl, lr}^
   12df8:	mrc2	7, 4, pc, cr4, cr14, {7}
   12dfc:	svccc	0x00fff1b1
   12e00:	svclt	0x00084680
   12e04:	svccc	0x00fff1b0
   12e08:	andcs	sp, r8, fp
   12e0c:	ldmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e10:	cmplt	r0, r3, lsl #12
   12e14:	stmib	r3, {r0, sp}^
   12e18:	eorvs	r6, fp, r0, lsl #16
   12e1c:	pop	{r0, r1, ip, sp, pc}
   12e20:	strdcs	r8, [r0], -r0
   12e24:	pop	{r0, r1, ip, sp, pc}
   12e28:	stmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
   12e2c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   12e30:	biccc	r4, r0, r8, ror r4
   12e34:	stc2	0, cr15, [r0, #-12]
   12e38:			; <UNDEFINED> instruction: 0xff28f7f3
   12e3c:			; <UNDEFINED> instruction: 0xf7f12001
   12e40:	svclt	0x0000ea08
   12e44:	andeq	lr, r0, lr, lsr r9
   12e48:	muleq	r0, r4, r7
   12e4c:			; <UNDEFINED> instruction: 0x461eb570
   12e50:			; <UNDEFINED> instruction: 0xf7fe6810
   12e54:	tstcc	r1, r7, ror #28	; <UNPREDICTABLE>
   12e58:			; <UNDEFINED> instruction: 0xf1b0bf08
   12e5c:	strdle	r3, [r9], -pc	; <UNPREDICTABLE>
   12e60:	andcs	r4, r4, r4, lsl #12
   12e64:	ldmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e68:			; <UNDEFINED> instruction: 0xb1284602
   12e6c:	andcs	r6, r1, r4
   12e70:	ldcllt	0, cr6, [r0, #-200]!	; 0xffffff38
   12e74:	ldcllt	0, cr2, [r0, #-0]
   12e78:	stmdami	r6, {r0, r2, r8, fp, lr}
   12e7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12e80:			; <UNDEFINED> instruction: 0xf00331d0
   12e84:			; <UNDEFINED> instruction: 0xf7f3fcd9
   12e88:	andcs	pc, r1, r1, lsl #30
   12e8c:	stmib	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e90:	strdeq	lr, [r0], -r0
   12e94:	andeq	r9, r0, r6, asr #14
   12e98:	push	{r0, r3, r5, r6, r8, r9, fp, lr}
   12e9c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   12ea0:			; <UNDEFINED> instruction: 0xf8d3b085
   12ea4:	andls	sl, r3, r4
   12ea8:	mulcc	r0, sl, r8
   12eac:			; <UNDEFINED> instruction: 0xf8dfb33b
   12eb0:	svcmi	0x00658194
   12eb4:			; <UNDEFINED> instruction: 0x9194f8df
   12eb8:	ldrbtmi	r4, [pc], #-1272	; 12ec0 <ZSTD_maxCLevel@plt+0xe9c4>
   12ebc:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
   12ec0:			; <UNDEFINED> instruction: 0x464444f9
   12ec4:	ldrtmi	r2, [r9], -r1, lsl #12
   12ec8:	and	r2, r7, r0, lsl #10
   12ecc:	strcc	r6, [ip], #-2149	; 0xfffff79b
   12ed0:	andsle	r1, r9, fp, ror #24
   12ed4:	stcne	8, cr15, [ip], {84}	; 0x54
   12ed8:	stcvs	8, cr15, [r4], {84}	; 0x54
   12edc:			; <UNDEFINED> instruction: 0x46504632
   12ee0:	b	ff550eac <__bss_end__@@Base+0xff0cada0>
   12ee4:	mvnsle	r2, r0, lsl #16
   12ee8:			; <UNDEFINED> instruction: 0xf0402d07
   12eec:			; <UNDEFINED> instruction: 0xf89a8086
   12ef0:			; <UNDEFINED> instruction: 0xf10a3001
   12ef4:			; <UNDEFINED> instruction: 0xf8c90a01
   12ef8:	blcs	3af10 <append_fragments@@Base+0x5474>
   12efc:	strcs	sp, [r9, #-481]	; 0xfffffe1f
   12f00:	andlt	r4, r5, r8, lsr #12
   12f04:	svchi	0x00f0e8bd
   12f08:	ldrbtmi	r4, [ip], #-3153	; 0xfffff3af
   12f0c:	cdpcs	8, 0, cr6, cr0, cr6, {5}
   12f10:	blmi	1447110 <__bss_end__@@Base+0xfc1004>
   12f14:			; <UNDEFINED> instruction: 0xf8df2200
   12f18:	ldrmi	fp, [r7], -r0, asr #2
   12f1c:			; <UNDEFINED> instruction: 0xf8df447b
   12f20:	andls	sl, r1, #60, 2
   12f24:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   12f28:	bmi	1364318 <__bss_end__@@Base+0xede20c>
   12f2c:	andls	r4, r2, #2046820352	; 0x7a000000
   12f30:	mulls	r0, r5, r8
   12f34:	svceq	0x0022f1b9
   12f38:	blls	86fac <stotal_xattr_bytes@@Base+0x41414>
   12f3c:	svceq	0x0000f1b9
   12f40:	blcs	470d4 <stotal_xattr_bytes@@Base+0x153c>
   12f44:			; <UNDEFINED> instruction: 0xf1b9d03b
   12f48:	andsle	r0, fp, ip, asr pc
   12f4c:	ldrdcc	pc, [ip], -fp
   12f50:	addsmi	r1, ip, #124, 24	; 0x7c00
   12f54:			; <UNDEFINED> instruction: 0xf8dada21
   12f58:	strtmi	r3, [r7], -r4
   12f5c:			; <UNDEFINED> instruction: 0xf8ca1c5d
   12f60:	ldmdavc	fp, {r2, ip, lr}
   12f64:	blcc	90f84 <stotal_xattr_bytes@@Base+0x4b3ec>
   12f68:	mulls	r0, r5, r8
   12f6c:	svceq	0x0022f1b9
   12f70:	blmi	f47704 <__bss_end__@@Base+0xac15f8>
   12f74:	bls	60380 <stotal_xattr_bytes@@Base+0x1a7e8>
   12f78:			; <UNDEFINED> instruction: 0xf082447b
   12f7c:	andls	r0, r1, #268435456	; 0x10000000
   12f80:			; <UNDEFINED> instruction: 0xe7d5605d
   12f84:	strcc	r7, [r1, #-2155]	; 0xfffff795
   12f88:	subsvs	r9, r5, r2, lsl #20
   12f8c:	adcsle	r2, r6, r0, lsl #22
   12f90:	ldrdcc	pc, [ip], -fp
   12f94:	addsmi	r1, ip, #124, 24	; 0x7c00
   12f98:			; <UNDEFINED> instruction: 0xf8dbdbdd
   12f9c:	vhadd.s8	d5, d7, d8
   12fa0:			; <UNDEFINED> instruction: 0xf0211101
   12fa4:			; <UNDEFINED> instruction: 0xf8cb01ff
   12fa8:	strtmi	r1, [r8], -ip
   12fac:	stmda	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12fb0:	eorsle	r2, r8, r0, lsl #16
   12fb4:			; <UNDEFINED> instruction: 0xf8cb1b76
   12fb8:	strmi	r0, [r6], #-8
   12fbc:	stmdbmi	sl!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   12fc0:	andcs	r4, r1, #68, 12	; 0x4400000
   12fc4:	and	r4, r7, r9, ror r4
   12fc8:	strcc	r6, [ip], #-2147	; 0xfffff79d
   12fcc:	adcsle	r3, sl, r1, lsl #6
   12fd0:	stcne	8, cr15, [ip], {84}	; 0x54
   12fd4:	stccs	8, cr15, [r4], {84}	; 0x54
   12fd8:			; <UNDEFINED> instruction: 0xf7f14628
   12fdc:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
   12fe0:	blmi	8c77b0 <__bss_end__@@Base+0x4416a4>
   12fe4:	eorsvc	r2, r2, r0, lsl #4
   12fe8:	ldrbtmi	r2, [fp], #-1288	; 0xfffffaf8
   12fec:	strtmi	r9, [r8], -r3, lsl #20
   12ff0:	mulsvs	r3, fp, r8
   12ff4:	pop	{r0, r2, ip, sp, pc}
   12ff8:	blmi	776fc0 <__bss_end__@@Base+0x2f0eb4>
   12ffc:			; <UNDEFINED> instruction: 0x46284456
   13000:	subsvs	r4, lr, fp, ror r4
   13004:	pop	{r0, r2, ip, sp, pc}
   13008:	blcs	36fd0 <append_fragments@@Base+0x1534>
   1300c:	ldrb	sp, [r6, -r9, ror #1]!
   13010:	addvc	pc, r0, pc, asr #8
   13014:	ldm	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13018:	adcvs	r4, r0, r6, lsl #12
   1301c:	vst4.8	{d27,d29,d31,d33}, [pc :64], r8
   13020:	rscvs	r7, r3, r0, lsl #7
   13024:	ldmdbmi	r3, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   13028:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   1302c:	mvncc	r4, r8, ror r4
   13030:	stc2	0, cr15, [r2], {3}
   13034:	mcr2	7, 1, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   13038:			; <UNDEFINED> instruction: 0xf7f12001
   1303c:	svclt	0x0000e90a
   13040:	andeq	r2, r3, r6, lsl #24
   13044:	andeq	r1, r2, ip, lsl #23
   13048:	andeq	lr, r0, r2, lsl #3
   1304c:	andeq	r2, r3, r4, ror #23
   13050:	muleq	r3, sl, fp
   13054:	andeq	r2, r3, r8, lsl #23
   13058:	andeq	r2, r3, r0, lsl #23
   1305c:	andeq	r2, r3, ip, ror fp
   13060:	andeq	r2, r3, r8, ror fp
   13064:	andeq	r2, r3, ip, lsr #22
   13068:	andeq	lr, r0, r8, ror r0
   1306c:			; <UNDEFINED> instruction: 0x00032aba
   13070:	andeq	r2, r3, r4, lsr #21
   13074:	andeq	lr, r0, r2, asr #14
   13078:	muleq	r0, r8, r5
   1307c:	blmi	fffe5c7c <__bss_end__@@Base+0xffb5fb70>
   13080:	push	{r1, r3, r4, r5, r6, sl, lr}
   13084:	strdlt	r4, [r9], r0
   13088:	stmdage	r5, {r0, r1, r4, r6, r7, fp, ip, lr}
   1308c:	mvnslt	pc, #14614528	; 0xdf0000
   13090:	movwls	r6, #30747	; 0x781b
   13094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13098:	mrc2	7, 7, pc, cr14, cr15, {7}
   1309c:	stmdacs	r4, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   130a0:			; <UNDEFINED> instruction: 0xf0004604
   130a4:	stmdacs	r8, {r2, r5, r7, pc}
   130a8:	cmnlt	r0, #62	; 0x3e
   130ac:	ldrbtmi	r4, [sp], #-3573	; 0xfffff20b
   130b0:	ldrmi	r6, [r8], -fp, lsr #16
   130b4:			; <UNDEFINED> instruction: 0xf7f09303
   130b8:	stmdavs	r9!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   130bc:	strcs	r9, [r0, #-2819]	; 0xfffff4fd
   130c0:	bne	ff265c8c <__bss_end__@@Base+0xfeddfb80>
   130c4:			; <UNDEFINED> instruction: 0x4606447a
   130c8:	ldrbtpl	r4, [r5], #-2288	; 0xfffff710
   130cc:			; <UNDEFINED> instruction: 0xf85b2101
   130d0:	ldmdavs	r8!, {ip, sp, lr}
   130d4:	ldmdb	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   130d8:	ldmdavs	r8!, {r0, r3, sl, fp, sp}
   130dc:	addshi	pc, r8, r0, asr #32
   130e0:	ldrbtmi	r4, [fp], #-3051	; 0xfffff415
   130e4:	smlattcs	r1, fp, sl, r4
   130e8:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   130ec:	stmdb	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   130f0:	ldmdavs	r8!, {r0, r3, r5, r6, r7, r9, fp, lr}
   130f4:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   130f8:			; <UNDEFINED> instruction: 0xf7f12101
   130fc:	ldrtmi	lr, [r0], -r6, lsr #18
   13100:	svc	0x0016f7f0
   13104:	andcs	lr, r1, r3
   13108:	blx	34f110 <sid_table@@Base+0x948c>
   1310c:	bmi	ff8e4928 <__bss_end__@@Base+0xff45e81c>
   13110:	ldrbtmi	r4, [sl], #-3034	; 0xfffff426
   13114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13118:	subsmi	r9, sl, r7, lsl #22
   1311c:	orrshi	pc, lr, r0, asr #32
   13120:	andlt	r4, r9, r8, lsr #12
   13124:	svchi	0x00f0e8bd
   13128:	mcrls	12, 0, r4, cr5, cr13, {6}
   1312c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   13130:			; <UNDEFINED> instruction: 0xf0003301
   13134:			; <UNDEFINED> instruction: 0xf04f8157
   13138:	and	r0, r6, r0, lsl #20
   1313c:	ldrcc	r6, [r8], #-2531	; 0xfffff61d
   13140:	beq	8f570 <stotal_xattr_bytes@@Base+0x499d8>
   13144:			; <UNDEFINED> instruction: 0xf0003301
   13148:	stmdavs	r1!, {r0, r2, r3, r6, r8, pc}
   1314c:			; <UNDEFINED> instruction: 0xf7f04630
   13150:			; <UNDEFINED> instruction: 0x4607ee9e
   13154:	mvnsle	r2, r0, lsl #16
   13158:			; <UNDEFINED> instruction: 0x20184ad2
   1315c:	ldrbtmi	r4, [sl], #-3026	; 0xfffff42e
   13160:	ldmdbvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   13164:	movwcc	pc, #43776	; 0xab00	; <UNPREDICTABLE>
   13168:	stccs	8, cr6, [r1], {76}	; 0x4c
   1316c:	tstle	r4, r3, lsl #6
   13170:	ldmdbvs	sp, {r0, r1, r8, r9, fp, ip, pc}
   13174:			; <UNDEFINED> instruction: 0xf0002d00
   13178:	andscs	r8, r4, r3, lsl #1
   1317c:	stmda	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13180:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13184:	cmphi	lr, r0	; <UNPREDICTABLE>
   13188:			; <UNDEFINED> instruction: 0xf10d9b03
   1318c:			; <UNDEFINED> instruction: 0x4cc70918
   13190:	subvs	r4, r3, ip, ror r4
   13194:	strbmi	r2, [r8], -r1, lsl #6
   13198:	movwcs	r6, #43	; 0x2b
   1319c:	stmdavs	r6!, {r0, r1, r3, r5, r8, sp, lr}^
   131a0:	mrc2	7, 3, pc, cr10, cr15, {7}
   131a4:	strmi	r6, [r0], r6, rrx
   131a8:	eorsle	r2, r8, r0, lsl #16
   131ac:	blmi	ff01c1b4 <__bss_end__@@Base+0xfeb960a8>
   131b0:	ldrbtmi	r2, [fp], #-536	; 0xfffffde8
   131b4:	bcc	2d1dc4 <read_from_file_buffer@@Base+0x8c164>
   131b8:	ldrdcc	pc, [r4], -sl
   131bc:	svclt	0x001842bb
   131c0:	svceq	0x0002f113
   131c4:	sbcshi	pc, r9, r0, asr #32
   131c8:	ldrdcc	pc, [ip], -sl
   131cc:	strvc	lr, [r2], #-2501	; 0xfffff63b
   131d0:	addsle	r2, ip, r0, lsl #22
   131d4:	stcne	8, cr9, [r9, #-12]!
   131d8:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   131dc:			; <UNDEFINED> instruction: 0x4620d197
   131e0:	mcr	7, 5, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   131e4:			; <UNDEFINED> instruction: 0xf7f04628
   131e8:	strcs	lr, [r0, #-3748]	; 0xfffff15c
   131ec:			; <UNDEFINED> instruction: 0xf7ffe78f
   131f0:	strmi	pc, [r6], -r5, asr #30
   131f4:	rscsle	r2, r8, r0, lsl #16
   131f8:			; <UNDEFINED> instruction: 0xf7f02014
   131fc:	strmi	lr, [r5], -r8, ror #31
   13200:			; <UNDEFINED> instruction: 0xf0002800
   13204:	movwcs	r8, #8493	; 0x212d
   13208:	addvs	r6, r4, r6, asr #32
   1320c:	ldrb	r6, [lr, -r3]!
   13210:	bmi	fea1be48 <__bss_end__@@Base+0xfe595d3c>
   13214:			; <UNDEFINED> instruction: 0xf404fb03
   13218:	ldmdbpl	r3, {r1, r3, r4, r5, r6, sl, lr}
   1321c:	strbmi	lr, [r8], -r2, ror #14
   13220:	mrc2	7, 1, pc, cr10, cr15, {7}
   13224:			; <UNDEFINED> instruction: 0xf7ff4648
   13228:	stmdacs	r1, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1322c:	adcsle	r4, sp, r6, lsl #12
   13230:	svclt	0x00042808
   13234:	strbmi	r2, [r4], -r4, lsl #14
   13238:	eors	sp, sl, r9
   1323c:	cmnle	sl, r5, lsl #16
   13240:	strcc	r4, [r4, -r8, asr #12]
   13244:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   13248:	strmi	r2, [r6], -r8, lsl #16
   1324c:			; <UNDEFINED> instruction: 0x4620d132
   13250:			; <UNDEFINED> instruction: 0xf7f04639
   13254:			; <UNDEFINED> instruction: 0xf108eefc
   13258:	strmi	r0, [r4], -r1, lsl #16
   1325c:			; <UNDEFINED> instruction: 0xf0002800
   13260:	stmdals	r6, {r0, r4, r5, r6, r7, pc}
   13264:	mrc	7, 6, APSR_nzcv, cr2, cr0, {7}
   13268:	strmi	r1, [r2], -r3, ror #19
   1326c:			; <UNDEFINED> instruction: 0xf8434648
   13270:			; <UNDEFINED> instruction: 0xf7ff2c04
   13274:	stmdacs	r1, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
   13278:	bicsle	r4, pc, r6, lsl #12
   1327c:	ldr	r4, [r6, r7, asr #12]
   13280:	strtmi	r4, [r1], -r2, lsl #17
   13284:	bmi	fe32d2d8 <__bss_end__@@Base+0xfdea71cc>
   13288:	andvc	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   1328c:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   13290:	ldmda	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13294:	ldrtmi	r4, [r3], -r9, lsl #21
   13298:	ldmdavs	r8!, {r0, r5, r9, sl, lr}
   1329c:			; <UNDEFINED> instruction: 0xf7f1447a
   132a0:	stmmi	r7, {r2, r4, r6, fp, sp, lr, pc}
   132a4:			; <UNDEFINED> instruction: 0x4621683b
   132a8:	ldrbtmi	r2, [r8], #-541	; 0xfffffde3
   132ac:	svc	0x0006f7f0
   132b0:	strbmi	lr, [r4], -sp, lsr #14
   132b4:	ldrbtmi	r4, [pc], #-3971	; 132bc <ZSTD_maxCLevel@plt+0xedc0>
   132b8:			; <UNDEFINED> instruction: 0x4618683b
   132bc:			; <UNDEFINED> instruction: 0xf7f09303
   132c0:	ldmdavs	r9!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}^
   132c4:	strcs	r9, [r0, -r3, lsl #22]
   132c8:	bne	ff265ccc <__bss_end__@@Base+0xfeddfbc0>
   132cc:	sxtab16mi	r4, r0, sl, ror #8
   132d0:			; <UNDEFINED> instruction: 0xf808486e
   132d4:	tstcs	r1, r1
   132d8:	andvc	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   132dc:			; <UNDEFINED> instruction: 0xf7f16838
   132e0:	mcrcs	8, 0, lr, cr9, cr4, {1}
   132e4:			; <UNDEFINED> instruction: 0xf0006838
   132e8:	movwcs	r8, #49320	; 0xc0a8
   132ec:	blx	e5cd2 <stotal_xattr_bytes@@Base+0xa013a>
   132f0:	ldrbtmi	pc, [sl], #-1542	; 0xfffff9fa	; <UNPREDICTABLE>
   132f4:	bmi	1da9948 <__bss_end__@@Base+0x192383c>
   132f8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   132fc:	stmda	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13300:	ldmdavs	r8!, {r2, r4, r5, r6, r9, fp, lr}
   13304:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   13308:			; <UNDEFINED> instruction: 0xf7f12101
   1330c:			; <UNDEFINED> instruction: 0x4640e81e
   13310:	mcr	7, 0, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   13314:	svcmi	0x0070e763
   13318:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1331c:	movwls	r4, #13848	; 0x3618
   13320:	mrc	7, 3, APSR_nzcv, cr4, cr0, {7}
   13324:	blls	ed510 <stotal_xattr_bytes@@Base+0xa7978>
   13328:	bmi	1b1cf30 <__bss_end__@@Base+0x1696e24>
   1332c:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   13330:	ldmdami	r6, {r7, r9, sl, lr}^
   13334:	andvc	pc, r1, r8, lsl #16
   13338:			; <UNDEFINED> instruction: 0xf85b2101
   1333c:	ldmdavs	r8!, {ip, sp, lr}
   13340:	stmda	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13344:	ldmdavs	r8!, {r3, r9, sl, fp, sp}
   13348:	mcrcs	0, 0, sp, cr9, cr10, {3}
   1334c:	movwcs	sp, #49223	; 0xc047
   13350:	blx	e5ce6 <stotal_xattr_bytes@@Base+0xa014e>
   13354:	ldrbtmi	pc, [sl], #-1542	; 0xfffff9fa	; <UNPREDICTABLE>
   13358:	bmi	18a99ac <__bss_end__@@Base+0x14238a0>
   1335c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   13360:	svc	0x00f2f7f0
   13364:	ldmdavs	r8!, {r5, r6, r9, fp, lr}
   13368:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   1336c:			; <UNDEFINED> instruction: 0xf7f02101
   13370:	strbmi	lr, [r0], -ip, ror #31
   13374:	ldcl	7, cr15, [ip, #960]	; 0x3c0
   13378:			; <UNDEFINED> instruction: 0xf8dfe731
   1337c:	ldrbtmi	r8, [r8], #368	; 0x170
   13380:	ldrdcc	pc, [r0], -r8
   13384:	movwls	r4, #13848	; 0x3618
   13388:	mcr	7, 2, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   1338c:			; <UNDEFINED> instruction: 0xf8d89b03
   13390:			; <UNDEFINED> instruction: 0xf04f1004
   13394:	bmi	159639c <__bss_end__@@Base+0x1110290>
   13398:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   1339c:	ldmdami	fp!, {r1, r2, r9, sl, lr}
   133a0:	andgt	pc, r1, r6, lsl #16
   133a4:			; <UNDEFINED> instruction: 0xf85b2101
   133a8:			; <UNDEFINED> instruction: 0xf8d88000
   133ac:			; <UNDEFINED> instruction: 0xf7f00000
   133b0:	bmi	144f2e8 <__bss_end__@@Base+0xfc91dc>
   133b4:	ldrdcc	pc, [r4], -sl
   133b8:			; <UNDEFINED> instruction: 0xf8d82101
   133bc:	ldrbtmi	r0, [sl], #-0
   133c0:			; <UNDEFINED> instruction: 0xf7f09700
   133c4:	bmi	134f2d4 <__bss_end__@@Base+0xec91c8>
   133c8:	ldrdeq	pc, [r0], -r8
   133cc:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   133d0:			; <UNDEFINED> instruction: 0xf7f02101
   133d4:			; <UNDEFINED> instruction: 0x4630efba
   133d8:	stc	7, cr15, [sl, #960]!	; 0x3c0
   133dc:	blmi	120cfe0 <__bss_end__@@Base+0xd86ed4>
   133e0:			; <UNDEFINED> instruction: 0xe7ba447b
   133e4:			; <UNDEFINED> instruction: 0xf04f4f46
   133e8:	strbmi	r0, [r5], -r0, lsl #16
   133ec:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   133f0:	movwls	r4, #13848	; 0x3618
   133f4:	mcr	7, 0, pc, cr10, cr0, {7}	; <UNPREDICTABLE>
   133f8:	ldmdavs	r9!, {r0, r1, r8, r9, fp, ip, pc}^
   133fc:	bne	ff265d08 <__bss_end__@@Base+0xfeddfbfc>
   13400:			; <UNDEFINED> instruction: 0x4604447a
   13404:			; <UNDEFINED> instruction: 0xf8044821
   13408:	tstcs	r1, r1
   1340c:	andvc	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   13410:			; <UNDEFINED> instruction: 0xf7f06838
   13414:	bmi	f4f284 <__bss_end__@@Base+0xac9178>
   13418:	ldmdavs	r8!, {r0, r1, r4, r5, r9, sl, lr}
   1341c:	tstcs	r1, sl, ror r4
   13420:	svc	0x0092f7f0
   13424:	ldmdavs	r8!, {r0, r3, r4, r5, r9, fp, lr}
   13428:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   1342c:			; <UNDEFINED> instruction: 0xf7f02101
   13430:	strtmi	lr, [r0], -ip, lsl #31
   13434:	ldcl	7, cr15, [ip, #-960]!	; 0xfffffc40
   13438:	blmi	d8cde4 <__bss_end__@@Base+0x906cd8>
   1343c:			; <UNDEFINED> instruction: 0xe75a447b
   13440:	str	r9, [sl, r6, lsl #22]
   13444:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   13448:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1344c:			; <UNDEFINED> instruction: 0xf00331fc
   13450:			; <UNDEFINED> instruction: 0xf7f3f9f3
   13454:	andcs	pc, r1, fp, lsl ip	; <UNPREDICTABLE>
   13458:	mrc	7, 7, APSR_nzcv, cr10, cr0, {7}
   1345c:	ldcl	7, cr15, [ip, #960]	; 0x3c0
   13460:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
   13464:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13468:			; <UNDEFINED> instruction: 0xf00331ec
   1346c:			; <UNDEFINED> instruction: 0xf7f3f9e5
   13470:	andcs	pc, r1, sp, lsl #24
   13474:	mcr	7, 7, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   13478:			; <UNDEFINED> instruction: 0x00021bbc
   1347c:	andeq	r0, r0, r0, lsl #5
   13480:	andeq	r1, r2, r0, lsr #23
   13484:	strdeq	r2, [r3], -r6
   13488:	andeq	sp, r0, r8, asr #16
   1348c:	andeq	r0, r0, ip, asr #5
   13490:	andeq	sp, r0, lr, asr pc
   13494:	andeq	lr, r0, r2, rrx
   13498:	andeq	sp, r0, r2, ror r8
   1349c:	andeq	r1, r2, sl, lsr #22
   134a0:	andeq	r1, r2, r4, ror pc
   134a4:	andeq	r2, r3, r6, asr #18
   134a8:	andeq	r1, r2, r0, asr #30
   134ac:	andeq	r2, r3, r4, lsl r9
   134b0:	andeq	r1, r2, lr, ror #29
   134b4:	andeq	r1, r2, ip, lsr #16
   134b8:	andeq	sp, r0, r0, lsl #13
   134bc:	andeq	sp, r0, r8, lsr #27
   134c0:	andeq	sp, r0, sl, asr #27
   134c4:	andeq	r2, r3, lr, ror #15
   134c8:	andeq	sp, r0, r0, asr #12
   134cc:	andeq	r1, r2, r2, asr r7
   134d0:	muleq	r0, sl, sp
   134d4:	andeq	sp, r0, r2, ror #12
   134d8:	andeq	r2, r3, ip, lsl #15
   134dc:	ldrdeq	sp, [r0], -lr
   134e0:	andeq	r1, r2, lr, ror #13
   134e4:	andeq	sp, r0, lr, ror #26
   134e8:	strdeq	sp, [r0], -lr
   134ec:	andeq	r2, r3, r6, lsr #14
   134f0:	andeq	sp, r0, r2, ror r5
   134f4:	andeq	sp, r0, sl, asr #26
   134f8:	muleq	r0, sl, r5
   134fc:	andeq	sp, r0, r0, ror #24
   13500:			; <UNDEFINED> instruction: 0x000326b8
   13504:	andeq	sp, r0, ip, lsl #10
   13508:	andeq	sp, r0, ip, ror sp
   1350c:	andeq	sp, r0, lr, lsr r5
   13510:	andeq	sp, r0, r4, lsl #24
   13514:	andeq	lr, r0, r4, lsr #6
   13518:	andeq	r9, r0, sl, ror r1
   1351c:	andeq	lr, r0, r8, lsl #6
   13520:	andeq	r9, r0, lr, asr r1
   13524:	blmi	1ca5ef0 <__bss_end__@@Base+0x181fde4>
   13528:	push	{r1, r3, r4, r5, r6, sl, lr}
   1352c:	strdlt	r4, [r4], r0
   13530:	pkhtbmi	r5, r0, r3, asr #17
   13534:			; <UNDEFINED> instruction: 0x91bcf8df
   13538:	movwls	r6, #14363	; 0x381b
   1353c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13540:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
   13544:			; <UNDEFINED> instruction: 0x460544f9
   13548:	cdpge	3, 0, cr11, cr2, cr0, {4}
   1354c:	and	r2, sl, r0, lsl #14
   13550:			; <UNDEFINED> instruction: 0xf7f02014
   13554:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   13558:	adcshi	pc, r8, r0
   1355c:	strmi	r6, [r5], -r5, asr #32
   13560:	stmib	r0, {r0, r1, r2, sp, lr}^
   13564:	ldrtmi	sl, [r0], -r2, lsl #8
   13568:	ldc2	7, cr15, [r6], {255}	; 0xff
   1356c:	strmi	r2, [r4], -r9, lsl #16
   13570:	stmdacs	r1, {r1, r2, r3, r4, ip, lr, pc}
   13574:	mcrne	0, 4, sp, cr3, cr7, {0}
   13578:	stmdale	r7, {r0, r8, r9, fp, sp}^
   1357c:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   13580:	stmdacs	r0, {r1, r7, r9, sl, lr}
   13584:	strtmi	sp, [r8], -r4, ror #3
   13588:	mcr2	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   1358c:	blmi	1625efc <__bss_end__@@Base+0x119fdf0>
   13590:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13594:	blls	ed604 <stotal_xattr_bytes@@Base+0xa7a6c>
   13598:			; <UNDEFINED> instruction: 0xf040405a
   1359c:	ldrbmi	r8, [r0], -r4, lsr #1
   135a0:	pop	{r2, ip, sp, pc}
   135a4:			; <UNDEFINED> instruction: 0xf1b887f0
   135a8:	rsble	r0, r5, r0, lsl #30
   135ac:	strb	r4, [sp, sl, lsr #13]!
   135b0:	svceq	0x0000f1b8
   135b4:	mrrcmi	0, 15, sp, r1, cr10
   135b8:			; <UNDEFINED> instruction: 0xf7fd4628
   135bc:	strcs	pc, [r0, #-3563]	; 0xfffff215
   135c0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   135c4:	movwls	r4, #5656	; 0x1618
   135c8:	stc	7, cr15, [r0, #-960]!	; 0xfffffc40
   135cc:	stmdavs	r1!, {r0, r8, r9, fp, ip, pc}^
   135d0:	bne	ff265f04 <__bss_end__@@Base+0xfeddfdf8>
   135d4:			; <UNDEFINED> instruction: 0x4604447a
   135d8:	strbtpl	r4, [r5], #-2122	; 0xfffff7b6
   135dc:			; <UNDEFINED> instruction: 0xf8592101
   135e0:	stmdavs	r8!, {ip, lr}
   135e4:	mrc	7, 5, APSR_nzcv, cr0, cr0, {7}
   135e8:	stmdavs	fp!, {r0, r1, r2, r6, fp, lr}
   135ec:	tstcs	r1, r2, lsr r2
   135f0:			; <UNDEFINED> instruction: 0xf7f04478
   135f4:	bmi	118eb8c <__bss_end__@@Base+0xd08a80>
   135f8:	strtmi	r6, [r3], -r8, lsr #16
   135fc:	tstcs	r1, sl, ror r4
   13600:	mcr	7, 5, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   13604:			; <UNDEFINED> instruction: 0xf7f04620
   13608:	mlas	r2, r4, ip, lr
   1360c:	strtmi	r4, [r8], -r0, asr #28
   13610:	stc2l	7, cr15, [r0, #1012]	; 0x3f4
   13614:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13618:	movwls	r4, #5656	; 0x1618
   1361c:	ldcl	7, cr15, [r6], #960	; 0x3c0
   13620:	blls	6d7ec <stotal_xattr_bytes@@Base+0x27c54>
   13624:	bmi	edce2c <__bss_end__@@Base+0xa56d20>
   13628:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   1362c:	ldmdami	r5!, {r0, r2, r9, sl, lr}
   13630:	tstcs	r1, lr, ror #8
   13634:	andvs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   13638:			; <UNDEFINED> instruction: 0xf7f06830
   1363c:	stccs	14, cr14, [r8], {134}	; 0x86
   13640:	svclt	0x00086830
   13644:	andle	r9, r5, r2, lsl #22
   13648:	bmi	cdc280 <__bss_end__@@Base+0x856174>
   1364c:			; <UNDEFINED> instruction: 0xf404fb03
   13650:	ldmdbpl	r3, {r1, r3, r4, r5, r6, sl, lr}
   13654:	tstcs	r1, r1, lsr sl
   13658:			; <UNDEFINED> instruction: 0xf7f0447a
   1365c:	bmi	c4f03c <__bss_end__@@Base+0x7c8f30>
   13660:			; <UNDEFINED> instruction: 0x462b6830
   13664:	tstcs	r1, sl, ror r4
   13668:	mcr	7, 3, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   1366c:			; <UNDEFINED> instruction: 0xf7f04628
   13670:			; <UNDEFINED> instruction: 0xf04fec60
   13674:	str	r0, [r9, r0, lsl #20]
   13678:	strtmi	r4, [r8], -sl, lsr #28
   1367c:	stc2	7, cr15, [sl, #1012]	; 0x3f4
   13680:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13684:			; <UNDEFINED> instruction: 0xf7f04638
   13688:	ldmdavs	r1!, {r1, r6, r7, sl, fp, sp, lr, pc}^
   1368c:	ldrtmi	r4, [fp], -r6, lsr #20
   13690:	ldrbtmi	r1, [sl], #-3017	; 0xfffff437
   13694:	ldmdami	fp, {r0, r2, r9, sl, lr}
   13698:	andhi	pc, r1, r5, lsl #16
   1369c:			; <UNDEFINED> instruction: 0xf8594621
   136a0:	ldmdavs	r0!, {sp, lr}
   136a4:	mrc	7, 2, APSR_nzcv, cr0, cr0, {7}
   136a8:	ldmdavs	r3!, {r5, fp, lr}
   136ac:	eorscs	r4, r9, #34603008	; 0x2100000
   136b0:			; <UNDEFINED> instruction: 0xf7f04478
   136b4:	bmi	7ceacc <__bss_end__@@Base+0x3489c0>
   136b8:			; <UNDEFINED> instruction: 0x462b6830
   136bc:			; <UNDEFINED> instruction: 0x4621447a
   136c0:	mcr	7, 2, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   136c4:			; <UNDEFINED> instruction: 0xf7f04628
   136c8:			; <UNDEFINED> instruction: 0xe7d2ec34
   136cc:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   136d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   136d4:	orrvc	pc, r4, r1, lsl #10
   136d8:			; <UNDEFINED> instruction: 0xf8aef003
   136dc:	blx	ff5d16b0 <__bss_end__@@Base+0xff14b5a4>
   136e0:			; <UNDEFINED> instruction: 0xf7f02001
   136e4:			; <UNDEFINED> instruction: 0xf7f0edb6
   136e8:	svclt	0x0000ec98
   136ec:	andeq	r1, r2, r4, lsl r7
   136f0:	andeq	r0, r0, r0, lsl #5
   136f4:	strdeq	r1, [r2], -r8
   136f8:	andeq	r1, r2, ip, lsr #13
   136fc:	andeq	r2, r3, r4, ror #9
   13700:	andeq	sp, r0, r8, lsr r3
   13704:	andeq	r0, r0, ip, asr #5
   13708:	ldrdeq	sp, [r0], -r0
   1370c:	andeq	sp, r0, ip, ror #6
   13710:	muleq	r3, r0, r4
   13714:	andeq	sp, r0, r2, ror #5
   13718:	strdeq	r1, [r2], -r4
   1371c:	ldrdeq	sp, [r0], -r8
   13720:	andeq	sp, r0, r4, lsl #6
   13724:	andeq	r2, r3, r4, lsr #8
   13728:	andeq	sp, r0, sl, ror r2
   1372c:	andeq	sp, r0, r4, asr #22
   13730:	andeq	sp, r0, ip, lsr #5
   13734:	muleq	r0, ip, r0
   13738:	strdeq	r8, [r0], -r2
   1373c:	mvnsmi	lr, #737280	; 0xb4000
   13740:	stcmi	6, cr4, [r0], #-28	; 0xffffffe4
   13744:			; <UNDEFINED> instruction: 0xf851b083
   13748:	andcs	r1, r0, r3, lsr #32
   1374c:			; <UNDEFINED> instruction: 0x4616447c
   13750:	ldrdls	pc, [r0], -r4
   13754:	ldrdhi	pc, [r4], -r4
   13758:	smlabtne	r0, r4, r9, lr
   1375c:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   13760:	stmdals	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
   13764:	ldrbtmi	r4, [ip], #-3096	; 0xfffff3e8
   13768:	tstlt	r8, r0, lsr r0
   1376c:	andlt	r2, r3, r1
   13770:	mvnshi	lr, #12386304	; 0xbd0000
   13774:	strbmi	r4, [r8], -r5, lsl #12
   13778:	mcrr	7, 15, pc, r8, cr0	; <UNPREDICTABLE>
   1377c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   13780:	andeq	lr, r9, #168, 22	; 0x2a000
   13784:	tstcs	r1, fp, asr #12
   13788:	strmi	r5, [r6], -r5, lsl #9
   1378c:	andmi	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   13790:	stmdavs	r0!, {r0, r1, r2, r3, r9, fp, lr}
   13794:			; <UNDEFINED> instruction: 0xf7f0447a
   13798:	bmi	3cef00 <inode_info@@Base+0x9248>
   1379c:	tstcs	r1, r0, lsr #16
   137a0:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   137a4:			; <UNDEFINED> instruction: 0xf7f0683b
   137a8:	bmi	30eef0 <read_from_file_buffer@@Base+0xc9290>
   137ac:	tstcs	r1, r3, lsr r6
   137b0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   137b4:	stcl	7, cr15, [r8, #960]	; 0x3c0
   137b8:			; <UNDEFINED> instruction: 0xf7f04630
   137bc:			; <UNDEFINED> instruction: 0x4628ebba
   137c0:	svclt	0x0000e7d5
   137c4:	andeq	r2, r3, r8, asr r3
   137c8:	ldrdeq	r1, [r2], -r6
   137cc:	andeq	r0, r0, ip, asr #5
   137d0:	andeq	sp, r0, r8, ror r1
   137d4:	andeq	sp, r0, sl, asr #21
   137d8:			; <UNDEFINED> instruction: 0x0000d1b8
   137dc:	andeq	pc, ip, #1073741824	; 0x40000000
   137e0:	stmvs	r9, {r0, r8, r9, sp}
   137e4:	svclt	0x0000e7aa
   137e8:	andeq	pc, ip, #1073741824	; 0x40000000
   137ec:	stmvs	r9, {r8, r9, sp}
   137f0:	svclt	0x0000e7a4
   137f4:	stmdbvs	fp, {r3, r8, sl, ip, sp, pc}
   137f8:	vst2.8	{d6,d8}, [r3 :64], fp
   137fc:			; <UNDEFINED> instruction: 0xf5b34370
   13800:	svclt	0x00184f20
   13804:	andle	r2, r0, r1
   13808:	stmdbvs	fp, {r3, r8, sl, fp, ip, sp, pc}^
   1380c:	ldmdbvs	r8, {r0, r3, r4, r6, r7, fp, sp, lr}^
   13810:			; <UNDEFINED> instruction: 0xf7fe318c
   13814:	stmdacc	r0, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   13818:	andcs	fp, r1, r8, lsl pc
   1381c:	svclt	0x0000bd08
   13820:	blmi	1066128 <__bss_end__@@Base+0xbe001c>
   13824:	ldrblt	r4, [r0, #1146]!	; 0x47a
   13828:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   1382c:	strmi	r4, [r7], -sp, lsl #12
   13830:	movwls	r6, #14363	; 0x381b
   13834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13838:	ldc	7, cr15, [ip, #960]!	; 0x3c0
   1383c:	subsle	r1, sp, r1, asr #24
   13840:	stmdacs	r0, {r2, r9, sl, lr}
   13844:	ldmdami	r9!, {r0, r6, r8, ip, lr, pc}
   13848:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
   1384c:	ldc	7, cr15, [lr], {240}	; 0xf0
   13850:	strmi	r1, [r6], -r2, asr #24
   13854:			; <UNDEFINED> instruction: 0x4620d036
   13858:			; <UNDEFINED> instruction: 0xf7f02403
   1385c:	andcs	lr, r1, sl, lsr #28
   13860:	mcr	7, 1, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   13864:			; <UNDEFINED> instruction: 0xf7f02002
   13868:	ldrtmi	lr, [r0], -r4, lsr #28
   1386c:	bl	ffd51834 <__bss_end__@@Base+0xff8cb728>
   13870:	eorle	r3, r7, r1
   13874:	mvnsle	r3, r1, lsl #24
   13878:			; <UNDEFINED> instruction: 0xf7f04630
   1387c:	stmdami	ip!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   13880:	andcs	r6, r1, #6881280	; 0x690000
   13884:			; <UNDEFINED> instruction: 0xf7f04478
   13888:	strdcc	lr, [r1], -r0
   1388c:	stmdami	r9!, {r1, r3, r4, ip, lr, pc}
   13890:	stmiavs	r9!, {r0, r9, sp}^
   13894:			; <UNDEFINED> instruction: 0xf7f04478
   13898:	andcc	lr, r1, r8, ror #25
   1389c:	stmdami	r6!, {r1, r4, ip, lr, pc}
   138a0:	stmiavs	r9!, {r0, r9, sp}
   138a4:			; <UNDEFINED> instruction: 0xf7f04478
   138a8:	andcc	lr, r1, r0, ror #25
   138ac:	ldmvs	fp!, {r1, r3, ip, lr, pc}
   138b0:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
   138b4:	ldrbtmi	r4, [sl], #-2083	; 0xfffff7dd
   138b8:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   138bc:	strls	r4, [r0], #-1144	; 0xfffffb88
   138c0:	ldcl	7, cr15, [lr, #-960]!	; 0xfffffc40
   138c4:			; <UNDEFINED> instruction: 0xf7f02001
   138c8:	stmdbge	r2, {r2, r6, r7, sl, fp, sp, lr, pc}
   138cc:			; <UNDEFINED> instruction: 0xf7f02200
   138d0:	mcrrne	12, 1, lr, r3, cr10
   138d4:	blls	c7948 <stotal_xattr_bytes@@Base+0x81db0>
   138d8:	andcs	pc, r7, #201326595	; 0xc000003
   138dc:	cmneq	pc, #3	; <UNPREDICTABLE>
   138e0:	bmi	664534 <__bss_end__@@Base+0x1de428>
   138e4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   138e8:	andcs	fp, r1, ip, lsl #30
   138ec:	ldmpl	r3, {sp}^
   138f0:	blls	ed960 <stotal_xattr_bytes@@Base+0xa7dc8>
   138f4:	tstle	r3, sl, asr r0
   138f8:	ldcllt	0, cr11, [r0, #20]!
   138fc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   13900:			; <UNDEFINED> instruction: 0xff9af002
   13904:			; <UNDEFINED> instruction: 0xf9c2f7f3
   13908:			; <UNDEFINED> instruction: 0xf7f02001
   1390c:	ldmdami	r0, {r1, r5, r7, sl, fp, sp, lr, pc}
   13910:			; <UNDEFINED> instruction: 0xf0024478
   13914:			; <UNDEFINED> instruction: 0xf7f3ff91
   13918:			; <UNDEFINED> instruction: 0x2001f9b9
   1391c:	ldc	7, cr15, [r8], {240}	; 0xf0
   13920:	bl	1ed18e8 <__bss_end__@@Base+0x1a4b7dc>
   13924:	andeq	r1, r2, r8, lsl r4
   13928:	andeq	r0, r0, r0, lsl #5
   1392c:	andeq	sp, r0, r2, lsl #21
   13930:	andeq	sp, r0, r8, asr sl
   13934:	andeq	sp, r0, r4, asr #20
   13938:	andeq	sp, r0, r0, asr #20
   1393c:	andeq	sp, r0, lr, lsr sl
   13940:	andeq	sp, r0, lr, lsr sl
   13944:	andeq	sp, r0, r0, asr #20
   13948:	andeq	r1, r2, r6, asr r3
   1394c:	andeq	sp, r0, sl, lsr #19
   13950:	strdeq	sp, [r0], -r4
   13954:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
   13958:	stmdavs	r6, {r2, r3, r9, sl, lr}^
   1395c:			; <UNDEFINED> instruction: 0xf7f04630
   13960:	stmdavs	r5!, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   13964:	strtmi	r4, [r8], -r4, lsl #12
   13968:	ldcl	7, cr15, [r8], #-960	; 0xfffffc40
   1396c:	svclt	0x00884284
   13970:	ldmdale	r0, {sp}
   13974:	blcs	2ae28 <_IO_stdin_used@@Base+0xe878>
   13978:	blcs	c035e0 <__bss_end__@@Base+0x77d4d4>
   1397c:	movwcs	fp, #3862	; 0xf16
   13980:	ldrmi	r2, [r8], -r1, lsl #6
   13984:	strtmi	sp, [r2], -r7, lsl #2
   13988:	ldrtmi	r4, [r0], -r9, lsr #12
   1398c:	ldcl	7, cr15, [lr, #-960]!	; 0xfffffc40
   13990:			; <UNDEFINED> instruction: 0xf080fab0
   13994:			; <UNDEFINED> instruction: 0xbd700940
   13998:	svclt	0x00004770
   1399c:	mvnsmi	lr, #737280	; 0xb4000
   139a0:	ldrbtmi	r4, [lr], #-3612	; 0xfffff1e4
   139a4:	biclt	r6, ip, r4, ror r9
   139a8:			; <UNDEFINED> instruction: 0xf7f04607
   139ac:			; <UNDEFINED> instruction: 0xf8d6ec58
   139b0:	ldmibvs	r3!, {r3, r4, pc}^
   139b4:	movweq	lr, #35747	; 0x8ba3
   139b8:	svclt	0x00382801
   139bc:	addsmi	r2, r8, #1
   139c0:	stmdbeq	r8, {r8, r9, fp, sp, lr, pc}
   139c4:	stcle	6, cr4, [ip], {5}
   139c8:	andeq	lr, r8, r4, lsl #22
   139cc:	ldrtmi	r4, [r9], -sl, lsr #12
   139d0:	b	ff6d1998 <__bss_end__@@Base+0xff24b88c>
   139d4:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   139d8:	andsls	pc, r8, r3, asr #17
   139dc:	pop	{r5, r9, sl, lr}
   139e0:			; <UNDEFINED> instruction: 0xf10983f8
   139e4:			; <UNDEFINED> instruction: 0x4620017f
   139e8:	cmneq	pc, r1, lsr #32	; <UNPREDICTABLE>
   139ec:			; <UNDEFINED> instruction: 0xf7f061f1
   139f0:	strmi	lr, [r4], -lr, lsr #22
   139f4:	stmdacs	r0, {r4, r5, r6, r8, sp, lr}
   139f8:	stmdbmi	r8, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   139fc:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   13a00:			; <UNDEFINED> instruction: 0xf5014478
   13a04:			; <UNDEFINED> instruction: 0xf002718a
   13a08:			; <UNDEFINED> instruction: 0xf7f3ff17
   13a0c:	andcs	pc, r1, pc, lsr r9	; <UNPREDICTABLE>
   13a10:	ldc	7, cr15, [lr], {240}	; 0xf0
   13a14:	andeq	r2, r3, r2, lsl #2
   13a18:	andeq	r2, r3, lr, asr #1
   13a1c:	andeq	sp, r0, lr, ror #26
   13a20:	andeq	r8, r0, r4, asr #23
   13a24:	svcmi	0x00f0e92d
   13a28:			; <UNDEFINED> instruction: 0xf8dfb089
   13a2c:			; <UNDEFINED> instruction: 0xf10d25bc
   13a30:	tstls	r2, r4, lsl sl
   13a34:			; <UNDEFINED> instruction: 0xf8df4603
   13a38:			; <UNDEFINED> instruction: 0x465015b4
   13a3c:	ldrpl	pc, [r0, #2271]!	; 0x8df
   13a40:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   13a44:	strlt	pc, [ip, #2271]!	; 0x8df
   13a48:	stmpl	sl, {r0, r2, r3, r4, r5, r6, sl, lr}
   13a4c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   13a50:			; <UNDEFINED> instruction: 0xf04f9207
   13a54:	eorvs	r0, fp, r0, lsl #4
   13a58:	strls	r6, [r6], -fp, rrx
   13a5c:	blx	751a60 <__bss_end__@@Base+0x2cb954>
   13a60:	cmple	r5, r8, lsl #16
   13a64:	ldrpl	pc, [r0, #2271]	; 0x8df
   13a68:			; <UNDEFINED> instruction: 0xf8d5447d
   13a6c:	movwcc	r3, #5040	; 0x13b0
   13a70:			; <UNDEFINED> instruction: 0xf505bf1c
   13a74:	svcls	0x0005756a
   13a78:	cmp	ip, r6, lsl #2
   13a7c:	ldrcc	r6, [r8, #-2603]	; 0xfffff5d5
   13a80:	movwcc	r3, #5633	; 0x1601
   13a84:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   13a88:	ldrtmi	r6, [r8], -r9, lsr #16
   13a8c:	ldmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13a90:	mvnsle	r2, r0, lsl #16
   13a94:	ldrbmi	r4, [r0], -r4, lsl #12
   13a98:			; <UNDEFINED> instruction: 0xf9fef7ff
   13a9c:	strmi	r2, [r1], r6, lsl #16
   13aa0:			; <UNDEFINED> instruction: 0xf1b9d078
   13aa4:			; <UNDEFINED> instruction: 0xf0400f00
   13aa8:			; <UNDEFINED> instruction: 0x465080ff
   13aac:			; <UNDEFINED> instruction: 0xf9f4f7ff
   13ab0:	strmi	r2, [r7], -r1, lsl #16
   13ab4:	bichi	pc, r0, r0
   13ab8:	svclt	0x00042808
   13abc:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13ac0:	andle	r4, fp, sp, asr #12
   13ac4:	stmdacs	r5, {r1, r2, r3, r4, r5, r6, r9, sp, lr, pc}
   13ac8:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   13acc:			; <UNDEFINED> instruction: 0xf1084650
   13ad0:			; <UNDEFINED> instruction: 0xf7ff0804
   13ad4:	stmdacs	r8, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   13ad8:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
   13adc:	strbmi	r4, [r1], -r8, lsr #12
   13ae0:	b	fed51aa8 <__bss_end__@@Base+0xfe8cb99c>
   13ae4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   13ae8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13aec:	rsbhi	pc, ip, #0
   13af0:			; <UNDEFINED> instruction: 0xf7f09805
   13af4:	bl	18e52c <read_from_file_buffer2@@Base+0x88974>
   13af8:	strmi	r0, [r2], -r8, lsl #6
   13afc:			; <UNDEFINED> instruction: 0xf8434650
   13b00:			; <UNDEFINED> instruction: 0xf7ff2c04
   13b04:	stmdacs	r1, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   13b08:			; <UNDEFINED> instruction: 0x46c8d1dd
   13b0c:	sub	r4, r3, r1, lsl #13
   13b10:	strmi	r6, [r4], -fp, lsr #16
   13b14:	strbtvc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   13b18:	movwls	r4, #9752	; 0x2618
   13b1c:	b	1dd1ae4 <__bss_end__@@Base+0x194b9d8>
   13b20:	blls	adcd0 <stotal_xattr_bytes@@Base+0x68138>
   13b24:	strmi	r2, [r5], -r1, lsl #2
   13b28:			; <UNDEFINED> instruction: 0xf8df1ad0
   13b2c:	strtpl	r2, [lr], #-1236	; 0xfffffb2c
   13b30:	andvs	pc, r7, fp, asr r8	; <UNPREDICTABLE>
   13b34:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   13b38:	stc	7, cr15, [r6], {240}	; 0xf0
   13b3c:	ldmdavs	r0!, {r0, r3, sl, fp, sp}
   13b40:	tsthi	r2, r0	; <UNPREDICTABLE>
   13b44:			; <UNDEFINED> instruction: 0xf8df230c
   13b48:	blx	dce42 <stotal_xattr_bytes@@Base+0x972aa>
   13b4c:	ldrbtmi	pc, [sl], #-1028	; 0xfffffbfc	; <UNPREDICTABLE>
   13b50:			; <UNDEFINED> instruction: 0xf8df5913
   13b54:			; <UNDEFINED> instruction: 0x210124b4
   13b58:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   13b5c:	bl	ffd51b24 <__bss_end__@@Base+0xff8cba18>
   13b60:	strtcs	pc, [r8], #2271	; 0x8df
   13b64:			; <UNDEFINED> instruction: 0x462b6830
   13b68:	tstcs	r1, sl, ror r4
   13b6c:	bl	ffb51b34 <__bss_end__@@Base+0xff6cba28>
   13b70:			; <UNDEFINED> instruction: 0xf7f04628
   13b74:			; <UNDEFINED> instruction: 0xf8dfe9de
   13b78:			; <UNDEFINED> instruction: 0xf8df2498
   13b7c:	ldrbtmi	r3, [sl], #-1132	; 0xfffffb94
   13b80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13b84:	subsmi	r9, sl, r7, lsl #22
   13b88:	eorhi	pc, fp, #64	; 0x40
   13b8c:	andlt	r4, r9, r0, lsr #12
   13b90:	svchi	0x00f0e8bd
   13b94:	strtmi	r4, [r5], -r0, lsr #13
   13b98:			; <UNDEFINED> instruction: 0xf8df2718
   13b9c:	blx	1dcd86 <read_from_file_buffer2@@Base+0xd71ce>
   13ba0:	ldrbtmi	pc, [sl], #-774	; 0xfffffcfa	; <UNPREDICTABLE>
   13ba4:			; <UNDEFINED> instruction: 0xf8d718d7
   13ba8:	strbmi	r1, [r1, #-944]	; 0xfffffc50
   13bac:			; <UNDEFINED> instruction: 0xf111bf18
   13bb0:			; <UNDEFINED> instruction: 0xf0400f02
   13bb4:			; <UNDEFINED> instruction: 0xf8d78145
   13bb8:			; <UNDEFINED> instruction: 0xf50213b8
   13bbc:	ldmne	fp!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
   13bc0:	strmi	r9, [ip], r3, lsl #6
   13bc4:	stmdals	r3, {r0, r3, r4, r5, r8, ip, sp, pc}
   13bc8:	strtmi	sl, [sl], -r6, lsl #22
   13bcc:	strbtmi	r4, [r7], -r1, asr #12
   13bd0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
   13bd4:			; <UNDEFINED> instruction: 0xf1b9d064
   13bd8:	eorle	r0, sl, r1, lsl #30
   13bdc:	svceq	0x0006f1b9
   13be0:	bicshi	pc, r1, r0, asr #32
   13be4:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13be8:	bls	dbbf0 <stotal_xattr_bytes@@Base+0x96058>
   13bec:	tstvs	sl, fp, ror r4
   13bf0:	ldc2	7, cr15, [r8], {255}	; 0xff
   13bf4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   13bf8:			; <UNDEFINED> instruction: 0xf8dfd052
   13bfc:	andscs	r3, r8, #32, 8	; 0x20000000
   13c00:	blx	a4df6 <stotal_xattr_bytes@@Base+0x5f25e>
   13c04:			; <UNDEFINED> instruction: 0xf8d33306
   13c08:	blcs	3a0ac0 <id_table@@Base+0x1ae18>
   13c0c:	cmphi	r2, r0, lsl #4	; <UNPREDICTABLE>
   13c10:			; <UNDEFINED> instruction: 0xf013e8df
   13c14:			; <UNDEFINED> instruction: 0x01a301ad
   13c18:	cmpeq	r0, r0, asr r1
   13c1c:	cmpeq	r0, r0, asr r1
   13c20:	cmpeq	r0, r0, asr r1
   13c24:	cmpeq	r0, r0, asr r1
   13c28:	cmpeq	r0, r0, asr r1
   13c2c:			; <UNDEFINED> instruction: 0x018f0199
   13c30:	ldrbmi	r0, [r0], -r5, lsl #3
   13c34:			; <UNDEFINED> instruction: 0xf930f7ff
   13c38:	strmi	r2, [r1], r6, lsl #16
   13c3c:	mrcmi	0, 7, sp, cr8, cr2, {6}
   13c40:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13c44:	movwls	r4, #9752	; 0x2618
   13c48:	stmib	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13c4c:	blls	ade18 <stotal_xattr_bytes@@Base+0x68280>
   13c50:	bmi	ffd1d458 <__bss_end__@@Base+0xff89734c>
   13c54:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   13c58:	stmiami	r8!, {r0, r1, r2, r9, sl, lr}^
   13c5c:	tstcs	r1, lr, ror r4
   13c60:	andvs	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   13c64:			; <UNDEFINED> instruction: 0xf7f06830
   13c68:			; <UNDEFINED> instruction: 0xf1b9eb70
   13c6c:	ldmdavs	r0!, {r3, r8, r9, sl, fp}
   13c70:	blls	183898 <read_from_file_buffer2@@Base+0x7dce0>
   13c74:	blmi	ffb47c90 <__bss_end__@@Base+0xff6c1b84>
   13c78:	svceq	0x0009f1b9
   13c7c:			; <UNDEFINED> instruction: 0xf040447b
   13c80:	bmi	ffab42ec <__bss_end__@@Base+0xff62e1e0>
   13c84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   13c88:	bl	17d1c50 <__bss_end__@@Base+0x134bb44>
   13c8c:	ldmdavs	r0!, {r3, r5, r6, r7, r9, fp, lr}
   13c90:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
   13c94:			; <UNDEFINED> instruction: 0xf7f02101
   13c98:			; <UNDEFINED> instruction: 0x4638eb58
   13c9c:	stmdb	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13ca0:			; <UNDEFINED> instruction: 0xf7f04628
   13ca4:	strb	lr, [r6, -r6, asr #18]!
   13ca8:	ldrbtmi	r4, [sp], #-3554	; 0xfffff21e
   13cac:	ldrtmi	r6, [r0], -lr, lsr #16
   13cb0:	stmib	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13cb4:	ldclmi	8, cr6, [r1, #424]	; 0x1a8
   13cb8:	tstcs	r1, r3, lsr r6
   13cbc:	blne	fe4254e0 <__bss_end__@@Base+0xfdf9f3d4>
   13cc0:	ldrtpl	r4, [ip], #-2781	; 0xfffff523
   13cc4:	andvs	pc, r5, fp, asr r8	; <UNPREDICTABLE>
   13cc8:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   13ccc:	bl	f51c94 <__bss_end__@@Base+0xacbb88>
   13cd0:	svceq	0x0008f1b9
   13cd4:			; <UNDEFINED> instruction: 0xf0006830
   13cd8:			; <UNDEFINED> instruction: 0xf1b98154
   13cdc:	suble	r0, r6, r9, lsl #30
   13ce0:	bmi	ff59c918 <__bss_end__@@Base+0xff11680c>
   13ce4:			; <UNDEFINED> instruction: 0xf909fb03
   13ce8:			; <UNDEFINED> instruction: 0xf852447a
   13cec:	bmi	ff51fd18 <__bss_end__@@Base+0xff099c0c>
   13cf0:	strcs	r2, [r0, #-257]	; 0xfffffeff
   13cf4:			; <UNDEFINED> instruction: 0xf7f0447a
   13cf8:	bmi	ff4ce9a0 <__bss_end__@@Base+0xff048894>
   13cfc:	tstcs	r1, fp, lsr r6
   13d00:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   13d04:	bl	851ccc <__bss_end__@@Base+0x3cbbc0>
   13d08:			; <UNDEFINED> instruction: 0xf7f04638
   13d0c:			; <UNDEFINED> instruction: 0x4628e912
   13d10:	stmdb	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d14:	cdpmi	7, 12, cr14, cr12, cr15, {1}
   13d18:	ldrtmi	r2, [ip], -r0, lsl #14
   13d1c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13d20:	movwls	r4, #9752	; 0x2618
   13d24:	ldmdb	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13d28:	blls	adef8 <stotal_xattr_bytes@@Base+0x68360>
   13d2c:	frdmis	f2, f3, f1
   13d30:	bne	ff42554c <__bss_end__@@Base+0xfef9f440>
   13d34:	strtpl	r4, [pc], #-2757	; 13d3c <ZSTD_maxCLevel@plt+0xf840>
   13d38:	andvs	pc, r6, fp, asr r8	; <UNPREDICTABLE>
   13d3c:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   13d40:	bl	d1d08 <stotal_xattr_bytes@@Base+0x8c170>
   13d44:	blls	166854 <read_from_file_buffer2@@Base+0x60c9c>
   13d48:	ldmdavs	r0!, {r0, r8, sp}
   13d4c:			; <UNDEFINED> instruction: 0xf7f0447a
   13d50:	bmi	ff04e948 <__bss_end__@@Base+0xfebc883c>
   13d54:			; <UNDEFINED> instruction: 0x462b6830
   13d58:	tstcs	r1, sl, ror r4
   13d5c:	b	ffd51d24 <__bss_end__@@Base+0xff8cbc18>
   13d60:			; <UNDEFINED> instruction: 0xf7f04628
   13d64:	str	lr, [r6, -r6, ror #17]
   13d68:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
   13d6c:	blmi	fef0d938 <__bss_end__@@Base+0xfea8782c>
   13d70:			; <UNDEFINED> instruction: 0xe7bc447b
   13d74:			; <UNDEFINED> instruction: 0x46074eba
   13d78:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13d7c:	movwls	r4, #9752	; 0x2618
   13d80:	stmdb	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13d84:	blls	adf50 <stotal_xattr_bytes@@Base+0x683b8>
   13d88:	bmi	fed9d590 <__bss_end__@@Base+0xfe917484>
   13d8c:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   13d90:	ldmmi	sl, {r7, r9, sl, lr}
   13d94:	andvs	pc, r1, r8, lsl #16
   13d98:			; <UNDEFINED> instruction: 0xf85b2101
   13d9c:	ldmdavs	r0!, {sp, lr}
   13da0:	b	ff4d1d68 <__bss_end__@@Base+0xff04bc5c>
   13da4:	ldmdavs	r0!, {r3, r8, r9, sl, fp, sp}
   13da8:	adcshi	pc, r7, r0
   13dac:	cmnle	sl, r9, lsl #30
   13db0:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   13db4:	smlatbcs	r1, sp, sl, r4
   13db8:			; <UNDEFINED> instruction: 0xf7f0447a
   13dbc:	bmi	feb4e8dc <__bss_end__@@Base+0xfe6c87d0>
   13dc0:			; <UNDEFINED> instruction: 0x46436830
   13dc4:	tstcs	r1, sl, ror r4
   13dc8:	b	fefd1d90 <__bss_end__@@Base+0xfeb4bc84>
   13dcc:			; <UNDEFINED> instruction: 0xf7f04640
   13dd0:			; <UNDEFINED> instruction: 0xe765e8b0
   13dd4:	cdpmi	6, 10, cr4, cr7, cr7, {0}
   13dd8:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13ddc:	movwls	r4, #9752	; 0x2618
   13de0:	ldmdb	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13de4:	blls	adfb0 <stotal_xattr_bytes@@Base+0x68418>
   13de8:	bmi	fe8dd5f0 <__bss_end__@@Base+0xfe4574e4>
   13dec:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   13df0:	stmmi	r2, {r7, r9, sl, lr}
   13df4:	andvs	pc, r1, r8, lsl #16
   13df8:			; <UNDEFINED> instruction: 0xf85b2101
   13dfc:	ldmdavs	r0!, {sp, lr}
   13e00:	b	fe8d1dc8 <__bss_end__@@Base+0xfe44bcbc>
   13e04:	ldmdavs	r0!, {r0, r3, r8, r9, sl, fp, sp}
   13e08:	addhi	pc, r4, r0
   13e0c:	bmi	fe6dca44 <__bss_end__@@Base+0xfe256938>
   13e10:			; <UNDEFINED> instruction: 0xf707fb03
   13e14:	ldmibpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13e18:			; <UNDEFINED> instruction: 0x21014a99
   13e1c:			; <UNDEFINED> instruction: 0xf7f0447a
   13e20:	bmi	fe64e878 <__bss_end__@@Base+0xfe1c876c>
   13e24:			; <UNDEFINED> instruction: 0x46436830
   13e28:	tstcs	r1, sl, ror r4
   13e2c:	b	fe351df4 <__bss_end__@@Base+0xfdecbce8>
   13e30:			; <UNDEFINED> instruction: 0xf7f04640
   13e34:			; <UNDEFINED> instruction: 0xe733e87e
   13e38:	strtmi	r4, [r5], -r8, asr #13
   13e3c:	strt	r4, [fp], r1, lsl #13
   13e40:	subls	pc, r4, #14614528	; 0xdf0000
   13e44:			; <UNDEFINED> instruction: 0xf8d944f9
   13e48:	ldrmi	r3, [r8], -r0
   13e4c:			; <UNDEFINED> instruction: 0xf7f09302
   13e50:	blls	ce1d0 <stotal_xattr_bytes@@Base+0x88638>
   13e54:	ldrdne	pc, [r4], -r9
   13e58:	stceq	0, cr15, [r0], {79}	; 0x4f
   13e5c:	bne	ff266890 <__bss_end__@@Base+0xfede0784>
   13e60:			; <UNDEFINED> instruction: 0x4606447a
   13e64:			; <UNDEFINED> instruction: 0xf8064865
   13e68:	tstcs	r1, r1
   13e6c:	andls	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   13e70:	ldrdeq	pc, [r0], -r9
   13e74:	b	1a51e3c <__bss_end__@@Base+0x15cbd30>
   13e78:			; <UNDEFINED> instruction: 0xf8d74a85
   13e7c:			; <UNDEFINED> instruction: 0x210133b0
   13e80:	ldrdeq	pc, [r0], -r9
   13e84:			; <UNDEFINED> instruction: 0xf8cd447a
   13e88:			; <UNDEFINED> instruction: 0xf7f08000
   13e8c:	bmi	fe08e80c <__bss_end__@@Base+0xfdc08700>
   13e90:	ldrdeq	pc, [r0], -r9
   13e94:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   13e98:			; <UNDEFINED> instruction: 0xf7f02101
   13e9c:			; <UNDEFINED> instruction: 0x4630ea56
   13ea0:	stmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13ea4:	movwcs	lr, #50940	; 0xc6fc
   13ea8:	blx	e689e <stotal_xattr_bytes@@Base+0xa0d06>
   13eac:	ldrbtmi	pc, [sl], #-1799	; 0xfffff8f9	; <UNPREDICTABLE>
   13eb0:			; <UNDEFINED> instruction: 0xe77f59d3
   13eb4:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
   13eb8:	beq	d502cc <__bss_end__@@Base+0x8ca1c0>
   13ebc:	ldrdlt	pc, [ip], #-131	; 0xffffff7d
   13ec0:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
   13ec4:	ldrcs	r6, [ip], #-1241	; 0xfffffb27
   13ec8:	ldrdeq	pc, [r0], -sl
   13ecc:			; <UNDEFINED> instruction: 0xf101fb04
   13ed0:	ldm	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13ed4:	andeq	pc, r0, sl, asr #17
   13ed8:	rsbsle	r2, r5, r0, lsl #16
   13edc:	andscs	r4, r8, #112, 18	; 0x1c0000
   13ee0:	vqrdmulh.s<illegal width 8>	d15, d11, d4
   13ee4:			; <UNDEFINED> instruction: 0xf8dd4479
   13ee8:	strcs	ip, [r1], #-24	; 0xffffffe8
   13eec:	strne	pc, [r6], -r2, lsl #22
   13ef0:			; <UNDEFINED> instruction: 0xf8d618c1
   13ef4:	sbcpl	r2, r2, ip, lsr #7
   13ef8:	andsgt	pc, r4, r1, asr #17
   13efc:	ldrdcs	pc, [r0], -sl
   13f00:	ldrmi	r9, [r3], #-2051	; 0xfffff7fd
   13f04:	stmib	r1, {r1, r9, fp, ip, pc}^
   13f08:	subvs	r8, r8, r2, lsl #10
   13f0c:	andsls	pc, r0, r1, asr #17
   13f10:			; <UNDEFINED> instruction: 0xe630619a
   13f14:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
   13f18:	blls	18dd18 <read_from_file_buffer2@@Base+0x88160>
   13f1c:	blmi	18cdc4c <__bss_end__@@Base+0x1447b40>
   13f20:			; <UNDEFINED> instruction: 0xf103447b
   13f24:			; <UNDEFINED> instruction: 0xf8d30a30
   13f28:			; <UNDEFINED> instruction: 0xf10bb048
   13f2c:	ldrvs	r0, [r9], #257	; 0x101
   13f30:	blmi	17cde5c <__bss_end__@@Base+0x1347d50>
   13f34:			; <UNDEFINED> instruction: 0xf103447b
   13f38:			; <UNDEFINED> instruction: 0xf8d30a2c
   13f3c:			; <UNDEFINED> instruction: 0xf10bb044
   13f40:	ldrbvs	r0, [r9], #-257	; 0xfffffeff
   13f44:	blmi	16cde48 <__bss_end__@@Base+0x1247d3c>
   13f48:			; <UNDEFINED> instruction: 0xf103447b
   13f4c:			; <UNDEFINED> instruction: 0xf8d30a28
   13f50:			; <UNDEFINED> instruction: 0xf10bb040
   13f54:	ldrvs	r0, [r9], #-257	; 0xfffffeff
   13f58:	blmi	15cde34 <__bss_end__@@Base+0x1147d28>
   13f5c:			; <UNDEFINED> instruction: 0xf103447b
   13f60:			; <UNDEFINED> instruction: 0xf8d30a24
   13f64:			; <UNDEFINED> instruction: 0xf10bb03c
   13f68:	bicsvs	r0, r9, #1073741824	; 0x40000000
   13f6c:	blmi	14cde20 <__bss_end__@@Base+0x1047d14>
   13f70:			; <UNDEFINED> instruction: 0xf103447b
   13f74:			; <UNDEFINED> instruction: 0xf8d30a20
   13f78:			; <UNDEFINED> instruction: 0xf10bb038
   13f7c:	orrsvs	r0, r9, #1073741824	; 0x40000000
   13f80:	blls	18de0c <read_from_file_buffer2@@Base+0x88254>
   13f84:	mcrmi	6, 2, lr, cr13, cr3, {5}
   13f88:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   13f8c:	movwls	r4, #9752	; 0x2618
   13f90:	ldmda	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13f94:	blls	ae160 <stotal_xattr_bytes@@Base+0x685c8>
   13f98:	bmi	125d7a0 <__bss_end__@@Base+0xdd7694>
   13f9c:	ldrbtmi	r1, [sl], #-2761	; 0xfffff537
   13fa0:	ldmdami	r6, {r0, r1, r2, r9, sl, lr}
   13fa4:	tstcs	r1, lr, ror r4
   13fa8:	andvs	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   13fac:			; <UNDEFINED> instruction: 0xf7f06830
   13fb0:	ldmdavs	r0!, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
   13fb4:	bmi	10dcbec <__bss_end__@@Base+0xc56ae0>
   13fb8:			; <UNDEFINED> instruction: 0xf909fb03
   13fbc:			; <UNDEFINED> instruction: 0xf852447a
   13fc0:	ldrb	r3, [lr], -r9
   13fc4:	str	r4, [r6, -r5, lsr #12]
   13fc8:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   13fcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13fd0:	orrsvc	pc, r0, r1, lsl #10
   13fd4:	ldc2	0, cr15, [r0], #-8
   13fd8:	mrc2	7, 2, pc, cr8, cr2, {7}
   13fdc:			; <UNDEFINED> instruction: 0xf7f02001
   13fe0:			; <UNDEFINED> instruction: 0xf7f0e938
   13fe4:	svclt	0x0000e81a
   13fe8:	andeq	r0, r0, r0, lsl #5
   13fec:	strdeq	r1, [r2], -sl
   13ff0:	andeq	r2, r3, ip, asr r0
   13ff4:	strdeq	r1, [r2], -r0
   13ff8:	andeq	r1, r2, r8, lsr r6
   13ffc:	andeq	r0, r0, ip, asr #5
   14000:	ldrdeq	ip, [r0], -r8
   14004:	strdeq	r0, [r2], -r6
   14008:	andeq	sp, r0, lr, asr #15
   1400c:	andeq	ip, r0, r0, lsl #28
   14010:	strheq	r1, [r2], -lr
   14014:	strdeq	r1, [r2], -lr
   14018:			; <UNDEFINED> instruction: 0x00031eb8
   1401c:	andeq	r1, r2, r0, lsr #9
   14020:	andeq	r1, r3, r4, ror #28
   14024:			; <UNDEFINED> instruction: 0x0000ccb6
   14028:	andeq	sp, r0, r4, asr #7
   1402c:	andeq	sp, r0, sl, lsl #14
   14030:	ldrdeq	ip, [r0], -r6
   14034:	strdeq	r1, [r3], -sl
   14038:	andeq	ip, r0, r4, asr #24
   1403c:	andeq	r0, r2, ip, asr sp
   14040:	andeq	sp, r0, r8, ror #12
   14044:	andeq	ip, r0, r8, ror #24
   14048:	andeq	r1, r3, r8, lsl #27
   1404c:	ldrdeq	ip, [r0], -r0
   14050:	andeq	sp, r0, r8, ror r6
   14054:	andeq	ip, r0, r0, lsl ip
   14058:	ldrdeq	sp, [r0], -r6
   1405c:	ldrdeq	sp, [r0], -r0
   14060:	andeq	r1, r3, ip, lsr #26
   14064:	andeq	ip, r0, lr, ror fp
   14068:	andeq	sp, r0, lr, lsl #5
   1406c:	andeq	sp, r0, r4, lsl r3
   14070:	andeq	ip, r0, r4, lsr #23
   14074:	andeq	r1, r3, ip, asr #25
   14078:	andeq	ip, r0, lr, lsl fp
   1407c:	andeq	r0, r2, r0, lsr ip
   14080:	andeq	sp, r0, r8, ror r2
   14084:	andeq	ip, r0, r0, asr #22
   14088:	andeq	r1, r3, r0, ror #24
   1408c:	andeq	ip, r0, ip, lsr #21
   14090:	andeq	sp, r0, r4, lsl #5
   14094:	ldrdeq	ip, [r0], -r2
   14098:	muleq	r2, r6, fp
   1409c:	andeq	r1, r3, lr, ror #23
   140a0:			; <UNDEFINED> instruction: 0x000211bc
   140a4:	andeq	sp, r0, sl, lsr #2
   140a8:	andeq	r1, r3, r4, lsl #23
   140ac:	andeq	r1, r3, r0, ror fp
   140b0:	andeq	r1, r3, ip, asr fp
   140b4:	andeq	r1, r3, r8, asr #22
   140b8:	andeq	r1, r3, r4, lsr fp
   140bc:	andeq	r1, r3, ip, lsl fp
   140c0:	andeq	ip, r0, lr, ror #18
   140c4:	andeq	r0, r2, r8, lsl #21
   140c8:	andeq	sp, r0, r0, lsr #15
   140cc:	strdeq	r8, [r0], -r6
   140d0:			; <UNDEFINED> instruction: 0xf7ff2101
   140d4:	svclt	0x0000bca7
   140d8:			; <UNDEFINED> instruction: 0xf7ff2102
   140dc:	svclt	0x0000bca3
   140e0:			; <UNDEFINED> instruction: 0xf7ff2103
   140e4:	svclt	0x0000bc9f
   140e8:			; <UNDEFINED> instruction: 0xf7ff2100
   140ec:	svclt	0x0000bc9b
   140f0:	ldrlt	r2, [r0, #-2305]	; 0xfffff6ff
   140f4:	stmdbcs	r3, {r1, r2, ip, lr, pc}
   140f8:	andsle	r4, r8, ip, lsl #12
   140fc:	pop	{r0, r3, r5, r6, r8, ip, sp, pc}
   14100:	strb	r4, [fp], #-16
   14104:	ldrbtmi	r4, [ip], #-3084	; 0xfffff3f4
   14108:			; <UNDEFINED> instruction: 0xf7ef6960
   1410c:	movwcs	lr, #3858	; 0xf12
   14110:	stmib	r4, {r3, r4, r9, sl, lr}^
   14114:	cmnvs	r3, r6, lsl #6
   14118:	addcs	fp, r0, r0, lsl sp
   1411c:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14120:	addcs	r4, r0, #6144	; 0x1800
   14124:	bicsvs	r4, sl, fp, ror r4
   14128:	streq	lr, [r5], #-2499	; 0xfffff63d
   1412c:	blmi	143574 <read_from_file_buffer2@@Base+0x3d9bc>
   14130:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14134:	svclt	0x0000bd10
   14138:	muleq	r3, lr, r9
   1413c:	andeq	r1, r3, r0, lsl #19
   14140:	andeq	r1, r3, r4, ror r9
   14144:	andcs	r4, r0, r1, lsl #12
   14148:	svclt	0x00d2f7ff
   1414c:	svclt	0x0000e426
   14150:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   14154:	tstlt	r5, sp, asr r9
   14158:			; <UNDEFINED> instruction: 0x4604bd70
   1415c:			; <UNDEFINED> instruction: 0xf7ff6818
   14160:	stmdavs	r3!, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
   14164:	rscsle	r2, r7, r0, lsl #22
   14168:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   1416c:	ldc2	7, cr15, [r6], {255}	; 0xff
   14170:	blcs	2e304 <_IO_stdin_used@@Base+0x11d54>
   14174:	cdpmi	13, 0, cr13, cr12, cr10, {0}
   14178:	stmiavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1417c:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   14180:			; <UNDEFINED> instruction: 0xf7ff3501
   14184:	stmdavs	r3!, {r0, r1, r3, sl, fp, ip, sp, lr, pc}^
   14188:	blle	124c04 <read_from_file_buffer2@@Base+0x1f04c>
   1418c:	pop	{r0, r1, r2, fp, lr}
   14190:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
   14194:	ldrtmi	lr, [r0], -r2, lsl #8
   14198:	stc2	7, cr15, [r0], {255}	; 0xff
   1419c:	addsmi	r6, sp, #6488064	; 0x630000
   141a0:	ldrb	sp, [r3, fp, ror #23]!
   141a4:	ldrdeq	ip, [r0], -r2
   141a8:	andeq	sp, r0, r4, ror r2
   141ac:	andeq	lr, r0, r2, ror #15
   141b0:	ldrlt	r6, [r0, #-2051]!	; 0xfffff7fd
   141b4:	addlt	r2, r3, r1, lsl #22
   141b8:	andsle	r4, sl, r4, lsl #12
   141bc:	eorle	r2, fp, r2, lsl #22
   141c0:	tstls	r0, r9, lsr #16
   141c4:			; <UNDEFINED> instruction: 0xf7ff4478
   141c8:	stmdbls	r0, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   141cc:			; <UNDEFINED> instruction: 0xf7ff6860
   141d0:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   141d4:	blcs	ba5dc <stotal_xattr_bytes@@Base+0x74a44>
   141d8:	eorsle	r4, r3, r5, lsl #12
   141dc:	svclt	0x00082800
   141e0:	eorsle	r2, r1, r3, lsl #22
   141e4:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   141e8:	blx	ff6521ee <__bss_end__@@Base+0xff1cc0e2>
   141ec:	andlt	r4, r3, r8, lsr #12
   141f0:	andcc	fp, r4, r0, lsr sp
   141f4:	andls	r9, r0, r1, lsl #2
   141f8:			; <UNDEFINED> instruction: 0xffaaf7ff
   141fc:	ldmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
   14200:	ldmvs	fp, {r8}
   14204:			; <UNDEFINED> instruction: 0x46054798
   14208:	ldmdami	r9, {r3, r5, r7, r8, ip, sp, pc}
   1420c:			; <UNDEFINED> instruction: 0xf7ff4478
   14210:	strtmi	pc, [r8], -r5, asr #23
   14214:	ldclt	0, cr11, [r0, #-12]!
   14218:	tstls	r0, r6, lsl r8
   1421c:			; <UNDEFINED> instruction: 0xf7ff4478
   14220:	stmdbls	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   14224:			; <UNDEFINED> instruction: 0xf7ff6860
   14228:	blx	fec5413c <__bss_end__@@Base+0xfe7ce030>
   1422c:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
   14230:	andlt	r4, r3, r8, lsr #12
   14234:	ldmdami	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
   14238:			; <UNDEFINED> instruction: 0xf7ff4478
   1423c:	strtmi	pc, [r8], -pc, lsr #23
   14240:	ldclt	0, cr11, [r0, #-12]!
   14244:	sbcle	r2, sp, r0, lsl #16
   14248:	stmdami	ip, {r2, r3, r9, sp}
   1424c:	vqrdmulh.s<illegal width 8>	d15, d3, d2
   14250:	tstls	r0, r8, ror r4
   14254:			; <UNDEFINED> instruction: 0xf7ff58c0
   14258:	stmdbls	r0, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1425c:			; <UNDEFINED> instruction: 0xf7ff68a0
   14260:	strmi	pc, [r5], -r7, lsr #31
   14264:	svclt	0x0000e7be
   14268:	andeq	ip, r0, r8, ror lr
   1426c:	andeq	lr, r0, lr, lsl #15
   14270:	andeq	sp, r0, r4, ror #3
   14274:	andeq	sp, r0, r4, ror #3
   14278:	andeq	sp, r0, r0, asr #3
   1427c:	strdeq	r0, [r2], -r4
   14280:	ldrblt	r6, [r0, #-2435]!	; 0xfffff67d
   14284:	addlt	r4, r2, r4, lsl #12
   14288:			; <UNDEFINED> instruction: 0x460eb37b
   1428c:	strmi	r2, [r8], -r0, lsl #2
   14290:			; <UNDEFINED> instruction: 0xff2ef7ff
   14294:	strdlt	r6, [r8, -r0]
   14298:	blx	fe05229e <__bss_end__@@Base+0xfdbcc192>
   1429c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   142a0:	blx	1f522a6 <__bss_end__@@Base+0x1acc19a>
   142a4:	ldmdavs	r8, {r0, r1, r5, r6, fp, sp, lr}
   142a8:	blx	1e522ae <__bss_end__@@Base+0x19cc1a2>
   142ac:	bllt	aee540 <__bss_end__@@Base+0x668434>
   142b0:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   142b4:	blx	1cd22ba <__bss_end__@@Base+0x184c1ae>
   142b8:	ldrtmi	r6, [r1], -r0, lsr #18
   142bc:			; <UNDEFINED> instruction: 0xff78f7ff
   142c0:	strmi	r6, [r5], -r3, lsr #19
   142c4:			; <UNDEFINED> instruction: 0x079bb9b8
   142c8:	ldmdami	lr, {r3, r8, sl, ip, lr, pc}
   142cc:			; <UNDEFINED> instruction: 0xf7ff4478
   142d0:	strmi	pc, [r1], -r5, ror #22
   142d4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   142d8:	blx	ffad02ea <__bss_end__@@Base+0xff64a1de>
   142dc:	andcs	r2, r0, r1, lsl #2
   142e0:			; <UNDEFINED> instruction: 0xff06f7ff
   142e4:	andlt	r4, r2, r8, lsr #12
   142e8:	stmdbvs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   142ec:	pop	{r1, ip, sp, pc}
   142f0:			; <UNDEFINED> instruction: 0xf7fc4070
   142f4:	bfieq	fp, r9, #22, #5
   142f8:	strb	sp, [pc, r7, ror #9]!
   142fc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   14300:	blx	1352306 <__bss_end__@@Base+0xecc1fa>
   14304:	blcs	2e598 <_IO_stdin_used@@Base+0x11fe8>
   14308:	blmi	48b740 <__bss_end__@@Base+0x5634>
   1430c:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   14310:	stmiavs	r3!, {r0, r8, r9, ip, pc}^
   14314:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   14318:			; <UNDEFINED> instruction: 0xf7ff3501
   1431c:	stmiavs	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   14320:	blle	124d9c <read_from_file_buffer2@@Base+0x1f1e4>
   14324:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   14328:	blx	e5232e <__bss_end__@@Base+0x9cc222>
   1432c:	stmdals	r1, {r6, r7, r8, r9, sl, sp, lr, pc}
   14330:	blx	d52336 <__bss_end__@@Base+0x8cc22a>
   14334:	addsmi	r6, sp, #10682368	; 0xa30000
   14338:	ldrb	sp, [r3, fp, ror #23]!
   1433c:	andeq	sp, r0, r6, ror #2
   14340:	andeq	sp, r0, r6, asr r1
   14344:	strdeq	sl, [r0], -r8
   14348:	andeq	lr, r0, lr, asr #17
   1434c:	andeq	ip, r0, lr, lsr sp
   14350:	ldrdeq	sp, [r0], -lr
   14354:	andeq	lr, r0, lr, asr #12
   14358:			; <UNDEFINED> instruction: 0x460db570
   1435c:	addlt	r4, r8, r6, asr r9
   14360:	strmi	r6, [r4], -r3, lsl #17
   14364:	ldrbtmi	r4, [r9], #-2645	; 0xfffff5ab
   14368:	ldmdavs	r9, {r1, r3, r7, fp, ip, lr}
   1436c:	andls	r6, r7, #1179648	; 0x120000
   14370:	andeq	pc, r0, #79	; 0x4f
   14374:	bcs	bf23a4 <__bss_end__@@Base+0x76c298>
   14378:	bcs	bc8448 <__bss_end__@@Base+0x74233c>
   1437c:	rsbsle	r6, r4, r8, ror #18
   14380:	ldmdbvs	r2, {r1, r3, r5, r8, fp, sp, lr}
   14384:	rsbsmi	pc, r0, #33554432	; 0x2000000
   14388:	svcmi	0x0080f5b2
   1438c:	addhi	pc, r4, r0
   14390:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   14394:	biclt	r6, r5, sp, asr r9
   14398:	strcs	r6, [r0, #-2083]	; 0xfffff7dd
   1439c:			; <UNDEFINED> instruction: 0xf7ff6818
   143a0:	stmdami	r8, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   143a4:			; <UNDEFINED> instruction: 0xf7ff4478
   143a8:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   143ac:			; <UNDEFINED> instruction: 0xf7ff6818
   143b0:	stmdami	r5, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   143b4:			; <UNDEFINED> instruction: 0xf7ff4478
   143b8:	stmdami	r4, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   143bc:			; <UNDEFINED> instruction: 0xf7ff4478
   143c0:	stmdami	r3, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   143c4:			; <UNDEFINED> instruction: 0xf7ff4478
   143c8:	bmi	10d2f74 <__bss_end__@@Base+0xc4ce68>
   143cc:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   143d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   143d4:	subsmi	r9, sl, r7, lsl #22
   143d8:	strtmi	sp, [r8], -fp, ror #2
   143dc:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   143e0:	svccs	0x0001f811
   143e4:	rscsle	r2, fp, pc, lsr #20
   143e8:	bcs	2ea90 <_IO_stdin_used@@Base+0x124e0>
   143ec:	stmibvs	r6, {r4, r6, r8, ip, lr, pc}^
   143f0:	sbcle	r2, sp, r0, lsl #28
   143f4:			; <UNDEFINED> instruction: 0x46306833
   143f8:			; <UNDEFINED> instruction: 0xf7f39301
   143fc:			; <UNDEFINED> instruction: 0xf7effe65
   14400:	strmi	lr, [r3], -r6, lsl #28
   14404:	movwls	r4, #9776	; 0x2630
   14408:	mcr2	7, 3, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   1440c:	ldcl	7, cr15, [lr, #956]!	; 0x3bc
   14410:	ldmdbvs	r2!, {r0, r4, r5, r8, r9, fp, lr}^
   14414:	stmibvs	r9!, {r0, r1, r3, r4, r5, r6, sl, lr}
   14418:	ldmdbvs	r5, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
   1441c:	strdls	r6, [r6, -r2]
   14420:	stmib	sp, {r8, sl, ip, pc}^
   14424:	andls	r2, r3, r4, lsl #12
   14428:	eorsle	r2, sl, r0, lsl #22
   1442c:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}
   14430:	blx	fed52434 <__bss_end__@@Base+0xfe8cc328>
   14434:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   14438:	blx	fec5243c <__bss_end__@@Base+0xfe7cc330>
   1443c:			; <UNDEFINED> instruction: 0xf7ff9803
   14440:	stmdami	r7!, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   14444:			; <UNDEFINED> instruction: 0xf7ff4478
   14448:	stmiavs	r0!, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
   1444c:			; <UNDEFINED> instruction: 0xf7ff4669
   14450:	strmi	pc, [r5], -pc, lsr #29
   14454:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   14458:	blx	fe85245c <__bss_end__@@Base+0xfe3cc350>
   1445c:			; <UNDEFINED> instruction: 0xf7ef9802
   14460:	stmdals	r3, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
   14464:	stcl	7, cr15, [r4, #-956]!	; 0xfffffc44
   14468:	stmdavc	sl, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   1446c:	orrle	r2, r7, lr, lsr #20
   14470:	bcs	bf26a0 <__bss_end__@@Base+0x76c594>
   14474:	bcs	440dc <append_fragments@@Base+0xe640>
   14478:	bcs	c08a88 <__bss_end__@@Base+0x78297c>
   1447c:	tsteq	r2, r1, lsl #2	; <UNPREDICTABLE>
   14480:			; <UNDEFINED> instruction: 0xf811d115
   14484:	bcs	be0090 <__bss_end__@@Base+0x759f84>
   14488:	stmdbvs	r0, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
   1448c:	adcle	r2, lr, r0, lsl #20
   14490:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   14494:	str	r4, [fp, r6, lsl #12]!
   14498:			; <UNDEFINED> instruction: 0xf7fd6900
   1449c:	strmi	pc, [r6], -r1, lsr #24
   144a0:	stmiavs	r0!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   144a4:			; <UNDEFINED> instruction: 0xf7fc4669
   144a8:			; <UNDEFINED> instruction: 0x4605fa3f
   144ac:	stmdbvs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   144b0:			; <UNDEFINED> instruction: 0xf7efe79d
   144b4:	svclt	0x0000edb2
   144b8:	ldrdeq	r0, [r2], -r6
   144bc:	andeq	r0, r0, r0, lsl #5
   144c0:	andeq	r1, r3, r2, lsl r7
   144c4:	muleq	r0, r8, ip
   144c8:	andeq	sp, r0, r8, lsr r0
   144cc:	andeq	sp, r0, ip, lsr r0
   144d0:			; <UNDEFINED> instruction: 0x0000e5b0
   144d4:	andeq	r0, r2, lr, ror #16
   144d8:	muleq	r3, r0, r6
   144dc:	andeq	ip, r0, r6, lsl #24
   144e0:	andeq	ip, r0, r8, lsr #31
   144e4:	andeq	lr, r0, lr, lsl r5
   144e8:	ldrblt	r6, [r0, #-2315]!	; 0xfffff6f5
   144ec:	ldmdbmi	r9!, {r2, r3, r9, sl, lr}
   144f0:	bmi	e80718 <__bss_end__@@Base+0x9fa60c>
   144f4:	ldmdbvs	fp, {r1, r2, r9, sl, lr}
   144f8:	vst3.16	{d4-d6}, [r3 :256], r9
   144fc:	stmpl	sl, {r4, r5, r6, r8, r9, lr}
   14500:	svcmi	0x0020f5b3
   14504:	andls	r6, r7, #1179648	; 0x120000
   14508:	andeq	pc, r0, #79	; 0x4f
   1450c:	blmi	d08590 <__bss_end__@@Base+0x882484>
   14510:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14514:	ldmdavs	r3!, {r2, r7, r8, ip, sp, pc}
   14518:	ldmdavs	r8, {sl, sp}
   1451c:	blx	fd2520 <__bss_end__@@Base+0xb4c414>
   14520:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   14524:	blx	ed2528 <__bss_end__@@Base+0xa4c41c>
   14528:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   1452c:	blx	dd2530 <__bss_end__@@Base+0x94c424>
   14530:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   14534:	blx	cd2538 <__bss_end__@@Base+0x84c42c>
   14538:	blmi	9e6df0 <__bss_end__@@Base+0x560ce4>
   1453c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14540:	blls	1ee5b0 <read_from_file_buffer2@@Base+0xe89f8>
   14544:	qdaddle	r4, sl, r3
   14548:	andlt	r4, r8, r0, lsr #12
   1454c:	stmdbvs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   14550:	ldmdbvs	r8, {r0, r3, r4, r6, r7, fp, sp, lr}^
   14554:			; <UNDEFINED> instruction: 0xf7fd318c
   14558:	strmi	pc, [r5], -r3, asr #23
   1455c:	sbcsle	r2, r6, r0, lsl #16
   14560:	movwls	r6, #6147	; 0x1803
   14564:	ldc2	7, cr15, [r0, #972]!	; 0x3cc
   14568:	ldcl	7, cr15, [r0, #-956]	; 0xfffffc44
   1456c:	strtmi	r4, [r8], -r3, lsl #12
   14570:			; <UNDEFINED> instruction: 0xf7f39302
   14574:			; <UNDEFINED> instruction: 0xf7effdb5
   14578:	blmi	78faa8 <__bss_end__@@Base+0x30999c>
   1457c:	ldrbtmi	r6, [fp], #-2410	; 0xfffff696
   14580:	ldmdbvs	fp, {r0, r5, r7, r8, fp, sp, lr}^
   14584:	stmiavs	sl!, {r2, r4, r8, fp, sp, lr}^
   14588:	strls	r9, [r0], #-262	; 0xfffffefa
   1458c:	strcs	lr, [r4, #-2509]	; 0xfffff633
   14590:			; <UNDEFINED> instruction: 0xb1bb9003
   14594:	ldmdavs	r8, {r0, r1, r4, r5, fp, sp, lr}
   14598:	blx	5259c <stotal_xattr_bytes@@Base+0xca04>
   1459c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   145a0:			; <UNDEFINED> instruction: 0xf9fcf7ff
   145a4:			; <UNDEFINED> instruction: 0x466968f0
   145a8:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   145ac:	ldmdami	r2, {r2, r9, sl, lr}
   145b0:			; <UNDEFINED> instruction: 0xf7ff4478
   145b4:	stmdals	r2, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   145b8:	ldc	7, cr15, [sl], #956	; 0x3bc
   145bc:			; <UNDEFINED> instruction: 0xf7ef9803
   145c0:			; <UNDEFINED> instruction: 0xe7b9ecb8
   145c4:			; <UNDEFINED> instruction: 0x466968f0
   145c8:			; <UNDEFINED> instruction: 0xf9aef7fc
   145cc:	ldrb	r4, [r2, r4, lsl #12]!
   145d0:	stc	7, cr15, [r2, #-956]!	; 0xfffffc44
   145d4:	andeq	r0, r2, r4, asr #14
   145d8:	andeq	r0, r0, r0, lsl #5
   145dc:	muleq	r3, r4, r5
   145e0:	andeq	ip, r0, sl, lsl fp
   145e4:	andeq	ip, r0, lr, asr #29
   145e8:	andeq	lr, r0, r2, asr #8
   145ec:	andeq	r0, r2, r0, lsl #14
   145f0:	andeq	r1, r3, r6, lsr #10
   145f4:	muleq	r0, lr, sl
   145f8:	andeq	lr, r0, r4, asr #7
   145fc:	mvnsmi	lr, #737280	; 0xb4000
   14600:	stcmi	0, cr11, [pc, #-660]!	; 14374 <ZSTD_maxCLevel@plt+0xfe78>
   14604:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   14608:	strmi	r4, [ip], -lr, lsr #22
   1460c:	stmvs	r9, {r0, r2, r3, r4, r5, r6, sl, lr}
   14610:	strbmi	r4, [r2], -r7, lsl #12
   14614:	andcs	r5, r3, fp, ror #17
   14618:			; <UNDEFINED> instruction: 0x9323681b
   1461c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14620:	svc	0x001cf7ef
   14624:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
   14628:	andcc	r6, r1, lr, asr r9
   1462c:	stmdavs	r0!, {r0, r4, r5, ip, lr, pc}
   14630:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   14634:	stmiavs	r2!, {r0, r5, r6, fp, sp, lr}
   14638:	stmiavs	r3!, {r0, r2, r3, r6, r9, sl, lr}^
   1463c:	stmdbvs	r0!, {r0, r1, r2, r3, r8, sl, lr, pc}
   14640:	stmibvs	r2!, {r0, r5, r6, r8, fp, sp, lr}
   14644:			; <UNDEFINED> instruction: 0xf8cdc507
   14648:	mvnlt	r8, r4, lsl r0
   1464c:	ldmdavs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
   14650:			; <UNDEFINED> instruction: 0xf9a4f7ff
   14654:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   14658:			; <UNDEFINED> instruction: 0xf9a0f7ff
   1465c:			; <UNDEFINED> instruction: 0x464968f8
   14660:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
   14664:	ldmdami	sl, {r1, r2, r9, sl, lr}
   14668:			; <UNDEFINED> instruction: 0xf7ff4478
   1466c:	bmi	692cd0 <__bss_end__@@Base+0x20cbc4>
   14670:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   14674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14678:	subsmi	r9, sl, r3, lsr #22
   1467c:			; <UNDEFINED> instruction: 0x4630d11d
   14680:	pop	{r0, r2, r5, ip, sp, pc}
   14684:	ldmvs	r8!, {r4, r5, r6, r7, r8, r9, pc}^
   14688:			; <UNDEFINED> instruction: 0xf7fc4649
   1468c:	strmi	pc, [r6], -sp, asr #18
   14690:	cdpcs	7, 0, cr14, cr0, cr13, {7}
   14694:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
   14698:	ldmdavs	r8, {r9, sl, sp}
   1469c:			; <UNDEFINED> instruction: 0xf97ef7ff
   146a0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   146a4:			; <UNDEFINED> instruction: 0xf97af7ff
   146a8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   146ac:			; <UNDEFINED> instruction: 0xf976f7ff
   146b0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   146b4:			; <UNDEFINED> instruction: 0xf972f7ff
   146b8:			; <UNDEFINED> instruction: 0xf7efe7d9
   146bc:	svclt	0x0000ecae
   146c0:	andeq	r0, r2, r0, lsr r6
   146c4:	andeq	r0, r0, r0, lsl #5
   146c8:	andeq	r1, r3, lr, ror r4
   146cc:	andeq	ip, r0, r6, ror #19
   146d0:	andeq	lr, r0, ip, lsl #6
   146d4:	andeq	r0, r2, sl, asr #11
   146d8:	muleq	r0, sl, r9
   146dc:	andeq	ip, r0, lr, asr #26
   146e0:	andeq	lr, r0, r2, asr #5
   146e4:	stmdami	r4, {r3, r4, r8, ip, sp, pc}
   146e8:			; <UNDEFINED> instruction: 0xf7ff4478
   146ec:	stmdami	r3, {r0, r1, r2, r4, r6, r8, fp, ip, sp, pc}
   146f0:			; <UNDEFINED> instruction: 0xf7ff4478
   146f4:	svclt	0x0000b953
   146f8:	andeq	ip, r0, r8, lsl #26
   146fc:	andeq	ip, r0, r8, lsl #26
   14700:	andle	r2, r9, r2, lsl #18
   14704:	andsle	r2, r3, r3, lsl #18
   14708:	andle	r2, fp, r1, lsl #18
   1470c:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
   14710:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   14714:	blt	bd0724 <__bss_end__@@Base+0x74a618>
   14718:	stmdbmi	fp, {r1, r3, r9, fp, lr}
   1471c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   14720:	blt	a50730 <__bss_end__@@Base+0x5ca624>
   14724:	stmdbmi	sl, {r0, r3, r9, fp, lr}
   14728:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1472c:	blt	8d073c <__bss_end__@@Base+0x44a630>
   14730:	stmdbmi	r9, {r3, r9, fp, lr}
   14734:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   14738:	blt	750748 <__bss_end__@@Base+0x2ca63c>
   1473c:			; <UNDEFINED> instruction: 0xfffff9d5
   14740:	strdeq	ip, [r0], -sl
   14744:			; <UNDEFINED> instruction: 0xfffff9b9
   14748:	andeq	ip, r0, lr, ror #25
   1474c:			; <UNDEFINED> instruction: 0xfffff9a5
   14750:	andeq	ip, r0, r2, ror #25
   14754:			; <UNDEFINED> instruction: 0xfffff9a9
   14758:	ldrdeq	ip, [r0], -r6
   1475c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   14760:			; <UNDEFINED> instruction: 0x47706cd8
   14764:	andeq	r1, r3, r6, asr #6
   14768:	svcmi	0x00f0e92d
   1476c:	stclmi	6, cr4, [ip, #-552]	; 0xfffffdd8
   14770:	stmiavs	sl, {r2, r9, sl, lr}^
   14774:	stmdavs	fp, {r3, r9, sl, lr}
   14778:	stmdbmi	sl, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1477c:			; <UNDEFINED> instruction: 0xf8d2b089
   14780:	svcmi	0x00498010
   14784:	ldrbtmi	r5, [pc], #-2153	; 1478c <ZSTD_maxCLevel@plt+0x10290>
   14788:	tstls	r7, r9, lsl #16
   1478c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   14790:			; <UNDEFINED> instruction: 0xf7f39301
   14794:			; <UNDEFINED> instruction: 0xf7effc99
   14798:			; <UNDEFINED> instruction: 0x4603ec3a
   1479c:	movwls	r4, #9808	; 0x2650
   147a0:	ldc2	7, cr15, [lr], {243}	; 0xf3
   147a4:	ldc	7, cr15, [r2], #-956	; 0xfffffc44
   147a8:			; <UNDEFINED> instruction: 0x3014f8da
   147ac:	ldrdcs	pc, [ip], -sl
   147b0:			; <UNDEFINED> instruction: 0x6cfb6919
   147b4:	blcs	397d4 <append_fragments@@Base+0x3d38>
   147b8:	stmib	sp, {r8, ip, pc}^
   147bc:	andls	r2, r3, r4, lsl #20
   147c0:	strcs	sp, [r0, #-3357]	; 0xfffff2e3
   147c4:	ldrtmi	r4, [fp], r9, ror #13
   147c8:	blvs	1f26088 <__bss_end__@@Base+0x1a9ff7c>
   147cc:	stmdavs	r3!, {r2, r3, r5, sl, lr}^
   147d0:	blcc	6eb44 <stotal_xattr_bytes@@Base+0x28fac>
   147d4:	ldmdale	ip!, {r2, r8, r9, fp, sp}
   147d8:			; <UNDEFINED> instruction: 0xf003e8df
   147dc:	eorscs	r4, fp, #22016	; 0x5600
   147e0:	vst4.8	{d0-d3}, [r8], r3
   147e4:			; <UNDEFINED> instruction: 0xf5a34370
   147e8:	blx	fece5470 <__bss_end__@@Base+0xfe85f364>
   147ec:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   147f0:			; <UNDEFINED> instruction: 0xf8dbbb7b
   147f4:	strcc	r3, [r1], -ip, asr #32
   147f8:	adcsmi	r3, r3, #28, 10	; 0x7000000
   147fc:	stmdals	r2, {r0, r2, r5, r6, r7, sl, fp, ip, lr, pc}
   14800:	bl	fe5d27c4 <__bss_end__@@Base+0xfe14c6b8>
   14804:			; <UNDEFINED> instruction: 0xf7ef9803
   14808:	bmi	a4f660 <__bss_end__@@Base+0x5c9554>
   1480c:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   14810:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14814:	subsmi	r9, sl, r7, lsl #22
   14818:	andlt	sp, r9, r0, asr #2
   1481c:	svchi	0x00f0e8bd
   14820:	mvnmi	pc, #8, 8	; 0x8000000
   14824:	rsbsmi	pc, r0, #8, 8	; 0x8000000
   14828:	svcmi	0x0000f5b2
   1482c:			; <UNDEFINED> instruction: 0xf5b3bf18
   14830:			; <UNDEFINED> instruction: 0xf4084f80
   14834:	svclt	0x000c4130
   14838:	movwcs	r2, #769	; 0x301
   1483c:	svcpl	0x0000f5b1
   14840:			; <UNDEFINED> instruction: 0xf043bf08
   14844:			; <UNDEFINED> instruction: 0xf5b20301
   14848:	svclt	0x00085f80
   1484c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14850:	strbmi	fp, [r9], -fp, asr #2
   14854:			; <UNDEFINED> instruction: 0xf7ff4620
   14858:	msrlt	CPSR_, r3, lsl sp
   1485c:	strtmi	r6, [r0], -r3, ror #16
   14860:	ldmdbvs	fp, {r0, r4, r6, r9, sl, lr}^
   14864:			; <UNDEFINED> instruction: 0xf8db4798
   14868:	strcc	r3, [r1], -ip, asr #32
   1486c:	adcsmi	r3, r3, #28, 10	; 0x7000000
   14870:	strb	sp, [r4, fp, lsr #25]
   14874:	cmnmi	r0, #8, 8	; 0x8000000	; <UNPREDICTABLE>
   14878:	movwmi	pc, #1443	; 0x5a3	; <UNPREDICTABLE>
   1487c:			; <UNDEFINED> instruction: 0xf383fab3
   14880:	blcs	16df4 <ZSTD_maxCLevel@plt+0x128f8>
   14884:			; <UNDEFINED> instruction: 0xe7e4d0b5
   14888:	cmnmi	r0, #8, 8	; 0x8000000	; <UNPREDICTABLE>
   1488c:	orrmi	pc, r0, #683671552	; 0x28c00000
   14890:			; <UNDEFINED> instruction: 0xf383fab3
   14894:	blcs	16e08 <ZSTD_maxCLevel@plt+0x1290c>
   14898:	ldrb	sp, [sl, fp, lsr #1]
   1489c:	bl	fef52860 <__bss_end__@@Base+0xfeacc754>
   148a0:	andeq	r0, r2, r4, asr #9
   148a4:	andeq	r0, r0, r0, lsl #5
   148a8:	andeq	r1, r3, lr, lsl r3
   148ac:	andeq	r0, r2, lr, lsr #8
   148b0:			; <UNDEFINED> instruction: 0x460cb5f0
   148b4:	strmi	r6, [r5], -fp, lsl #16
   148b8:	stmdbmi	r8!, {r3, r9, sl, lr}
   148bc:	addlt	r4, r9, r8, lsr #20
   148c0:	mcrmi	4, 1, r4, cr8, cr9, {3}
   148c4:	ldrbtmi	r5, [lr], #-2186	; 0xfffff776
   148c8:	andls	r6, r7, #1179648	; 0x120000
   148cc:	andeq	pc, r0, #79	; 0x4f
   148d0:			; <UNDEFINED> instruction: 0xf7f39301
   148d4:			; <UNDEFINED> instruction: 0xf7effbf9
   148d8:			; <UNDEFINED> instruction: 0x4603eb9a
   148dc:	movwls	r4, #9760	; 0x2620
   148e0:	blx	fffd28b6 <__bss_end__@@Base+0xffb4c7aa>
   148e4:	bl	fe4d28a8 <__bss_end__@@Base+0xfe04c79c>
   148e8:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   148ec:	blvs	feceed58 <__bss_end__@@Base+0xfe868c4c>
   148f0:	blcs	39d10 <append_fragments@@Base+0x4274>
   148f4:	stmib	sp, {r8, ip, pc}^
   148f8:	andls	r2, r3, r4, lsl #8
   148fc:	strcs	sp, [r0], #-3353	; 0xfffff2e7
   14900:	strtmi	r4, [r5], -pc, ror #12
   14904:	blvs	fed0c91c <__bss_end__@@Base+0xfe886810>
   14908:	ldrcc	r3, [ip], #-1281	; 0xfffffaff
   1490c:	lfmle	f4, 4, [r0, #-684]	; 0xfffffd54
   14910:			; <UNDEFINED> instruction: 0x46396a30
   14914:			; <UNDEFINED> instruction: 0xf7ff4420
   14918:	stmdacs	r0, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   1491c:	stmdals	r2, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   14920:	bl	1d28e4 <read_from_file_buffer2@@Base+0xccd2c>
   14924:			; <UNDEFINED> instruction: 0xf7ef9803
   14928:	bvs	c4f540 <__bss_end__@@Base+0x7c9434>
   1492c:	andscc	r4, r4, r0, lsr #8
   14930:	stmdals	r2, {r3, sp, lr, pc}
   14934:	b	fff528f8 <__bss_end__@@Base+0xffacc7ec>
   14938:			; <UNDEFINED> instruction: 0xf7ef9803
   1493c:	stmdami	sl, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   14940:	subscc	r4, r0, r8, ror r4
   14944:	blmi	1a7170 <read_from_file_buffer2@@Base+0xa15b8>
   14948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1494c:	blls	1ee9bc <read_from_file_buffer2@@Base+0xe8e04>
   14950:	qaddle	r4, sl, r1
   14954:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   14958:	bl	17d291c <__bss_end__@@Base+0x134c810>
   1495c:	andeq	r0, r2, ip, ror r3
   14960:	andeq	r0, r0, r0, lsl #5
   14964:	ldrdeq	r1, [r3], -lr
   14968:	andeq	r1, r3, r4, ror #2
   1496c:	strdeq	r0, [r2], -r4
   14970:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   14974:	blvs	fe6af1e0 <__bss_end__@@Base+0xfe2290d4>
   14978:			; <UNDEFINED> instruction: 0xb1b2b1a0
   1497c:	ldrcs	fp, [ip], #-1072	; 0xfffffbd0
   14980:	andne	pc, r2, #4, 22	; 0x1000
   14984:	addsmi	r3, r8, #80, 6	; 0x40000001
   14988:			; <UNDEFINED> instruction: 0xf100bf15
   1498c:			; <UNDEFINED> instruction: 0xf1a10308
   14990:			; <UNDEFINED> instruction: 0xf1a0051c
   14994:			; <UNDEFINED> instruction: 0x460b0514
   14998:	mulle	r8, r3, r2
   1499c:	eorseq	pc, r0, r5, lsl #2
   149a0:			; <UNDEFINED> instruction: 0x4770bc30
   149a4:	subseq	pc, r0, r3, lsl #2
   149a8:			; <UNDEFINED> instruction: 0x46104770
   149ac:	andcs	r4, r0, r0, ror r7
   149b0:	svclt	0x0000e7f6
   149b4:	andeq	r1, r3, r2, lsr r1
   149b8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   149bc:			; <UNDEFINED> instruction: 0x47706bd8
   149c0:	andeq	r1, r3, sl, ror #1
   149c4:	strdlt	fp, [r9], r0
   149c8:	stmib	sp, {r0, r1, r3, r4, r9, sl, fp, lr}^
   149cc:	ldmdami	fp, {r0, r8}
   149d0:	ldmdbmi	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   149d4:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
   149d8:	stmdapl	r1, {r1, r2, r3, sl, ip, lr}^
   149dc:	tstls	r7, r9, lsl #16
   149e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   149e4:	stmib	sp, {r0, r4, r5, r6, r7, r8, r9, fp, sp, lr}^
   149e8:	stmdbcs	r0, {r0, r1, r8, r9, sp}
   149ec:	strls	r9, [r5], #-1280	; 0xfffffb00
   149f0:	strcs	sp, [r0], #-3357	; 0xfffff2e3
   149f4:	strtmi	r4, [r5], -pc, ror #12
   149f8:			; <UNDEFINED> instruction: 0x46396a70
   149fc:	strtmi	r3, [r0], #-1281	; 0xfffffaff
   14a00:			; <UNDEFINED> instruction: 0xf7ff341c
   14a04:	blvs	ffd13b00 <__bss_end__@@Base+0xff88d9f4>
   14a08:	svclt	0x00d442ab
   14a0c:	movwcs	r2, #4864	; 0x1300
   14a10:	svclt	0x00182800
   14a14:	blcs	1d61c <_IO_stdin_used@@Base+0x106c>
   14a18:	bmi	2c91d8 <read_from_file_buffer@@Base+0x83578>
   14a1c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   14a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14a24:	subsmi	r9, sl, r7, lsl #22
   14a28:	andlt	sp, r9, r3, lsl #2
   14a2c:	strdcs	fp, [r0], -r0
   14a30:			; <UNDEFINED> instruction: 0xf7efe7f3
   14a34:	svclt	0x0000eaf2
   14a38:	ldrdeq	r1, [r3], -r4
   14a3c:	andeq	r0, r2, r8, ror #4
   14a40:	andeq	r0, r0, r0, lsl #5
   14a44:	andeq	r0, r2, lr, lsl r2
   14a48:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   14a4c:			; <UNDEFINED> instruction: 0x47706c18
   14a50:	andeq	r1, r3, sl, asr r0
   14a54:	mvnsmi	lr, #737280	; 0xb4000
   14a58:			; <UNDEFINED> instruction: 0xf8d1b089
   14a5c:	strcs	r8, [r0, #-16]
   14a60:	blmi	d27334 <__bss_end__@@Base+0x8a1228>
   14a64:			; <UNDEFINED> instruction: 0xf8d8447a
   14a68:	ldmpl	r3, {r3, lr}^
   14a6c:	movwls	r6, #30747	; 0x781b
   14a70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14a74:	bmi	c40fec <__bss_end__@@Base+0x7baee0>
   14a78:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   14a7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14a80:	subsmi	r9, sl, r7, lsl #22
   14a84:			; <UNDEFINED> instruction: 0x4628d151
   14a88:	pop	{r0, r3, ip, sp, pc}
   14a8c:	stmdavs	fp, {r4, r5, r6, r7, r8, r9, pc}
   14a90:	strmi	r4, [r8], -r6, lsl #12
   14a94:			; <UNDEFINED> instruction: 0xf8df460d
   14a98:	movwls	r9, #4260	; 0x10a4
   14a9c:	blx	552a72 <__bss_end__@@Base+0xcc966>
   14aa0:	b	fed52a64 <__bss_end__@@Base+0xfe8cc958>
   14aa4:			; <UNDEFINED> instruction: 0x460344f9
   14aa8:	movwls	r4, #9768	; 0x2628
   14aac:	blx	652a82 <__bss_end__@@Base+0x1cc976>
   14ab0:	b	feb52a74 <__bss_end__@@Base+0xfe6cc968>
   14ab4:	ldmdbvs	sl, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
   14ab8:	strls	r6, [r5, #-2283]	; 0xfffff715
   14abc:			; <UNDEFINED> instruction: 0xf8d99200
   14ac0:	movwls	r2, #16448	; 0x4040
   14ac4:	strls	r2, [r6], -r0, lsl #20
   14ac8:	stcle	0, cr9, [r6, #-12]!
   14acc:	sadd16cs	r4, ip, ip
   14ad0:	ands	r4, r1, pc, ror r4
   14ad4:	tstle	r2, r1, lsl #22
   14ad8:			; <UNDEFINED> instruction: 0x3014f8d8
   14adc:	strbtmi	fp, [r9], -fp, asr #19
   14ae0:	blx	ff3d2ae6 <__bss_end__@@Base+0xfef4c9da>
   14ae4:	adcmi	r6, r2, #14848	; 0x3a00
   14ae8:	movwcs	fp, #4052	; 0xfd4
   14aec:	stmdacs	r0, {r0, r8, r9, sp}
   14af0:	svclt	0x00184605
   14af4:	orrlt	r2, fp, r0, lsl #6
   14af8:	ldrdeq	pc, [r8], -r9	; <UNPREDICTABLE>
   14afc:	andeq	pc, r4, r6, lsl #22
   14b00:	strcc	r6, [r1], #-2371	; 0xfffff6bd
   14b04:	blcs	aeb78 <stotal_xattr_bytes@@Base+0x68fe0>
   14b08:			; <UNDEFINED> instruction: 0xf8d8d1e4
   14b0c:	blcs	20b64 <_IO_stdin_used@@Base+0x45b4>
   14b10:	adcmi	sp, r2, #1073741881	; 0x40000039
   14b14:	andscc	sp, ip, r1, lsl #26
   14b18:	strcs	lr, [r0, #-2034]	; 0xfffff80e
   14b1c:			; <UNDEFINED> instruction: 0xf7ef9802
   14b20:	stmdals	r3, {r3, r9, fp, sp, lr, pc}
   14b24:	b	152ae8 <read_from_file_buffer2@@Base+0x4cf30>
   14b28:			; <UNDEFINED> instruction: 0xf7efe7a5
   14b2c:	svclt	0x0000ea76
   14b30:	ldrdeq	r0, [r2], -r8
   14b34:	andeq	r0, r0, r0, lsl #5
   14b38:	andeq	r0, r2, r2, asr #3
   14b3c:	andeq	r1, r3, r0
   14b40:	ldrdeq	r0, [r3], -r4
   14b44:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   14b48:			; <UNDEFINED> instruction: 0x47706c58
   14b4c:	andeq	r0, r3, lr, asr pc
   14b50:	ldrbmi	lr, [r0, sp, lsr #18]!
   14b54:			; <UNDEFINED> instruction: 0xf8dd4680
   14b58:	strmi	r9, [pc], -r0, lsr #32
   14b5c:			; <UNDEFINED> instruction: 0xa014f8d3
   14b60:	muleq	r0, r9, r8
   14b64:	rsble	r2, r9, pc, lsr #16
   14b68:	ldrbmi	sl, [r6], -r8, lsl #16
   14b6c:			; <UNDEFINED> instruction: 0xf896f7fd
   14b70:	ldmdblt	r8, {r0, r2, r9, sl, lr}^
   14b74:	stmdavc	fp!, {r2, r6, sp, lr, pc}^
   14b78:			; <UNDEFINED> instruction: 0x4628b95b
   14b7c:	ldmib	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14b80:			; <UNDEFINED> instruction: 0xf7fda808
   14b84:	strmi	pc, [r5], -fp, lsl #17
   14b88:	eorsle	r2, pc, r0, lsl #16
   14b8c:	blcs	bb2c40 <__bss_end__@@Base+0x72cb34>
   14b90:	stmdavc	fp!, {r0, r4, r5, r6, r7, ip, lr, pc}
   14b94:	andsle	r2, r4, lr, lsr #22
   14b98:	ldmdblt	ip, {r2, r4, r5, r9, fp, sp, lr}
   14b9c:	stmibvs	r4!, {r3, r5, r6, sp, lr, pc}
   14ba0:	rsble	r2, r5, r0, lsl #24
   14ba4:	strtmi	r6, [r8], -r1, lsr #16
   14ba8:	ldmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14bac:	mvnsle	r2, r0, lsl #16
   14bb0:	ldmdbvs	fp, {r0, r1, r5, r6, r7, fp, sp, lr}
   14bb4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   14bb8:	svcmi	0x0080f5b3
   14bbc:	stmdbvs	r6!, {r0, r2, r3, r8, ip, lr, pc}
   14bc0:	stmdavc	fp!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   14bc4:	mvnle	r2, lr, lsr #22
   14bc8:	blcs	32e7c <_IO_stdin_used@@Base+0x168cc>
   14bcc:	ldmdbvs	r3!, {r2, r5, r6, r7, r8, ip, lr, pc}
   14bd0:	vldrle	d18, [r2, #4]
   14bd4:	ldmdbvs	lr, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}^
   14bd8:	stmdage	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   14bdc:			; <UNDEFINED> instruction: 0xf85ef7fd
   14be0:			; <UNDEFINED> instruction: 0xf7ef4604
   14be4:			; <UNDEFINED> instruction: 0x2c00e9a6
   14be8:	ldmdami	r2!, {r1, r2, r4, r5, ip, lr, pc}
   14bec:			; <UNDEFINED> instruction: 0xf8d8464a
   14bf0:	strtmi	r1, [fp], -ip
   14bf4:			; <UNDEFINED> instruction: 0xf0014478
   14bf8:			; <UNDEFINED> instruction: 0x4628fe1f
   14bfc:	ldmib	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c00:			; <UNDEFINED> instruction: 0x87f0e8bd
   14c04:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   14c08:	ldrhtvs	r6, [fp], -sp
   14c0c:	rscsle	r4, r7, r6, asr r5
   14c10:			; <UNDEFINED> instruction: 0x079a683b
   14c14:	ldmvs	fp!, {r1, r3, r4, r8, sl, ip, lr, pc}^
   14c18:	ldrhtle	r4, [r1], #35	; 0x23
   14c1c:			; <UNDEFINED> instruction: 0xf7fd4638
   14c20:			; <UNDEFINED> instruction: 0xf8d8fff1
   14c24:	strbmi	r1, [sl], -ip
   14c28:	strmi	r4, [r3], -r4, lsl #12
   14c2c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   14c30:	cdp2	0, 0, cr15, cr2, cr1, {0}
   14c34:			; <UNDEFINED> instruction: 0xf7ef4620
   14c38:			; <UNDEFINED> instruction: 0xe7e1e97c
   14c3c:	ldrmi	sl, [r6], -r8, lsl #16
   14c40:			; <UNDEFINED> instruction: 0xf82cf7fd
   14c44:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14c48:	ldrb	sp, [pc, r0, lsr #3]
   14c4c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   14c50:	ldrshtvs	r6, [fp], -lr
   14c54:			; <UNDEFINED> instruction: 0x87f0e8bd
   14c58:			; <UNDEFINED> instruction: 0x07d9683b
   14c5c:	ldmvs	r9!, {r1, r4, r6, r7, r8, sl, ip, lr, pc}
   14c60:			; <UNDEFINED> instruction: 0xf7ef4628
   14c64:	stmiblt	r0!, {r2, r4, r8, fp, sp, lr, pc}
   14c68:			; <UNDEFINED> instruction: 0xf7ef4628
   14c6c:	strb	lr, [sp, r2, ror #18]
   14c70:			; <UNDEFINED> instruction: 0xf7fda808
   14c74:			; <UNDEFINED> instruction: 0x4604f813
   14c78:	ldmdb	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14c7c:	rscle	r2, fp, r0, lsl #24
   14c80:	strbmi	r4, [sl], -lr, lsl #16
   14c84:	ldrdne	pc, [ip], -r8
   14c88:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   14c8c:	ldc2l	0, cr15, [r4, #4]
   14c90:			; <UNDEFINED> instruction: 0x4638e7b3
   14c94:			; <UNDEFINED> instruction: 0xffb6f7fd
   14c98:	ldrdne	pc, [ip], -r8
   14c9c:	strmi	r4, [r4], -sl, asr #12
   14ca0:	stmdami	r7, {r0, r1, r9, sl, lr}
   14ca4:			; <UNDEFINED> instruction: 0xf0014478
   14ca8:	strtmi	pc, [r0], -r7, asr #27
   14cac:	stmdb	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14cb0:	svclt	0x0000e7a3
   14cb4:	andeq	ip, r0, ip, asr r8
   14cb8:	andeq	ip, r0, lr, asr r8
   14cbc:	andeq	ip, r0, sl, lsl #15
   14cc0:	andeq	ip, r0, r8, ror #15
   14cc4:	svcmi	0x00f0e92d
   14cc8:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   14ccc:	strmi	r8, [r8], r2, lsl #22
   14cd0:	bmi	1767e48 <__bss_end__@@Base+0x12e1d3c>
   14cd4:	stmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   14cd8:	cdp	0, 0, cr11, cr8, cr13, {4}
   14cdc:	stmiapl	r2!, {r4, r9, fp}
   14ce0:	svcmi	0x005a4608
   14ce4:	andls	r6, fp, #1179648	; 0x120000
   14ce8:	andeq	pc, r0, #79	; 0x4f
   14cec:			; <UNDEFINED> instruction: 0xf7f39305
   14cf0:	ldrbtmi	pc, [pc], #-2539	; 14cf8 <ZSTD_maxCLevel@plt+0x107fc>	; <UNPREDICTABLE>
   14cf4:	stmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14cf8:	strbmi	r4, [r0], -r3, lsl #12
   14cfc:			; <UNDEFINED> instruction: 0xf7f39306
   14d00:			; <UNDEFINED> instruction: 0xf7eff9ef
   14d04:			; <UNDEFINED> instruction: 0xf8d8e984
   14d08:			; <UNDEFINED> instruction: 0xf8d83014
   14d0c:	ldmdbvs	r9, {r2, r3, sp}
   14d10:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, fp, sp, lr}^
   14d14:	blcs	36140 <append_fragments@@Base+0x6a4>
   14d18:	andls	r9, r8, #4, 2
   14d1c:	ldclle	0, cr9, [sl, #-28]	; 0xffffffe4
   14d20:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
   14d24:	cfsh32ge	mvfx2, mvfx4, #0
   14d28:	ldrbtmi	r4, [sl], #1580	; 0x62c
   14d2c:	ldmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14d30:	ands	r9, r0, r3, lsl #14
   14d34:	ldrdgt	pc, [ip], -fp
   14d38:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx3
   14d3c:			; <UNDEFINED> instruction: 0x46292a10
   14d40:			; <UNDEFINED> instruction: 0xf8dc4630
   14d44:	strls	r7, [r0, -r0]
   14d48:			; <UNDEFINED> instruction: 0xff02f7ff
   14d4c:	ldrdcc	pc, [r4], #-138	; 0xffffff76
   14d50:	adcmi	r3, r3, #16777216	; 0x1000000
   14d54:	blls	10c1b4 <read_from_file_buffer2@@Base+0x65fc>
   14d58:	bvs	ff6e6624 <__bss_end__@@Base+0xff260518>
   14d5c:	blcc	153988 <read_from_file_buffer2@@Base+0x4ddd0>
   14d60:			; <UNDEFINED> instruction: 0xf7ff4658
   14d64:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   14d68:	stccs	0, cr13, [r0, #-960]	; 0xfffffc40
   14d6c:	andscs	sp, r4, r2, ror #3
   14d70:	b	b52d34 <__bss_end__@@Base+0x6ccc28>
   14d74:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14d78:	andcs	sp, r0, #85	; 0x55
   14d7c:	andhi	pc, r4, r0, asr #17
   14d80:	ldrb	r6, [r7, r2]
   14d84:	stmdavs	fp!, {r0, r2, r3, r4, r5, r8, r9, ip, sp, pc}
   14d88:			; <UNDEFINED> instruction: 0x079ab313
   14d8c:	stmiavs	pc!, {r2, r3, r6, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   14d90:			; <UNDEFINED> instruction: 0x7014f8d8
   14d94:	svclt	0x004807db
   14d98:	bvs	f2f058 <__bss_end__@@Base+0xaa8f4c>
   14d9c:			; <UNDEFINED> instruction: 0xf8d8bf58
   14da0:	ldmdblt	r4, {sp, lr}
   14da4:	stmibvs	r4!, {r1, r3, r5, sp, lr, pc}
   14da8:	stmdavs	r1!, {r2, r6, r8, r9, ip, sp, pc}
   14dac:			; <UNDEFINED> instruction: 0xf7ef4630
   14db0:	stmdacs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   14db4:			; <UNDEFINED> instruction: 0x4628d1f7
   14db8:			; <UNDEFINED> instruction: 0xff24f7fd
   14dbc:	strmi	r9, [r4], -r7, lsl #18
   14dc0:	stmdami	r4!, {r1, r9, sl, lr}
   14dc4:			; <UNDEFINED> instruction: 0xf0014478
   14dc8:			; <UNDEFINED> instruction: 0x4620fd37
   14dcc:	ldm	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14dd0:			; <UNDEFINED> instruction: 0xf7ef4628
   14dd4:	stmdals	r6, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
   14dd8:	stmia	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14ddc:			; <UNDEFINED> instruction: 0xf7ef9807
   14de0:	bmi	78f088 <__bss_end__@@Base+0x308f7c>
   14de4:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   14de8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14dec:	subsmi	r9, sl, fp, lsl #22
   14df0:	andlt	sp, sp, r6, lsr #2
   14df4:	blhi	d00f0 <stotal_xattr_bytes@@Base+0x8a558>
   14df8:	svchi	0x00f0e8bd
   14dfc:			; <UNDEFINED> instruction: 0x0010f8d8
   14e00:			; <UNDEFINED> instruction: 0xf7fe1d39
   14e04:	stmdblt	r8!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   14e08:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   14e0c:	ldrbvs	r6, [sp, #-3418]	; 0xfffff2a6
   14e10:	strb	r6, [r0, sl, lsr #2]!
   14e14:			; <UNDEFINED> instruction: 0xf7fd4628
   14e18:	stmdbls	r7, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   14e1c:	strmi	r4, [r2], -r4, lsl #12
   14e20:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   14e24:	stmdbmi	pc, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   14e28:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   14e2c:			; <UNDEFINED> instruction: 0xf5014478
   14e30:			; <UNDEFINED> instruction: 0xf0017198
   14e34:			; <UNDEFINED> instruction: 0xf7f1fd01
   14e38:	andcs	pc, r1, r9, lsr #30
   14e3c:	b	252e00 <read_from_file_buffer@@Base+0xd1a0>
   14e40:	stmia	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e44:	andeq	pc, r1, r8, ror #30
   14e48:	andeq	r0, r0, r0, lsl #5
   14e4c:			; <UNDEFINED> instruction: 0x00030db2
   14e50:	andeq	r0, r3, sl, ror sp
   14e54:	andeq	ip, r0, r4, ror r7
   14e58:	andeq	pc, r1, r6, asr lr	; <UNPREDICTABLE>
   14e5c:	muleq	r3, sl, ip
   14e60:	andeq	ip, r0, lr, asr #13
   14e64:	andeq	ip, r0, r2, asr #18
   14e68:	muleq	r0, r8, r7
   14e6c:	svcmi	0x00f0e92d
   14e70:			; <UNDEFINED> instruction: 0xf8dfb083
   14e74:	ldrbtmi	r8, [r8], #408	; 0x198
   14e78:	ldrsbpl	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   14e7c:	eorsle	r2, r7, r0, lsl #26
   14e80:	ldrdge	pc, [ip, pc]
   14e84:	ldrdlt	pc, [ip, pc]
   14e88:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   14e8c:			; <UNDEFINED> instruction: 0xf017682f
   14e90:	svclt	0x000a0902
   14e94:	stmiavs	fp!, {r0, r1, r3, r5, r6, fp, sp, lr}^
   14e98:			; <UNDEFINED> instruction: 0xf017695b
   14e9c:	svclt	0x00080701
   14ea0:	bvs	72f050 <__bss_end__@@Base+0x2a8f44>
   14ea4:	stmiavs	lr!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}
   14ea8:	ldmdblt	r4, {r1, r2, r4, fp, sp, lr}
   14eac:	stmibvs	r4!, {r0, r1, r5, sp, lr, pc}
   14eb0:	stmdavs	r1!, {r2, r3, r8, r9, ip, sp, pc}
   14eb4:			; <UNDEFINED> instruction: 0xf7ee4630
   14eb8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   14ebc:			; <UNDEFINED> instruction: 0x4628d1f7
   14ec0:	mcr2	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   14ec4:	stmdavs	r8!, {r2, r9, sl, lr}^
   14ec8:			; <UNDEFINED> instruction: 0xf90af7f3
   14ecc:	strmi	r4, [r1], -r2, lsr #12
   14ed0:			; <UNDEFINED> instruction: 0xf0014650
   14ed4:			; <UNDEFINED> instruction: 0x4620fcb1
   14ed8:	stmda	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14edc:	ldrsbcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   14ee0:	ldmdbvs	sp, {r3, r5, r9, sl, lr}
   14ee4:	subspl	pc, r4, r8, asr #17
   14ee8:	stmda	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14eec:	bicle	r2, sp, r0, lsl #26
   14ef0:	pop	{r0, r1, ip, sp, pc}
   14ef4:	stmdavs	ip!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   14ef8:	svceq	0x0000f1b9
   14efc:	svccs	0x0000d108
   14f00:	stmdbvs	r6!, {r1, r6, r8, ip, lr, pc}
   14f04:	rscle	r2, r9, r0, lsl #28
   14f08:			; <UNDEFINED> instruction: 0xf7fc4620
   14f0c:	strb	pc, [r5, pc, lsr #29]!	; <UNPREDICTABLE>
   14f10:	stmiavs	pc!, {r5, r9, sl, lr}^	; <UNPREDICTABLE>
   14f14:			; <UNDEFINED> instruction: 0x9014f8d4
   14f18:			; <UNDEFINED> instruction: 0xf8d6f7f3
   14f1c:			; <UNDEFINED> instruction: 0x1d396926
   14f20:	ldrtmi	r9, [r0], -r1
   14f24:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   14f28:	cmple	sl, r0, lsl #16
   14f2c:	ldrdne	pc, [r0], -r9	; <UNPREDICTABLE>
   14f30:	stmibvs	sl, {r2, r3, r7, r9, lr}
   14f34:	subs	sp, r0, r1, lsl #2
   14f38:	ldrmi	r4, [r0], -r1, lsl #12
   14f3c:	ldmibvs	r2, {r2, r7, r9, lr}
   14f40:	strdvs	sp, [sl, sl]
   14f44:			; <UNDEFINED> instruction: 0xf8d968c1
   14f48:			; <UNDEFINED> instruction: 0xf8d72008
   14f4c:	stmdbvs	r9, {r5, lr, pc}
   14f50:			; <UNDEFINED> instruction: 0xf8c93a01
   14f54:	vst4.8	{d2-d5}, [r1], r8
   14f58:			; <UNDEFINED> instruction: 0xf5b24270
   14f5c:	andsle	r4, ip, r0, lsl #31
   14f60:			; <UNDEFINED> instruction: 0xf8c068bb
   14f64:	movwcc	ip, #4120	; 0x1018
   14f68:	cmpvs	r7, r8, lsr r2
   14f6c:	stmiavs	r7!, {r0, r1, r3, r4, r5, r7, sp, lr}
   14f70:	stmdavs	fp!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, pc}
   14f74:	svclt	0x004807db
   14f78:	strble	r6, [r3, #2080]	; 0x820
   14f7c:	svc	0x00d8f7ee
   14f80:	stmdbvs	r6!, {r0, r1, r3, r5, r7, fp, sp, lr}
   14f84:	ldr	r6, [sp, r3, lsr #32]!
   14f88:	stmdavs	r0!, {r0, r1, r5, r7, fp, sp, lr}
   14f8c:	mvnsle	r2, r0, lsl #22
   14f90:	blcs	2f124 <_IO_stdin_used@@Base+0x12b74>
   14f94:	strdvs	sp, [r0], #-18	; 0xffffffee	; <UNPREDICTABLE>
   14f98:			; <UNDEFINED> instruction: 0xf8d9e7f2
   14f9c:	ldmvs	r9!, {r2, r3, sp}
   14fa0:			; <UNDEFINED> instruction: 0xf8c93a01
   14fa4:	ldmvs	sl!, {r2, r3, sp}^
   14fa8:			; <UNDEFINED> instruction: 0xf8c03101
   14fac:	andcc	ip, r1, #24
   14fb0:	cmpvs	r7, r8, lsr r2
   14fb4:	andne	lr, r2, #3260416	; 0x31c000
   14fb8:	svccs	0x000068a7
   14fbc:	stmdals	r1, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   14fc0:	stmda	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14fc4:	adcvs	r6, r0, r3, ror #16
   14fc8:			; <UNDEFINED> instruction: 0x4618b1db
   14fcc:	svc	0x00b0f7ee
   14fd0:	rsbvs	r6, r7, fp, lsr #16
   14fd4:	streq	pc, [r1, -r3]
   14fd8:			; <UNDEFINED> instruction: 0x4620e791
   14fdc:	eorcs	pc, r0, r9, asr #17
   14fe0:			; <UNDEFINED> instruction: 0x4628e7b0
   14fe4:	mcr2	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   14fe8:	strtmi	r4, [r0], -r6, lsl #12
   14fec:			; <UNDEFINED> instruction: 0xf878f7f3
   14ff0:			; <UNDEFINED> instruction: 0x46014632
   14ff4:			; <UNDEFINED> instruction: 0xf0014658
   14ff8:			; <UNDEFINED> instruction: 0x4630fc1f
   14ffc:	svc	0x0098f7ee
   15000:	stmdavs	pc!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   15004:	streq	pc, [r1, -r7]
   15008:	svclt	0x0000e779
   1500c:	andeq	r0, r3, lr, lsr #24
   15010:			; <UNDEFINED> instruction: 0x0000c6b0
   15014:	andeq	ip, r0, r6, ror #12
   15018:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1501c:			; <UNDEFINED> instruction: 0x47706c98
   15020:	andeq	r0, r3, sl, lsl #21
   15024:	mvnsmi	lr, sp, lsr #18
   15028:	stmdavs	fp, {r2, r3, r9, sl, lr}
   1502c:	strmi	r4, [r8], -r5, lsl #12
   15030:	bmi	9e74d0 <__bss_end__@@Base+0x5613c4>
   15034:	ldrbtmi	fp, [r9], #-136	; 0xffffff78
   15038:	stmpl	sl, {r1, r2, r5, r8, r9, sl, fp, lr}
   1503c:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   15040:			; <UNDEFINED> instruction: 0xf04f9207
   15044:	movwls	r0, #4608	; 0x1200
   15048:			; <UNDEFINED> instruction: 0xf83ef7f3
   1504c:	svc	0x00def7ee
   15050:	strtmi	r4, [r0], -r3, lsl #12
   15054:			; <UNDEFINED> instruction: 0xf7f39302
   15058:			; <UNDEFINED> instruction: 0xf7eef843
   1505c:	stmdbvs	r3!, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   15060:	ldmdbvs	r9, {r1, r5, r6, r7, fp, sp, lr}
   15064:	strls	r6, [r6, #-3259]	; 0xfffff345
   15068:	tstls	r0, r0, lsl #22
   1506c:	strcs	lr, [r4], #-2509	; 0xfffff633
   15070:	stcle	0, cr9, [r6, #-12]!
   15074:	strbtmi	r2, [r8], r0, lsl #10
   15078:	blvs	e26938 <__bss_end__@@Base+0x9a082c>
   1507c:	strcc	r4, [r1], -r1, asr #12
   15080:	ldrcc	r4, [ip, #-1064]	; 0xfffffbd8
   15084:			; <UNDEFINED> instruction: 0xf8fcf7ff
   15088:	adcsmi	r6, r3, #47872	; 0xbb00
   1508c:	movwcs	fp, #4052	; 0xfd4
   15090:	stmdacs	r0, {r0, r8, r9, sp}
   15094:	svclt	0x00184604
   15098:	blcs	1dca0 <_IO_stdin_used@@Base+0x16f0>
   1509c:	stmdals	r2, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   150a0:	svc	0x0046f7ee
   150a4:			; <UNDEFINED> instruction: 0xf7ee9803
   150a8:	bmi	310dc0 <read_from_file_buffer@@Base+0xcb160>
   150ac:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   150b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   150b4:	subsmi	r9, sl, r7, lsl #22
   150b8:	strtmi	sp, [r0], -r5, lsl #2
   150bc:	pop	{r3, ip, sp, pc}
   150c0:	strcs	r8, [r0], #-496	; 0xfffffe10
   150c4:			; <UNDEFINED> instruction: 0xf7eee7eb
   150c8:	svclt	0x0000efa8
   150cc:	andeq	pc, r1, r6, lsl #24
   150d0:	andeq	r0, r0, r0, lsl #5
   150d4:	andeq	r0, r3, r8, ror #20
   150d8:	andeq	pc, r1, lr, lsl #23
   150dc:	svclt	0x00004770
   150e0:	svcmi	0x00f0e92d
   150e4:	addlt	r4, r5, r4, lsl r6
   150e8:	pkhbtmi	r7, r0, r2, lsl #16
   150ec:	smlatbls	r2, r3, r6, r4
   150f0:	msreq	CPSR_fsxc, r2	; <illegal shifter operand>
   150f4:	svclt	0x00189301
   150f8:	blmi	fe65d504 <__bss_end__@@Base+0xfe1d73f8>
   150fc:	svclt	0x00082a00
   15100:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   15104:	teqlt	r9, r3, lsl #6
   15108:	svccc	0x0001f81b
   1510c:	svclt	0x00182b2f
   15110:	mvnsle	r2, r0, lsl #22
   15114:	smlatbeq	r4, fp, fp, lr
   15118:			; <UNDEFINED> instruction: 0xf7ee4620
   1511c:			; <UNDEFINED> instruction: 0xf89bef2a
   15120:	stccs	0, cr4, [pc], #-0	; 15128 <ZSTD_maxCLevel@plt+0x10c2c>
   15124:	tstle	r3, r7, lsl #12
   15128:	svcmi	0x0001f81b
   1512c:	rscsle	r2, fp, pc, lsr #24
   15130:	svceq	0x0000f1b8
   15134:			; <UNDEFINED> instruction: 0xf8d8d046
   15138:	cdpcs	0, 0, cr6, cr0, cr0, {0}
   1513c:	adchi	pc, sp, r0, asr #6
   15140:	ldrdls	pc, [r8], -r8
   15144:	beq	51288 <stotal_xattr_bytes@@Base+0xb6f0>
   15148:			; <UNDEFINED> instruction: 0xf10ae003
   1514c:	ldrmi	r0, [r2, #2561]!	; 0xa01
   15150:	b	1409268 <__bss_end__@@Base+0xf8315c>
   15154:	ldrtmi	r1, [r9], -sl, lsl #10
   15158:	andeq	pc, r5, r9, asr r8	; <UNPREDICTABLE>
   1515c:	cdp	7, 9, cr15, cr6, cr14, {7}
   15160:	mvnsle	r2, r0, lsl #16
   15164:			; <UNDEFINED> instruction: 0xf7ee4638
   15168:			; <UNDEFINED> instruction: 0xf8d8eee4
   1516c:	strtmi	r6, [lr], #-8
   15170:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
   15174:	stccs	0, cr13, [r0], {82}	; 0x52
   15178:	addshi	pc, r4, r0, asr #32
   1517c:	blcs	2f550 <_IO_stdin_used@@Base+0x12fa0>
   15180:			; <UNDEFINED> instruction: 0xf001d07d
   15184:			; <UNDEFINED> instruction: 0x9e03fa93
   15188:	tstcs	r1, r6, ror fp
   1518c:	ldrdeq	pc, [r8], -r8
   15190:	ldmpl	r4!, {r0, r2, r4, r5, r6, r9, fp, lr}^
   15194:	stmdbpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15198:			; <UNDEFINED> instruction: 0xf7ef6820
   1519c:	blmi	1d0f4fc <__bss_end__@@Base+0x18893f0>
   151a0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   151a4:			; <UNDEFINED> instruction: 0xf0402b00
   151a8:	bmi	1c754c8 <__bss_end__@@Base+0x17ef3bc>
   151ac:	blls	5d5b8 <stotal_xattr_bytes@@Base+0x17a20>
   151b0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   151b4:	stmia	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   151b8:	blx	8511c4 <__bss_end__@@Base+0x3cb0b8>
   151bc:	andlt	r4, r5, r0, asr #12
   151c0:	svchi	0x00f0e8bd
   151c4:			; <UNDEFINED> instruction: 0xf7ef200c
   151c8:	strmi	lr, [r0], r2, lsl #16
   151cc:			; <UNDEFINED> instruction: 0xf0002800
   151d0:	movwcs	r8, #187	; 0xbb
   151d4:	movwcc	lr, #2496	; 0x9c0
   151d8:	addvs	r4, r3, lr, lsl r6
   151dc:			; <UNDEFINED> instruction: 0xf8c83601
   151e0:			; <UNDEFINED> instruction: 0xf8d86000
   151e4:	teqeq	r6, r8
   151e8:			; <UNDEFINED> instruction: 0xf7ee4631
   151ec:			; <UNDEFINED> instruction: 0xf8c8ef30
   151f0:	stmdacs	r0, {r3}
   151f4:	adchi	pc, r8, r0
   151f8:	stmibne	r4, {r4, r9, sl, fp, ip, sp}
   151fc:			; <UNDEFINED> instruction: 0xf89b5187
   15200:	blcs	21208 <_IO_stdin_used@@Base+0x4c58>
   15204:	adcvs	sp, r3, pc, lsr #2
   15208:			; <UNDEFINED> instruction: 0xf7ee9801
   1520c:	blls	d0e14 <stotal_xattr_bytes@@Base+0x8b27c>
   15210:	rsbvs	r6, r0, r3, ror #1
   15214:	andlt	r4, r5, r0, asr #12
   15218:	svchi	0x00f0e8bd
   1521c:	stccs	8, cr6, [r0], {241}	; 0xf1
   15220:	stmdavc	fp, {r0, r3, r6, ip, lr, pc}
   15224:	svclt	0x00182b6d
   15228:	rsbsle	r2, sp, r4, ror #22
   1522c:	blx	fd1238 <__bss_end__@@Base+0xb4b12c>
   15230:	blmi	133ca44 <__bss_end__@@Base+0xeb6938>
   15234:			; <UNDEFINED> instruction: 0xf8d82101
   15238:	bmi	1395260 <__bss_end__@@Base+0xf0f154>
   1523c:	ldrbtmi	r5, [sl], #-2292	; 0xfffff70c
   15240:	stmdavs	r0!, {r0, r1, r6, r8, fp, ip, lr}
   15244:	stm	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15248:	ldmpl	r3!, {r3, r6, r8, r9, fp, lr}^
   1524c:	blcs	2f2c0 <_IO_stdin_used@@Base+0x12d10>
   15250:	bmi	128981c <__bss_end__@@Base+0xe03710>
   15254:	blls	5d660 <stotal_xattr_bytes@@Base+0x17ac8>
   15258:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   1525c:	ldmda	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15260:			; <UNDEFINED> instruction: 0xf9ccf001
   15264:	blls	8f114 <stotal_xattr_bytes@@Base+0x4957c>
   15268:	stmdbls	r2, {sp}
   1526c:	rscvs	r4, r0, sl, asr r6
   15270:			; <UNDEFINED> instruction: 0xff36f7ff
   15274:	strbmi	r6, [r0], -r0, lsr #1
   15278:	pop	{r0, r2, ip, sp, pc}
   1527c:	blls	b9244 <stotal_xattr_bytes@@Base+0x736ac>
   15280:	blcs	1b732f4 <__bss_end__@@Base+0x16ed1e8>
   15284:	blcs	1944eec <__bss_end__@@Base+0x14bede0>
   15288:	svcge	0x007bf47f
   1528c:			; <UNDEFINED> instruction: 0xf7ee9801
   15290:	blls	d0d90 <stotal_xattr_bytes@@Base+0x8b1f8>
   15294:	ldrshtvs	r6, [r0], #-3
   15298:	svclt	0x0018e790
   1529c:			; <UNDEFINED> instruction: 0xf47f2500
   152a0:	ldr	sl, [fp, r1, ror #30]
   152a4:	ldrbmi	r9, [sl], -r1, lsl #22
   152a8:			; <UNDEFINED> instruction: 0xf7ff9902
   152ac:			; <UNDEFINED> instruction: 0x4640ff19
   152b0:	pop	{r0, r2, ip, sp, pc}
   152b4:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   152b8:			; <UNDEFINED> instruction: 0xf7ee2220
   152bc:	stlexblt	lr, ip, [r8]
   152c0:			; <UNDEFINED> instruction: 0xf9f4f001
   152c4:	stmdami	r7!, {r0, r1, r8, sl, fp, ip, pc}
   152c8:	bmi	b1d6d4 <__bss_end__@@Base+0x6975c8>
   152cc:	stmdapl	ip!, {r0, r8, r9, fp, ip, pc}
   152d0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   152d4:	ldmda	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   152d8:	stmiapl	fp!, {r2, r5, r8, r9, fp, lr}^
   152dc:	bllt	14ef350 <__bss_end__@@Base+0x1069244>
   152e0:	andcs	r4, ip, #2555904	; 0x270000
   152e4:	tstcs	r1, r3, lsr #16
   152e8:			; <UNDEFINED> instruction: 0xf7ee4478
   152ec:			; <UNDEFINED> instruction: 0xf001eee8
   152f0:	strb	pc, [r3, -r5, lsl #19]!	; <UNPREDICTABLE>
   152f4:			; <UNDEFINED> instruction: 0xf9daf001
   152f8:	ldmdami	sl, {r0, r1, r8, sl, fp, ip, pc}
   152fc:	bmi	85d708 <__bss_end__@@Base+0x3d75fc>
   15300:	stmdapl	ip!, {r0, r8, r9, fp, ip, pc}
   15304:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   15308:	ldmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1530c:	stmiapl	fp!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   15310:	stmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   15314:	andcs	r4, ip, #28, 16	; 0x1c0000
   15318:	tstcs	r1, r3, lsr #16
   1531c:			; <UNDEFINED> instruction: 0xf7ee4478
   15320:			; <UNDEFINED> instruction: 0xf001eece
   15324:	strb	pc, [r9, -fp, ror #18]	; <UNPREDICTABLE>
   15328:	ldrbmi	r9, [sl], -r1, lsl #22
   1532c:			; <UNDEFINED> instruction: 0xf7ff9902
   15330:	ldrsbtvs	pc, [r0], r7	; <UNPREDICTABLE>
   15334:	stmdavs	r1!, {r1, r6, r8, r9, sl, sp, lr, pc}
   15338:			; <UNDEFINED> instruction: 0xf7ef200a
   1533c:			; <UNDEFINED> instruction: 0xf7f1e85a
   15340:	andcs	pc, r1, r5, lsr #25
   15344:	svc	0x0084f7ee
   15348:	ldmdami	r1, {r4, r8, fp, lr}
   1534c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15350:	blx	1cd135c <__bss_end__@@Base+0x184b250>
   15354:	ldc2	7, cr15, [sl], {241}	; 0xf1
   15358:			; <UNDEFINED> instruction: 0xf7ee2001
   1535c:	svclt	0x0000ef7a
   15360:	andeq	pc, r1, sl, lsr fp	; <UNPREDICTABLE>
   15364:	andeq	r0, r0, ip, asr #5
   15368:	andeq	ip, r0, r8, asr r7
   1536c:	ldrdeq	r0, [r0], -r8
   15370:			; <UNDEFINED> instruction: 0x0000c7b8
   15374:	andeq	ip, r0, r2, ror r6
   15378:	andeq	ip, r0, r0, lsl #13
   1537c:	andeq	ip, r0, ip, lsl r6
   15380:	andeq	ip, r0, r8, lsr r6
   15384:	andeq	ip, r0, ip, lsr #12
   15388:	andeq	ip, r0, r4, lsl #12
   1538c:	andeq	ip, r0, r0, lsl ip
   15390:	andeq	r7, r0, r6, ror r2
   15394:	ldrblt	fp, [r8, #433]!	; 0x1b1
   15398:	svccs	0x0000680f
   1539c:	stmvs	ip, {r4, r8, sl, fp, ip, lr, pc}
   153a0:	strcs	r4, [r0, #-1542]	; 0xfffff9fa
   153a4:	adcsmi	lr, sp, #3
   153a8:	ldreq	pc, [r0], #-260	; 0xfffffefc
   153ac:	stmdavs	r1!, {r3, ip, lr, pc}
   153b0:	strcc	r4, [r1, #-1584]	; 0xfffff9d0
   153b4:	stcl	7, cr15, [sl, #-952]!	; 0xfffffc48
   153b8:	mvnsle	r2, r0, lsl #16
   153bc:	ldcllt	8, cr6, [r8, #640]!	; 0x280
   153c0:	ldcllt	0, cr2, [r8]
   153c4:	ldrbmi	r4, [r0, -r8, lsl #12]!
   153c8:	orrslt	fp, r8, r0, lsr r4
   153cc:	andpl	lr, r0, #208, 18	; 0x340000
   153d0:	ble	3e5e80 <inode_info@@Base+0x201c8>
   153d4:	bl	ef5e8 <stotal_xattr_bytes@@Base+0xa9a50>
   153d8:	and	r1, r1, r2, lsl #6
   153dc:	mulle	r9, r5, r2
   153e0:	andcc	r6, r1, #14221312	; 0xd90000
   153e4:	subvs	r4, r2, ip, lsl r6
   153e8:	stmdbcs	r0, {r4, r8, r9, ip, sp}
   153ec:			; <UNDEFINED> instruction: 0x4620d0f6
   153f0:			; <UNDEFINED> instruction: 0x4770bc30
   153f4:	strtmi	r2, [r0], -r0, lsl #8
   153f8:			; <UNDEFINED> instruction: 0x4770bc30
   153fc:	blmi	a67ca4 <__bss_end__@@Base+0x5e1b98>
   15400:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   15404:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   15408:	stmdage	r3, {r1, r2, r9, sl, lr}
   1540c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   15410:			; <UNDEFINED> instruction: 0xf04f9305
   15414:			; <UNDEFINED> instruction: 0xf7ee0300
   15418:			; <UNDEFINED> instruction: 0x3001efb6
   1541c:			; <UNDEFINED> instruction: 0xf7eed02c
   15420:	mcrrne	15, 12, lr, r3, cr10
   15424:	eorvs	r4, r8, r4, lsl #12
   15428:	ldmiblt	r8!, {r2, r3, r5, ip, lr, pc}
   1542c:			; <UNDEFINED> instruction: 0xf7ef9803
   15430:	andcs	lr, r1, r0, asr #16
   15434:	ldmda	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15438:			; <UNDEFINED> instruction: 0xf7ee9804
   1543c:	andcc	lr, r1, lr, lsl #28
   15440:	bmi	68946c <__bss_end__@@Base+0x203360>
   15444:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   15448:	strls	r4, [r0], #-1146	; 0xfffffb86
   1544c:	ldmibvs	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   15450:			; <UNDEFINED> instruction: 0xf7ee4478
   15454:			; <UNDEFINED> instruction: 0x2001efb6
   15458:	cdp	7, 15, cr15, cr10, cr14, {7}
   1545c:			; <UNDEFINED> instruction: 0xf7ef9804
   15460:	stmdals	r3, {r3, r5, fp, sp, lr, pc}
   15464:	blmi	3e7cb8 <inode_info@@Base+0x22000>
   15468:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1546c:	blls	16f4dc <read_from_file_buffer2@@Base+0x69924>
   15470:	tstle	r3, sl, asr r0
   15474:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   15478:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1547c:			; <UNDEFINED> instruction: 0xf9dcf001
   15480:	strb	r2, [pc, r0]!
   15484:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   15488:			; <UNDEFINED> instruction: 0xf9d6f001
   1548c:			; <UNDEFINED> instruction: 0xf7ef9803
   15490:	stmdals	r4, {r4, fp, sp, lr, pc}
   15494:	stmda	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15498:	strb	r2, [r3, r0]!
   1549c:	ldc	7, cr15, [ip, #952]!	; 0x3b8
   154a0:	andeq	pc, r1, ip, lsr r8	; <UNPREDICTABLE>
   154a4:	andeq	r0, r0, r0, lsl #5
   154a8:	andeq	fp, r0, ip, lsr #29
   154ac:	andeq	fp, r0, ip, lsr #29
   154b0:	andeq	fp, r0, ip, lsr #29
   154b4:	ldrdeq	pc, [r1], -r4
   154b8:	strdeq	ip, [r0], -lr
   154bc:	andeq	ip, r0, lr, lsl r5
   154c0:			; <UNDEFINED> instruction: 0x4605b538
   154c4:	ldrbtmi	r4, [ip], #-3086	; 0xfffff3f2
   154c8:	ldrdne	lr, [r0], -r4
   154cc:	addeq	r3, r9, r1, lsl #2
   154d0:	ldc	7, cr15, [ip, #952]!	; 0x3b8
   154d4:	teqlt	r0, r0, rrx
   154d8:	mrrcne	8, 2, r6, sl, cr3
   154dc:			; <UNDEFINED> instruction: 0x61ab6022
   154e0:	eorpl	pc, r3, r0, asr #16
   154e4:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   154e8:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   154ec:	tstcc	ip, r8, ror r4
   154f0:			; <UNDEFINED> instruction: 0xf9a2f001
   154f4:	blx	ff2d34c2 <__bss_end__@@Base+0xfee4d3b6>
   154f8:			; <UNDEFINED> instruction: 0xf7ee2001
   154fc:	svclt	0x0000eeaa
   15500:	andeq	r0, r3, r6, lsr r6
   15504:	andeq	ip, r0, r2, ror sl
   15508:	ldrdeq	r7, [r0], -r8
   1550c:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   15510:	ldrcc	pc, [r4], #-2271	; 0xfffff721
   15514:	push	{r1, r3, r4, r5, r6, sl, lr}
   15518:	strdlt	r4, [r1], #240	; 0xf0
   1551c:	pkhtbmi	r5, r0, r3, asr #17
   15520:	ldmdavs	fp, {sl, sp}
   15524:			; <UNDEFINED> instruction: 0xf04f933f
   15528:	stmib	sp, {r8, r9}^
   1552c:			; <UNDEFINED> instruction: 0xf7ee4409
   15530:	mulcc	r1, r6, lr
   15534:	cdp	7, 4, cr15, cr10, cr14, {7}
   15538:			; <UNDEFINED> instruction: 0xf0002800
   1553c:			; <UNDEFINED> instruction: 0xf89881e4
   15540:	strtmi	r5, [r1], r0
   15544:	strmi	r4, [r7], -r6, lsl #12
   15548:			; <UNDEFINED> instruction: 0xf1b94644
   1554c:	tstle	r7, r0, lsl #30
   15550:	cdp	7, 6, cr15, cr12, cr14, {7}
   15554:	stmdavs	r3, {r1, r3, r5, r9, ip, sp, pc}
   15558:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
   1555c:	ldrle	r0, [r4], #-1179	; 0xfffffb65
   15560:	stmdavc	r2!, {r0, r2, r3, r4, r7, r8, ip, sp, pc}^
   15564:			; <UNDEFINED> instruction: 0xf1042d22
   15568:	svclt	0x00020101
   1556c:	stmdbeq	r1, {r0, r3, r7, ip, sp, lr, pc}
   15570:			; <UNDEFINED> instruction: 0x460c4615
   15574:	ldclcs	0, cr13, [ip, #-932]	; 0xfffffc5c
   15578:	ldrtmi	sp, [fp], -r5, asr #32
   1557c:			; <UNDEFINED> instruction: 0xf803460c
   15580:	ldrmi	r5, [r5], -r1, lsl #22
   15584:			; <UNDEFINED> instruction: 0xe7e0461f
   15588:	movwcs	r4, #1548	; 0x60c
   1558c:	ldmdavc	r3!, {r0, r1, r3, r4, r5, ip, sp, lr}
   15590:	blcs	be6e6c <__bss_end__@@Base+0x760d60>
   15594:			; <UNDEFINED> instruction: 0xf815d103
   15598:	blcs	be51a4 <__bss_end__@@Base+0x75f098>
   1559c:	blcs	49990 <stotal_xattr_bytes@@Base+0x3df8>
   155a0:	stmibmi	r2!, {r0, r1, r2, r4, r5, ip, lr, pc}^
   155a4:	strtmi	sl, [r0], -fp, lsl #22
   155a8:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   155ac:			; <UNDEFINED> instruction: 0xf10daf26
   155b0:			; <UNDEFINED> instruction: 0xf10d0a34
   155b4:	ldrbtmi	r0, [r9], #-543	; 0xfffffde1
   155b8:	andls	pc, r8, sp, asr #17
   155bc:			; <UNDEFINED> instruction: 0xf8cd9701
   155c0:			; <UNDEFINED> instruction: 0xf7eea000
   155c4:	blls	250fa4 <read_from_file_buffer@@Base+0xb344>
   155c8:	stmdacs	r3, {r2, r3, r4, sl, lr}
   155cc:	vmax.u8	d20, d16, d3
   155d0:			; <UNDEFINED> instruction: 0xf89d80f4
   155d4:			; <UNDEFINED> instruction: 0xf1a1101f
   155d8:	blcs	456368 <sort_info_list@@Base+0x10268>
   155dc:	ldm	pc, {r1, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   155e0:	subeq	pc, lr, r3, lsl r0	; <UNPREDICTABLE>
   155e4:	rsbeq	r0, r7, lr, asr #32
   155e8:	sbceq	r0, pc, r9, asr #32
   155ec:	subeq	r0, r9, r9, asr #32
   155f0:	subeq	r0, r9, r9, asr #32
   155f4:	subeq	r0, r9, r9, asr #32
   155f8:	subeq	r0, r9, r7, rrx
   155fc:	subeq	r0, r9, r9, asr #32
   15600:	subeq	r0, r9, r9, asr #32
   15604:	bcs	1597c <ZSTD_maxCLevel@plt+0x11480>
   15608:			; <UNDEFINED> instruction: 0x4615d0be
   1560c:	stmiavc	r2!, {r0, r5, r7, sl, fp, ip}
   15610:	stmiami	r7, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   15614:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   15618:			; <UNDEFINED> instruction: 0xf90ef001
   1561c:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
   15620:			; <UNDEFINED> instruction: 0xf90af001
   15624:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
   15628:			; <UNDEFINED> instruction: 0xf906f001
   1562c:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
   15630:			; <UNDEFINED> instruction: 0xf902f001
   15634:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
   15638:			; <UNDEFINED> instruction: 0xf8fef001
   1563c:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
   15640:			; <UNDEFINED> instruction: 0xf8faf001
   15644:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
   15648:			; <UNDEFINED> instruction: 0xf8f6f001
   1564c:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
   15650:			; <UNDEFINED> instruction: 0xf8f2f001
   15654:			; <UNDEFINED> instruction: 0xf7ee4630
   15658:	andcs	lr, r0, ip, ror #24
   1565c:	blmi	feca8154 <__bss_end__@@Base+0xfe822048>
   15660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15664:	blls	fef6d4 <__bss_end__@@Base+0xb695c8>
   15668:			; <UNDEFINED> instruction: 0xf040405a
   1566c:	sublt	r8, r1, r8, asr r1
   15670:	svchi	0x00f0e8bd
   15674:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
   15678:			; <UNDEFINED> instruction: 0xf8def001
   1567c:	ldmibmi	r6!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   15680:			; <UNDEFINED> instruction: 0xf8cdab0a
   15684:	bge	27968c <read_from_file_buffer@@Base+0x33a2c>
   15688:			; <UNDEFINED> instruction: 0x46204479
   1568c:	cdp	7, 1, cr15, cr0, cr14, {7}
   15690:	strmi	r2, [r1], r1, lsl #16
   15694:	rschi	pc, r6, r0, asr #6
   15698:			; <UNDEFINED> instruction: 0xf5b19909
   1569c:			; <UNDEFINED> instruction: 0xf0805f80
   156a0:	stmdbls	sl, {r0, r3, r4, r8, pc}
   156a4:	svcne	0x0080f5b1
   156a8:	adchi	pc, ip, r0, lsl #1
   156ac:	ldrmi	r9, [ip], #-2824	; 0xfffff4f8
   156b0:	blcs	33744 <_IO_stdin_used@@Base+0x17194>
   156b4:	sbcshi	pc, r0, r0, asr #32
   156b8:			; <UNDEFINED> instruction: 0xf5b1990b
   156bc:			; <UNDEFINED> instruction: 0xf0805f80
   156c0:			; <UNDEFINED> instruction: 0xf10d8094
   156c4:	andcs	r0, sl, #48, 22	; 0xc000
   156c8:			; <UNDEFINED> instruction: 0x46594650
   156cc:	ldc	7, cr15, [r4, #-952]	; 0xfffffc48
   156d0:	ldmdavc	fp, {r2, r3, r8, r9, fp, ip, pc}
   156d4:	blcs	270dc <_IO_stdin_used@@Base+0xab2c>
   156d8:	addhi	pc, ip, r0, asr #32
   156dc:	svclt	0x00082901
   156e0:			; <UNDEFINED> instruction: 0xf0802800
   156e4:			; <UNDEFINED> instruction: 0x465980d2
   156e8:	ldrtmi	r2, [r8], -sl, lsl #4
   156ec:	stc	7, cr15, [r4, #-952]	; 0xfffffc48
   156f0:	ldmdavc	fp, {r2, r3, r8, r9, fp, ip, pc}
   156f4:	blcs	27104 <_IO_stdin_used@@Base+0xab54>
   156f8:	addshi	pc, sp, r0, asr #32
   156fc:	svclt	0x00082901
   15700:			; <UNDEFINED> instruction: 0xf0802800
   15704:			; <UNDEFINED> instruction: 0xf89d80e1
   15708:			; <UNDEFINED> instruction: 0xf1a1101f
   1570c:	blcs	45649c <sort_info_list@@Base+0x1039c>
   15710:	ldm	pc, {r0, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   15714:	strhi	pc, [fp], r3
   15718:	ldcleq	12, cr0, [ip], #-516	; 0xfffffdfc
   1571c:	stceq	12, cr0, [ip], {12}
   15720:	stceq	12, cr0, [ip], {12}
   15724:	stmdbeq	ip, {r2, r3, sl, fp}
   15728:	mvnsne	pc, #-1610612732	; 0xa0000004
   1572c:	eorcs	r9, r0, fp, lsl #6
   15730:			; <UNDEFINED> instruction: 0xf7ee9105
   15734:	strmi	lr, [r7], -ip, asr #26
   15738:			; <UNDEFINED> instruction: 0xf0002800
   1573c:	stmdbls	r5, {r2, r5, r6, r7, pc}
   15740:	andhi	pc, r8, r0, asr #17
   15744:	stmdbcs	r6!, {r0, r1, r3, r9, fp, ip, pc}^
   15748:	blls	271754 <read_from_file_buffer@@Base+0x2baf4>
   1574c:			; <UNDEFINED> instruction: 0xf8c7980a
   15750:	rsbsvs	sl, sl, ip
   15754:	andcc	lr, r4, r7, asr #19
   15758:	adchi	pc, r2, r0
   1575c:			; <UNDEFINED> instruction: 0xf0002973
   15760:	ldclmi	0, cr8, [lr], #-616	; 0xfffffd98
   15764:			; <UNDEFINED> instruction: 0x462b4639
   15768:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
   1576c:			; <UNDEFINED> instruction: 0xf7ff68a0
   15770:			; <UNDEFINED> instruction: 0x4603fcb7
   15774:	adcvs	r4, r3, r0, lsr r6
   15778:	bl	ff6d3738 <__bss_end__@@Base+0xff24d62c>
   1577c:	strb	r2, [sp, -r1]!
   15780:	blcs	33814 <_IO_stdin_used@@Base+0x17264>
   15784:	ldmdami	r6!, {r3, r4, r7, r8, ip, lr, pc}^
   15788:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   1578c:			; <UNDEFINED> instruction: 0xf854f001
   15790:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
   15794:			; <UNDEFINED> instruction: 0xf850f001
   15798:	stmdavc	r3!, {r6, r8, r9, sl, sp, lr, pc}
   1579c:			; <UNDEFINED> instruction: 0xf0002b00
   157a0:	strtmi	r8, [r0], -r9, lsl #1
   157a4:	ldcl	7, cr15, [sl, #-952]	; 0xfffffc48
   157a8:	svccc	0x0080f5b0
   157ac:	stmdami	lr!, {r2, r7, r8, r9, ip, lr, pc}^
   157b0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   157b4:			; <UNDEFINED> instruction: 0xf840f001
   157b8:	stmdami	ip!, {r4, r5, r8, r9, sl, sp, lr, pc}^
   157bc:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   157c0:			; <UNDEFINED> instruction: 0xf83af001
   157c4:	svceq	0x0001f1bb
   157c8:			; <UNDEFINED> instruction: 0xf1bbdc07
   157cc:	ble	ea57d0 <__bss_end__@@Base+0xa1f6c4>
   157d0:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
   157d4:			; <UNDEFINED> instruction: 0xf830f001
   157d8:			; <UNDEFINED> instruction: 0xf1bbe720
   157dc:	mvnsle	r0, r2, lsl #30
   157e0:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   157e4:			; <UNDEFINED> instruction: 0xf828f001
   157e8:	stmdami	r3!, {r3, r4, r8, r9, sl, sp, lr, pc}^
   157ec:			; <UNDEFINED> instruction: 0xf0014478
   157f0:	ldr	pc, [r3, -r3, lsr #16]
   157f4:			; <UNDEFINED> instruction: 0xf7ee4650
   157f8:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
   157fc:	stmvs	r3, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
   15800:			; <UNDEFINED> instruction: 0xe7704698
   15804:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   15808:			; <UNDEFINED> instruction: 0xf816f001
   1580c:	blls	30f42c <read_from_file_buffer@@Base+0xc97cc>
   15810:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
   15814:	str	r9, [sl, fp, lsl #6]
   15818:			; <UNDEFINED> instruction: 0xf4439b0b
   1581c:	movwls	r4, #45952	; 0xb380
   15820:	blls	30f63c <read_from_file_buffer@@Base+0xc99dc>
   15824:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
   15828:	str	r9, [r0, fp, lsl #6]
   1582c:			; <UNDEFINED> instruction: 0xf4439b0b
   15830:	movwls	r4, #46016	; 0xb3c0
   15834:			; <UNDEFINED> instruction: 0x4638e77b
   15838:	cdp	7, 5, cr15, cr4, cr14, {7}
   1583c:	subsle	r2, ip, r0, lsl #16
   15840:	ldrmi	r6, [sl], r3, lsl #17
   15844:	stmdami	lr, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   15848:			; <UNDEFINED> instruction: 0xf0004478
   1584c:	stmdami	sp, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   15850:			; <UNDEFINED> instruction: 0xf0004478
   15854:			; <UNDEFINED> instruction: 0xe6e1fff1
   15858:	strbmi	r4, [r1], -fp, asr #16
   1585c:			; <UNDEFINED> instruction: 0xf0004478
   15860:	ldrb	pc, [fp], fp, ror #31	; <UNPREDICTABLE>
   15864:	mulscc	pc, sp, r8	; <UNPREDICTABLE>
   15868:	eorsle	r2, sp, r2, ror #22
   1586c:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   15870:	strbmi	r4, [r2], -r7, asr #16
   15874:			; <UNDEFINED> instruction: 0xf0004478
   15878:			; <UNDEFINED> instruction: 0xf1b9ffdf
   1587c:	eorle	r0, lr, r1, lsl #30
   15880:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   15884:			; <UNDEFINED> instruction: 0xffd8f000
   15888:	stmdami	r3, {r3, r6, r7, r9, sl, sp, lr, pc}^
   1588c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   15890:			; <UNDEFINED> instruction: 0xffd2f000
   15894:	strtmi	lr, [r0], -r2, asr #13
   15898:	bl	fee53858 <__bss_end__@@Base+0xfe9cd74c>
   1589c:			; <UNDEFINED> instruction: 0xe76061f8
   158a0:			; <UNDEFINED> instruction: 0xf7ee4620
   158a4:	ldrhvs	lr, [r8, #180]!	; 0xb4
   158a8:			; <UNDEFINED> instruction: 0xf7ff4638
   158ac:			; <UNDEFINED> instruction: 0xf89dfe09
   158b0:	smmla	r3, pc, r0, r1	; <UNPREDICTABLE>
   158b4:			; <UNDEFINED> instruction: 0x46414839
   158b8:			; <UNDEFINED> instruction: 0xf0004478
   158bc:	ldmdami	r8!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   158c0:			; <UNDEFINED> instruction: 0xf0004478
   158c4:			; <UNDEFINED> instruction: 0xe6a9ffb9
   158c8:			; <UNDEFINED> instruction: 0x46394836
   158cc:			; <UNDEFINED> instruction: 0xf0004478
   158d0:			; <UNDEFINED> instruction: 0xe6a3ffb3
   158d4:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   158d8:			; <UNDEFINED> instruction: 0xffaef000
   158dc:	ldmdami	r3!, {r1, r2, r3, r4, r7, r9, sl, sp, lr, pc}
   158e0:			; <UNDEFINED> instruction: 0xf0004478
   158e4:	ldr	pc, [r9], r9, lsr #31
   158e8:	ldrbtmi	r4, [r9], #-2353	; 0xfffff6cf
   158ec:	ldmdami	r1!, {r6, r7, r8, r9, sl, sp, lr, pc}
   158f0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   158f4:			; <UNDEFINED> instruction: 0xffa0f000
   158f8:	stmdami	pc!, {r4, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   158fc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   15900:			; <UNDEFINED> instruction: 0xff9af000
   15904:	pushmi	{r1, r3, r7, r9, sl, sp, lr, pc}
   15908:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
   1590c:	tstcc	ip, r8, ror r4
   15910:			; <UNDEFINED> instruction: 0xff92f000
   15914:			; <UNDEFINED> instruction: 0xf9baf7f1
   15918:			; <UNDEFINED> instruction: 0xf7ee2001
   1591c:			; <UNDEFINED> instruction: 0xf7eeec9a
   15920:	svclt	0x0000eb7c
   15924:	andeq	pc, r1, r8, lsr #14
   15928:	andeq	r0, r0, r0, lsl #5
   1592c:	andeq	ip, r0, lr, ror #8
   15930:	andeq	ip, r0, lr, asr #7
   15934:	andeq	ip, r0, sl, lsr r8
   15938:	andeq	ip, r0, lr, asr r8
   1593c:	andeq	ip, r0, r2, ror r8
   15940:	andeq	ip, r0, r6, lsl #17
   15944:	andeq	ip, r0, r6, lsr #17
   15948:	andeq	ip, r0, r6, asr #17
   1594c:	andeq	ip, r0, r2, ror #17
   15950:	ldrdeq	pc, [r1], -ip
   15954:	andeq	ip, r0, sl, lsr r7
   15958:	andeq	ip, r0, ip, lsr #9
   1595c:	muleq	r3, r2, r3
   15960:	andeq	ip, r0, r2, lsl r5
   15964:	andeq	ip, r0, sl, asr #10
   15968:	andeq	ip, r0, r2, asr #11
   1596c:	andeq	ip, r0, r6, lsr #4
   15970:	andeq	ip, r0, lr, lsl r3
   15974:	andeq	ip, r0, lr, asr #5
   15978:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1597c:	andeq	ip, r0, lr, lsr r4
   15980:	strdeq	ip, [r0], -r0
   15984:	andeq	ip, r0, r8, lsl r2
   15988:	andeq	ip, r0, r0, lsl #8
   1598c:	andeq	ip, r0, sl, ror #2
   15990:	andeq	ip, r0, ip, asr #5
   15994:	andeq	ip, r0, sl, lsl #6
   15998:	andeq	ip, r0, r2, asr r5
   1599c:	andeq	ip, r0, r0, ror r4
   159a0:	andeq	ip, r0, r0, lsr #9
   159a4:	andeq	ip, r0, r0, asr r5
   159a8:	andeq	ip, r0, r6, asr r3
   159ac:	strdeq	ip, [r0], -r8
   159b0:	andeq	ip, r0, r6, ror #1
   159b4:	andeq	ip, r0, r6, lsl #10
   159b8:	andeq	ip, r0, r6, lsr r5
   159bc:	andeq	ip, r0, r2, asr r6
   159c0:			; <UNDEFINED> instruction: 0x00006cb8
   159c4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   159c8:			; <UNDEFINED> instruction: 0xf853685b
   159cc:	ldrbmi	r0, [r0, -r0, lsr #32]!
   159d0:	andeq	r0, r3, r6, lsr r1
   159d4:	stmdbmi	r3, {r1, r9, fp, lr}
   159d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   159dc:	stmialt	sl, {r0, ip, sp, lr, pc}^
   159e0:			; <UNDEFINED> instruction: 0xfffffb31
   159e4:	andeq	ip, r0, sl, ror r5
   159e8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   159ec:			; <UNDEFINED> instruction: 0x47706898
   159f0:	andeq	r0, r3, r2, lsl r1
   159f4:	svclt	0x00004770
   159f8:	cfstr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
   159fc:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   15a00:	cmnlt	r3, r3, lsr #16
   15a04:	strmi	r3, [r6], -r4, lsl #10
   15a08:			; <UNDEFINED> instruction: 0xf855e003
   15a0c:	stmdavs	r3!, {r2, r8, r9, fp, lr}
   15a10:	stmdavs	r0!, {r0, r1, r3, r5, r8, ip, sp, pc}^
   15a14:			; <UNDEFINED> instruction: 0xf7ee4631
   15a18:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
   15a1c:			; <UNDEFINED> instruction: 0x4620d1f5
   15a20:	svclt	0x0000bd70
   15a24:	strdeq	pc, [r1], -ip
   15a28:	strmi	r4, [r1], -r8, lsl #20
   15a2c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   15a30:	blcs	2fa44 <_IO_stdin_used@@Base+0x13494>
   15a34:	addsmi	fp, r9, #24, 30	; 0x60
   15a38:	andcc	sp, r4, #7
   15a3c:	bleq	153b8c <read_from_file_buffer2@@Base+0x4dfd4>
   15a40:	blcs	2fa54 <_IO_stdin_used@@Base+0x134a4>
   15a44:	addmi	fp, fp, #24, 30	; 0x60
   15a48:			; <UNDEFINED> instruction: 0x4770d1f8
   15a4c:	andeq	pc, r1, ip, asr #23
   15a50:	svcmi	0x00f0e92d
   15a54:	ldcmi	0, cr11, [sl], {133}	; 0x85
   15a58:	ldrbtmi	r4, [ip], #-3866	; 0xfffff0e6
   15a5c:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   15a60:	cmplt	r2, #1703936	; 0x1a0000
   15a64:	ldrdge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   15a68:			; <UNDEFINED> instruction: 0xf8df3404
   15a6c:	strmi	r9, [r6], -r0, rrx
   15a70:	ldrbtmi	r4, [sl], #2583	; 0xa17
   15a74:			; <UNDEFINED> instruction: 0x460d44f9
   15a78:	andls	r4, r3, #2046820352	; 0x7a000000
   15a7c:			; <UNDEFINED> instruction: 0x4629689a
   15a80:			; <UNDEFINED> instruction: 0xb1aa4814
   15a84:	ldrdlt	pc, [r4], -r3
   15a88:			; <UNDEFINED> instruction: 0x4658583a
   15a8c:	ldrdhi	pc, [r0], -r2
   15a90:	ldmib	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a94:	tstcs	r1, r3, lsl #22
   15a98:	andlt	pc, r0, sp, asr #17
   15a9c:	strbmi	r2, [r0], -r0, lsl #16
   15aa0:	sadd16mi	fp, sl, r4
   15aa4:	ldrtmi	r4, [r3], -sl, asr #12
   15aa8:	ldrbmi	r9, [r2], -r1, lsl #4
   15aac:	mcrr	7, 14, pc, ip, cr14	; <UNPREDICTABLE>
   15ab0:	blcc	153c08 <read_from_file_buffer2@@Base+0x4e050>
   15ab4:	bcs	2fb24 <_IO_stdin_used@@Base+0x13574>
   15ab8:	andlt	sp, r5, r0, ror #3
   15abc:	svchi	0x00f0e8bd
   15ac0:	muleq	r1, lr, fp
   15ac4:	andeq	pc, r1, r0, ror #3
   15ac8:	andeq	ip, r0, r2, lsr #10
   15acc:	andeq	ip, r0, r4, lsl r5
   15ad0:	andeq	r9, r0, ip, asr #2
   15ad4:	andeq	r0, r0, ip, asr #5
   15ad8:	ldrbmi	lr, [r0, sp, lsr #18]!
   15adc:	stcmi	0, cr11, [r1, #-528]!	; 0xfffffdf0
   15ae0:	ldrbtmi	r4, [sp], #-3873	; 0xfffff0df
   15ae4:	stmdavs	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   15ae8:	blcs	2fb7c <_IO_stdin_used@@Base+0x135cc>
   15aec:			; <UNDEFINED> instruction: 0xf8dfd037
   15af0:	strcc	sl, [r4, #-124]	; 0xffffff84
   15af4:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   15af8:			; <UNDEFINED> instruction: 0xf8df4606
   15afc:	ldrbtmi	r8, [sl], #120	; 0x78
   15b00:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   15b04:			; <UNDEFINED> instruction: 0xf7eee009
   15b08:			; <UNDEFINED> instruction: 0xf855ec20
   15b0c:	blvs	6e4b24 <__bss_end__@@Base+0x25ea18>
   15b10:			; <UNDEFINED> instruction: 0xf8554798
   15b14:	stmdavs	r3!, {r2, r8, r9, fp, lr}
   15b18:	stmiavs	r3!, {r0, r1, r3, r8, r9, ip, sp, pc}
   15b1c:	blcs	273e8 <_IO_stdin_used@@Base+0xae38>
   15b20:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   15b24:	movwls	r4, #13848	; 0x3618
   15b28:	ldmib	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15b2c:	strbmi	r9, [r4], r3, lsl #22
   15b30:			; <UNDEFINED> instruction: 0xf8dfb110
   15b34:	ldrbtmi	ip, [ip], #68	; 0x44
   15b38:			; <UNDEFINED> instruction: 0x464a4810
   15b3c:	tstcs	r1, r4, lsr #22
   15b40:	stmdavs	r0, {r3, r4, r5, fp, ip, lr}
   15b44:	andgt	pc, r0, sp, asr #17
   15b48:	bicsle	r2, ip, r0, lsl #24
   15b4c:	tstcs	r1, r2, asr r6
   15b50:	bl	ffed3b10 <__bss_end__@@Base+0xffa4da04>
   15b54:	blmi	153cb0 <read_from_file_buffer2@@Base+0x4e0f8>
   15b58:	blcs	2fbec <_IO_stdin_used@@Base+0x1363c>
   15b5c:	ldrdlt	sp, [r4], -sp	; <UNPREDICTABLE>
   15b60:			; <UNDEFINED> instruction: 0x87f0e8bd
   15b64:	andeq	pc, r1, r6, lsl fp	; <UNPREDICTABLE>
   15b68:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
   15b6c:	andeq	ip, r0, sl, lsr #9
   15b70:	andeq	ip, r0, r0, lsr #9
   15b74:	andeq	ip, r0, r6, lsl #9
   15b78:	andeq	r9, r0, lr, lsl #1
   15b7c:	andeq	r0, r0, ip, asr #5
   15b80:			; <UNDEFINED> instruction: 0x4605b538
   15b84:			; <UNDEFINED> instruction: 0xf5012008
   15b88:			; <UNDEFINED> instruction: 0xf7ee4400
   15b8c:	bmi	310814 <read_from_file_buffer@@Base+0xcabb4>
   15b90:	hvclt	1098	; 0x44a
   15b94:	andvs	r4, r5, sl, lsl #22
   15b98:			; <UNDEFINED> instruction: 0xf85358d3
   15b9c:			; <UNDEFINED> instruction: 0xf8432024
   15ba0:	subvs	r0, r2, r4, lsr #32
   15ba4:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   15ba8:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   15bac:			; <UNDEFINED> instruction: 0xf0004478
   15bb0:			; <UNDEFINED> instruction: 0xf7f1fe43
   15bb4:	andcs	pc, r1, fp, ror #16
   15bb8:	bl	12d3b78 <__bss_end__@@Base+0xe4da6c>
   15bbc:	andeq	pc, r1, ip, lsr #1
   15bc0:	andeq	r0, r0, r4, lsr #6
   15bc4:	muleq	r0, lr, r8
   15bc8:	andeq	r6, r0, r8, lsl sl
   15bcc:			; <UNDEFINED> instruction: 0x46104b12
   15bd0:	mvnseq	lr, #737280	; 0xb4000
   15bd4:	cfldrsmi	mvf4, [r1], {123}	; 0x7b
   15bd8:	ldmib	r1, {r1, r7, ip, sp, pc}^
   15bdc:	andls	r6, r1, #24, 14	; 0x600000
   15be0:	adcslt	r5, r2, #442368	; 0x6c000
   15be4:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   15be8:	ldmib	r1, {r0, r1, r3, r7, r8, ip, sp, pc}^
   15bec:	and	r8, r1, r0, lsl #18
   15bf0:	cmnlt	r3, fp, asr r9
   15bf4:	strmi	lr, [r0, #-2515]	; 0xfffff62d
   15bf8:	svclt	0x0008454d
   15bfc:	mvnsle	r4, r4, asr #10
   15c00:	strmi	lr, [r2, #-2515]	; 0xfffff62d
   15c04:	svclt	0x000842af
   15c08:	mvnsle	r4, r6, lsr #5
   15c0c:	andlt	r6, r2, r8, lsl r9
   15c10:	mvnseq	lr, #12386304	; 0xbd0000
   15c14:	svclt	0x00004770
   15c18:	andeq	pc, r1, r8, rrx
   15c1c:			; <UNDEFINED> instruction: 0x000003b8
   15c20:	svcmi	0x00f0e92d
   15c24:	strmi	fp, [r4], -r9, lsr #1
   15c28:	adchi	pc, r0, #14614528	; 0xdf0000
   15c2c:	bmi	fea3a440 <__bss_end__@@Base+0xfe5b4334>
   15c30:	movwls	r4, #34040	; 0x84f8
   15c34:	ldrbtmi	r4, [sl], #-2983	; 0xfffff459
   15c38:	ldmpl	r3, {r1, r2, r8, ip, pc}^
   15c3c:			; <UNDEFINED> instruction: 0x9327681b
   15c40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15c44:	bl	2d3c04 <read_from_file_buffer@@Base+0x8dfa4>
   15c48:	stmdble	r5, {r0, fp, sp}
   15c4c:	stmdane	r2!, {r1, fp, ip, sp}
   15c50:	blcs	becce4 <__bss_end__@@Base+0x766bd8>
   15c54:	adcshi	pc, r5, r0
   15c58:	blcs	bf3cec <__bss_end__@@Base+0x76dbe0>
   15c5c:	adcshi	pc, pc, r0
   15c60:			; <UNDEFINED> instruction: 0xf8df4b9d
   15c64:	ldrbtmi	r9, [fp], #-632	; 0xfffffd88
   15c68:	ldrbtmi	r9, [r9], #775	; 0x307
   15c6c:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
   15c70:	stmdavc	r3!, {r0, r3, r8, r9, ip, pc}
   15c74:	tstle	r3, lr, lsr #22
   15c78:	blcs	bf3e0c <__bss_end__@@Base+0x76dd00>
   15c7c:	adchi	pc, pc, r0
   15c80:	blcs	bb3d14 <__bss_end__@@Base+0x72dc08>
   15c84:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
   15c88:			; <UNDEFINED> instruction: 0xf0002b2e
   15c8c:	blls	1f5f24 <read_from_file_buffer2@@Base+0xf036c>
   15c90:	blcs	6fd04 <stotal_xattr_bytes@@Base+0x2a16c>
   15c94:	adchi	pc, r3, r0
   15c98:	bcs	3c4ac <append_fragments@@Base+0x6a10>
   15c9c:	sbchi	pc, r6, r0, asr #6
   15ca0:			; <UNDEFINED> instruction: 0xf10d9b08
   15ca4:			; <UNDEFINED> instruction: 0xf10d0b2c
   15ca8:	strcs	r0, [r1, #-2608]	; 0xfffff5d0
   15cac:	movwcs	r1, #3870	; 0xf1e
   15cb0:	strls	r9, [r0], #-772	; 0xfffffcfc
   15cb4:			; <UNDEFINED> instruction: 0xf856464a
   15cb8:	tstcs	r1, r4, lsl #30
   15cbc:			; <UNDEFINED> instruction: 0xf7ee4658
   15cc0:	andcc	lr, r1, ip, ror #20
   15cc4:	rschi	pc, r1, r0
   15cc8:	ldrbmi	r9, [r2], -fp, lsl #18
   15ccc:			; <UNDEFINED> instruction: 0xf7ee2003
   15cd0:			; <UNDEFINED> instruction: 0x4607ebf6
   15cd4:			; <UNDEFINED> instruction: 0xf7ee980b
   15cd8:	strcc	lr, [r1, -ip, lsr #18]
   15cdc:			; <UNDEFINED> instruction: 0xf7eed10c
   15ce0:	stmdavs	r3, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   15ce4:	svclt	0x00182b02
   15ce8:	teqle	r9, r4, lsl fp
   15cec:	adcmi	r9, fp, #3072	; 0xc00
   15cf0:	addshi	pc, r7, r0, asr #6
   15cf4:	ldrb	r3, [ip, r1, lsl #10]
   15cf8:	andscs	r9, r8, r4, lsr #22
   15cfc:	movwls	r9, #24357	; 0x5f25
   15d00:	b	1953cc0 <__bss_end__@@Base+0x14cdbb4>
   15d04:	addslt	r9, r9, #5120	; 0x1400
   15d08:			; <UNDEFINED> instruction: 0xf0002800
   15d0c:	bls	136030 <read_from_file_buffer2@@Base+0x30478>
   15d10:	andcc	r6, r1, #131	; 0x83
   15d14:	bls	1ba52c <read_from_file_buffer2@@Base+0xb4974>
   15d18:	ldrdgt	pc, [r8, #143]	; 0x8f
   15d1c:	smlabtvs	r2, r7, r0, r6
   15d20:	movwcs	lr, #51677	; 0xc9dd
   15d24:	movwcs	lr, #2496	; 0x9c0
   15d28:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   15d2c:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   15d30:	eoreq	pc, r1, r3, asr #16
   15d34:	cmpvs	r2, r3, lsl #22
   15d38:	blle	ff6e67b4 <__bss_end__@@Base+0xff2606a8>
   15d3c:	andcs	r9, r0, #4, 30
   15d40:	svccs	0x00014b69
   15d44:	andsvs	r4, sl, fp, ror r4
   15d48:	stmdami	r8!, {r0, r1, r2, r3, r5, ip, lr, pc}^
   15d4c:	ldrmi	r4, [r7], -r1, lsr #12
   15d50:			; <UNDEFINED> instruction: 0xf0004478
   15d54:	eor	pc, r8, r1, ror sp	; <UNPREDICTABLE>
   15d58:	andcs	r4, r0, #103424	; 0x19400
   15d5c:	andsvs	r4, sl, fp, ror r4
   15d60:	stc2	0, cr15, [r4]
   15d64:	strtmi	r4, [r3], -r3, ror #16
   15d68:	tstcs	r1, r3, ror #20
   15d6c:	andmi	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   15d70:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   15d74:	b	ffa53d34 <__bss_end__@@Base+0xff5cdc28>
   15d78:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   15d7c:	ldc2l	0, cr15, [ip, #-0]
   15d80:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
   15d84:	ldc2l	0, cr15, [r8, #-0]
   15d88:			; <UNDEFINED> instruction: 0xf8584b5e
   15d8c:	ldmdavs	fp, {r0, r1, ip, sp}
   15d90:			; <UNDEFINED> instruction: 0xf0402b00
   15d94:	ldmdami	ip, {r0, r4, r7, pc}^
   15d98:	stmdavs	r3!, {r1, r3, r9, sp}
   15d9c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   15da0:			; <UNDEFINED> instruction: 0xf7ee2701
   15da4:			; <UNDEFINED> instruction: 0xf000e98c
   15da8:	bmi	1654e54 <__bss_end__@@Base+0x11ced48>
   15dac:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   15db0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15db4:	subsmi	r9, sl, r7, lsr #22
   15db8:			; <UNDEFINED> instruction: 0x4638d17c
   15dbc:	pop	{r0, r3, r5, ip, sp, pc}
   15dc0:	ldmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   15dc4:			; <UNDEFINED> instruction: 0xf47f2b2a
   15dc8:	ldmvc	r3, {r0, r1, r2, r6, r8, r9, sl, fp, sp, pc}
   15dcc:			; <UNDEFINED> instruction: 0xf47f2b00
   15dd0:	strtpl	sl, [r3], #-3907	; 0xfffff0bd
   15dd4:	stmiavc	r3!, {r6, r8, r9, sl, sp, lr, pc}
   15dd8:			; <UNDEFINED> instruction: 0xf47f2b2f
   15ddc:	stcge	15, cr10, [ip, #-352]	; 0xfffffea0
   15de0:	strtmi	r4, [r1], -sl, lsr #12
   15de4:			; <UNDEFINED> instruction: 0xf7ee2003
   15de8:	andcc	lr, r1, sl, ror #22
   15dec:	ldrhcs	sp, [r8], -r8
   15df0:	cdpls	13, 2, cr9, cr5, cr4, {1}
   15df4:	stmib	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15df8:	stmdacs	r0, {r2, r3, r5, r7, r9, ip, sp, pc}
   15dfc:	ldmib	sp, {r1, r2, r3, r6, ip, lr, pc}^
   15e00:	strcs	r2, [r1, -ip, lsl #6]
   15e04:	ldmdbmi	r7!, {r0, r2, r7, sp, lr}
   15e08:	stmib	r0, {r1, r2, r8, sl, fp, ip, pc}^
   15e0c:	sbcvs	r2, r6, r0, lsl #6
   15e10:			; <UNDEFINED> instruction: 0xf8586105
   15e14:			; <UNDEFINED> instruction: 0xf8533001
   15e18:			; <UNDEFINED> instruction: 0xf8432024
   15e1c:	cmpvs	r2, r4, lsr #32
   15e20:	blls	14fd34 <read_from_file_buffer2@@Base+0x4a17c>
   15e24:	orrle	r2, r9, r0, lsl #22
   15e28:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
   15e2c:	orrsle	r3, r3, r1, lsl #6
   15e30:	strtmi	sl, [r1], -ip, lsl #26
   15e34:	strtmi	r2, [sl], -r3
   15e38:	bl	1053df8 <__bss_end__@@Base+0xbcdcec>
   15e3c:	addle	r3, fp, r1
   15e40:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   15e44:	ldc2l	0, cr15, [r8]
   15e48:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   15e4c:	ldc2l	0, cr15, [r4]
   15e50:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   15e54:	ldc2l	0, cr15, [r0]
   15e58:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   15e5c:	stc2l	0, cr15, [ip]
   15e60:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   15e64:	stc2l	0, cr15, [r8]
   15e68:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   15e6c:	stc2l	0, cr15, [r4]
   15e70:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   15e74:	stc2l	0, cr15, [r0]
   15e78:	andcs	r4, r1, #44, 22	; 0xb000
   15e7c:	andsvs	r4, sl, fp, ror r4
   15e80:	blcs	bf3f14 <__bss_end__@@Base+0x76de08>
   15e84:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   15e88:	stmdami	r9!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   15e8c:			; <UNDEFINED> instruction: 0xf0004478
   15e90:			; <UNDEFINED> instruction: 0xf7f0fcd3
   15e94:	strdcs	pc, [r1], -fp
   15e98:	ldmib	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15e9c:	stmdami	r6!, {r0, r2, r5, r8, fp, lr}
   15ea0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15ea4:			; <UNDEFINED> instruction: 0xf0003114
   15ea8:			; <UNDEFINED> instruction: 0xf7f0fcc7
   15eac:	andcs	pc, r1, pc, ror #29
   15eb0:	stmib	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15eb4:	ldm	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15eb8:	andcs	r6, sl, r1, lsr #16
   15ebc:	b	fe653e7c <__bss_end__@@Base+0xfe1cdd70>
   15ec0:	mcr2	7, 7, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   15ec4:			; <UNDEFINED> instruction: 0xf7ee2001
   15ec8:	svclt	0x0000e9c4
   15ecc:	andeq	pc, r1, ip
   15ed0:	andeq	pc, r1, r6
   15ed4:	andeq	r0, r0, r0, lsl #5
   15ed8:	andeq	pc, r1, r2, ror #19
   15edc:	andeq	r6, r0, sl, ror #25
   15ee0:	ldrdeq	pc, [r1], -sl
   15ee4:			; <UNDEFINED> instruction: 0x000003b8
   15ee8:	andeq	pc, r1, r4, lsl #18
   15eec:	andeq	ip, r0, ip, asr #8
   15ef0:	andeq	pc, r1, ip, ror #17
   15ef4:	andeq	r0, r0, ip, asr #5
   15ef8:	muleq	r0, r4, r4
   15efc:	andeq	ip, r0, lr, lsr #9
   15f00:	ldrdeq	ip, [r0], -lr
   15f04:	ldrdeq	r0, [r0], -r8
   15f08:	andeq	ip, r0, lr, ror #9
   15f0c:	andeq	lr, r1, lr, lsl #29
   15f10:	andeq	ip, r0, sl, lsr #3
   15f14:	andeq	ip, r0, sl, ror #3
   15f18:	andeq	ip, r0, sl, lsl r2
   15f1c:	andeq	ip, r0, lr, lsr r2
   15f20:	andeq	ip, r0, r2, lsl #5
   15f24:	andeq	ip, r0, sl, asr #5
   15f28:	andeq	ip, r0, lr, ror #5
   15f2c:	andeq	pc, r1, ip, asr #15
   15f30:	andeq	ip, r0, r0, lsr r1
   15f34:	andeq	ip, r0, r8, lsr #11
   15f38:	andeq	r6, r0, r2, lsr #14
   15f3c:	svcmi	0x00f8e92d
   15f40:	blmi	be777c <__bss_end__@@Base+0x761670>
   15f44:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
   15f48:	ldmib	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15f4c:	bvs	12fbb4 <read_from_file_buffer2@@Base+0x29ffc>
   15f50:	andhi	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   15f54:			; <UNDEFINED> instruction: 0xf858b2b1
   15f58:	orrlt	r3, fp, r1, lsr #32
   15f5c:	ldrdeq	lr, [r0, -r2]
   15f60:	ldmdbvs	fp, {r0, sp, lr, pc}^
   15f64:	ldmib	r3, {r0, r1, r5, r6, r8, ip, sp, pc}^
   15f68:	strmi	sl, [fp, #2816]	; 0xb00
   15f6c:	strmi	fp, [r2, #3848]	; 0xf08
   15f70:	ldmib	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   15f74:	ldrbmi	sl, [pc, #-2818]	; 1547a <ZSTD_maxCLevel@plt+0x10f7e>
   15f78:	ldrbmi	fp, [r6, #-3848]	; 0xfffff0f8
   15f7c:	ldmdbvs	sp, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   15f80:			; <UNDEFINED> instruction: 0xf8d4b37c
   15f84:			; <UNDEFINED> instruction: 0xf899900c
   15f88:	bllt	ee21a8 <__bss_end__@@Base+0xa5c09c>
   15f8c:			; <UNDEFINED> instruction: 0x3010f8d9
   15f90:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   15f94:	svcmi	0x0080f5b3
   15f98:			; <UNDEFINED> instruction: 0xf5b3d025
   15f9c:	tstle	sp, r0, lsl #30
   15fa0:			; <UNDEFINED> instruction: 0xf7f24620
   15fa4:	ldmib	r9, {r0, r4, r7, fp, ip, sp, lr, pc}^
   15fa8:	adcslt	r6, r3, #24, 14	; 0x600000
   15fac:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15fb0:	ldmib	r9, {r0, r1, r8, r9, ip, sp, pc}^
   15fb4:	and	r0, r1, r0, lsl #2
   15fb8:	bicslt	r6, fp, fp, asr r9
   15fbc:	blge	50710 <stotal_xattr_bytes@@Base+0xab78>
   15fc0:	svclt	0x0008458b
   15fc4:	mvnsle	r4, r2, lsl #11
   15fc8:	blge	d071c <stotal_xattr_bytes@@Base+0x8ab84>
   15fcc:	svclt	0x0008455f
   15fd0:	mvnsle	r4, r6, asr r5
   15fd4:			; <UNDEFINED> instruction: 0x46206919
   15fd8:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   15fdc:			; <UNDEFINED> instruction: 0x2c0069a4
   15fe0:	pop	{r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   15fe4:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15fe8:	strtmi	r4, [r9], -sl, asr #12
   15fec:			; <UNDEFINED> instruction: 0xffa6f7ff
   15ff0:	ldrb	r6, [r4, r4, lsr #19]!
   15ff4:	strtmi	r4, [r9], -r0, lsr #12
   15ff8:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
   15ffc:	strb	r6, [lr, r4, lsr #19]!
   16000:	strdeq	lr, [r1], -r4
   16004:			; <UNDEFINED> instruction: 0x000003b8
   16008:	svcmi	0x00f0e92d
   1600c:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
   16010:	vldmiami	r0, {d8-d9}
   16014:	vmov.f16	s17, r4
   16018:	bmi	fe420a60 <__bss_end__@@Base+0xfdf9a954>
   1601c:			; <UNDEFINED> instruction: 0xf5ad447c
   16020:	addlt	r4, fp, r0, lsl #26
   16024:	bcc	45184c <sort_info_list@@Base+0xb74c>
   16028:			; <UNDEFINED> instruction: 0xf50d58a2
   1602c:	ldrbtmi	r4, [r9], #-768	; 0xfffffd00
   16030:	cdp	3, 0, cr3, cr9, cr4, {1}
   16034:	ldmdavs	r2, {r4, r9, fp}
   16038:			; <UNDEFINED> instruction: 0xf04f601a
   1603c:			; <UNDEFINED> instruction: 0xf7ee0200
   16040:			; <UNDEFINED> instruction: 0x4681e9f0
   16044:			; <UNDEFINED> instruction: 0xf0002800
   16048:			; <UNDEFINED> instruction: 0xf10d80e2
   1604c:	vmlage.f64	d0, d7, d24
   16050:	orrmi	pc, r0, #54525952	; 0x3400000
   16054:	movwls	r3, #13083	; 0x331b
   16058:	vmax.s8	q10, q2, q5
   1605c:	ldrtmi	r0, [r0], -r1, lsl #2
   16060:	svc	0x006cf7ed
   16064:			; <UNDEFINED> instruction: 0xf0002800
   16068:	ldrtmi	r8, [r0], -r9, lsr #1
   1606c:	ldm	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16070:	svcmi	0x0080f5b0
   16074:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
   16078:			; <UNDEFINED> instruction: 0xf7eed171
   1607c:			; <UNDEFINED> instruction: 0x4632e8d8
   16080:	stmdavs	r0, {r0, r2, r9, sl, lr}
   16084:			; <UNDEFINED> instruction: 0x46147813
   16088:			; <UNDEFINED> instruction: 0xf8303201
   1608c:	streq	r1, [pc], #19	; 16094 <ZSTD_maxCLevel@plt+0x11b98>
   16090:	blcs	90b478 <__bss_end__@@Base+0x48536c>
   16094:			; <UNDEFINED> instruction: 0xf50dd0e0
   16098:	strcc	r4, [r0, -r0, lsl #15]!
   1609c:	stmiblt	r3, {r2, r3, r4, r5, r7, r9, sl, lr}
   160a0:			; <UNDEFINED> instruction: 0xf894e01a
   160a4:	strmi	lr, [fp], -r0
   160a8:			; <UNDEFINED> instruction: 0xf80c4614
   160ac:	vnmlsne.f64	d14, d9, d1
   160b0:	andscs	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   160b4:	tstcs	r1, r8, lsl pc
   160b8:	andpl	pc, r0, #-2113929216	; 0x82000000
   160bc:	subscc	lr, r2, #69632	; 0x11000
   160c0:	blcs	174a0f0 <__bss_end__@@Base+0x12c3fe4>
   160c4:			; <UNDEFINED> instruction: 0xf8124622
   160c8:	mvnle	r1, r1, lsl #30
   160cc:			; <UNDEFINED> instruction: 0xf814b119
   160d0:	strmi	r3, [lr], r2, lsl #30
   160d4:	ldrmi	lr, [r4], -r9, ror #15
   160d8:	beq	5221c <stotal_xattr_bytes@@Base+0xc684>
   160dc:	andge	pc, r0, ip, lsl #17
   160e0:	blcs	341d4 <_IO_stdin_used@@Base+0x17c24>
   160e4:			; <UNDEFINED> instruction: 0xf7eed0b8
   160e8:	ldmdbmi	sp, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}^
   160ec:	tsteq	r4, #-1073741782	; 0xc000002a	; <UNPREDICTABLE>
   160f0:	andseq	pc, r0, #-1073741782	; 0xc000002a
   160f4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   160f8:	strmi	r2, [r0], r1, lsl #6
   160fc:	andge	pc, r0, r0, asr #17
   16100:			; <UNDEFINED> instruction: 0xf7ee4620
   16104:	ldmib	sp, {r1, r2, r4, r6, r7, fp, sp, lr, pc}^
   16108:	ldrbmi	r2, [r0, #-769]	; 0xfffffcff
   1610c:	ldrdeq	pc, [r0], -r8
   16110:	cmplt	r8, #5952	; 0x1740
   16114:			; <UNDEFINED> instruction: 0xf0402822
   16118:	ldmdami	r2, {r4, r7, pc}^
   1611c:	mrc	6, 0, r4, cr9, cr2, {1}
   16120:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   16124:	blx	fe25212e <__bss_end__@@Base+0xfddcc022>
   16128:			; <UNDEFINED> instruction: 0xf7ee4648
   1612c:	andcs	lr, r0, sl, lsl r9
   16130:			; <UNDEFINED> instruction: 0xf50d494d
   16134:	bmi	1266d3c <__bss_end__@@Base+0xde0c30>
   16138:	ldrbtmi	r3, [r9], #-804	; 0xfffffcdc
   1613c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   16140:	subsmi	r6, r1, sl, lsl r8
   16144:	addhi	pc, r3, r0, asr #32
   16148:	cfstr32mi	mvfx15, [r0, #-52]	; 0xffffffcc
   1614c:	ldc	0, cr11, [sp], #44	; 0x2c
   16150:	pop	{r2, r8, r9, fp, pc}
   16154:	blls	fa11c <stotal_xattr_bytes@@Base+0xb4584>
   16158:	blcs	2b41cc <read_from_file_buffer@@Base+0x6e56c>
   1615c:	stmdacc	r1, {r1, r6, r8, ip, lr, pc}
   16160:	blcs	2ad234 <read_from_file_buffer@@Base+0x675d4>
   16164:	movwcs	fp, #3844	; 0xf04
   16168:			; <UNDEFINED> instruction: 0xe7865433
   1616c:			; <UNDEFINED> instruction: 0xf5016811
   16170:			; <UNDEFINED> instruction: 0xf5b24200
   16174:	sbcsle	r3, r0, #128, 30	; 0x200
   16178:	stmdavs	sp!, {r0, r1, r3, r4, fp, sp, lr}
   1617c:	stclpl	8, cr1, [r3], #904	; 0x388
   16180:	andseq	pc, r3, r5, lsr r8	; <UNPREDICTABLE>
   16184:	strle	r0, [r5, #-1156]	; 0xfffffb7c
   16188:	svccc	0x0001f812
   1618c:	andseq	pc, r3, r5, lsr r8	; <UNPREDICTABLE>
   16190:	ldrbtle	r0, [r9], #1152	; 0x480
   16194:	cmple	r8, r0, lsl #22
   16198:	bcc	fe451a00 <__bss_end__@@Base+0xfdfcb8f4>
   1619c:	mrc	6, 0, r4, cr8, cr8, {1}
   161a0:			; <UNDEFINED> instruction: 0xf7ff2a10
   161a4:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   161a8:			; <UNDEFINED> instruction: 0x464ad0be
   161ac:	tsteq	r1, r4, asr #4	; <UNPREDICTABLE>
   161b0:			; <UNDEFINED> instruction: 0xf7ed4630
   161b4:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
   161b8:	svcge	0x0057f47f
   161bc:			; <UNDEFINED> instruction: 0xf7ed4648
   161c0:	ldmiblt	r8!, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
   161c4:			; <UNDEFINED> instruction: 0xf7ee4648
   161c8:	andcs	lr, r1, ip, asr #17
   161cc:	stmdacs	r2!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   161d0:	bllt	fe44a464 <__bss_end__@@Base+0xfdfc4358>
   161d4:	ldrtmi	r4, [r2], -r5, lsr #16
   161d8:	bne	451a44 <sort_info_list@@Base+0xb944>
   161dc:			; <UNDEFINED> instruction: 0xf0004478
   161e0:	str	pc, [r1, fp, lsr #22]!
   161e4:	stmdami	r2!, {r1, r9, sl, lr}
   161e8:	bne	451a54 <sort_info_list@@Base+0xb954>
   161ec:			; <UNDEFINED> instruction: 0xf0004478
   161f0:	ldr	pc, [r9, r3, lsr #22]
   161f4:	ldmda	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   161f8:			; <UNDEFINED> instruction: 0xf7ee6800
   161fc:	cdp	8, 1, cr14, cr9, cr0, {0}
   16200:			; <UNDEFINED> instruction: 0x46021a10
   16204:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   16208:	blx	5d2212 <__bss_end__@@Base+0x14c106>
   1620c:			; <UNDEFINED> instruction: 0xf7eee78c
   16210:	stmdavs	r0, {r1, r3, r6, fp, sp, lr, pc}
   16214:	svc	0x00f2f7ed
   16218:	bne	451a84 <sort_info_list@@Base+0xb984>
   1621c:	ldmdami	r6, {r1, r9, sl, lr}
   16220:			; <UNDEFINED> instruction: 0xf0004478
   16224:	strbmi	pc, [r8], -r9, lsl #22	; <UNPREDICTABLE>
   16228:	ldmdami	r4, {r1, r7, r8, r9, sl, sp, lr, pc}
   1622c:	mrc	6, 0, r4, cr9, cr2, {1}
   16230:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   16234:	blx	5223e <stotal_xattr_bytes@@Base+0xc6a6>
   16238:			; <UNDEFINED> instruction: 0xf7ede776
   1623c:	cdp	15, 1, cr14, cr9, cr0, {7}
   16240:			; <UNDEFINED> instruction: 0x46021a10
   16244:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   16248:	blx	ffdd2250 <__bss_end__@@Base+0xff94c144>
   1624c:			; <UNDEFINED> instruction: 0xf7ede76c
   16250:	svclt	0x0000eee4
   16254:	andeq	lr, r1, r0, lsr #24
   16258:			; <UNDEFINED> instruction: 0x0000b9b2
   1625c:	andeq	r0, r0, r0, lsl #5
   16260:	andeq	ip, r0, r4, lsl r2
   16264:	andeq	ip, r0, lr, ror #4
   16268:	andeq	lr, r1, r2, lsl #22
   1626c:	andeq	ip, r0, r4, lsr r1
   16270:	ldrdeq	ip, [r0], -r8
   16274:	andeq	ip, r0, r6, lsl r2
   16278:	andeq	ip, r0, r8, ror r0
   1627c:	andeq	ip, r0, r6, lsr #3
   16280:	andeq	ip, r0, r6, lsl r1
   16284:	blmi	ea8b70 <__bss_end__@@Base+0xa22a64>
   16288:	push	{r1, r3, r4, r5, r6, sl, lr}
   1628c:	strdlt	r4, [fp], r0
   16290:			; <UNDEFINED> instruction: 0xf8df58d3
   16294:	ldmdavs	fp, {r5, r6, r7, ip, pc}
   16298:			; <UNDEFINED> instruction: 0xf04f9309
   1629c:	blmi	d96ea4 <__bss_end__@@Base+0x910d98>
   162a0:	svcmi	0x003644f9
   162a4:	ldrsblt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   162a8:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   162ac:			; <UNDEFINED> instruction: 0xf8df447f
   162b0:	ldrbtmi	sl, [fp], #212	; 0xd4
   162b4:			; <UNDEFINED> instruction: 0xf5084b34
   162b8:	ldrbtmi	r2, [sl], #1664	; 0x680
   162bc:	movwls	r4, #13435	; 0x347b
   162c0:	stcmi	8, cr15, [r4, #-344]	; 0xfffffea8
   162c4:	blmi	c82a9c <__bss_end__@@Base+0x7fc990>
   162c8:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   162cc:	stmdavs	r4!, {r0, sp, lr, pc}^
   162d0:	stmdavs	r0!, {r2, r6, r7, r8, ip, sp, pc}
   162d4:	ldmib	r3, {r0, r1, r6, r7, fp, sp, lr}^
   162d8:	movwcc	r2, #4892	; 0x131c
   162dc:			; <UNDEFINED> instruction: 0xf1b2bf08
   162e0:			; <UNDEFINED> instruction: 0xd01c3fff
   162e4:	blcs	30398 <_IO_stdin_used@@Base+0x13de8>
   162e8:			; <UNDEFINED> instruction: 0xf7f1d1f1
   162ec:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   162f0:	ldmib	r3, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   162f4:	strmi	r2, [r1], -ip, lsl #6
   162f8:			; <UNDEFINED> instruction: 0xf0004638
   162fc:	stmdavs	r4!, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   16300:	mvnle	r2, r0, lsl #24
   16304:	bicsle	r4, fp, r6, asr #10
   16308:	blmi	668b94 <__bss_end__@@Base+0x1e2a88>
   1630c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16310:	blls	270380 <read_from_file_buffer@@Base+0x2a720>
   16314:	qsuble	r4, sl, r7
   16318:	pop	{r0, r1, r3, ip, sp, pc}
   1631c:			; <UNDEFINED> instruction: 0x46018ff0
   16320:	stmdage	r6, {r0, r2, r9, fp, sp, pc}
   16324:			; <UNDEFINED> instruction: 0xf8f2f7f5
   16328:	cmplt	fp, fp, lsr #16
   1632c:	andcs	r6, r2, r1, lsr #16
   16330:	movwcs	lr, #27101	; 0x69dd
   16334:	stmib	r1, {r0, r3, r6, r7, fp, sp, lr}^
   16338:			; <UNDEFINED> instruction: 0xf881231c
   1633c:	strb	r0, [r6, r4, lsl #1]
   16340:			; <UNDEFINED> instruction: 0xf7f16820
   16344:	stmdavs	r2!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   16348:	ldmvs	r2, {r0, r2, r8, r9, fp, ip, pc}^
   1634c:	blls	e0f54 <stotal_xattr_bytes@@Base+0x9b3bc>
   16350:			; <UNDEFINED> instruction: 0x46d4bf14
   16354:	ldmib	r2, {r2, r3, r4, r7, r9, sl, lr}^
   16358:	strmi	r2, [r1], -ip, lsl #6
   1635c:	andgt	pc, r0, sp, asr #17
   16360:			; <UNDEFINED> instruction: 0xf0004658
   16364:	strb	pc, [r1, r5, lsr #23]!	; <UNPREDICTABLE>
   16368:	cdp	7, 5, cr15, cr6, cr13, {7}
   1636c:			; <UNDEFINED> instruction: 0x0001e9b4
   16370:	andeq	r0, r0, r0, lsl #5
   16374:	muleq	r1, ip, r9
   16378:	andeq	r0, r0, r4, lsr #6
   1637c:	andeq	r6, r0, r0, lsl sp
   16380:	andeq	r6, r0, sl, lsl #24
   16384:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   16388:	andeq	r8, r0, r8, lsl #18
   1638c:	andeq	r0, r0, ip, asr r2
   16390:	andeq	lr, r1, r0, lsr r9
   16394:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   16398:	movwcc	r6, #6155	; 0x180b
   1639c:			; <UNDEFINED> instruction: 0xf003425a
   163a0:			; <UNDEFINED> instruction: 0xf0020303
   163a4:	svclt	0x00580203
   163a8:	andvs	r4, fp, r3, asr r2
   163ac:	svclt	0x00004770
   163b0:	andeq	pc, r2, r2, ror r7	; <UNPREDICTABLE>
   163b4:	svcmi	0x00f0e92d
   163b8:	bmi	1e27c18 <__bss_end__@@Base+0x19a1b0c>
   163bc:	blmi	1e27c40 <__bss_end__@@Base+0x19a1b34>
   163c0:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
   163c4:	ldrsbls	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
   163c8:	ldrsbhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   163cc:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   163d0:	movwls	r6, #38939	; 0x981b
   163d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   163d8:	cmnvc	ip, #69206016	; 0x4200000	; <UNPREDICTABLE>
   163dc:	msrmi	CPSR_fsc, #206569472	; 0xc500000
   163e0:	b	15bb008 <__bss_end__@@Base+0x1134efc>
   163e4:	tstle	fp, r7, lsl #6
   163e8:	blmi	1b68dac <__bss_end__@@Base+0x16e2ca0>
   163ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   163f0:	blls	270460 <read_from_file_buffer@@Base+0x2a800>
   163f4:			; <UNDEFINED> instruction: 0xf040405a
   163f8:	andlt	r8, fp, pc, asr #1
   163fc:	svchi	0x00f0e8bd
   16400:	bvs	fe451c24 <__bss_end__@@Base+0xfdfcbb18>
   16404:	strmi	r4, [sp], -r4, lsl #12
   16408:	bleq	ffa11ef0 <__bss_end__@@Base+0xff58bde4>
   1640c:	cdp	7, 14, cr15, cr4, cr13, {7}
   16410:	cdp	7, 9, cr15, cr14, cr13, {7}
   16414:	bl	1de6eb4 <__bss_end__@@Base+0x1960da8>
   16418:	svclt	0x00b40305
   1641c:	andcs	r2, r0, #268435456	; 0x10000000
   16420:	blvc	51f04 <stotal_xattr_bytes@@Base+0xc36c>
   16424:	bleq	211cec <dupl@@Base+0xc09c>
   16428:	blvc	ff052024 <__bss_end__@@Base+0xfebcbf18>
   1642c:	bcc	fe451c90 <__bss_end__@@Base+0xfdfcbb84>
   16430:	bvc	211b6c <dupl@@Base+0xbf1c>
   16434:	movwcc	r0, #45147	; 0xb05b
   16438:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1643c:	bicsvc	lr, r8, #335872	; 0x52000
   16440:			; <UNDEFINED> instruction: 0xf8dfd1d2
   16444:	ldrbtmi	fp, [fp], #360	; 0x168
   16448:	ldrdeq	pc, [r0], -fp
   1644c:			; <UNDEFINED> instruction: 0xf0001c43
   16450:	stmiblt	r8, {r1, r2, r4, r7, pc}^
   16454:	movwcs	r2, #612	; 0x264
   16458:	strtmi	r4, [r9], -r0, lsr #12
   1645c:			; <UNDEFINED> instruction: 0xff9ef005
   16460:	svclt	0x00144313
   16464:	movwcs	r2, #769	; 0x301
   16468:	svclt	0x000442af
   1646c:	movwcs	r4, #678	; 0x2a6
   16470:			; <UNDEFINED> instruction: 0xd1b92b00
   16474:	ldrbtmi	r4, [r9], #-2382	; 0xfffff6b2
   16478:	movwcs	lr, #10705	; 0x29d1
   1647c:	svclt	0x000842ab
   16480:	adcsle	r4, r1, r2, lsr #5
   16484:	strmi	lr, [r2, #-2497]	; 0xfffff63f
   16488:	ldrtmi	r4, [r2], -r0, asr #12
   1648c:	ldrtmi	r1, [fp], -r1, asr #15
   16490:	stc2	11, cr15, [r5], {8}	; <UNPREDICTABLE>
   16494:			; <UNDEFINED> instruction: 0xcc01fb04
   16498:	smlatbeq	r4, r8, fp, pc	; <UNPREDICTABLE>
   1649c:			; <UNDEFINED> instruction: 0xf0054461
   164a0:	stmdbmi	r4, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   164a4:	sxtab16mi	r4, r3, r9, ror #8
   164a8:			; <UNDEFINED> instruction: 0xf10b2001
   164ac:			; <UNDEFINED> instruction: 0xf7ed3aff
   164b0:			; <UNDEFINED> instruction: 0xf1bbef34
   164b4:	rsble	r0, fp, r0, lsl #30
   164b8:			; <UNDEFINED> instruction: 0xf8594a3f
   164bc:			; <UNDEFINED> instruction: 0xf8d99002
   164c0:			; <UNDEFINED> instruction: 0xf10a1000
   164c4:	ldrshtcs	r3, [sp], -pc
   164c8:	svc	0x00a4f7ed
   164cc:	svccc	0x00fff1ba
   164d0:	blmi	ecacac <__bss_end__@@Base+0xa44ba0>
   164d4:	bl	fea40d04 <__bss_end__@@Base+0xfe5babf8>
   164d8:			; <UNDEFINED> instruction: 0xf8d90b0b
   164dc:	ldrbtmi	r1, [fp], #-0
   164e0:	ldmcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   164e4:	ldrmi	r6, [r3], #-2075	; 0xfffff7e5
   164e8:	stceq	8, cr15, [r8], {19}
   164ec:	svc	0x0092f7ed
   164f0:	svceq	0x0000f1bb
   164f4:			; <UNDEFINED> instruction: 0xf8d9d009
   164f8:			; <UNDEFINED> instruction: 0xf1081000
   164fc:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   16500:	svc	0x0088f7ed
   16504:	svccc	0x00fff1b8
   16508:	blls	20ace4 <dupl@@Base+0x5094>
   1650c:	stmdbmi	ip!, {r0, sp}
   16510:	strvs	lr, [r4, -sp, asr #19]
   16514:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   16518:	stmib	sp, {r1, r8, r9, ip, pc}^
   1651c:			; <UNDEFINED> instruction: 0xf7ed4500
   16520:	bl	552118 <__bss_end__@@Base+0xcc00c>
   16524:	bl	115953c <__bss_end__@@Base+0xcd3430>
   16528:	bl	716944 <__bss_end__@@Base+0x290838>
   1652c:	bl	1159544 <__bss_end__@@Base+0xcd3438>
   16530:	ldrtmi	r0, [r2], -r1, lsl #2
   16534:	subne	lr, ip, pc, asr #20
   16538:	cmpeq	lr, fp, lsr r6
   1653c:	andeq	lr, r0, ip, lsl fp
   16540:	ldrbvs	lr, [ip], r6, asr #20
   16544:	tsteq	r1, r6, asr #22
   16548:	bl	115c950 <__bss_end__@@Base+0xcd6844>
   1654c:			; <UNDEFINED> instruction: 0xf0050101
   16550:	strmi	pc, [fp], -r5, lsr #30
   16554:			; <UNDEFINED> instruction: 0x4602491b
   16558:	ldrbtmi	r2, [r9], #-1
   1655c:	cdp	7, 13, cr15, cr12, cr13, {7}
   16560:	blmi	3e8dcc <inode_info@@Base+0x23114>
   16564:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16568:	blls	2705d8 <read_from_file_buffer@@Base+0x2a978>
   1656c:	tstle	r3, sl, asr r0
   16570:	ldrdeq	pc, [r0], -r9
   16574:	pop	{r0, r1, r3, ip, sp, pc}
   16578:			; <UNDEFINED> instruction: 0xf7ed4ff0
   1657c:			; <UNDEFINED> instruction: 0x2001bcb7
   16580:	svc	0x0072f7ed
   16584:	andeq	pc, r0, fp, asr #17
   16588:			; <UNDEFINED> instruction: 0xf43f2800
   1658c:	ldrb	sl, [fp, -r3, ror #30]!
   16590:			; <UNDEFINED> instruction: 0xf8594b09
   16594:	ldr	r9, [ip, r3]
   16598:	ldc	7, cr15, [lr, #-948]!	; 0xfffffc4c
   1659c:	andeq	lr, r1, sl, ror r8
   165a0:	andeq	r0, r0, r0, lsl #5
   165a4:	andeq	lr, r1, lr, ror #16
   165a8:	andeq	lr, r1, r0, asr r8
   165ac:	andeq	pc, r1, r6, lsl #4
   165b0:	ldrdeq	pc, [r1], -r6
   165b4:	andeq	fp, r0, r8, asr #31
   165b8:	andeq	r0, r0, r4, asr r3
   165bc:	andeq	pc, r2, sl, lsr #12
   165c0:	andeq	fp, r0, sl, asr pc
   165c4:	andeq	fp, r0, r6, lsr #30
   165c8:	ldrdeq	lr, [r1], -r8
   165cc:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   165d0:	movwcc	r6, #6227	; 0x1853
   165d4:			; <UNDEFINED> instruction: 0x47706053
   165d8:	andeq	pc, r2, sl, lsr r5	; <UNPREDICTABLE>
   165dc:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   165e0:	bne	630734 <__bss_end__@@Base+0x1aa628>
   165e4:			; <UNDEFINED> instruction: 0x47706050
   165e8:	andeq	pc, r2, sl, lsr #10
   165ec:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   165f0:	ldrmi	r6, [r8], #-2195	; 0xfffff76d
   165f4:			; <UNDEFINED> instruction: 0x47706090
   165f8:	andeq	pc, r2, sl, lsl r5	; <UNPREDICTABLE>
   165fc:	tstcs	r0, r3, lsr #20
   16600:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   16604:	sbclt	fp, ip, r0, lsl r5
   16608:	stmdage	r4, {r0, r1, r4, r6, r7, fp, ip, lr}
   1660c:	movtls	r6, #47131	; 0xb81b
   16610:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16614:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   16618:			; <UNDEFINED> instruction: 0xf7ed9303
   1661c:	bllt	16521b4 <__bss_end__@@Base+0x11cc0a8>
   16620:	stmdage	r4, {r0, r2, r3, r4, sl, fp, lr}
   16624:	stc	7, cr15, [ip], #-948	; 0xfffffc4c
   16628:			; <UNDEFINED> instruction: 0xf104447c
   1662c:			; <UNDEFINED> instruction: 0xf7ed000c
   16630:	bvs	1911868 <__bss_end__@@Base+0x148b75c>
   16634:			; <UNDEFINED> instruction: 0x4c19b9a3
   16638:	movwcs	sl, #2052	; 0x804
   1663c:	adcvs	r4, r3, #124, 8	; 0x7c000000
   16640:	cdp	7, 4, cr15, cr14, cr13, {7}
   16644:	andeq	pc, ip, r4, lsl #2
   16648:	bl	ffc54604 <__bss_end__@@Base+0xff7ce4f8>
   1664c:	blmi	428ea4 <priority_list@@Base+0x22da4>
   16650:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16654:	blls	12f06c4 <__bss_end__@@Base+0xe6a5b8>
   16658:	tstle	r5, sl, asr r0
   1665c:	ldclt	0, cr11, [r0, #-304]	; 0xfffffed0
   16660:	blmi	43ca74 <priority_list@@Base+0x36974>
   16664:	andeq	lr, r1, #212, 18	; 0x350000
   16668:	strbne	r5, [r1, ip, asr #17]
   1666c:	stmdavs	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   16670:			; <UNDEFINED> instruction: 0xf7ff9400
   16674:	bfc	pc, #29, #2	; <UNPREDICTABLE>
   16678:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1667c:			; <UNDEFINED> instruction: 0xf7ed300c
   16680:	stmdage	r4, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   16684:	cdp	7, 5, cr15, cr10, cr13, {7}
   16688:	stcl	7, cr15, [r6], {237}	; 0xed
   1668c:	andeq	lr, r1, sl, lsr r6
   16690:	andeq	r0, r0, r0, lsl #5
   16694:	andeq	lr, r1, r6, lsr #12
   16698:	andeq	pc, r2, r0, ror #9
   1669c:	andeq	pc, r2, ip, asr #9
   166a0:	andeq	lr, r1, ip, ror #11
   166a4:	muleq	r0, r0, r3
   166a8:	andeq	pc, r2, lr, lsl #9
   166ac:	tstcs	r0, lr, lsl sl
   166b0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   166b4:	sbclt	fp, r8, r0, lsl r5
   166b8:			; <UNDEFINED> instruction: 0x466858d3
   166bc:	movtls	r6, #30747	; 0x781b
   166c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   166c4:	cdp	7, 8, cr15, cr14, cr13, {7}
   166c8:			; <UNDEFINED> instruction: 0x4c19bb18
   166cc:			; <UNDEFINED> instruction: 0xf7ed4668
   166d0:	ldrbtmi	lr, [ip], #-3032	; 0xfffff428
   166d4:	andeq	pc, ip, r4, lsl #2
   166d8:	ldc	7, cr15, [r6], #-948	; 0xfffffc4c
   166dc:	stmiblt	r3!, {r0, r1, r5, r6, r9, fp, sp, lr}
   166e0:			; <UNDEFINED> instruction: 0x46684c14
   166e4:	ldrbtmi	r2, [ip], #-769	; 0xfffffcff
   166e8:			; <UNDEFINED> instruction: 0xf7ed62a3
   166ec:			; <UNDEFINED> instruction: 0xf104edfa
   166f0:			; <UNDEFINED> instruction: 0xf7ed000c
   166f4:	bmi	45156c <sort_info_list@@Base+0xb46c>
   166f8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   166fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16700:	subsmi	r9, sl, r7, asr #22
   16704:	sublt	sp, r8, sp, lsl #2
   16708:	andcs	fp, sl, r0, lsl sp
   1670c:	ldcl	7, cr15, [r0, #948]!	; 0x3b4
   16710:	stmdami	sl, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   16714:	andcc	r4, ip, r8, ror r4
   16718:	bl	fe2546d4 <__bss_end__@@Base+0xfddce5c8>
   1671c:			; <UNDEFINED> instruction: 0xf7ed4668
   16720:			; <UNDEFINED> instruction: 0xf7edee0e
   16724:	svclt	0x0000ec7a
   16728:	andeq	lr, r1, sl, lsl #11
   1672c:	andeq	r0, r0, r0, lsl #5
   16730:	andeq	pc, r2, r6, lsr r4	; <UNPREDICTABLE>
   16734:	andeq	pc, r2, r2, lsr #8
   16738:	andeq	lr, r1, r2, asr #10
   1673c:	strdeq	pc, [r2], -r4
   16740:	sbclt	fp, ip, r0, lsl r5
   16744:	strmi	r4, [r3], -r9, lsr #20
   16748:	stmdage	r4, {r1, r8, r9, ip, pc}
   1674c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   16750:	ldmpl	r3, {r8, sp}^
   16754:	movtls	r6, #47131	; 0xb81b
   16758:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1675c:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   16760:			; <UNDEFINED> instruction: 0xf7ed9303
   16764:	stmdacs	r0, {r6, r9, sl, fp, sp, lr, pc}
   16768:	stfmid	f5, [r3], #-212	; 0xffffff2c
   1676c:			; <UNDEFINED> instruction: 0xf7eda804
   16770:	ldrbtmi	lr, [ip], #-2952	; 0xfffff478
   16774:	andeq	pc, ip, r4, lsl #2
   16778:	bl	ff9d4734 <__bss_end__@@Base+0xff54e628>
   1677c:	bls	b1110 <stotal_xattr_bytes@@Base+0x6b578>
   16780:	mulle	r4, r3, r2
   16784:	blmi	784e38 <__bss_end__@@Base+0x2fed2c>
   16788:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
   1678c:	stmdage	r4, {r1, r3, r4, r6, r9, sp, lr}
   16790:	stc	7, cr15, [r6, #948]!	; 0x3b4
   16794:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   16798:			; <UNDEFINED> instruction: 0xf7ed300c
   1679c:	bmi	6914c4 <__bss_end__@@Base+0x20b3b8>
   167a0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   167a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   167a8:	subsmi	r9, sl, fp, asr #22
   167ac:	sublt	sp, ip, fp, lsl r1
   167b0:	bvs	fe905bf8 <__bss_end__@@Base+0xfe47faec>
   167b4:	mvnle	r2, r0, lsl #22
   167b8:	blmi	4fcbcc <__bss_end__@@Base+0x76ac0>
   167bc:	andeq	lr, r1, #212, 18	; 0x350000
   167c0:	strbne	r5, [r1, ip, asr #17]
   167c4:	stmdavs	r4!, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   167c8:			; <UNDEFINED> instruction: 0xf7ff9400
   167cc:	strdcs	pc, [sl], -r3
   167d0:	stc	7, cr15, [lr, #948]	; 0x3b4
   167d4:	stmdami	sp, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   167d8:	andcc	r4, ip, r8, ror r4
   167dc:	bl	9d4798 <__bss_end__@@Base+0x54e68c>
   167e0:			; <UNDEFINED> instruction: 0xf7eda804
   167e4:			; <UNDEFINED> instruction: 0xf7ededac
   167e8:	svclt	0x0000ec18
   167ec:	andeq	lr, r1, lr, ror #9
   167f0:	andeq	r0, r0, r0, lsl #5
   167f4:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   167f8:	muleq	r2, r6, r3
   167fc:	andeq	pc, r2, lr, ror r3	; <UNPREDICTABLE>
   16800:	andeq	pc, r2, r2, ror r3	; <UNPREDICTABLE>
   16804:	muleq	r1, sl, r4
   16808:	muleq	r0, r0, r3
   1680c:	andeq	pc, r2, r0, lsr r3	; <UNPREDICTABLE>
   16810:	movwcs	r4, #2054	; 0x806
   16814:	ldrbtmi	fp, [r8], #-1040	; 0xfffffbf0
   16818:	ldrmi	r4, [r9], -r5, lsl #24
   1681c:	stmdbpl	r0, {r0, r2, r9, fp, lr}
   16820:			; <UNDEFINED> instruction: 0xf85d447a
   16824:			; <UNDEFINED> instruction: 0xf7ed4b04
   16828:	svclt	0x0000bc85
   1682c:	andeq	lr, r1, r6, lsr #8
   16830:	andeq	r0, r0, ip, lsr r3
   16834:	andeq	r0, r0, r1, ror #1
   16838:	tstcs	r0, pc, lsl #8
   1683c:	sbclt	fp, ip, r0, lsl r5
   16840:	stmdage	r4, {r3, r5, r9, fp, lr}
   16844:	ldrbtmi	r9, [sl], #-2894	; 0xfffff4b2
   16848:	blmi	9fb454 <__bss_end__@@Base+0x575348>
   1684c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16850:			; <UNDEFINED> instruction: 0xf04f934b
   16854:	blmi	95745c <__bss_end__@@Base+0x4d1350>
   16858:	movwls	r4, #1147	; 0x47b
   1685c:	stcl	7, cr15, [r2, #948]	; 0x3b4
   16860:	teqle	r4, r0, lsl #16
   16864:	stmdage	r4, {r1, r5, sl, fp, lr}
   16868:	bl	2d4824 <read_from_file_buffer@@Base+0x8ebc4>
   1686c:			; <UNDEFINED> instruction: 0xf104447c
   16870:			; <UNDEFINED> instruction: 0xf7ed000c
   16874:	bvs	1911624 <__bss_end__@@Base+0x148b518>
   16878:			; <UNDEFINED> instruction: 0x9c00b9f3
   1687c:	ldmdami	sp, {r0, r1, r2, r3, r6, r8, r9, fp, sp, pc}
   16880:	movwls	r2, #12545	; 0x3101
   16884:	stmdapl	r0!, {r0, r9, fp, ip, pc}
   16888:			; <UNDEFINED> instruction: 0xf7ed6800
   1688c:	stmdage	r4, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   16890:	stc	7, cr15, [r6, #-948]!	; 0xfffffc4c
   16894:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   16898:			; <UNDEFINED> instruction: 0xf7ed300c
   1689c:	bmi	6113c4 <__bss_end__@@Base+0x18b2b8>
   168a0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   168a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   168a8:	subsmi	r9, sl, fp, asr #22
   168ac:	sublt	sp, ip, r7, lsl r1
   168b0:			; <UNDEFINED> instruction: 0x4010e8bd
   168b4:	ldrbmi	fp, [r0, -r4]!
   168b8:	blcs	3134c <_IO_stdin_used@@Base+0x14d9c>
   168bc:	bls	4b038 <stotal_xattr_bytes@@Base+0x54a0>
   168c0:	blmi	31e8f0 <read_from_file_buffer@@Base+0xd8c90>
   168c4:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
   168c8:	ldc	7, cr15, [r2, #948]	; 0x3b4
   168cc:	stmdami	ip, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   168d0:	andcc	r4, ip, r8, ror r4
   168d4:	b	fead4890 <__bss_end__@@Base+0xfe64e784>
   168d8:			; <UNDEFINED> instruction: 0xf7eda804
   168dc:			; <UNDEFINED> instruction: 0xf7eded30
   168e0:	svclt	0x0000eb9c
   168e4:	strdeq	lr, [r1], -r6
   168e8:	andeq	r0, r0, r0, lsl #5
   168ec:	andeq	lr, r1, r4, ror #7
   168f0:	muleq	r2, ip, r2
   168f4:	andeq	r0, r0, ip, asr #5
   168f8:	andeq	pc, r2, r2, ror r2	; <UNPREDICTABLE>
   168fc:	muleq	r1, sl, r3
   16900:	andeq	pc, r2, r8, lsr r2	; <UNPREDICTABLE>
   16904:	ldrbmi	lr, [r0, sp, lsr #18]!
   16908:	ldcmi	0, cr11, [pc], #-568	; 166d8 <ZSTD_maxCLevel@plt+0x121dc>
   1690c:	blmi	1001130 <__bss_end__@@Base+0xb7b024>
   16910:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
   16914:	andcs	r4, r1, ip, ror r4
   16918:	ldcmi	8, cr5, [sp], #-908	; 0xfffffc74
   1691c:	movwls	r6, #55323	; 0xd81b
   16920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16924:	bl	ff4548e0 <__bss_end__@@Base+0xfefce7d4>
   16928:	andcc	r4, r1, ip, ror r4
   1692c:	blmi	e8aaa0 <__bss_end__@@Base+0xa04994>
   16930:			; <UNDEFINED> instruction: 0x201ef8bd
   16934:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   16938:	andcs	pc, r0, sl, asr #17
   1693c:	andscs	r4, ip, r6, lsr r9
   16940:	cfldr32mi	mvfx2, [r6], #-0
   16944:			; <UNDEFINED> instruction: 0xf8df4479
   16948:			; <UNDEFINED> instruction: 0xf7ed80d8
   1694c:	ldmdbmi	r5!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   16950:	ldrbtmi	r2, [ip], #-14
   16954:	ldrbtmi	r4, [r8], #1145	; 0x479
   16958:	bl	bd4914 <__bss_end__@@Base+0x74e808>
   1695c:	stmdbge	r9, {r1, r3, r5, r9, sl, lr}
   16960:	strls	r4, [fp, #-1576]	; 0xfffff9d8
   16964:	orrseq	pc, r0, #-805306364	; 0xd0000004
   16968:	vabal.s8	<illegal reg q12.5>, d0, d9
   1696c:	movwls	r0, #49923	; 0xc303
   16970:	streq	pc, [ip, -r4, lsl #2]
   16974:			; <UNDEFINED> instruction: 0xf7ed930a
   16978:	strls	lr, [r3, #-2686]	; 0xfffff582
   1697c:	orrcs	pc, r0, #-1342177276	; 0xb0000004
   16980:	mvnvs	pc, #192, 12	; 0xc000000
   16984:			; <UNDEFINED> instruction: 0xf7ed9304
   16988:	cdpge	12, 0, cr14, cr5, cr14, {4}
   1698c:	strmi	sl, [r1], r3, lsl #26
   16990:			; <UNDEFINED> instruction: 0xf108e003
   16994:			; <UNDEFINED> instruction: 0xf7ed000c
   16998:	ldrtmi	lr, [r1], -sl, asr #20
   1699c:			; <UNDEFINED> instruction: 0xf7ed4628
   169a0:	ldrdcc	lr, [r1], -sl
   169a4:			; <UNDEFINED> instruction: 0xf8d9d103
   169a8:	blcs	1229b0 <read_from_file_buffer2@@Base+0x1cdf8>
   169ac:			; <UNDEFINED> instruction: 0x4638d112
   169b0:	b	ff2d496c <__bss_end__@@Base+0xfee4e860>
   169b4:	blcs	31348 <_IO_stdin_used@@Base+0x14d98>
   169b8:	bvs	fe90ad6c <__bss_end__@@Base+0xfe484c60>
   169bc:	mvnle	r2, r0, lsl #22
   169c0:	andeq	lr, r1, #212, 18	; 0x350000
   169c4:	ldrdne	pc, [r0], -sl
   169c8:	ldrdls	r1, [r0, -r3]
   169cc:			; <UNDEFINED> instruction: 0xf7ff17c1
   169d0:			; <UNDEFINED> instruction: 0xe7defcf1
   169d4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   169d8:			; <UNDEFINED> instruction: 0xff2ef7ff
   169dc:			; <UNDEFINED> instruction: 0xf956f7f0
   169e0:			; <UNDEFINED> instruction: 0xf7ed2001
   169e4:	andcs	lr, r1, r6, lsr ip
   169e8:	ldc	7, cr15, [lr, #-948]!	; 0xfffffc4c
   169ec:	blmi	284eb4 <read_from_file_buffer@@Base+0x3f254>
   169f0:			; <UNDEFINED> instruction: 0xf8542250
   169f4:			; <UNDEFINED> instruction: 0xf8caa003
   169f8:	ldr	r2, [pc, r0]
   169fc:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   16a00:			; <UNDEFINED> instruction: 0xff1af7ff
   16a04:	svclt	0x0000e7f3
   16a08:	andeq	lr, r1, r8, lsr #6
   16a0c:	andeq	r0, r0, r0, lsl #5
   16a10:	andeq	lr, r1, r4, lsl r3
   16a14:	muleq	r0, r0, r3
   16a18:	andeq	r0, r0, r9, ror #1
   16a1c:			; <UNDEFINED> instruction: 0x0002f1b6
   16a20:			; <UNDEFINED> instruction: 0x0002f1b2
   16a24:			; <UNDEFINED> instruction: 0xfffffa3d
   16a28:	andeq	fp, r0, sl, ror #21
   16a2c:	andeq	fp, r0, lr, lsl #21
   16a30:	addlt	fp, r4, r0, lsl r5
   16a34:	bge	69a9c <stotal_xattr_bytes@@Base+0x23f04>
   16a38:	vpadd.i8	d20, d5, d8
   16a3c:	ldrbtmi	r4, [ip], #-275	; 0xfffffeed
   16a40:	stmiapl	r3!, {r0, sp}^
   16a44:	ldmdavs	fp, {r1, r2, r4, sl, fp, lr}
   16a48:			; <UNDEFINED> instruction: 0xf04f9303
   16a4c:			; <UNDEFINED> instruction: 0xf7ed0300
   16a50:	ldrbtmi	lr, [ip], #-2876	; 0xfffff4c4
   16a54:	andle	r3, lr, r1
   16a58:			; <UNDEFINED> instruction: 0xf8bd4b12
   16a5c:	stmiapl	r3!, {r1, r2, sp}^
   16a60:	bmi	46ead0 <sort_info_list@@Base+0x289d0>
   16a64:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   16a68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16a6c:	subsmi	r9, sl, r3, lsl #22
   16a70:	andlt	sp, r4, pc, lsl #2
   16a74:	andcs	fp, r1, r0, lsl sp
   16a78:	ldcl	7, cr15, [r6], #948	; 0x3b4
   16a7c:	blmi	284f04 <read_from_file_buffer@@Base+0x3f2a4>
   16a80:	stmiapl	r3!, {r4, r6, r9, sp}^
   16a84:			; <UNDEFINED> instruction: 0xe7ec601a
   16a88:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   16a8c:	mrc2	7, 6, pc, cr4, cr15, {7}
   16a90:			; <UNDEFINED> instruction: 0xf7ede7f5
   16a94:	svclt	0x0000eac2
   16a98:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   16a9c:	andeq	r0, r0, r0, lsl #5
   16aa0:	andeq	lr, r1, sl, ror #3
   16aa4:	muleq	r0, r0, r3
   16aa8:	ldrdeq	lr, [r1], -r6
   16aac:	andeq	fp, r0, r2, lsl #20
   16ab0:	tstcs	r0, pc, lsl #8
   16ab4:	blmi	a29358 <__bss_end__@@Base+0x5a324c>
   16ab8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   16abc:	ldmpl	r3, {r2, r3, r6, r7, ip, sp, pc}^
   16ac0:	bls	13c0ad8 <__bss_end__@@Base+0xf3a9cc>
   16ac4:	movtls	r6, #47131	; 0xb81b
   16ac8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16acc:	andls	r4, r0, #35840	; 0x8c00
   16ad0:	movwls	r4, #5243	; 0x147b
   16ad4:	stc	7, cr15, [r6], {237}	; 0xed
   16ad8:	teqle	r0, r0, lsl #16
   16adc:	stmdage	r4, {r5, sl, fp, lr}
   16ae0:	stmib	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16ae4:			; <UNDEFINED> instruction: 0xf104447c
   16ae8:			; <UNDEFINED> instruction: 0xf7ed000c
   16aec:	bvs	19113ac <__bss_end__@@Base+0x148b2a0>
   16af0:			; <UNDEFINED> instruction: 0x9c01b9f3
   16af4:	ldmdami	fp, {r0, r1, r2, r3, r6, r8, r9, fp, sp, pc}
   16af8:	movwls	r2, #12545	; 0x3101
   16afc:	stmdapl	r0!, {r9, fp, ip, pc}
   16b00:			; <UNDEFINED> instruction: 0xf7ed6800
   16b04:	stmdage	r4, {r1, r7, r8, r9, fp, sp, lr, pc}
   16b08:	bl	ffad4ac4 <__bss_end__@@Base+0xff64e9b8>
   16b0c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   16b10:			; <UNDEFINED> instruction: 0xf7ed300c
   16b14:	bmi	59114c <__bss_end__@@Base+0x10b040>
   16b18:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   16b1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16b20:	subsmi	r9, sl, fp, asr #22
   16b24:	sublt	sp, ip, r3, lsl r1
   16b28:			; <UNDEFINED> instruction: 0x4010e8bd
   16b2c:	ldrbmi	fp, [r0, -r4]!
   16b30:	blcs	315c4 <_IO_stdin_used@@Base+0x15014>
   16b34:	ldrdcs	sp, [sl], -sp	; <UNPREDICTABLE>
   16b38:	bl	ff6d4af4 <__bss_end__@@Base+0xff24e9e8>
   16b3c:	stmdami	ip, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   16b40:	andcc	r4, ip, r8, ror r4
   16b44:	ldmdb	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b48:			; <UNDEFINED> instruction: 0xf7eda804
   16b4c:			; <UNDEFINED> instruction: 0xf7edebf8
   16b50:	svclt	0x0000ea64
   16b54:	andeq	lr, r1, r4, lsl #3
   16b58:	andeq	r0, r0, r0, lsl #5
   16b5c:	andeq	lr, r1, ip, ror #2
   16b60:	andeq	pc, r2, r4, lsr #32
   16b64:	andeq	r0, r0, r4, asr r3
   16b68:	strdeq	lr, [r2], -sl
   16b6c:	andeq	lr, r1, r2, lsr #2
   16b70:	andeq	lr, r2, r8, asr #31
   16b74:	svcmi	0x00f0e92d
   16b78:	ldmdbmi	sl, {r0, r1, r3, r7, r9, sl, lr}^
   16b7c:	ldrmi	fp, [r2], r3, lsl #1
   16b80:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   16b84:	andlt	pc, r4, sp, asr #17
   16b88:			; <UNDEFINED> instruction: 0xf7ed9000
   16b8c:	ldrtmi	lr, [r5], -sl, asr #24
   16b90:			; <UNDEFINED> instruction: 0x460746b0
   16b94:			; <UNDEFINED> instruction: 0xf0002800
   16b98:	strcs	r8, [r0], #-130	; 0xffffff7e
   16b9c:	orrmi	pc, r0, #4, 10	; 0x1000000
   16ba0:	vqsub.s8	d20, d20, d19
   16ba4:	ble	1358fb0 <__bss_end__@@Base+0xed2ea4>
   16ba8:	bleq	1517c4 <read_from_file_buffer2@@Base+0x4bc0c>
   16bac:	vmin.s8	d20, d4, d26
   16bb0:	ldrbmi	r0, [r8], -r1, lsl #2
   16bb4:	stmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16bb8:	rsble	r2, r0, r0, lsl #16
   16bbc:			; <UNDEFINED> instruction: 0xf7ed4658
   16bc0:			; <UNDEFINED> instruction: 0xf5b0eb4e
   16bc4:	strmi	r4, [r4], #-3968	; 0xfffff080
   16bc8:	stmdacs	r0, {r0, r2, r3, r4, ip, lr, pc}
   16bcc:			; <UNDEFINED> instruction: 0xf7edd14d
   16bd0:	strtmi	lr, [fp], -lr, lsr #22
   16bd4:	ldrmi	r6, [r8], -r4, lsl #16
   16bd8:	blcs	94c2c <stotal_xattr_bytes@@Base+0x4f094>
   16bdc:	andsne	pc, r2, r4, lsr r8	; <UNPREDICTABLE>
   16be0:	ldrbtle	r0, [r8], #1161	; 0x489
   16be4:	svclt	0x00182a00
   16be8:	sbcsle	r2, r6, r3, lsr #20
   16bec:	stmdacs	r0, {r4, r6, r7, r8, r9, sl, lr}
   16bf0:			; <UNDEFINED> instruction: 0x4638d1d3
   16bf4:	bl	fed54bb0 <__bss_end__@@Base+0xfe8ceaa4>
   16bf8:			; <UNDEFINED> instruction: 0xf7ed4628
   16bfc:	mulcs	r0, sl, r9
   16c00:	pop	{r0, r1, ip, sp, pc}
   16c04:	stccc	15, cr8, [r1], {240}	; 0xf0
   16c08:	blcs	2ae0bc <read_from_file_buffer@@Base+0x6845c>
   16c0c:			; <UNDEFINED> instruction: 0xf643d13f
   16c10:			; <UNDEFINED> instruction: 0xf80570ff
   16c14:	stmdbne	fp!, {r2, pc}
   16c18:	stccc	8, cr15, [r1], {19}
   16c1c:	bicsle	r2, r6, ip, asr fp
   16c20:	andle	r2, sl, r1, lsl #16
   16c24:	stmiane	sl!, {r0, r1, r5, r7, r9, sl, fp, ip}^
   16c28:	blcs	172dfdc <__bss_end__@@Base+0x12a7ed0>
   16c2c:	ldmdavc	r3, {r0, r2, r8, ip, lr, pc}^
   16c30:	tstle	r2, ip, asr fp
   16c34:	blcs	34e88 <pthread_mutex_unlock@GLIBC_2.4>
   16c38:	stccc	0, cr13, [r1], {201}	; 0xc9
   16c3c:	orrmi	pc, r0, #4, 10	; 0x1000000
   16c40:	blle	fec67714 <__bss_end__@@Base+0xfe7e1608>
   16c44:	strtmi	r4, [r8], -lr, asr #8
   16c48:			; <UNDEFINED> instruction: 0xf7ed4631
   16c4c:	strmi	lr, [r5], -r0, lsl #20
   16c50:			; <UNDEFINED> instruction: 0xd1a92800
   16c54:	stmdami	r5!, {r2, r5, r8, fp, lr}
   16c58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16c5c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   16c60:			; <UNDEFINED> instruction: 0xf814f7f0
   16c64:			; <UNDEFINED> instruction: 0xf7ed2001
   16c68:			; <UNDEFINED> instruction: 0x1e62eaf4
   16c6c:	blcs	2adf20 <read_from_file_buffer@@Base+0x682c0>
   16c70:	stmdacc	r1, {r2, r4, r6, r7, r8, ip, lr, pc}
   16c74:			; <UNDEFINED> instruction: 0xf8054614
   16c78:	bicle	r8, ip, r2
   16c7c:	ldrtmi	lr, [r8], -r7, lsr #15
   16c80:	stmdb	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c84:	biclt	fp, r4, r8, lsl #22
   16c88:	andeq	pc, r0, fp, lsl #17
   16c8c:			; <UNDEFINED> instruction: 0x4603e79f
   16c90:	ldmib	sp, {r0, r1, r2, r4, fp, lr}^
   16c94:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   16c98:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   16c9c:			; <UNDEFINED> instruction: 0xf7ede7a9
   16ca0:	stmdavs	r0, {r1, r8, r9, fp, sp, lr, pc}
   16ca4:	b	fead4c60 <__bss_end__@@Base+0xfe64eb54>
   16ca8:	ldrdcs	lr, [r0, -sp]
   16cac:	ldmdami	r1, {r0, r1, r9, sl, lr}
   16cb0:			; <UNDEFINED> instruction: 0xf7ff4478
   16cb4:	ldrtmi	pc, [r8], -r1, asr #27	; <UNPREDICTABLE>
   16cb8:	ldrtmi	lr, [r8], -r2, lsr #15
   16cbc:	bl	1454c78 <__bss_end__@@Base+0xfceb6c>
   16cc0:			; <UNDEFINED> instruction: 0xf7ed4628
   16cc4:	andcs	lr, r1, r6, lsr r9
   16cc8:			; <UNDEFINED> instruction: 0xf7ede79a
   16ccc:	stmdavs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   16cd0:	b	fe554c8c <__bss_end__@@Base+0xfe0ceb80>
   16cd4:	ldrdcs	lr, [r0, -sp]
   16cd8:	stmdami	r7, {r0, r1, r9, sl, lr}
   16cdc:			; <UNDEFINED> instruction: 0xf7ff4478
   16ce0:	str	pc, [r6, fp, lsr #27]
   16ce4:	andeq	sl, r0, lr, asr lr
   16ce8:	andeq	fp, r0, r4, lsr r9
   16cec:	andeq	r5, r0, sl, ror #18
   16cf0:	andeq	fp, r0, lr, lsl #17
   16cf4:	andeq	fp, r0, r4, asr #16
   16cf8:	andeq	fp, r0, r8, lsl #17
   16cfc:	andcs	r4, r0, #2048	; 0x800
   16d00:	andsvs	r4, sl, fp, ror r4
   16d04:	svclt	0x00004770
   16d08:	andeq	lr, r2, r4, lsr lr
   16d0c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   16d10:			; <UNDEFINED> instruction: 0x47706018
   16d14:	andeq	lr, r2, r6, lsr #28
   16d18:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   16d1c:	cmplt	r3, fp, lsl r8
   16d20:	ldmdavs	sl, {r3, r4, r6, r8, fp, sp, lr}
   16d24:	stmdavc	r8, {r0, r6, fp, sp, lr}
   16d28:	stmdami	r6, {r5, r8, ip, sp, pc}
   16d2c:			; <UNDEFINED> instruction: 0xf7ff4478
   16d30:			; <UNDEFINED> instruction: 0x4770bebf
   16d34:	ldrmi	r4, [r1], -r4, lsl #16
   16d38:			; <UNDEFINED> instruction: 0xf7ff4478
   16d3c:	svclt	0x0000beb9
   16d40:	andeq	lr, r2, sl, lsl lr
   16d44:	andeq	fp, r0, ip, ror #16
   16d48:	andeq	fp, r0, r8, ror #16
   16d4c:			; <UNDEFINED> instruction: 0xf7ffb538
   16d50:	stmdami	r6, {r0, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
   16d54:	ldrbtmi	r4, [r8], #-3142	; 0xfffff3ba
   16d58:	b	b54d14 <__bss_end__@@Base+0x6cec08>
   16d5c:	ldrbtmi	r4, [ip], #-2117	; 0xfffff7bb
   16d60:			; <UNDEFINED> instruction: 0xf7ed4478
   16d64:	stmdami	r4, {r3, r5, r9, fp, sp, lr, pc}^
   16d68:			; <UNDEFINED> instruction: 0xf7ed4478
   16d6c:	blmi	1111604 <__bss_end__@@Base+0xc8b4f8>
   16d70:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16d74:			; <UNDEFINED> instruction: 0xf838f001
   16d78:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   16d7c:	b	6d4d38 <__bss_end__@@Base+0x24ec2c>
   16d80:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
   16d84:			; <UNDEFINED> instruction: 0xf0016818
   16d88:	ldmdami	pc!, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   16d8c:			; <UNDEFINED> instruction: 0xf7ed4478
   16d90:	blmi	fd15e0 <__bss_end__@@Base+0xb4b4d4>
   16d94:	stmiapl	r5!, {r0, r8, sp}^
   16d98:			; <UNDEFINED> instruction: 0xf0016828
   16d9c:	ldmdami	ip!, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
   16da0:			; <UNDEFINED> instruction: 0xf7ed4478
   16da4:	tstcs	r0, r8, lsl #20
   16da8:			; <UNDEFINED> instruction: 0xf0016828
   16dac:	ldmdami	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   16db0:			; <UNDEFINED> instruction: 0xf7ed4478
   16db4:	blmi	e515bc <__bss_end__@@Base+0x9cb4b0>
   16db8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16dbc:			; <UNDEFINED> instruction: 0xf814f001
   16dc0:	stmiapl	r3!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   16dc4:	blcs	30e38 <_IO_stdin_used@@Base+0x14888>
   16dc8:	ldmdami	r5!, {r1, r6, r8, ip, lr, pc}
   16dcc:			; <UNDEFINED> instruction: 0xf7ed4478
   16dd0:	blmi	d515a0 <__bss_end__@@Base+0x8cb494>
   16dd4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16dd8:			; <UNDEFINED> instruction: 0xf806f001
   16ddc:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   16de0:	stmib	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16de4:	stmiapl	r3!, {r0, r4, r5, r8, r9, fp, lr}^
   16de8:			; <UNDEFINED> instruction: 0xf0006818
   16dec:	ldmdami	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   16df0:			; <UNDEFINED> instruction: 0xf7ed4478
   16df4:	blmi	c1157c <__bss_end__@@Base+0x78b470>
   16df8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16dfc:	ldc2	0, cr15, [ip], {1}
   16e00:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   16e04:	ldmib	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16e08:	stmiapl	r3!, {r2, r3, r5, r8, r9, fp, lr}^
   16e0c:			; <UNDEFINED> instruction: 0xf0016818
   16e10:	stmdami	fp!, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   16e14:			; <UNDEFINED> instruction: 0xf7ed4478
   16e18:	blmi	ad1558 <__bss_end__@@Base+0x64b44c>
   16e1c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16e20:	stc2	0, cr15, [sl], {1}
   16e24:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   16e28:	stmib	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16e2c:	stmiapl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
   16e30:			; <UNDEFINED> instruction: 0xf0016818
   16e34:	stmdami	r6!, {r0, sl, fp, ip, sp, lr, pc}
   16e38:			; <UNDEFINED> instruction: 0xf7ed4478
   16e3c:	blmi	991534 <__bss_end__@@Base+0x50b428>
   16e40:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16e44:	blx	ffe52e52 <__bss_end__@@Base+0xff9ccd46>
   16e48:	ldrhtmi	lr, [r8], -sp
   16e4c:	bllt	ff5d4e50 <__bss_end__@@Base+0xff14ed44>
   16e50:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   16e54:	stmib	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16e58:	tstcs	r0, r0, lsr #22
   16e5c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16e60:			; <UNDEFINED> instruction: 0xf9a4f001
   16e64:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   16e68:	svclt	0x0000e7ba
   16e6c:	andeq	fp, r0, r2, asr r8
   16e70:	ldrdeq	sp, [r1], -lr
   16e74:	andeq	fp, r0, r4, ror #16
   16e78:	andeq	fp, r0, r8, ror r8
   16e7c:	muleq	r0, r0, r2
   16e80:	muleq	r0, lr, r8
   16e84:	andeq	r0, r0, r0, ror #5
   16e88:	ldrdeq	fp, [r0], -r0
   16e8c:	andeq	r0, r0, r4, lsr #7
   16e90:	strdeq	fp, [r0], -ip
   16e94:	andeq	fp, r0, r8, lsr #18
   16e98:	andeq	r0, r0, r8, asr #6
   16e9c:	andeq	r0, r0, ip, lsr #7
   16ea0:	andeq	fp, r0, ip, asr r9
   16ea4:	andeq	r0, r0, r8, lsl #7
   16ea8:	muleq	r0, sl, r9
   16eac:	andeq	r0, r0, r8, ror #6
   16eb0:	andeq	fp, r0, r0, ror sl
   16eb4:	andeq	r0, r0, ip, lsr #5
   16eb8:	muleq	r0, r6, sl
   16ebc:	strdeq	r0, [r0], -r4
   16ec0:	andeq	fp, r0, r8, asr #21
   16ec4:	andeq	r0, r0, ip, ror r2
   16ec8:	andeq	fp, r0, r2, lsl #22
   16ecc:			; <UNDEFINED> instruction: 0x000003bc
   16ed0:	andeq	fp, r0, r0, asr #22
   16ed4:	strdeq	r0, [r0], -ip
   16ed8:	andeq	fp, r0, r6, ror r9
   16edc:	andeq	r0, r0, r8, lsr #7
   16ee0:			; <UNDEFINED> instruction: 0x0000b9b2
   16ee4:	blmi	9a9780 <__bss_end__@@Base+0x523674>
   16ee8:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   16eec:	strcs	fp, [r1, #-165]	; 0xffffff5b
   16ef0:	ldmpl	r3, {r0, r1, sl, fp, sp, pc}^
   16ef4:	ldmdavs	fp, {r5, r9, sl, lr}
   16ef8:			; <UNDEFINED> instruction: 0xf04f9323
   16efc:	movwcs	r0, #768	; 0x300
   16f00:	movwpl	lr, #6605	; 0x19cd
   16f04:	b	1454ec0 <__bss_end__@@Base+0xfcedb4>
   16f08:	strtmi	r2, [r0], -r3, lsl #2
   16f0c:	stmdb	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16f10:	strtmi	r4, [r0], -r9, lsr #12
   16f14:			; <UNDEFINED> instruction: 0xf7edad01
   16f18:	tstcs	r0, r6, ror #18
   16f1c:			; <UNDEFINED> instruction: 0xf7ed4620
   16f20:	mcrrne	10, 8, lr, r3, cr12
   16f24:	stmdacs	r3, {r5, ip, lr, pc}
   16f28:			; <UNDEFINED> instruction: 0xf7ffd124
   16f2c:			; <UNDEFINED> instruction: 0x462afef5
   16f30:	strtmi	r2, [r0], -r0, lsl #2
   16f34:	stmib	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16f38:	tstle	r2, r1
   16f3c:	ldmib	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16f40:	stmdacs	r4, {fp, sp, lr}
   16f44:	stmdacs	fp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   16f48:			; <UNDEFINED> instruction: 0xf7edd0e7
   16f4c:			; <UNDEFINED> instruction: 0x4601e958
   16f50:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   16f54:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   16f58:	cdp2	7, 9, cr15, cr8, cr15, {7}
   16f5c:			; <UNDEFINED> instruction: 0xf7ed2001
   16f60:			; <UNDEFINED> instruction: 0xf7ffe978
   16f64:			; <UNDEFINED> instruction: 0xe7e2fef3
   16f68:	ldmib	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16f6c:	stmdacs	r4, {fp, sp, lr}
   16f70:	ldrb	sp, [r2, r9, ror #3]
   16f74:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   16f78:	svclt	0x0000e7cf
   16f7c:	andeq	sp, r1, r2, asr sp
   16f80:	andeq	r0, r0, r0, lsl #5
   16f84:	andeq	fp, r0, r6, ror sl
   16f88:	movwcs	r4, #2054	; 0x806
   16f8c:	ldrbtmi	fp, [r8], #-1040	; 0xfffffbf0
   16f90:	ldrmi	r4, [r9], -r5, lsl #24
   16f94:	stmdbpl	r0, {r0, r2, r9, fp, lr}
   16f98:			; <UNDEFINED> instruction: 0xf85d447a
   16f9c:			; <UNDEFINED> instruction: 0xf7ed4b04
   16fa0:	svclt	0x0000b8c9
   16fa4:	andeq	sp, r1, lr, lsr #25
   16fa8:	andeq	r0, r0, r0, asr #6
   16fac:			; <UNDEFINED> instruction: 0xffffff49
   16fb0:	svcmi	0x00f0e92d
   16fb4:	blhi	d2470 <stotal_xattr_bytes@@Base+0x8c8d8>
   16fb8:	blmi	fe4299fc <__bss_end__@@Base+0xfdfa38f0>
   16fbc:	cfldrsmi	mvf4, [r0], {122}	; 0x7a
   16fc0:	svcmi	0x0090b0cf
   16fc4:	beq	d53400 <__bss_end__@@Base+0x8cd2f4>
   16fc8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   16fcc:	ldrbmi	r4, [r0], -lr, lsl #29
   16fd0:	movtls	r6, #55323	; 0xd81b
   16fd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16fd8:	stmib	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16fdc:	smlabbcs	r2, fp, fp, r4
   16fe0:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
   16fe4:			; <UNDEFINED> instruction: 0xf8df4d8a
   16fe8:			; <UNDEFINED> instruction: 0xf10db22c
   16fec:	mcr	8, 0, r0, cr8, cr0, {1}
   16ff0:			; <UNDEFINED> instruction: 0xf7ed3a10
   16ff4:			; <UNDEFINED> instruction: 0x4623e8f8
   16ff8:	smlabbcs	pc, r7, fp, r4	; <UNPREDICTABLE>
   16ffc:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
   17000:	cfstrsmi	mvf9, [r6], {1}
   17004:	bcc	fe45282c <__bss_end__@@Base+0xfdfcc720>
   17008:	stmia	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1700c:	ldrbmi	r2, [r0], -sl, lsl #2
   17010:	stmia	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17014:	ldrbmi	sl, [r1], -sp, lsr #20
   17018:			; <UNDEFINED> instruction: 0xf7ed2000
   1701c:	blls	91224 <stotal_xattr_bytes@@Base+0x4b68c>
   17020:	ldrsbgt	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   17024:	stmibmi	r0, {r0, r1, r2, r3, r4, r5, r6, fp, lr}
   17028:	andcs	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   1702c:	ldrsb	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   17030:	ldrsbls	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   17034:	ldmibpl	sl, {r0, r9, ip, pc}^
   17038:	andls	r4, r7, #-117440512	; 0xf9000000
   1703c:	ldmdbpl	ip, {r1, r3, r4, r7, r8, fp, ip, lr}
   17040:	ldmdapl	sl, {r0, r2, r9, ip, pc}
   17044:	andls	r5, r6, #1556480	; 0x17c000
   17048:	andls	r5, r2, #5898240	; 0x5a0000
   1704c:	andcs	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   17050:	andls	r4, r9, #221249536	; 0xd300000
   17054:			; <UNDEFINED> instruction: 0xf8534a77
   17058:	ldmpl	sl, {r1, r2, r3, sp, lr}
   1705c:	bmi	1dbb874 <__bss_end__@@Base+0x1935768>
   17060:	bmi	1dad2dc <__bss_end__@@Base+0x19271d0>
   17064:	andls	r5, fp, #10092544	; 0x9a0000
   17068:	ldmpl	sl, {r0, r2, r4, r5, r6, r9, fp, lr}
   1706c:	bmi	1d7b89c <__bss_end__@@Base+0x18f5790>
   17070:	andls	r5, r8, #10092544	; 0x9a0000
   17074:	ldmpl	fp, {r2, r4, r5, r6, r9, fp, lr}
   17078:	strbmi	r9, [r1], -r3, lsl #6
   1707c:			; <UNDEFINED> instruction: 0xf7ec4658
   17080:			; <UNDEFINED> instruction: 0xf8d8ef96
   17084:	blcs	3e308c <inode_info@@Base+0x1d3d4>
   17088:	blcs	c6cf0 <stotal_xattr_bytes@@Base+0x81158>
   1708c:			; <UNDEFINED> instruction: 0xf8d9d10e
   17090:	ldmdblt	fp, {ip, sp}^
   17094:	beq	4528fc <sort_info_list@@Base+0xc7fc>
   17098:	blx	ff3d509e <__bss_end__@@Base+0xfef4ef92>
   1709c:	beq	fe452904 <__bss_end__@@Base+0xfdfcc7f8>
   170a0:	blx	ff2d50a6 <__bss_end__@@Base+0xfee4ef9a>
   170a4:			; <UNDEFINED> instruction: 0xf8c92301
   170a8:	strb	r3, [r6, r0]!
   170ac:			; <UNDEFINED> instruction: 0xf7ff2000
   170b0:			; <UNDEFINED> instruction: 0xf7fffb47
   170b4:	blls	96948 <stotal_xattr_bytes@@Base+0x50db0>
   170b8:			; <UNDEFINED> instruction: 0xf7ed6818
   170bc:	blls	9155c <stotal_xattr_bytes@@Base+0x4b9c4>
   170c0:	ldmdavs	r8, {r8, sp}
   170c4:	stmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   170c8:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
   170cc:	cdp2	0, 5, cr15, cr0, cr0, {0}
   170d0:	blcs	31164 <_IO_stdin_used@@Base+0x14bb4>
   170d4:			; <UNDEFINED> instruction: 0xf04fbfc8
   170d8:	vldrle	s0, [r8, #-0]
   170dc:			; <UNDEFINED> instruction: 0xf853683b
   170e0:			; <UNDEFINED> instruction: 0xf10a002a
   170e4:			; <UNDEFINED> instruction: 0xf7ed0a01
   170e8:	stmdavs	r3!, {r4, r8, fp, sp, lr, pc}
   170ec:	cfldr64le	mvdx4, [r5], #332	; 0x14c
   170f0:	vstrle	d2, [ip, #-0]
   170f4:	beq	53238 <stotal_xattr_bytes@@Base+0xd6a0>
   170f8:	tstcs	r0, fp, lsr r8
   170fc:	eoreq	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   17100:	beq	93530 <stotal_xattr_bytes@@Base+0x4d998>
   17104:	stmdb	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17108:	ldrbmi	r6, [r3, #-2083]	; 0xfffff7dd
   1710c:	blls	18e4e4 <read_from_file_buffer2@@Base+0x8892c>
   17110:			; <UNDEFINED> instruction: 0xf0006818
   17114:	stmdavs	r3!, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   17118:	svclt	0x00c82b00
   1711c:	beq	53260 <stotal_xattr_bytes@@Base+0xd6c8>
   17120:	ldmdavs	r3!, {r3, r4, r8, sl, fp, ip, lr, pc}
   17124:	eoreq	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   17128:	beq	93558 <stotal_xattr_bytes@@Base+0x4d9c0>
   1712c:	stmia	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17130:	ldrbmi	r6, [r3, #-2083]	; 0xfffff7dd
   17134:	blcs	4e510 <stotal_xattr_bytes@@Base+0x8978>
   17138:			; <UNDEFINED> instruction: 0xf04fdd0c
   1713c:	ldmdavs	r3!, {r9, fp}
   17140:			; <UNDEFINED> instruction: 0xf8532100
   17144:			; <UNDEFINED> instruction: 0xf10a002a
   17148:			; <UNDEFINED> instruction: 0xf7ed0a01
   1714c:	stmdavs	r3!, {r1, r2, r6, r8, fp, sp, lr, pc}
   17150:	cfldr64le	mvdx4, [r4], #332	; 0x14c
   17154:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   17158:			; <UNDEFINED> instruction: 0xffe2f000
   1715c:	ldmdavs	r8, {r1, r8, r9, fp, ip, pc}
   17160:	ldm	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17164:	tstcs	r0, r2, lsl #22
   17168:			; <UNDEFINED> instruction: 0xf7ed6818
   1716c:	blls	29164c <read_from_file_buffer@@Base+0x4b9ec>
   17170:			; <UNDEFINED> instruction: 0xf0006818
   17174:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   17178:	svclt	0x00c82b00
   1717c:	beq	532c0 <stotal_xattr_bytes@@Base+0xd728>
   17180:	stmdavs	fp!, {r3, r4, r8, sl, fp, ip, lr, pc}
   17184:	eoreq	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   17188:	beq	935b8 <stotal_xattr_bytes@@Base+0x4da20>
   1718c:	ldm	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17190:	ldrbmi	r6, [r3, #-2083]	; 0xfffff7dd
   17194:	blcs	4e570 <stotal_xattr_bytes@@Base+0x89d8>
   17198:			; <UNDEFINED> instruction: 0xf04fdd0c
   1719c:	stmdavs	fp!, {r9, fp}
   171a0:			; <UNDEFINED> instruction: 0xf8532100
   171a4:			; <UNDEFINED> instruction: 0xf10a002a
   171a8:			; <UNDEFINED> instruction: 0xf7ed0a01
   171ac:	stmdavs	r3!, {r1, r2, r4, r8, fp, sp, lr, pc}
   171b0:	cfldr64le	mvdx4, [r4], #332	; 0x14c
   171b4:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   171b8:	blls	2457ac <dupl@@Base+0x3fb5c>
   171bc:			; <UNDEFINED> instruction: 0xf0006818
   171c0:	blls	116924 <read_from_file_buffer2@@Base+0x10d6c>
   171c4:			; <UNDEFINED> instruction: 0xf7ed6818
   171c8:	blls	111450 <read_from_file_buffer2@@Base+0xb898>
   171cc:	ldmdavs	r8, {r8, sp}
   171d0:	stmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   171d4:	blx	9d51ba <__bss_end__@@Base+0x54f0ae>
   171d8:	blls	310f1c <read_from_file_buffer@@Base+0xcb2bc>
   171dc:			; <UNDEFINED> instruction: 0xf0006818
   171e0:	blls	2d7064 <read_from_file_buffer@@Base+0x91404>
   171e4:			; <UNDEFINED> instruction: 0xf7ed6818
   171e8:	blls	2d1430 <read_from_file_buffer@@Base+0x8b7d0>
   171ec:	ldmdavs	r8, {r8, sp}
   171f0:	ldm	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   171f4:	svclt	0x0000e7e1
   171f8:	andeq	sp, r1, r0, lsl #25
   171fc:	andeq	r0, r0, r0, lsl #5
   17200:	andeq	sp, r1, r2, ror ip
   17204:	muleq	r0, r0, r2
   17208:	andeq	r0, r0, r0, ror #5
   1720c:	andeq	fp, r0, lr, lsl sl
   17210:	andeq	r0, r0, r4, lsl #7
   17214:	andeq	r0, r0, r8, asr #6
   17218:	andeq	fp, r0, r2, lsr sl
   1721c:	andeq	r0, r0, r0, lsl #7
   17220:			; <UNDEFINED> instruction: 0x000002b8
   17224:	andeq	r0, r0, r4, lsr #7
   17228:	andeq	r0, r0, r4, lsr #5
   1722c:	andeq	r0, r0, r4, asr r2
   17230:	andeq	lr, r2, r0, lsl #22
   17234:	andeq	r0, r0, ip, lsr #7
   17238:	andeq	r0, r0, r0, lsr #6
   1723c:	andeq	r0, r0, r8, lsr #7
   17240:	andeq	r0, r0, ip, asr #6
   17244:	andeq	r0, r0, r8, ror #6
   17248:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1724c:	movwcs	fp, #1296	; 0x510
   17250:	ldrmi	r4, [r9], -r5, lsl #24
   17254:	ldrbtmi	r4, [ip], #-2565	; 0xfffff5fb
   17258:	ldrbtmi	r3, [sl], #-1028	; 0xfffffbfc
   1725c:			; <UNDEFINED> instruction: 0xf7ec4620
   17260:	strtmi	lr, [r0], -ip, ror #30
   17264:	svclt	0x0000bd10
   17268:	andeq	lr, r2, r2, ror #17
   1726c:			; <UNDEFINED> instruction: 0xfffffd53
   17270:	push	{r0, r5, r8, fp, lr}
   17274:	ldrbtmi	r4, [r9], #-1008	; 0xfffffc10
   17278:	addlt	r4, r3, r0, lsr #30
   1727c:			; <UNDEFINED> instruction: 0x461e4614
   17280:	strcs	r4, [r0, #-1546]	; 0xfffff9f6
   17284:	andhi	pc, r7, r1, asr r8	; <UNPREDICTABLE>
   17288:	strls	r4, [r0, #-1543]	; 0xfffff9f9
   1728c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   17290:	movwcs	lr, #2520	; 0x9d8
   17294:	bl	119d524 <__bss_end__@@Base+0xd17418>
   17298:			; <UNDEFINED> instruction: 0xf7ec0303
   1729c:	tstcc	r1, r2, lsr #30
   172a0:			; <UNDEFINED> instruction: 0xf1b0bf08
   172a4:	strdle	r3, [fp], -pc	; <UNPREDICTABLE>
   172a8:	ldrtmi	r9, [r8], -fp, lsl #18
   172ac:			; <UNDEFINED> instruction: 0xf7f0464a
   172b0:	strbmi	pc, [r8, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
   172b4:	andcs	fp, r1, r8, lsr #31
   172b8:	andlt	sp, r3, r5, lsl fp
   172bc:	mvnshi	lr, #12386304	; 0xbd0000
   172c0:	svc	0x00f0f7ec
   172c4:			; <UNDEFINED> instruction: 0xf7ec6800
   172c8:	ldmib	r8, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
   172cc:	stmiane	r2!, {r8, r9, sp}
   172d0:	movweq	lr, #15174	; 0x3b46
   172d4:	stmdami	sl, {r0, r9, sl, lr}
   172d8:			; <UNDEFINED> instruction: 0xf7ff4478
   172dc:	strtmi	pc, [r8], -sp, lsr #21
   172e0:	pop	{r0, r1, ip, sp, pc}
   172e4:	stmdami	r7, {r4, r5, r6, r7, r8, r9, pc}
   172e8:			; <UNDEFINED> instruction: 0xf7ff4478
   172ec:	strtmi	pc, [r8], -r5, lsr #21
   172f0:	pop	{r0, r1, ip, sp, pc}
   172f4:	svclt	0x000083f0
   172f8:	andeq	sp, r1, r6, asr #19
   172fc:	andeq	r0, r0, ip, lsl r3
   17300:	andeq	fp, r0, r4, ror r7
   17304:	andeq	r5, r0, r8, asr #8
   17308:	mvnsmi	lr, #737280	; 0xb4000
   1730c:	cfldr32vc	mvfx15, [fp, #-692]	; 0xfffffd4c
   17310:	strmi	r4, [r4], -fp, lsl #12
   17314:	movwcs	lr, #31181	; 0x79cd
   17318:	bmi	fe2c1350 <__bss_end__@@Base+0xfde3b244>
   1731c:	blmi	fe29f724 <__bss_end__@@Base+0xfde19618>
   17320:	strls	r4, [r5], #-1146	; 0xfffffb86
   17324:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   17328:			; <UNDEFINED> instruction: 0xf04f9399
   1732c:	blmi	fe1d7f34 <__bss_end__@@Base+0xfdd51e28>
   17330:	movwls	r4, #13435	; 0x347b
   17334:	ldmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17338:			; <UNDEFINED> instruction: 0xf0402800
   1733c:	stmdage	ip, {r0, r2, r3, r6, r7, pc}
   17340:	andhi	pc, ip, #14614528	; 0xdf0000
   17344:	ldc	7, cr15, [ip, #944]	; 0x3b0
   17348:	svcls	0x00034b82
   1734c:	bls	168734 <read_from_file_buffer2@@Base+0x62b7c>
   17350:	strteq	pc, [fp], -sp, lsl #2
   17354:			; <UNDEFINED> instruction: 0x17d558f8
   17358:			; <UNDEFINED> instruction: 0xf7ec4614
   1735c:	blmi	1fd2b3c <__bss_end__@@Base+0x1b4ca30>
   17360:			; <UNDEFINED> instruction: 0xe01b58ff
   17364:	strtmi	r9, [r2], -r3, lsl #16
   17368:			; <UNDEFINED> instruction: 0x462b497c
   1736c:	andls	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   17370:			; <UNDEFINED> instruction: 0xf8d99600
   17374:			; <UNDEFINED> instruction: 0xf0010000
   17378:	ldmiblt	r8!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   1737c:			; <UNDEFINED> instruction: 0x46226838
   17380:			; <UNDEFINED> instruction: 0xf001462b
   17384:	bllt	1c55a60 <__bss_end__@@Base+0x17cf954>
   17388:	ldrdeq	pc, [r0], -r9
   1738c:	strtmi	r4, [fp], -r2, lsr #12
   17390:			; <UNDEFINED> instruction: 0xf9aef001
   17394:			; <UNDEFINED> instruction: 0x4640bb38
   17398:	blx	13d539c <__bss_end__@@Base+0xf4f290>
   1739c:			; <UNDEFINED> instruction: 0x46226838
   173a0:	strls	r4, [r0], -fp, lsr #12
   173a4:	blx	9533b0 <__bss_end__@@Base+0x4cd2a4>
   173a8:	sbcsle	r2, fp, r0, lsl #16
   173ac:	strmi	r4, [r4], -r9, ror #22
   173b0:	andls	r9, r4, r3, lsl #20
   173b4:			; <UNDEFINED> instruction: 0xf7ec58d0
   173b8:	ldmdavc	r3!, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   173bc:			; <UNDEFINED> instruction: 0x4620b113
   173c0:	blx	fe7d33cc <__bss_end__@@Base+0xfe34d2c0>
   173c4:			; <UNDEFINED> instruction: 0xf7eca80c
   173c8:	bmi	1993200 <__bss_end__@@Base+0x150d0f4>
   173cc:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
   173d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   173d4:			; <UNDEFINED> instruction: 0x405a9b99
   173d8:	adcshi	pc, r1, r0, asr #32
   173dc:			; <UNDEFINED> instruction: 0xf50d9804
   173e0:	pop	{r0, r1, r3, r4, r8, sl, fp, ip, sp, lr}
   173e4:	mcrls	3, 0, r8, cr3, cr0, {7}
   173e8:	andls	r4, r4, sl, asr fp
   173ec:			; <UNDEFINED> instruction: 0xf7ec58f0
   173f0:	ldmdbmi	ip, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}^
   173f4:	strtmi	r4, [fp], -r2, lsr #12
   173f8:	stmdavs	r8, {r0, r4, r5, r6, fp, ip, lr}
   173fc:			; <UNDEFINED> instruction: 0xffc6f000
   17400:	tstcs	r0, r9, asr fp
   17404:	andls	r4, r6, #2097152	; 0x200000
   17408:	ldmdage	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   1740c:			; <UNDEFINED> instruction: 0xf7ec9309
   17410:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17414:	addhi	pc, fp, r0, asr #32
   17418:			; <UNDEFINED> instruction: 0x4620ac52
   1741c:	ldc	7, cr15, [r0, #-944]!	; 0xfffffc50
   17420:	blmi	14bec34 <__bss_end__@@Base+0x1038b28>
   17424:			; <UNDEFINED> instruction: 0x462858f5
   17428:	stc	7, cr15, [lr, #944]	; 0x3b0
   1742c:			; <UNDEFINED> instruction: 0x46204b50
   17430:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   17434:	bl	13e050 <read_from_file_buffer2@@Base+0x38498>
   17438:	stmiavs	r2!, {r0, r1, sl, ip}
   1743c:			; <UNDEFINED> instruction: 0x6700e9d4
   17440:	stmvc	r0, {r1, r5, ip, sp, lr, pc}
   17444:	svc	0x004cf7ec
   17448:	strtmi	r9, [r8], -r9, lsl #22
   1744c:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   17450:	ldrle	r0, [fp], #-475	; 0xfffffe25
   17454:			; <UNDEFINED> instruction: 0xf1039b06
   17458:	blcs	17980 <ZSTD_maxCLevel@plt+0x13484>
   1745c:	svcls	0x0003d050
   17460:	mcrrmi	13, 0, sl, r4, cr11
   17464:	blmi	1128d74 <__bss_end__@@Base+0xca2c68>
   17468:	ldmdbpl	lr!, {r2, fp, ip, pc}
   1746c:	strdcc	r5, [r8], #-140	; 0xffffff74
   17470:	ldmdavs	r3!, {r8, sl, ip, pc}
   17474:	ldmdbvs	r6!, {r1, r2, r5, fp, sp, lr}^
   17478:			; <UNDEFINED> instruction: 0x300147b0
   1747c:	stmdals	r4, {r2, r4, r5, ip, lr, pc}
   17480:	blx	fe25348c <__bss_end__@@Base+0xfddcd380>
   17484:			; <UNDEFINED> instruction: 0xf0019806
   17488:	ldr	pc, [fp, fp, ror #16]
   1748c:			; <UNDEFINED> instruction: 0xf1039b04
   17490:	blls	1975b8 <read_from_file_buffer2@@Base+0x91a00>
   17494:			; <UNDEFINED> instruction: 0xf103b15b
   17498:	strbmi	r0, [r2], -r8, asr #2
   1749c:	ldcl	7, cr15, [r4, #-944]!	; 0xfffffc50
   174a0:			; <UNDEFINED> instruction: 0xf0019804
   174a4:	stmdals	r6, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   174a8:			; <UNDEFINED> instruction: 0xf85af001
   174ac:	andls	lr, r1, sl, lsl #15
   174b0:	stmdals	r7, {r1, r4, r5, r9, sl, lr}
   174b4:			; <UNDEFINED> instruction: 0xf8cd463b
   174b8:			; <UNDEFINED> instruction: 0xf7ff8000
   174bc:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   174c0:	stmdami	lr!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   174c4:			; <UNDEFINED> instruction: 0xf7ff4478
   174c8:	stmdami	sp!, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   174cc:			; <UNDEFINED> instruction: 0xf7ff4478
   174d0:			; <UNDEFINED> instruction: 0xf7eff9b3
   174d4:			; <UNDEFINED> instruction: 0xe010fbdb
   174d8:	bls	ea158 <stotal_xattr_bytes@@Base+0xa45c0>
   174dc:			; <UNDEFINED> instruction: 0xf7ec58d0
   174e0:	stmdage	ip, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   174e4:	svc	0x002af7ec
   174e8:	stmdami	r6!, {r0, r1, r5, fp, sp, lr}
   174ec:	ldmdavs	r9, {r1, r3, r5, fp, sp, lr}^
   174f0:			; <UNDEFINED> instruction: 0xf7ff4478
   174f4:			; <UNDEFINED> instruction: 0xf7eff9a1
   174f8:	andcs	pc, r1, r9, asr #23
   174fc:	cdp	7, 10, cr15, cr8, cr12, {7}
   17500:	ldrtmi	r9, [r2], -r8, lsl #22
   17504:			; <UNDEFINED> instruction: 0xf8cd9807
   17508:	movwls	r8, #4096	; 0x1000
   1750c:			; <UNDEFINED> instruction: 0xf7ff463b
   17510:	stmdbls	r8, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   17514:			; <UNDEFINED> instruction: 0xd1a22800
   17518:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   1751c:			; <UNDEFINED> instruction: 0xf98cf7ff
   17520:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   17524:			; <UNDEFINED> instruction: 0xf988f7ff
   17528:	blx	fec554ee <__bss_end__@@Base+0xfe7cf3e2>
   1752c:	blmi	4114c8 <priority_list@@Base+0xb3c8>
   17530:	ldmpl	r0, {r0, r1, r9, fp, ip, pc}^
   17534:	ldrmi	r9, [r8, r9, lsl #22]
   17538:			; <UNDEFINED> instruction: 0xf7eca852
   1753c:			; <UNDEFINED> instruction: 0xf7ecef00
   17540:	svclt	0x0000ed6c
   17544:	andeq	sp, r1, ip, lsl r9
   17548:	andeq	r0, r0, r0, lsl #5
   1754c:	andeq	sp, r1, ip, lsl #18
   17550:	andeq	r5, r0, r0, lsl #8
   17554:	andeq	r0, r0, r0, ror r3
   17558:			; <UNDEFINED> instruction: 0x000003bc
   1755c:	strdeq	r0, [r0], -ip
   17560:	andeq	sp, r1, lr, ror #16
   17564:	andeq	r0, r0, ip, ror r2
   17568:	andeq	r0, r0, r8, asr #4
   1756c:			; <UNDEFINED> instruction: 0x000003b0
   17570:	andeq	r0, r0, r0, lsl #6
   17574:	andeq	r0, r0, ip, ror #5
   17578:	andeq	r0, r0, ip, lsl #5
   1757c:	andeq	r5, r0, r4, lsr #5
   17580:	andeq	r5, r0, ip, asr #5
   17584:	ldrdeq	r5, [r0], -r4
   17588:	andeq	r5, r0, lr, asr #4
   1758c:	andeq	r5, r0, r6, ror r2
   17590:	mvnsmi	lr, sp, lsr #18
   17594:	ldcmi	0, cr11, [r2], #-824	; 0xfffffcc8
   17598:	movweq	lr, #6605	; 0x19cd
   1759c:	ldrbtmi	r6, [ip], #-2563	; 0xfffff5fd
   175a0:	ldmdavs	fp, {r4, r5, fp, lr}
   175a4:	stmdavs	r0, {r5, fp, ip, lr}
   175a8:			; <UNDEFINED> instruction: 0xf04f904d
   175ac:	stmdami	lr!, {}	; <UNPREDICTABLE>
   175b0:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
   175b4:	strmi	r9, [r4], -r0
   175b8:			; <UNDEFINED> instruction: 0xf7ff4618
   175bc:	blmi	b17058 <__bss_end__@@Base+0x690f4c>
   175c0:	strmi	r2, [r2], -r0, lsl #2
   175c4:	stmiapl	r3!, {r0, r1, r9, ip, pc}^
   175c8:	movwls	sl, #22534	; 0x5806
   175cc:	svc	0x000af7ec
   175d0:	teqle	fp, r0, lsl #16
   175d4:	strcs	sl, [r1, -r6, lsl #16]
   175d8:	mrrc	7, 14, pc, r2, cr12	; <UNPREDICTABLE>
   175dc:	blmi	93dde4 <__bss_end__@@Base+0x4b7cd8>
   175e0:	bls	12d934 <read_from_file_buffer2@@Base+0x27d7c>
   175e4:			; <UNDEFINED> instruction: 0xf853681b
   175e8:	blls	e7678 <stotal_xattr_bytes@@Base+0xa1ae0>
   175ec:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}^
   175f0:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
   175f4:	ldmib	r3, {r0, r1, r3, r4, r9, fp, sp, lr}^
   175f8:	strbmi	r0, [r0], #-257	; 0xfffffeff
   175fc:			; <UNDEFINED> instruction: 0xf938f7f2
   17600:	bls	71694 <stotal_xattr_bytes@@Base+0x2bafc>
   17604:	bls	28058 <_IO_stdin_used@@Base+0xbaa8>
   17608:	blls	c7220 <stotal_xattr_bytes@@Base+0x81688>
   1760c:			; <UNDEFINED> instruction: 0x46058018
   17610:	ldmpl	r6, {r3, r4, r8, r9, fp, lr}^
   17614:			; <UNDEFINED> instruction: 0xf7ec4630
   17618:	stmdavs	r3!, {r3, r4, r7, sl, fp, sp, lr, pc}
   1761c:	ldrbhi	r4, [sp], #1584	; 0x630
   17620:	eorvc	pc, r8, r3, lsl #17
   17624:	stc	7, cr15, [r2], {236}	; 0xec
   17628:	stccs	8, cr6, [r0], {100}	; 0x64
   1762c:	stmdage	r6, {r0, r5, r6, r7, r8, ip, lr, pc}
   17630:	cdp	7, 5, cr15, cr6, cr12, {7}
   17634:	blmi	2e9e7c <read_from_file_buffer@@Base+0xa421c>
   17638:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1763c:	blls	13716ac <__bss_end__@@Base+0xeeb5a0>
   17640:	qaddle	r4, sl, fp
   17644:	sublt	r9, lr, r3, lsl #16
   17648:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1764c:	bls	2a278 <_IO_stdin_used@@Base+0xdcc8>
   17650:	blls	16d998 <read_from_file_buffer2@@Base+0x67de0>
   17654:	stmdage	r6, {r3, r4, r7, r8, r9, sl, lr}
   17658:	cdp	7, 7, cr15, cr0, cr12, {7}
   1765c:	ldcl	7, cr15, [ip], {236}	; 0xec
   17660:	muleq	r1, lr, r6
   17664:	andeq	r0, r0, r0, lsl #5
   17668:	andeq	sp, r1, sl, lsl #13
   1766c:	andeq	r0, r0, r8, asr #4
   17670:	muleq	r0, r4, r2
   17674:	andeq	r0, r0, r0, ror r3
   17678:	andeq	sp, r1, r4, lsl #12
   1767c:	blmi	fe62a0e0 <__bss_end__@@Base+0xfe1a3fd4>
   17680:	push	{r1, r3, r4, r5, r6, sl, lr}
   17684:			; <UNDEFINED> instruction: 0xf5ad4ff0
   17688:	ldmpl	r3, {r0, r1, r4, r8, sl, fp, ip, sp, lr}^
   1768c:	strmi	sl, [r5], -sl, lsl #24
   17690:	orrsls	r6, r1, #1769472	; 0x1b0000
   17694:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17698:			; <UNDEFINED> instruction: 0x46204b92
   1769c:	movwls	r4, #1147	; 0x47b
   176a0:			; <UNDEFINED> instruction: 0xf7ec461e
   176a4:	smlabbcs	r2, r2, lr, lr
   176a8:			; <UNDEFINED> instruction: 0xf7ec4620
   176ac:			; <UNDEFINED> instruction: 0x210fed9c
   176b0:			; <UNDEFINED> instruction: 0xf7ec4620
   176b4:			; <UNDEFINED> instruction: 0x210aed98
   176b8:			; <UNDEFINED> instruction: 0xf7ec4620
   176bc:	bge	ad2d14 <__bss_end__@@Base+0x64cc08>
   176c0:	andcs	r4, r0, r1, lsr #12
   176c4:	stc	7, cr15, [sl, #-944]!	; 0xfffffc50
   176c8:	tstcs	r0, r8, lsr #12
   176cc:	ldcl	7, cr15, [lr, #-944]	; 0xfffffc50
   176d0:	andcc	r9, r1, r1
   176d4:	sbchi	pc, r9, r0
   176d8:	addne	pc, r0, pc, asr #8
   176dc:	ldcl	7, cr15, [r6, #-944]!	; 0xfffffc50
   176e0:	stmdacs	r0, {r0, r1, ip, pc}
   176e4:	rschi	pc, r8, r0
   176e8:	stmdage	sl, {r9, fp, ip, pc}^
   176ec:	tstcs	r0, lr, ror fp
   176f0:	movwls	r5, #26835	; 0x68d3
   176f4:	cdp	7, 7, cr15, cr6, cr12, {7}
   176f8:	stmdacs	r0, {r2, ip, pc}
   176fc:	sbchi	pc, lr, r0, asr #32
   17700:	vst2.16	{d26-d27}, [pc], sl
   17704:			; <UNDEFINED> instruction: 0xf7ec4700
   17708:	bls	52600 <stotal_xattr_bytes@@Base+0xca68>
   1770c:			; <UNDEFINED> instruction: 0xf6cf4b77
   17710:			; <UNDEFINED> instruction: 0x469177ff
   17714:	ldmpl	r3, {r1, r3, r4, r5, r7, r9, sl, lr}^
   17718:	blls	bc328 <stotal_xattr_bytes@@Base+0x76790>
   1771c:			; <UNDEFINED> instruction: 0xf0006818
   17720:	blvs	115616c <__bss_end__@@Base+0xcd0060>
   17724:	mrseq	pc, (UNDEF: 88)	; <UNPREDICTABLE>
   17728:	tstls	r5, r5, lsl #12
   1772c:			; <UNDEFINED> instruction: 0xf0002c00
   17730:			; <UNDEFINED> instruction: 0xf10480c0
   17734:	svcls	0x00040048
   17738:	strcs	r4, [r1], -r8, lsr #8
   1773c:			; <UNDEFINED> instruction: 0xf0032300
   17740:	ldmdaeq	fp, {r0, r9}^
   17744:	b	1103b94 <__bss_end__@@Base+0xc7da88>
   17748:	addslt	r0, fp, #671088640	; 0x28000000
   1774c:	blcs	95798 <stotal_xattr_bytes@@Base+0x4fc00>
   17750:	ldrmi	fp, [r3], #-274	; 0xfffffeee
   17754:	addslt	r4, fp, #65011712	; 0x3e00000
   17758:	mvnsle	r4, r1, lsl #5
   1775c:			; <UNDEFINED> instruction: 0x832b4a64
   17760:	andcc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   17764:	tstlt	r3, fp, lsl r8
   17768:			; <UNDEFINED> instruction: 0xf10007f3
   1776c:			; <UNDEFINED> instruction: 0x63ac8092
   17770:			; <UNDEFINED> instruction: 0x6704e9d5
   17774:	addsmi	r1, pc, #59506688	; 0x38c0000
   17778:	adcmi	fp, r6, #8, 30
   1777c:	blmi	178bd38 <__bss_end__@@Base+0x1305c2c>
   17780:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   17784:			; <UNDEFINED> instruction: 0xf7ec4620
   17788:	bmi	1712710 <__bss_end__@@Base+0x128c604>
   1778c:			; <UNDEFINED> instruction: 0x4620b2b3
   17790:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   17794:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   17798:	bl	1255750 <__bss_end__@@Base+0xdcf644>
   1779c:	stmib	r5, {r8, r9, sp}^
   177a0:	stccs	3, cr4, [r0], {9}
   177a4:			; <UNDEFINED> instruction: 0xf10dd059
   177a8:			; <UNDEFINED> instruction: 0xf8cd0826
   177ac:	and	sl, r7, ip, lsl r0
   177b0:			; <UNDEFINED> instruction: 0xf8b88b2a
   177b4:	addsmi	r3, sl, #0
   177b8:	stmibvs	r4!, {r5, r6, ip, lr, pc}^
   177bc:	rsbsle	r2, r5, r0, lsl #24
   177c0:	movwcs	lr, #2516	; 0x9d4
   177c4:	svclt	0x0008429f
   177c8:			; <UNDEFINED> instruction: 0xd1f64296
   177cc:	ldmvs	sl, {r0, r1, r5, r9, fp, sp, lr}
   177d0:	addsmi	r1, pc, #55312384	; 0x34c0000
   177d4:	addsmi	fp, r6, #8, 30
   177d8:	blmi	11cbf9c <__bss_end__@@Base+0xd45e90>
   177dc:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   177e0:			; <UNDEFINED> instruction: 0xf7ec4658
   177e4:	vstmiahi	r1!, {d30-<overflow reg d54>}
   177e8:	mlage	r8, r4, r8, pc	; <UNPREDICTABLE>
   177ec:			; <UNDEFINED> instruction: 0xf8a84658
   177f0:			; <UNDEFINED> instruction: 0xf7ec1000
   177f4:			; <UNDEFINED> instruction: 0xf1baeb1c
   177f8:	bicsle	r0, r9, r0, lsl #30
   177fc:	strbmi	r9, [r3], -r1, lsl #20
   17800:	strtmi	r9, [r0], -r3, lsl #18
   17804:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   17808:			; <UNDEFINED> instruction: 0xf8b88b29
   1780c:	addsmi	r2, r1, #0
   17810:	teqle	fp, r3, lsl #13
   17814:			; <UNDEFINED> instruction: 0xf10b6a23
   17818:	stmdals	r5, {r3, r6, sl, fp}
   1781c:	ldmdavs	r9, {r1, r4, r5, r9, sl, lr}^
   17820:			; <UNDEFINED> instruction: 0xf7ec4461
   17824:	strmi	lr, [r2], r8, ror #23
   17828:			; <UNDEFINED> instruction: 0xf0004658
   1782c:			; <UNDEFINED> instruction: 0xf1bafe99
   17830:	bicle	r0, r2, r0, lsl #30
   17834:			; <UNDEFINED> instruction: 0xf8dd2048
   17838:			; <UNDEFINED> instruction: 0xf7eca01c
   1783c:	strmi	lr, [r6], -r8, asr #25
   17840:	suble	r2, r2, r0, lsl #16
   17844:	subcs	r4, r8, #42991616	; 0x2900000
   17848:	bl	fe7d5800 <__bss_end__@@Base+0xfe34f6f4>
   1784c:	ldrtmi	r4, [r5], -r8, lsr #12
   17850:	cdp2	0, 8, cr15, cr6, cr0, {0}
   17854:	rsbsvs	r2, r4, #67108864	; 0x4000000
   17858:	blmi	a3032c <__bss_end__@@Base+0x5aa220>
   1785c:			; <UNDEFINED> instruction: 0xf8594629
   17860:	ldmdavs	r8, {r0, r1, ip, sp}
   17864:	blx	1bd386e <__bss_end__@@Base+0x174d762>
   17868:	stmdami	r5!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   1786c:			; <UNDEFINED> instruction: 0xf7fe4478
   17870:			; <UNDEFINED> instruction: 0xf7efffe3
   17874:	andcs	pc, r1, fp, lsl #20
   17878:	stcl	7, cr15, [sl], #944	; 0x3b0
   1787c:	bls	72110 <stotal_xattr_bytes@@Base+0x2c578>
   17880:	ldmdavs	r8, {r0, r1, r8, fp, ip, pc}
   17884:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   17888:	strb	r4, [r3, r3, lsl #13]
   1788c:	cdp2	0, 6, cr15, cr8, cr0, {0}
   17890:	movwcs	lr, #1939	; 0x793
   17894:			; <UNDEFINED> instruction: 0xf88563ab
   17898:			; <UNDEFINED> instruction: 0xe769303d
   1789c:	bls	2a4f8 <_IO_stdin_used@@Base+0xdf48>
   178a0:	blls	1adbe8 <read_from_file_buffer2@@Base+0xa8030>
   178a4:	stmdage	sl, {r3, r4, r7, r8, r9, sl, lr}^
   178a8:	stcl	7, cr15, [r8, #-944]	; 0xfffffc50
   178ac:			; <UNDEFINED> instruction: 0xa01cf8dd
   178b0:			; <UNDEFINED> instruction: 0x2601e7d3
   178b4:	ldrb	r4, [r1, -r3, lsr #12]
   178b8:	ldmdami	r3, {r1, r4, r8, fp, lr}
   178bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   178c0:			; <UNDEFINED> instruction: 0xffbaf7fe
   178c4:			; <UNDEFINED> instruction: 0xf9e2f7ef
   178c8:	ldmdbmi	r0, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   178cc:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
   178d0:			; <UNDEFINED> instruction: 0xf7fe4478
   178d4:			; <UNDEFINED> instruction: 0xf7efffb1
   178d8:			; <UNDEFINED> instruction: 0xe7ccf9d9
   178dc:			; <UNDEFINED> instruction: 0x0001d5bc
   178e0:	andeq	r0, r0, r0, lsl #5
   178e4:	andeq	sp, r1, r0, lsr #11
   178e8:	andeq	r0, r0, r8, asr #4
   178ec:	andeq	r0, r0, r0, ror #5
   178f0:	andeq	r0, r0, r8, ror r3
   178f4:	andeq	r0, r0, r0, ror r3
   178f8:	andeq	r0, r0, r8, lsr #5
   178fc:	andeq	r0, r0, r4, lsr #7
   17900:	andeq	fp, r0, r8, lsr #4
   17904:	andeq	fp, r0, r4, lsl r2
   17908:	andeq	r4, r0, r6, lsl #26
   1790c:	andeq	fp, r0, r2, lsl #4
   17910:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   17914:			; <UNDEFINED> instruction: 0x3090f8d0
   17918:	ldrtlt	r4, [r0], #-1538	; 0xfffff9fe
   1791c:	addmi	r6, fp, #25600	; 0x6400
   17920:	cmplt	r1, lr, lsl r0
   17924:	ldrdlt	r6, [r0, #-168]	; 0xffffff58
   17928:	sbcvs	r6, r8, #67108864	; 0x4000000
   1792c:			; <UNDEFINED> instruction: 0x1090f8d2
   17930:	svclt	0x0004428b
   17934:			; <UNDEFINED> instruction: 0xf8c26ad9
   17938:	bvs	fe61bb80 <__bss_end__@@Base+0xfe195a74>
   1793c:	bvs	1660944 <__bss_end__@@Base+0x11da838>
   17940:	strmi	lr, [fp], #-2499	; 0xfffff63d
   17944:	subvs	fp, r1, #160, 2	; 0x28
   17948:	tstlt	r1, r9, asr sl
   1794c:	ldmdbvs	r1, {r3, r7, r9, sp, lr}^
   17950:	ldrmi	r2, [r8], -r0, lsl #8
   17954:	addsvs	r6, ip, #92, 4	; 0xc0000005
   17958:	ldflts	f3, [r0], #-4
   1795c:			; <UNDEFINED> instruction: 0x47706151
   17960:	addmi	r6, r3, #216, 20	; 0xd8000
   17964:	tstcs	r0, r4, lsl #30
   17968:	addsne	pc, r0, r2, asr #17
   1796c:	ubfx	sp, fp, #3, #5
   17970:	strmi	lr, [r0, #-2515]	; 0xfffff62d
   17974:	rsbmi	r1, ip, sp, ror #15
   17978:	adclt	r1, r4, #100, 22	; 0x19000
   1797c:	streq	lr, [r4], #2818	; 0xb02
   17980:	addsne	pc, r4, r4, asr #17
   17984:	svclt	0x0000e7e1
   17988:			; <UNDEFINED> instruction: 0x4604b510
   1798c:	subcc	r6, r8, r0, lsl #17
   17990:	ldc	7, cr15, [ip], {236}	; 0xec
   17994:	stmdavs	r2!, {r3, r4, r5, r8, ip, sp, pc}^
   17998:	andvs	r2, r4, #0, 2
   1799c:	sbcvs	r3, r1, #268435456	; 0x10000000
   179a0:	movwvs	r6, #4194	; 0x1062
   179a4:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
   179a8:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   179ac:			; <UNDEFINED> instruction: 0xf7fe4478
   179b0:			; <UNDEFINED> instruction: 0xf7efff43
   179b4:	andcs	pc, r1, fp, ror #18
   179b8:	mcrr	7, 14, pc, sl, cr12	; <UNPREDICTABLE>
   179bc:	andeq	fp, r0, lr, lsr r2
   179c0:	andeq	r4, r0, r8, lsl ip
   179c4:	sbclt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
   179c8:	tstcs	r0, r4, lsl #12
   179cc:	movwcs	lr, #18893	; 0x49cd
   179d0:	bmi	12819f0 <__bss_end__@@Base+0xdfb8e4>
   179d4:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   179d8:	strls	r9, [r1], #-258	; 0xfffffefe
   179dc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   179e0:			; <UNDEFINED> instruction: 0xf04f934d
   179e4:	strtmi	r0, [r3], -r0, lsl #6
   179e8:	movwls	r3, #13080	; 0x3318
   179ec:	ldcl	7, cr15, [sl], #944	; 0x3b0
   179f0:	cmnle	r9, r0, lsl #16
   179f4:	stmdage	r6, {r0, r8, r9, fp, ip, pc}
   179f8:	ldrteq	pc, [r0], #-259	; 0xfffffefd	; <UNPREDICTABLE>
   179fc:	b	10559b4 <__bss_end__@@Base+0xbcf8a8>
   17a00:			; <UNDEFINED> instruction: 0xf7ec9803
   17a04:	and	lr, pc, r2, lsr #21
   17a08:	blcs	31e5c <_IO_stdin_used@@Base+0x158ac>
   17a0c:			; <UNDEFINED> instruction: 0xf8d2d052
   17a10:	blcs	23c58 <_IO_stdin_used@@Base+0x76a8>
   17a14:			; <UNDEFINED> instruction: 0xf7ffd062
   17a18:	andls	pc, r2, sp, ror pc	; <UNPREDICTABLE>
   17a1c:	ldmiblt	r3, {r1, r8, r9, fp, ip, pc}^
   17a20:	strtmi	r9, [r0], -r3, lsl #18
   17a24:	stc	7, cr15, [r2, #-944]	; 0xfffffc50
   17a28:	ldmvs	r3, {r0, r9, fp, ip, pc}^
   17a2c:	blcs	29274 <_IO_stdin_used@@Base+0xccc4>
   17a30:	blls	8c1e0 <stotal_xattr_bytes@@Base+0x46648>
   17a34:	ldmdavs	fp, {r1, r3, r4, r6, fp, sp, lr}
   17a38:	ble	ffbe84a8 <__bss_end__@@Base+0xff76239c>
   17a3c:	strtmi	r9, [r8], -r1, lsl #26
   17a40:			; <UNDEFINED> instruction: 0xffa2f7ff
   17a44:	stmdbvs	sl!, {r0, r1, r3, r5, r6, fp, sp, lr}^
   17a48:	svclt	0x00c84293
   17a4c:	andls	r6, r2, fp, ror #2
   17a50:	blcs	3e660 <append_fragments@@Base+0x8bc4>
   17a54:	stmdals	r2, {r2, r5, r6, r7, ip, lr, pc}
   17a58:	ldmdbls	r2, {r9, sp}^
   17a5c:	strbhi	r2, [r2, r1, lsl #6]
   17a60:	eorscc	pc, ip, r0, lsl #17
   17a64:	subcs	pc, r0, r0, lsl #17
   17a68:	stflsd	f3, [r5, #-612]	; 0xfffffd9c
   17a6c:	strbne	r9, [r9, r4, lsl #24]!
   17a70:	b	fe06fb8c <__bss_end__@@Base+0xfdbe9a80>
   17a74:	andvs	r0, r4, r4, lsl #6
   17a78:	stmdbls	r1, {r0, r1, r3, r4, r6, r9, fp, ip}
   17a7c:	bl	844f0 <stotal_xattr_bytes@@Base+0x3e958>
   17a80:			; <UNDEFINED> instruction: 0xf8d30383
   17a84:	subvs	r1, r1, #148	; 0x94
   17a88:	addseq	pc, r4, r3, asr #17
   17a8c:	smlabblt	r1, r2, r2, r6
   17a90:	stmdage	r6, {r3, r7, r9, sp, lr}
   17a94:	stc	7, cr15, [r4], #-944	; 0xfffffc50
   17a98:			; <UNDEFINED> instruction: 0xf7ec9803
   17a9c:	bmi	6521c4 <__bss_end__@@Base+0x1cc0b8>
   17aa0:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   17aa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17aa8:	subsmi	r9, sl, sp, asr #22
   17aac:	stmdals	r2, {r1, r5, r8, ip, lr, pc}
   17ab0:	ldclt	0, cr11, [r0, #-316]!	; 0xfffffec4
   17ab4:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}^
   17ab8:	addsmi	r6, sl, #1769472	; 0x1b0000
   17abc:	vstrls	s26, [r1, #-32]	; 0xffffffe0
   17ac0:			; <UNDEFINED> instruction: 0xf7ff4628
   17ac4:	stmdbvs	fp!, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   17ac8:	cmnvs	fp, r1, lsl #6
   17acc:	str	r9, [r5, r2]!
   17ad0:			; <UNDEFINED> instruction: 0xf8d09801
   17ad4:	blcs	23d1c <_IO_stdin_used@@Base+0x776c>
   17ad8:			; <UNDEFINED> instruction: 0xe79fd19d
   17adc:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}^
   17ae0:	addsmi	r6, sl, #1769472	; 0x1b0000
   17ae4:			; <UNDEFINED> instruction: 0xe7eada9a
   17ae8:			; <UNDEFINED> instruction: 0xf7ec9803
   17aec:	stmdage	r6, {r5, r7, r8, fp, sp, lr, pc}
   17af0:	stc	7, cr15, [r4], #-944	; 0xfffffc50
   17af4:	b	fe455aac <__bss_end__@@Base+0xfdfcf9a0>
   17af8:	andeq	sp, r1, r6, ror #4
   17afc:	andeq	r0, r0, r0, lsl #5
   17b00:	muleq	r1, sl, r1
   17b04:			; <UNDEFINED> instruction: 0x4605b570
   17b08:			; <UNDEFINED> instruction: 0xf7ec2090
   17b0c:	teqlt	r0, #96, 22	; 0x18000
   17b10:	tstcs	r1, r4, lsl #12
   17b14:			; <UNDEFINED> instruction: 0xf7ef4628
   17b18:	bllt	185638c <__bss_end__@@Base+0x13d0280>
   17b1c:	tstcs	r4, r1, lsl #10
   17b20:			; <UNDEFINED> instruction: 0xf7ef4628
   17b24:	strmi	pc, [r6], -r7, lsr #20
   17b28:	adceq	fp, r8, r8, lsr #22
   17b2c:	bl	13d5ae4 <__bss_end__@@Base+0xf4f9d8>
   17b30:	addeq	pc, r8, r4, asr #17
   17b34:			; <UNDEFINED> instruction: 0x4631b198
   17b38:	andeq	pc, ip, r4, lsl #2
   17b3c:	adcvs	r6, r6, r5, lsr #32
   17b40:			; <UNDEFINED> instruction: 0xf7ec6066
   17b44:	ldrtmi	lr, [r1], -lr, lsr #20
   17b48:	eoreq	pc, r8, r4, lsl #2
   17b4c:	b	1ad5b04 <__bss_end__@@Base+0x164f9f8>
   17b50:	subseq	pc, r8, r4, lsl #2
   17b54:			; <UNDEFINED> instruction: 0xf7ec4631
   17b58:	strtmi	lr, [r0], -r6, ror #20
   17b5c:	stmdbmi	sl, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   17b60:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   17b64:	tstcc	ip, r8, ror r4
   17b68:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   17b6c:			; <UNDEFINED> instruction: 0xf88ef7ef
   17b70:			; <UNDEFINED> instruction: 0xf7ec2001
   17b74:	stmdami	r6, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   17b78:			; <UNDEFINED> instruction: 0xf7fe4478
   17b7c:			; <UNDEFINED> instruction: 0xf7effe5d
   17b80:	andcs	pc, r1, r5, lsl #17
   17b84:	bl	1955b3c <__bss_end__@@Base+0x14cfa30>
   17b88:	andeq	fp, r0, r6, lsl #1
   17b8c:	andeq	r4, r0, r0, ror #20
   17b90:	andeq	sl, r0, r4, ror #30
   17b94:	sbclt	fp, ip, r0, ror r5
   17b98:	strmi	r4, [fp], -r7, lsr #20
   17b9c:	tstcs	r0, r3, lsl #6
   17ba0:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   17ba4:	stmdage	r4, {r1, ip, pc}
   17ba8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   17bac:			; <UNDEFINED> instruction: 0xf04f934b
   17bb0:	blls	987b8 <stotal_xattr_bytes@@Base+0x52c20>
   17bb4:	movwcc	r9, #49920	; 0xc300
   17bb8:			; <UNDEFINED> instruction: 0xf7ec9301
   17bbc:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
   17bc0:	blls	4c08c <stotal_xattr_bytes@@Base+0x64f4>
   17bc4:			; <UNDEFINED> instruction: 0xf103a804
   17bc8:			; <UNDEFINED> instruction: 0xf7ec0558
   17bcc:	stmdals	r1, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
   17bd0:	ldmib	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17bd4:	stmdbls	r1, {r0, r1, sp, lr, pc}
   17bd8:			; <UNDEFINED> instruction: 0xf7ec4628
   17bdc:	cdpls	12, 0, cr14, cr0, cr8, {1}
   17be0:	ldmdavs	r1!, {r2, r4, r5, r7, fp, sp, lr}
   17be4:			; <UNDEFINED> instruction: 0xf0041c60
   17be8:	ldmdavs	r3!, {r0, r8, fp, ip, sp, lr, pc}^
   17bec:	rscsle	r4, r2, fp, lsl #5
   17bf0:	vstrls	s18, [r3, #-0]
   17bf4:	ldrdcc	pc, [r8], r2
   17bf8:	eorcc	r4, r8, r0, lsl r6
   17bfc:	eorpl	pc, r4, r3, asr #16
   17c00:			; <UNDEFINED> instruction: 0xf7ec6091
   17c04:	stmdage	r4, {r1, r3, r6, sl, fp, sp, lr, pc}
   17c08:	bl	1ad5bc0 <__bss_end__@@Base+0x164fab4>
   17c0c:			; <UNDEFINED> instruction: 0xf7ec9801
   17c10:	bmi	312050 <read_from_file_buffer@@Base+0xcc3f0>
   17c14:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   17c18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17c1c:	subsmi	r9, sl, fp, asr #22
   17c20:	sublt	sp, ip, r7, lsl #2
   17c24:	stmdals	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   17c28:	stmdb	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c2c:			; <UNDEFINED> instruction: 0xf7eca804
   17c30:			; <UNDEFINED> instruction: 0xf7eceb86
   17c34:	svclt	0x0000e9f2
   17c38:	muleq	r1, sl, r0
   17c3c:	andeq	r0, r0, r0, lsl #5
   17c40:	andeq	sp, r1, r6, lsr #32
   17c44:	sbclt	fp, fp, r0, lsr r5
   17c48:	strmi	r4, [r3], -r5, lsr #24
   17c4c:	stmdage	r2, {r0, r2, r5, r9, fp, lr}
   17c50:	movwls	r4, #1148	; 0x47c
   17c54:	movwcc	r2, #49408	; 0xc100
   17c58:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17c5c:			; <UNDEFINED> instruction: 0xf04f9249
   17c60:	movwls	r0, #4608	; 0x1200
   17c64:	bl	fefd5c1c <__bss_end__@@Base+0xfeb4fb10>
   17c68:	teqle	r1, r0, lsl #16
   17c6c:	stmdage	r2, {r8, r9, fp, ip, pc}
   17c70:	strteq	pc, [r8], #-259	; 0xfffffefd
   17c74:	stmdb	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17c78:			; <UNDEFINED> instruction: 0xf7ec9801
   17c7c:	and	lr, r3, r6, ror #18
   17c80:	strtmi	r9, [r0], -r1, lsl #18
   17c84:	bl	ff4d5c3c <__bss_end__@@Base+0xff04fb30>
   17c88:	ldmdavs	r3, {r9, fp, ip, pc}^
   17c8c:	addsmi	r6, r3, #9568256	; 0x920000
   17c90:	stcls	0, cr13, [r0, #-984]	; 0xfffffc28
   17c94:			; <UNDEFINED> instruction: 0xf8d51c58
   17c98:	stmdavs	r9!, {r3, r7, sp}
   17c9c:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   17ca0:			; <UNDEFINED> instruction: 0xf8a4f004
   17ca4:	subseq	pc, r8, r5, lsl #2
   17ca8:			; <UNDEFINED> instruction: 0xf7ec6069
   17cac:	stmdage	r2, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   17cb0:	bl	5d5c68 <__bss_end__@@Base+0x14fb5c>
   17cb4:			; <UNDEFINED> instruction: 0xf7ec9801
   17cb8:	bmi	311fa8 <read_from_file_buffer@@Base+0xcc348>
   17cbc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   17cc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17cc4:	subsmi	r9, sl, r9, asr #22
   17cc8:	strtmi	sp, [r0], -r8, lsl #2
   17ccc:	ldclt	0, cr11, [r0, #-300]!	; 0xfffffed4
   17cd0:			; <UNDEFINED> instruction: 0xf7ec9801
   17cd4:	stmdage	r2, {r2, r3, r5, r7, fp, sp, lr, pc}
   17cd8:	bl	c55c90 <__bss_end__@@Base+0x7cfb84>
   17cdc:	ldmib	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17ce0:	andeq	ip, r1, ip, ror #31
   17ce4:	andeq	r0, r0, r0, lsl #5
   17ce8:	andeq	ip, r1, lr, ror pc
   17cec:	sbclt	fp, sl, r0, ror r5
   17cf0:			; <UNDEFINED> instruction: 0x46034c1c
   17cf4:	stmdage	r2, {r2, r3, r4, r9, fp, lr}
   17cf8:	movwls	r4, #5244	; 0x147c
   17cfc:	movwcc	r2, #49408	; 0xc100
   17d00:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17d04:			; <UNDEFINED> instruction: 0xf04f9249
   17d08:	movwls	r0, #512	; 0x200
   17d0c:	bl	1ad5cc4 <__bss_end__@@Base+0x164fbb8>
   17d10:	vstrge.16	s22, [r2, #-496]	; 0xfffffe10	; <UNPREDICTABLE>
   17d14:			; <UNDEFINED> instruction: 0xf7ec4628
   17d18:	mcrls	8, 0, lr, cr0, cr4, {5}
   17d1c:			; <UNDEFINED> instruction: 0xf7ec4630
   17d20:	bls	92178 <stotal_xattr_bytes@@Base+0x4c5e0>
   17d24:	ldmdavs	r3, {r3, r5, r9, sl, lr}^
   17d28:	blne	731f80 <__bss_end__@@Base+0x2abe74>
   17d2c:	b	ff655ce4 <__bss_end__@@Base+0xff1cfbd8>
   17d30:	blx	fed295f8 <__bss_end__@@Base+0xfe8a34ec>
   17d34:			; <UNDEFINED> instruction: 0xf7ecf484
   17d38:	bmi	351f28 <sid_table@@Base+0xc2a4>
   17d3c:	stmdbeq	r4!, {r1, r3, r8, r9, fp, lr}^
   17d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17d44:	blls	1271db4 <__bss_end__@@Base+0xdebca8>
   17d48:	qaddle	r4, sl, r8
   17d4c:	sublt	r4, sl, r0, lsr #12
   17d50:	stmdals	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   17d54:	stmda	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17d58:			; <UNDEFINED> instruction: 0xf7eca802
   17d5c:			; <UNDEFINED> instruction: 0xf7eceaf0
   17d60:	svclt	0x0000e95c
   17d64:	andeq	ip, r1, r4, asr #30
   17d68:	andeq	r0, r0, r0, lsl #5
   17d6c:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   17d70:	sbclt	fp, fp, r0, lsr r5
   17d74:			; <UNDEFINED> instruction: 0x46034c19
   17d78:	stmdage	r2, {r0, r3, r4, r9, fp, lr}
   17d7c:	movwls	r4, #5244	; 0x147c
   17d80:	movwcc	r2, #49408	; 0xc100
   17d84:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17d88:			; <UNDEFINED> instruction: 0xf04f9249
   17d8c:	movwls	r0, #512	; 0x200
   17d90:	bl	a55d48 <__bss_end__@@Base+0x5cfc3c>
   17d94:			; <UNDEFINED> instruction: 0xac02b9d0
   17d98:			; <UNDEFINED> instruction: 0xf7ec4620
   17d9c:	stcls	8, cr14, [r0, #-456]	; 0xfffffe38
   17da0:			; <UNDEFINED> instruction: 0xf7ec4628
   17da4:	bls	920f4 <stotal_xattr_bytes@@Base+0x4c55c>
   17da8:	ldmvs	r3, {r5, r9, sl, lr}
   17dac:			; <UNDEFINED> instruction: 0xf7ec6053
   17db0:			; <UNDEFINED> instruction: 0x4628ea98
   17db4:	ldmda	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17db8:	blmi	26a5e8 <read_from_file_buffer@@Base+0x24988>
   17dbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17dc0:	blls	1271e30 <__bss_end__@@Base+0xdebd24>
   17dc4:	qaddle	r4, sl, r7
   17dc8:	ldclt	0, cr11, [r0, #-300]!	; 0xfffffed4
   17dcc:			; <UNDEFINED> instruction: 0xf7ec9800
   17dd0:	stmdage	r2, {r1, r2, r3, r5, fp, sp, lr, pc}
   17dd4:	b	fecd5d8c <__bss_end__@@Base+0xfe84fc80>
   17dd8:	ldmdb	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17ddc:	andeq	ip, r1, r0, asr #29
   17de0:	andeq	r0, r0, r0, lsl #5
   17de4:	andeq	ip, r1, r0, lsl #29
   17de8:	sbclt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
   17dec:	strmi	r4, [r3], -r8, lsr #24
   17df0:	stmdage	r6, {r3, r5, r9, fp, lr}
   17df4:	movwls	r4, #17532	; 0x447c
   17df8:	movwcc	r2, #49408	; 0xc100
   17dfc:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17e00:			; <UNDEFINED> instruction: 0xf04f924d
   17e04:	movwls	r0, #12800	; 0x3200
   17e08:	b	ffb55dc0 <__bss_end__@@Base+0xff6cfcb4>
   17e0c:	teqle	r7, r0, lsl #16
   17e10:			; <UNDEFINED> instruction: 0xf7eca806
   17e14:	stmdals	r3, {r1, r2, r4, r5, fp, sp, lr, pc}
   17e18:	ldm	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17e1c:	ldmib	r3, {r2, r8, r9, fp, ip, pc}^
   17e20:	ldmvs	r8, {sl, ip}
   17e24:	addmi	r1, r4, #1232	; 0x4d0
   17e28:	blne	30f2b4 <read_from_file_buffer@@Base+0xc9654>
   17e2c:	andcc	r4, r1, r3, lsl #8
   17e30:			; <UNDEFINED> instruction: 0xf0039305
   17e34:	blls	197da8 <read_from_file_buffer2@@Base+0x921f0>
   17e38:	andsle	r4, lr, ip, lsl #5
   17e3c:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   17e40:	andcs	r4, r1, r6, lsl r9
   17e44:	strtmi	r9, [sl], -r0, lsl #4
   17e48:			; <UNDEFINED> instruction: 0xf7ec4479
   17e4c:	stmdage	r6, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   17e50:	b	11d5e08 <__bss_end__@@Base+0xd4fcfc>
   17e54:			; <UNDEFINED> instruction: 0xf7eb9803
   17e58:	bmi	493e08 <__bss_end__@@Base+0xdcfc>
   17e5c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   17e60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17e64:	subsmi	r9, sl, sp, asr #22
   17e68:	sublt	sp, pc, r0, lsl r1	; <UNPREDICTABLE>
   17e6c:	bl	fe847334 <__bss_end__@@Base+0xfe3c1228>
   17e70:	bicsle	r0, ip, r4, lsl #6
   17e74:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   17e78:	bmi	311e08 <read_from_file_buffer@@Base+0xcc1a8>
   17e7c:			; <UNDEFINED> instruction: 0xe7df447a
   17e80:			; <UNDEFINED> instruction: 0xf7eb9803
   17e84:	stmdage	r6, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   17e88:	b	1655e40 <__bss_end__@@Base+0x11cfd34>
   17e8c:	stmia	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17e90:	andeq	ip, r1, r8, asr #28
   17e94:	andeq	r0, r0, r0, lsl #5
   17e98:	andeq	r6, r0, r6, lsl #27
   17e9c:	ldrdeq	sl, [r0], -r4
   17ea0:	ldrdeq	ip, [r1], -lr
   17ea4:	muleq	r0, r2, ip
   17ea8:	muleq	r0, r8, ip
   17eac:	andcs	r8, r0, #180224	; 0x2c000
   17eb0:	addeq	lr, r3, r0, lsl #22
   17eb4:	sbcvs	r6, fp, #49152	; 0xc000
   17eb8:	movwvs	r6, #41217	; 0xa101
   17ebc:	tstvs	r9, #-1073741824	; 0xc0000000
   17ec0:	svclt	0x00004770
   17ec4:	andcc	lr, fp, #3424256	; 0x344000
   17ec8:	sbcsvs	fp, r3, #-2147483634	; 0x8000000e
   17ecc:	smlabtlt	r3, fp, sl, r6
   17ed0:	movwcs	r6, #794	; 0x31a
   17ed4:	movwcc	lr, #47553	; 0xb9c1
   17ed8:	ldrlt	r4, [r0], #-1904	; 0xfffff890
   17edc:	strcc	r8, [r4], #-2316	; 0xfffff6f4
   17ee0:	eorcc	pc, r4, r0, asr #16
   17ee4:	tstvs	sl, #-1073741824	; 0xc0000000
   17ee8:			; <UNDEFINED> instruction: 0xf85d2300
   17eec:	stmib	r1, {r2, r8, r9, fp, lr}^
   17ef0:	ldrbmi	r3, [r0, -fp, lsl #6]!
   17ef4:	qaddcs	r2, r8, r1
   17ef8:	vbic.i32	d27, #524288	; 0x00080000
   17efc:			; <UNDEFINED> instruction: 0xf7eb0004
   17f00:			; <UNDEFINED> instruction: 0xb170ef9c
   17f04:	strcs	pc, [r0, #1280]	; 0x500
   17f08:	tstcs	r0, r4, lsl #12
   17f0c:	andseq	pc, r0, r5, lsl #2
   17f10:	stmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17f14:	eoreq	pc, r8, r5, lsl #2
   17f18:			; <UNDEFINED> instruction: 0xf7ec2100
   17f1c:	strtmi	lr, [r0], -r4, lsl #17
   17f20:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   17f24:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   17f28:	tstcc	r8, r8, ror r4
   17f2c:	stc2	7, cr15, [r4], {254}	; 0xfe
   17f30:	cdp2	7, 10, cr15, cr12, cr14, {7}
   17f34:			; <UNDEFINED> instruction: 0xf7ec2001
   17f38:	svclt	0x0000e98c
   17f3c:	andeq	sl, r0, r2, asr #25
   17f40:	muleq	r0, ip, r6
   17f44:	sbclt	fp, ip, r0, ror r5
   17f48:			; <UNDEFINED> instruction: 0x460b4c30
   17f4c:			; <UNDEFINED> instruction: 0xf5009303
   17f50:	blmi	be0958 <__bss_end__@@Base+0x75a84c>
   17f54:	andls	r4, r1, ip, ror r4
   17f58:	stmdage	r4, {r8, sp}
   17f5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17f60:			; <UNDEFINED> instruction: 0xf04f934b
   17f64:			; <UNDEFINED> instruction: 0xf1020300
   17f68:	movwls	r0, #8976	; 0x2310
   17f6c:	b	ed5f24 <__bss_end__@@Base+0xa4fe18>
   17f70:	cmple	r3, r0, lsl #16
   17f74:	stmdage	r4, {r2, r9, sl, lr}
   17f78:	svc	0x0082f7eb
   17f7c:			; <UNDEFINED> instruction: 0xf7eb9802
   17f80:	stcls	15, cr14, [r3, #-912]	; 0xfffffc70
   17f84:	ldmib	r5, {r0, r9, fp, ip, pc}^
   17f88:	addlt	r0, r3, #-2147483648	; 0x80000000
   17f8c:	orreq	lr, r3, #2048	; 0x800
   17f90:	rscvs	r6, sl, #425984	; 0x68000
   17f94:			; <UNDEFINED> instruction: 0x632c611d
   17f98:	tstvs	r5, #-2147483648	; 0x80000000
   17f9c:	bls	7ebb0 <stotal_xattr_bytes@@Base+0x39018>
   17fa0:	mlascc	sp, r3, r8, pc	; <UNPREDICTABLE>
   17fa4:	ldmdavs	r3, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}^
   17fa8:	subsvs	r3, r3, r1, lsl #6
   17fac:	ldmib	r3, {r0, r8, r9, fp, ip, pc}^
   17fb0:	addmi	r2, fp, #134217728	; 0x8000000
   17fb4:	addmi	fp, r2, #8, 30
   17fb8:	stmdage	r4, {r0, r3, r4, ip, lr, pc}
   17fbc:	ldmib	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17fc0:			; <UNDEFINED> instruction: 0xf7eb9802
   17fc4:	bmi	513c9c <__bss_end__@@Base+0x8db90>
   17fc8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   17fcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17fd0:	subsmi	r9, sl, fp, asr #22
   17fd4:	sublt	sp, ip, r8, lsl r1
   17fd8:	ldmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   17fdc:	andsvs	r3, r3, r1, lsl #6
   17fe0:	ldmib	r3, {r0, r8, r9, fp, ip, pc}^
   17fe4:	addmi	r2, fp, #134217728	; 0x8000000
   17fe8:	addmi	fp, r2, #8, 30
   17fec:	blls	8c788 <stotal_xattr_bytes@@Base+0x46bf0>
   17ff0:	addcs	pc, r0, r3, lsl #10
   17ff4:			; <UNDEFINED> instruction: 0xf7ec3028
   17ff8:			; <UNDEFINED> instruction: 0xe7deea50
   17ffc:			; <UNDEFINED> instruction: 0xf7eb9802
   18000:	stmdage	r4, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   18004:	ldmib	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18008:	stmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1800c:	andeq	ip, r1, r8, ror #25
   18010:	andeq	r0, r0, r0, lsl #5
   18014:	andeq	ip, r1, r2, ror ip
   18018:	mvnsmi	lr, sp, lsr #18
   1801c:	ldcmi	6, cr4, [sp, #-12]!
   18020:	ldcmi	0, cr11, [sp], #-816	; 0xfffffcd0
   18024:	addcs	pc, r0, #12582912	; 0xc00000
   18028:	ldmdbhi	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   1802c:	tstcs	r0, r1
   18030:	stmdage	r4, {r2, r3, r5, r8, fp, ip, lr}
   18034:	stmdavs	r4!, {r4, r9, ip, sp}
   18038:			; <UNDEFINED> instruction: 0xf04f944b
   1803c:	andls	r0, r2, #0, 8
   18040:			; <UNDEFINED> instruction: 0xf7ec9303
   18044:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
   18048:	blls	8c5bc <stotal_xattr_bytes@@Base+0x46a24>
   1804c:			; <UNDEFINED> instruction: 0xf503a804
   18050:			; <UNDEFINED> instruction: 0xf7eb2880
   18054:	stmdals	r2, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   18058:	stmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
   1805c:	svc	0x0074f7eb
   18060:	strcc	r9, [r4, -r3, lsl #30]
   18064:			; <UNDEFINED> instruction: 0xf8529a01
   18068:	blcs	2410c <_IO_stdin_used@@Base+0x7b5c>
   1806c:	ldmib	r2, {r0, r1, r2, r4, r5, ip, lr, pc}^
   18070:	and	r4, r1, r2, lsl #10
   18074:	eorsle	r2, r2, r0, lsl #22
   18078:	ldrdeq	lr, [r2, -r3]
   1807c:	bvs	ff6e98fc <__bss_end__@@Base+0xff2637f0>
   18080:	svclt	0x000842a9
   18084:	mvnsle	r4, r0, lsr #5
   18088:	mlascs	sp, r6, r8, pc	; <UNPREDICTABLE>
   1808c:			; <UNDEFINED> instruction: 0xd12b2a00
   18090:	stmdavs	sl, {r0, r8, fp, ip, pc}^
   18094:	subvs	r3, sl, r1, lsl #20
   18098:	bcs	32d68 <_IO_stdin_used@@Base+0x167b8>
   1809c:	sbcsvs	sp, r3, #43	; 0x2b
   180a0:	strdlt	r6, [r3, -r3]
   180a4:	stclne	3, cr6, [r2], #-104	; 0xffffff98
   180a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   180ac:	tsteq	r3, r5, asr #22
   180b0:	movwcc	lr, #47558	; 0xb9c6
   180b4:	stmdage	r4, {r0, r8, r9, fp, ip, pc}
   180b8:	smullsvs	r6, r9, sl, r0
   180bc:	ldmdb	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   180c0:			; <UNDEFINED> instruction: 0xf7eb9802
   180c4:	bmi	593b9c <__bss_end__@@Base+0x10da90>
   180c8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   180cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   180d0:	subsmi	r9, sl, fp, asr #22
   180d4:			; <UNDEFINED> instruction: 0x4630d11b
   180d8:	pop	{r2, r3, r6, ip, sp, pc}
   180dc:	stmdbls	r2, {r4, r5, r6, r7, r8, pc}
   180e0:			; <UNDEFINED> instruction: 0xf7ec4640
   180e4:	ldr	lr, [sp, r4, lsr #19]!
   180e8:	stmdavs	sl, {r0, r8, fp, ip, pc}
   180ec:	andvs	r3, sl, r1, lsl #20
   180f0:	bcs	32dc0 <_IO_stdin_used@@Base+0x16810>
   180f4:	stmdals	r1, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   180f8:	smlatbcc	r4, r1, r2, fp
   180fc:	eorcc	pc, r1, r0, asr #16
   18100:	stmdals	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   18104:	cdp	7, 9, cr15, cr2, cr11, {7}
   18108:			; <UNDEFINED> instruction: 0xf7eca804
   1810c:			; <UNDEFINED> instruction: 0xf7ebe918
   18110:	svclt	0x0000ef84
   18114:	andeq	ip, r1, r4, lsl ip
   18118:	andeq	r0, r0, r0, lsl #5
   1811c:	andeq	ip, r1, r2, ror fp
   18120:	sbclt	fp, sl, r0, lsl r5
   18124:			; <UNDEFINED> instruction: 0x46034c1e
   18128:			; <UNDEFINED> instruction: 0xf5034a1e
   1812c:	ldrbtmi	r2, [ip], #-896	; 0xfffffc80
   18130:	tstcs	r0, r1
   18134:	stmiapl	r2!, {r1, fp, sp, pc}
   18138:	ldmdavs	r2, {r4, r8, r9, ip, sp}
   1813c:			; <UNDEFINED> instruction: 0xf04f9249
   18140:	movwls	r0, #512	; 0x200
   18144:	stmdb	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18148:			; <UNDEFINED> instruction: 0x4604bb10
   1814c:			; <UNDEFINED> instruction: 0xf7eba802
   18150:	stmdals	r0, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
   18154:	cdp	7, 15, cr15, cr8, cr11, {7}
   18158:			; <UNDEFINED> instruction: 0xf5039b01
   1815c:	movwcc	r2, #49536	; 0xc180
   18160:			; <UNDEFINED> instruction: 0xf843310c
   18164:	addmi	r4, fp, #4, 30
   18168:	blls	8c95c <stotal_xattr_bytes@@Base+0x46dc4>
   1816c:	subsvs	sl, ip, r2, lsl #16
   18170:			; <UNDEFINED> instruction: 0xf7ec601c
   18174:	stmdals	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
   18178:	cdp	7, 5, cr15, cr8, cr11, {7}
   1817c:	blmi	26a9ac <read_from_file_buffer@@Base+0x24d4c>
   18180:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18184:	blls	12721f4 <__bss_end__@@Base+0xdec0e8>
   18188:	qaddle	r4, sl, r7
   1818c:	ldclt	0, cr11, [r0, #-296]	; 0xfffffed8
   18190:			; <UNDEFINED> instruction: 0xf7eb9800
   18194:	stmdage	r2, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
   18198:	ldm	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1819c:	svc	0x003cf7eb
   181a0:	andeq	ip, r1, lr, lsl #22
   181a4:	andeq	r0, r0, r0, lsl #5
   181a8:			; <UNDEFINED> instruction: 0x0001cabc
   181ac:	sbclt	fp, sp, r0, lsl #10
   181b0:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
   181b4:	movwls	r4, #13835	; 0x360b
   181b8:	addcs	pc, r0, #0, 10
   181bc:	ldrbtmi	r4, [ip], #2849	; 0xb21
   181c0:	tstcs	r0, r2
   181c4:			; <UNDEFINED> instruction: 0xf85ca804
   181c8:	ldmdavs	fp, {r0, r1, ip, sp}
   181cc:			; <UNDEFINED> instruction: 0xf04f934b
   181d0:			; <UNDEFINED> instruction: 0xf1020300
   181d4:	movwls	r0, #4880	; 0x1310
   181d8:	stmdb	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   181dc:	stmdage	r4, {r6, r8, r9, fp, ip, sp, pc}
   181e0:	cdp	7, 4, cr15, cr14, cr11, {7}
   181e4:			; <UNDEFINED> instruction: 0xf7eb9801
   181e8:	blls	d3cb0 <stotal_xattr_bytes@@Base+0x8e118>
   181ec:	ldmdavs	sl, {r0, r1, r8, fp, ip, pc}
   181f0:	stmdbcs	r0, {r0, r1, r3, r4, r6, fp, sp, lr}
   181f4:	ldrmi	fp, [sl], -r8, lsl #30
   181f8:	blmi	5048e8 <__bss_end__@@Base+0x7e7dc>
   181fc:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   18200:	ldrbtmi	r2, [r9], #-1
   18204:	stm	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18208:			; <UNDEFINED> instruction: 0xf7eca804
   1820c:	stmdals	r1, {r1, r3, r5, r6, fp, sp, lr, pc}
   18210:	cdp	7, 0, cr15, cr12, cr11, {7}
   18214:	blmi	2eaa54 <read_from_file_buffer@@Base+0xa4df4>
   18218:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1821c:	blls	12f228c <__bss_end__@@Base+0xe6c180>
   18220:	qaddle	r4, sl, fp
   18224:			; <UNDEFINED> instruction: 0xf85db04d
   18228:	blmi	2d6e40 <read_from_file_buffer@@Base+0x911e0>
   1822c:			; <UNDEFINED> instruction: 0xe7e6447b
   18230:			; <UNDEFINED> instruction: 0xf7eb9801
   18234:	stmdage	r4, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   18238:	stm	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1823c:	cdp	7, 14, cr15, cr12, cr11, {7}
   18240:	andeq	ip, r1, lr, ror sl
   18244:	andeq	r0, r0, r0, lsl #5
   18248:	andeq	r6, r0, r8, asr #19
   1824c:	andeq	sl, r0, r6, lsr r9
   18250:	andeq	ip, r1, r4, lsr #20
   18254:	ldrdeq	sl, [r0], -ip
   18258:	andcc	lr, r0, #3424256	; 0x344000
   1825c:	strcs	fp, [r0], #-1040	; 0xfffffbf0
   18260:	ldrsbmi	r1, [r3], #-114	; 0xffffff8e
   18264:	addslt	r1, r3, #630784	; 0x9a000
   18268:	addeq	lr, r3, r0, lsl #22
   1826c:			; <UNDEFINED> instruction: 0x3094f8d0
   18270:			; <UNDEFINED> instruction: 0xf8c0624b
   18274:	addvs	r1, ip, #148	; 0x94
   18278:	addsvs	fp, r9, #-1073741824	; 0xc0000000
   1827c:	blmi	1563f8 <read_from_file_buffer2@@Base+0x50840>
   18280:	svclt	0x00004770
   18284:	andcc	lr, r9, #3424256	; 0x344000
   18288:	subsvs	fp, r3, #-2147483634	; 0x8000000e
   1828c:	tstlt	r3, fp, asr #20
   18290:	movwcs	r6, #666	; 0x29a
   18294:	movwcc	lr, #39361	; 0x99c1
   18298:	ldrtlt	r4, [r0], #-1904	; 0xfffff890
   1829c:	strmi	lr, [r0, #-2513]	; 0xfffff62f
   182a0:	rsbmi	r1, ip, sp, ror #15
   182a4:	adclt	r1, r4, #100, 22	; 0x19000
   182a8:	addeq	lr, r4, r0, lsl #22
   182ac:	addscc	pc, r4, r0, asr #17
   182b0:	addsvs	fp, sl, #-1073741824	; 0xc0000000
   182b4:	stmib	r1, {r8, r9, sp}^
   182b8:	ldclt	3, cr3, [r0], #-36	; 0xffffffdc
   182bc:	svclt	0x00004770
   182c0:	cmplt	r3, r3, lsl #16
   182c4:	stmib	r1, {r1, r3, r4, r8, r9, fp, sp, lr}^
   182c8:	stmdavs	r3, {r0, r1, r3, r9, ip, sp}
   182cc:	sbcsvs	r6, r9, #27648	; 0x6c00
   182d0:	tstvs	r9, #196608	; 0x30000
   182d4:	andvs	r4, r1, r0, ror r7
   182d8:	smlabtne	fp, r1, r9, lr
   182dc:	svclt	0x00004770
   182e0:	addmi	r6, fp, #11264	; 0x2c00
   182e4:	cmplt	r3, sp
   182e8:	teqlt	r2, sl, asr #21
   182ec:	sbcsvs	r6, sl, #1275068416	; 0x4c000000
   182f0:	addmi	r6, fp, #196608	; 0x30000
   182f4:	bvs	ff307f0c <__bss_end__@@Base+0xfee81e00>
   182f8:	movwcs	r6, #3
   182fc:	movwcc	lr, #47553	; 0xb9c1
   18300:	bvs	ff2aa0c8 <__bss_end__@@Base+0xfee23fbc>
   18304:	svclt	0x0004428a
   18308:	andvs	r2, r3, r0, lsl #6
   1830c:	ldrb	sp, [r4, sp, ror #3]!
   18310:	mvnsmi	lr, sp, lsr #18
   18314:	addscs	r4, r8, r6, lsl #12
   18318:	andeq	pc, r4, r0, asr #5
   1831c:	ldrmi	r4, [r0], pc, lsl #12
   18320:			; <UNDEFINED> instruction: 0xf7eb461d
   18324:	movwlt	lr, #3924	; 0xf54
   18328:	andvs	r4, r7, r4, lsl #12
   1832c:	stmdavs	r2, {r6, r7, r8, fp, sp, lr, pc}
   18330:	mrsvs	r2, (UNDEF: 21)
   18334:	addcs	pc, r0, #1325400064	; 0x4f000000
   18338:	addscc	r6, r4, r1, rrx
   1833c:			; <UNDEFINED> instruction: 0xf8c46161
   18340:			; <UNDEFINED> instruction: 0xf7eb1090
   18344:			; <UNDEFINED> instruction: 0xf104efc2
   18348:	tstcs	r0, r8, lsl r0
   1834c:	cdp	7, 2, cr15, cr8, cr11, {7}
   18350:	eorseq	pc, r0, r4, lsl #2
   18354:			; <UNDEFINED> instruction: 0xf7eb2100
   18358:			; <UNDEFINED> instruction: 0xf104ee66
   1835c:	tstcs	r0, r0, rrx
   18360:	cdp	7, 6, cr15, cr0, cr11, {7}
   18364:	pop	{r5, r9, sl, lr}
   18368:	stmdbmi	r6, {r4, r5, r6, r7, r8, pc}
   1836c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   18370:			; <UNDEFINED> instruction: 0x31284478
   18374:	blx	1856374 <__bss_end__@@Base+0x13d0268>
   18378:	stc2	7, cr15, [r8], {238}	; 0xee
   1837c:			; <UNDEFINED> instruction: 0xf7eb2001
   18380:	svclt	0x0000ef68
   18384:	andeq	sl, r0, sl, ror r8
   18388:	andeq	r4, r0, r4, asr r2
   1838c:	ldmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   18390:	strmi	fp, [r4], -pc, asr #1
   18394:	andls	r2, r0, #0, 2
   18398:	movwls	sl, #6150	; 0x1806
   1839c:			; <UNDEFINED> instruction: 0xbc00e9dd
   183a0:	strbtmi	r9, [r3], -r4, lsl #8
   183a4:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   183a8:	b	fe09e318 <__bss_end__@@Base+0xfdc1820c>
   183ac:	ldrbtmi	r0, [ip], #779	; 0x30b
   183b0:	bmi	d5ee24 <__bss_end__@@Base+0x8d8d18>
   183b4:			; <UNDEFINED> instruction: 0xf85cb29b
   183b8:	ldmdavs	r2, {r1, sp}
   183bc:			; <UNDEFINED> instruction: 0xf04f924d
   183c0:	strtmi	r0, [r2], -r0, lsl #4
   183c4:	andscc	r9, r8, #335544320	; 0x14000000
   183c8:			; <UNDEFINED> instruction: 0xf7ec9203
   183cc:	stmdacs	r0, {r2, r3, fp, sp, lr, pc}
   183d0:	stmdage	r6, {r2, r6, r8, ip, lr, pc}
   183d4:	ldcl	7, cr15, [r4, #-940]	; 0xfffffc54
   183d8:			; <UNDEFINED> instruction: 0xf7eb9803
   183dc:	ldmib	sp, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   183e0:	bl	e4bf8 <stotal_xattr_bytes@@Base+0x9f060>
   183e4:			; <UNDEFINED> instruction: 0xf8d30382
   183e8:	ldmdblt	r4, {r2, r4, r7, lr}
   183ec:	bvs	1950430 <__bss_end__@@Base+0x14ca324>
   183f0:	ldmib	r4, {r2, r3, r5, r6, r8, ip, sp, pc}^
   183f4:	ldmib	sp, {r8, r9, sp}^
   183f8:	addmi	r0, fp, #0, 2
   183fc:	addmi	fp, r2, #8, 30
   18400:			; <UNDEFINED> instruction: 0xf894d1f5
   18404:			; <UNDEFINED> instruction: 0xb1a3303c
   18408:			; <UNDEFINED> instruction: 0xf8843301
   1840c:	stmdage	r6, {r2, r3, r4, r5, ip, sp}
   18410:	svc	0x0066f7eb
   18414:			; <UNDEFINED> instruction: 0xf7eb9803
   18418:	bmi	753848 <__bss_end__@@Base+0x2cd73c>
   1841c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   18420:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18424:	subsmi	r9, sl, sp, asr #22
   18428:	strtmi	sp, [r0], -r9, lsr #2
   1842c:	pop	{r0, r1, r2, r3, r6, ip, sp, pc}
   18430:	blvs	8ba478 <__bss_end__@@Base+0x43436c>
   18434:	andsle	r4, r7, r2, lsr #5
   18438:	bvs	ff884948 <__bss_end__@@Base+0xff3fe83c>
   1843c:	movwvs	fp, #41265	; 0xa131
   18440:	bls	130f8c <read_from_file_buffer2@@Base+0x2b3d4>
   18444:			; <UNDEFINED> instruction: 0x2090f8d2
   18448:	andsle	r4, r6, r2, lsr #5
   1844c:	tstcs	r0, r4, lsl #16
   18450:	rscvs	r6, r1, #1081344	; 0x108000
   18454:			; <UNDEFINED> instruction: 0x63213201
   18458:	ldrb	r6, [r5, r2, asr #2]
   1845c:			; <UNDEFINED> instruction: 0xf7eb9803
   18460:	stmdage	r6, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
   18464:	svc	0x006af7eb
   18468:	adcmi	r6, r1, #921600	; 0xe1000
   1846c:	bls	14cc0c <read_from_file_buffer2@@Base+0x47054>
   18470:	addscc	pc, r0, r2, asr #17
   18474:	mlascc	ip, r4, r8, pc	; <UNPREDICTABLE>
   18478:	bvs	ff912420 <__bss_end__@@Base+0xff48c314>
   1847c:			; <UNDEFINED> instruction: 0xf7ebe7f7
   18480:	svclt	0x0000edcc
   18484:	andeq	ip, r1, lr, lsl #17
   18488:	andeq	r0, r0, r0, lsl #5
   1848c:	andeq	ip, r1, lr, lsl r8
   18490:	addlt	fp, r3, r0, lsl #10
   18494:	tstls	r0, r1, lsl #2
   18498:	blx	fe55649c <__bss_end__@@Base+0xfe0d0390>
   1849c:			; <UNDEFINED> instruction: 0xf85db003
   184a0:	svclt	0x0000fb04
   184a4:	addlt	fp, r3, r0, lsl #10
   184a8:	andcs	r2, r0, #0, 2
   184ac:	mrsls	r2, LR_irq
   184b0:	blx	fe2564b4 <__bss_end__@@Base+0xfddd03a8>
   184b4:			; <UNDEFINED> instruction: 0xf85db003
   184b8:	svclt	0x0000fb04
   184bc:	sbclt	fp, lr, r0, ror r5
   184c0:	tstcs	r0, r4, lsl #20
   184c4:	movwcs	lr, #18893	; 0x49cd
   184c8:	blmi	8ead58 <__bss_end__@@Base+0x464c4c>
   184cc:	andls	r4, r3, sl, ror r4
   184d0:	stmdage	r6, {r1, sl, ip, pc}
   184d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   184d8:			; <UNDEFINED> instruction: 0xf04f934d
   184dc:			; <UNDEFINED> instruction: 0xf1040300
   184e0:	movwls	r0, #4888	; 0x1318
   184e4:	svc	0x007ef7eb
   184e8:			; <UNDEFINED> instruction: 0x4604bb58
   184ec:			; <UNDEFINED> instruction: 0xf7eba806
   184f0:	stmdals	r1, {r3, r6, r7, sl, fp, sp, lr, pc}
   184f4:	stc	7, cr15, [r8, #-940]!	; 0xfffffc54
   184f8:	cdpls	13, 0, cr9, cr4, cr5, {0}
   184fc:	strbne	r9, [sl, r3, lsl #18]!
   18500:	movweq	lr, #27266	; 0x6a82
   18504:	bls	9ef78 <stotal_xattr_bytes@@Base+0x593e0>
   18508:	addslt	r6, fp, #14
   1850c:	bl	b0648 <stotal_xattr_bytes@@Base+0x6aab0>
   18510:			; <UNDEFINED> instruction: 0xf8d30383
   18514:	subvs	r2, sl, #148	; 0x94
   18518:	addsne	pc, r4, r3, asr #17
   1851c:	smlabblt	r2, ip, r2, r6
   18520:	stmdage	r6, {r0, r4, r7, r9, sp, lr}
   18524:	cdp	7, 13, cr15, cr12, cr11, {7}
   18528:			; <UNDEFINED> instruction: 0xf7eb9801
   1852c:	bmi	313734 <read_from_file_buffer@@Base+0xcdad4>
   18530:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   18534:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18538:	subsmi	r9, sl, sp, asr #22
   1853c:	sublt	sp, lr, r7, lsl #2
   18540:	stmdals	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   18544:	ldcl	7, cr15, [r2], #-940	; 0xfffffc54
   18548:			; <UNDEFINED> instruction: 0xf7eba806
   1854c:			; <UNDEFINED> instruction: 0xf7ebeef8
   18550:	svclt	0x0000ed64
   18554:	andeq	ip, r1, r0, ror r7
   18558:	andeq	r0, r0, r0, lsl #5
   1855c:	andeq	ip, r1, sl, lsl #14
   18560:	blmi	ceae30 <__bss_end__@@Base+0x864d24>
   18564:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   18568:	ldmpl	r3, {r2, r3, r6, r7, ip, sp, pc}^
   1856c:	movtls	r6, #47131	; 0xb81b
   18570:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18574:	mvnlt	r9, r2
   18578:	tstcs	r0, r3, lsl #20
   1857c:	movwls	sl, #14340	; 0x3804
   18580:	movwls	r3, #4888	; 0x1318
   18584:	svc	0x002ef7eb
   18588:	cmple	r7, r0, lsl #16
   1858c:			; <UNDEFINED> instruction: 0xf7eba804
   18590:	stmdals	r1, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   18594:	ldcl	7, cr15, [r8], {235}	; 0xeb
   18598:			; <UNDEFINED> instruction: 0xf8929a02
   1859c:	blcc	64694 <stotal_xattr_bytes@@Base+0x1eafc>
   185a0:			; <UNDEFINED> instruction: 0xf882b2db
   185a4:	cmnlt	fp, ip, lsr r0
   185a8:			; <UNDEFINED> instruction: 0xf7eba804
   185ac:	stmdals	r1, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   185b0:	ldc	7, cr15, [ip], #-940	; 0xfffffc54
   185b4:	blmi	7aae38 <__bss_end__@@Base+0x324d2c>
   185b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   185bc:	blls	12f262c <__bss_end__@@Base+0xe6c520>
   185c0:	teqle	r1, sl, asr r0
   185c4:	ldclt	0, cr11, [r0, #-304]	; 0xfffffed0
   185c8:	stmiavs	fp, {r0, r1, r8, fp, ip, pc}^
   185cc:			; <UNDEFINED> instruction: 0xf8d1b1f3
   185d0:			; <UNDEFINED> instruction: 0xb19b3090
   185d4:	stmdals	r2, {r1, r3, r4, r8, r9, fp, sp, lr}
   185d8:	sbcvs	r6, r3, #134217728	; 0x8000000
   185dc:			; <UNDEFINED> instruction: 0x3090f8d1
   185e0:	sbcsvs	r6, r8, #27648	; 0x6c00
   185e4:			; <UNDEFINED> instruction: 0x3090f8d1
   185e8:	bls	f1250 <stotal_xattr_bytes@@Base+0xab6b8>
   185ec:	blcc	72b40 <stotal_xattr_bytes@@Base+0x2cfa8>
   185f0:	stmdals	r3, {r0, r1, r4, r6, r8, sp, lr}
   185f4:			; <UNDEFINED> instruction: 0xf7eb3030
   185f8:			; <UNDEFINED> instruction: 0xe7d5ef50
   185fc:	ldrmi	r9, [sl], -r3, lsl #22
   18600:			; <UNDEFINED> instruction: 0xf8c29b02
   18604:	stmib	r3, {r4, r7, ip, sp}^
   18608:	strb	r3, [lr, fp, lsl #6]!
   1860c:			; <UNDEFINED> instruction: 0xf7eb9802
   18610:	bls	113858 <read_from_file_buffer2@@Base+0xdca0>
   18614:	blcc	72768 <stotal_xattr_bytes@@Base+0x2cbd0>
   18618:	ubfx	r6, r3, #0, #11
   1861c:			; <UNDEFINED> instruction: 0xf7eb9801
   18620:	stmdage	r4, {r1, r2, sl, fp, sp, lr, pc}
   18624:	cdp	7, 8, cr15, cr10, cr11, {7}
   18628:	ldcl	7, cr15, [r6], #940	; 0x3ac
   1862c:	ldrdeq	ip, [r1], -r8
   18630:	andeq	r0, r0, r0, lsl #5
   18634:	andeq	ip, r1, r4, lsl #13
   18638:	sbclt	fp, ip, r0, lsl r5
   1863c:	strmi	r4, [r3], -r5, lsr #24
   18640:	stmdage	r4, {r0, r2, r5, r9, fp, lr}
   18644:	movwls	r4, #13436	; 0x347c
   18648:	tstcc	r8, #0, 2
   1864c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   18650:			; <UNDEFINED> instruction: 0xf04f924b
   18654:	movwls	r0, #8704	; 0x2200
   18658:	cdp	7, 12, cr15, cr4, cr11, {7}
   1865c:	teqle	r1, r0, lsl #16
   18660:			; <UNDEFINED> instruction: 0xf7eba804
   18664:	stmdals	r2, {r1, r2, r3, sl, fp, sp, lr, pc}
   18668:	stcl	7, cr15, [lr], #-940	; 0xfffffc54
   1866c:	stmiavs	r1!, {r0, r1, sl, fp, ip, pc}^
   18670:	movwcs	lr, #2516	; 0x9d4
   18674:	bicslt	r6, r9, r0, ror #18
   18678:			; <UNDEFINED> instruction: 0x1090f8d4
   1867c:	ldmdbmi	r7, {r0, r3, r4, r5, r6, r7, r8, ip, sp, pc}
   18680:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   18684:	andcs	r0, r1, r0, lsl #2
   18688:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
   1868c:	cdp	7, 4, cr15, cr4, cr11, {7}
   18690:			; <UNDEFINED> instruction: 0xf7eba804
   18694:	stmdals	r2, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
   18698:	bl	ff25664c <__bss_end__@@Base+0xfedd0540>
   1869c:	blmi	3aaee8 <id_table@@Base+0x25240>
   186a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   186a4:	blls	12f2714 <__bss_end__@@Base+0xe6c608>
   186a8:	tstle	r1, sl, asr r0
   186ac:	ldclt	0, cr11, [r0, #-304]	; 0xfffffed0
   186b0:	andls	r4, r0, sp, lsl #18
   186b4:	ldrbtmi	r2, [r9], #-1
   186b8:	cdp	7, 2, cr15, cr14, cr11, {7}
   186bc:	stmdbmi	fp, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   186c0:			; <UNDEFINED> instruction: 0xe7de4479
   186c4:			; <UNDEFINED> instruction: 0xf7eb9802
   186c8:	stmdage	r4, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   186cc:	cdp	7, 3, cr15, cr6, cr11, {7}
   186d0:	stc	7, cr15, [r2], #940	; 0x3ac
   186d4:	strdeq	ip, [r1], -r8
   186d8:	andeq	r0, r0, r0, lsl #5
   186dc:	ldrdeq	sl, [r0], -r8
   186e0:	andeq	sl, r0, lr, ror #9
   186e4:	muleq	r1, ip, r5
   186e8:	strdeq	sl, [r0], -r2
   186ec:	andeq	sl, r0, r8, lsr #9
   186f0:	sbclt	fp, lr, r0, ror r5
   186f4:	tstcs	r0, r4, lsl #12
   186f8:	movwcs	lr, #18893	; 0x49cd
   186fc:	bmi	e8271c <__bss_end__@@Base+0x9fc610>
   18700:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   18704:	strls	r9, [r1], #-258	; 0xfffffefe
   18708:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1870c:			; <UNDEFINED> instruction: 0xf04f934d
   18710:	strtmi	r0, [r3], -r0, lsl #6
   18714:	movwls	r3, #13080	; 0x3318
   18718:	cdp	7, 6, cr15, cr4, cr11, {7}
   1871c:	cmple	r9, r0, lsl #16
   18720:			; <UNDEFINED> instruction: 0xf7eba806
   18724:	stmdals	r3, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   18728:	stc	7, cr15, [lr], {235}	; 0xeb
   1872c:	stmdbvs	r3, {r0, fp, ip, pc}
   18730:	teqle	ip, r0, lsl #22
   18734:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}^
   18738:	addsmi	r6, sl, #1769472	; 0x1b0000
   1873c:			; <UNDEFINED> instruction: 0x9c01da3e
   18740:			; <UNDEFINED> instruction: 0xf7ff4620
   18744:	stmdbvs	r3!, {r0, r5, r8, fp, ip, sp, lr, pc}^
   18748:	cmnvs	r3, r1, lsl #6
   1874c:	stmdals	r2, {r1, ip, pc}
   18750:	stflsd	f3, [r5, #-896]	; 0xfffffc80
   18754:	adflss	f2, f4, f1
   18758:	eorsne	pc, ip, r0, lsl #17
   1875c:	strbne	r2, [sl, r0, lsl #2]!
   18760:	subne	pc, r0, r0, lsl #17
   18764:	movweq	lr, #27266	; 0x6a82
   18768:	strvs	lr, [r0, #-2496]	; 0xfffff640
   1876c:	vst1.32	{d17-d18}, [pc :64], fp
   18770:	strbhi	r7, [r2, r0, lsl #5]
   18774:	bls	851e8 <stotal_xattr_bytes@@Base+0x3f650>
   18778:	orreq	lr, r3, #2048	; 0x800
   1877c:			; <UNDEFINED> instruction: 0x2094f8d3
   18780:			; <UNDEFINED> instruction: 0xf8c36242
   18784:	addvs	r0, r1, #148	; 0x94
   18788:	addsvs	fp, r0, #-2147483648	; 0x80000000
   1878c:			; <UNDEFINED> instruction: 0xf7eba806
   18790:	stmdals	r3, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
   18794:	bl	12d6748 <__bss_end__@@Base+0xe5063c>
   18798:	blmi	4eaff0 <__bss_end__@@Base+0x64ee4>
   1879c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   187a0:	blls	1372810 <__bss_end__@@Base+0xeec704>
   187a4:	tstle	fp, sl, asr r0
   187a8:	sublt	r9, lr, r2, lsl #16
   187ac:			; <UNDEFINED> instruction: 0xf8d0bd70
   187b0:	swpblt	r3, r0, [fp]
   187b4:			; <UNDEFINED> instruction: 0xf8aef7ff
   187b8:	strb	r9, [r8, r2]
   187bc:			; <UNDEFINED> instruction: 0xf8d09801
   187c0:	blcs	24a08 <_IO_stdin_used@@Base+0x8458>
   187c4:			; <UNDEFINED> instruction: 0xe7c2d1f6
   187c8:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}^
   187cc:	addsmi	r6, sl, #1769472	; 0x1b0000
   187d0:			; <UNDEFINED> instruction: 0xe7b4dabd
   187d4:			; <UNDEFINED> instruction: 0xf7eb9803
   187d8:	stmdage	r6, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
   187dc:	stc	7, cr15, [lr, #940]!	; 0x3ac
   187e0:	ldc	7, cr15, [sl], {235}	; 0xeb
   187e4:	andeq	ip, r1, sl, lsr r5
   187e8:	andeq	r0, r0, r0, lsl #5
   187ec:	andeq	ip, r1, r0, lsr #9
   187f0:	ldmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   187f4:	strmi	fp, [r4], -pc, asr #1
   187f8:	andls	r2, r0, #0, 2
   187fc:	movwls	sl, #6150	; 0x1806
   18800:			; <UNDEFINED> instruction: 0xbc00e9dd
   18804:	strbtmi	r9, [r3], -r3, lsl #8
   18808:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   1880c:	b	fe09e77c <__bss_end__@@Base+0xfdc18670>
   18810:	ldrbtmi	r0, [ip], #779	; 0x30b
   18814:	bmi	e1f288 <__bss_end__@@Base+0x99917c>
   18818:			; <UNDEFINED> instruction: 0xf85cb29b
   1881c:	ldmdavs	r2, {r1, sp}
   18820:			; <UNDEFINED> instruction: 0xf04f924d
   18824:	strtmi	r0, [r2], -r0, lsl #4
   18828:	andls	r3, r2, #24, 4	; 0x80000001
   1882c:	movwls	r9, #19026	; 0x4a52
   18830:			; <UNDEFINED> instruction: 0xf7eb9205
   18834:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   18838:	stmdage	r6, {r3, r6, r8, ip, lr, pc}
   1883c:	bl	8567f0 <__bss_end__@@Base+0x3d06e4>
   18840:			; <UNDEFINED> instruction: 0xf7eb9802
   18844:	ldmib	sp, {r1, r7, r8, r9, fp, sp, lr, pc}^
   18848:	bl	e505c <stotal_xattr_bytes@@Base+0x9f4c4>
   1884c:			; <UNDEFINED> instruction: 0xf8d30382
   18850:	ldmdblt	r4, {r2, r4, r7, lr}
   18854:	bvs	19508a8 <__bss_end__@@Base+0x14ca79c>
   18858:	ldmib	r4, {r2, r3, r7, r8, ip, sp, pc}^
   1885c:	ldmib	sp, {r8, r9, sp}^
   18860:	addmi	r0, fp, #0, 2
   18864:	addmi	fp, r2, #8, 30
   18868:			; <UNDEFINED> instruction: 0xf894d1f5
   1886c:	biclt	r3, r3, ip, lsr r0
   18870:			; <UNDEFINED> instruction: 0xf8943301
   18874:			; <UNDEFINED> instruction: 0xf884203f
   18878:	blls	164970 <read_from_file_buffer2@@Base+0x5edb8>
   1887c:	stmdage	r6, {r1, r3, r4, ip, sp, lr}
   18880:	stc	7, cr15, [lr, #-940]!	; 0xfffffc54
   18884:			; <UNDEFINED> instruction: 0xf7eb9802
   18888:	bmi	7533d8 <__bss_end__@@Base+0x2cd2cc>
   1888c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   18890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18894:	subsmi	r9, sl, sp, asr #22
   18898:	strtmi	sp, [r0], -r9, lsr #2
   1889c:	pop	{r0, r1, r2, r3, r6, ip, sp, pc}
   188a0:	blvs	8ba8e8 <__bss_end__@@Base+0x4347dc>
   188a4:	andsle	r4, r7, r2, lsr #5
   188a8:	bvs	ff884db8 <__bss_end__@@Base+0xff3fecac>
   188ac:	movwvs	fp, #41265	; 0xa131
   188b0:	bls	f13fc <stotal_xattr_bytes@@Base+0xab864>
   188b4:			; <UNDEFINED> instruction: 0x2090f8d2
   188b8:	andsle	r4, r6, r2, lsr #5
   188bc:	tstcs	r0, r3, lsl #16
   188c0:	rscvs	r6, r1, #1081344	; 0x108000
   188c4:			; <UNDEFINED> instruction: 0x63213201
   188c8:	ldrb	r6, [r1, r2, asr #2]
   188cc:			; <UNDEFINED> instruction: 0xf7eb9802
   188d0:	stmdage	r6, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
   188d4:	ldc	7, cr15, [r2, #-940]!	; 0xfffffc54
   188d8:	adcmi	r6, r1, #921600	; 0xe1000
   188dc:	bls	10d07c <read_from_file_buffer2@@Base+0x74c4>
   188e0:	addscc	pc, r0, r2, asr #17
   188e4:	mlascc	ip, r4, r8, pc	; <UNPREDICTABLE>
   188e8:	bvs	ff912890 <__bss_end__@@Base+0xff48c784>
   188ec:			; <UNDEFINED> instruction: 0xf7ebe7f7
   188f0:	svclt	0x0000eb94
   188f4:	andeq	ip, r1, sl, lsr #8
   188f8:	andeq	r0, r0, r0, lsl #5
   188fc:	andeq	ip, r1, lr, lsr #7
   18900:			; <UNDEFINED> instruction: 0x4603b530
   18904:	sbclt	r4, sp, r0, lsr #24
   18908:	tstcs	r0, fp, lsl sl
   1890c:	ldrbtmi	r4, [ip], #-2591	; 0xfffff5e1
   18910:	stmdage	r4, {r0, ip, pc}
   18914:	tstcc	r8, #201326592	; 0xc000000
   18918:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   1891c:			; <UNDEFINED> instruction: 0xf04f924b
   18920:	movwls	r0, #8704	; 0x2200
   18924:	ldcl	7, cr15, [lr, #-940]	; 0xfffffc54
   18928:			; <UNDEFINED> instruction: 0x9c03bb28
   1892c:			; <UNDEFINED> instruction: 0xf7eba804
   18930:	stmdals	r2, {r3, r5, r7, r9, fp, sp, lr, pc}
   18934:	bl	2568e8 <read_from_file_buffer@@Base+0x10c88>
   18938:	strcs	r3, [r1, #-1120]	; 0xfffffba0
   1893c:	blls	9095c <stotal_xattr_bytes@@Base+0x4adc4>
   18940:	stmdbls	r2, {r5, r9, sl, lr}
   18944:	subpl	pc, r0, r3, lsl #17
   18948:	ldcl	7, cr15, [r0, #-940]!	; 0xfffffc54
   1894c:			; <UNDEFINED> instruction: 0xf8939b01
   18950:	blcs	24a54 <_IO_stdin_used@@Base+0x84a4>
   18954:	stmdage	r4, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   18958:	stcl	7, cr15, [r2], {235}	; 0xeb
   1895c:			; <UNDEFINED> instruction: 0xf7eb9802
   18960:	bmi	313300 <read_from_file_buffer@@Base+0xcd6a0>
   18964:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   18968:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1896c:	subsmi	r9, sl, fp, asr #22
   18970:	sublt	sp, sp, r7, lsl #2
   18974:	stmdals	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
   18978:	b	165692c <__bss_end__@@Base+0x11d0820>
   1897c:			; <UNDEFINED> instruction: 0xf7eba804
   18980:			; <UNDEFINED> instruction: 0xf7ebecde
   18984:	svclt	0x0000eb4a
   18988:	andeq	ip, r1, lr, lsr #6
   1898c:	andeq	r0, r0, r0, lsl #5
   18990:	ldrdeq	ip, [r1], -r6
   18994:			; <UNDEFINED> instruction: 0x4603b510
   18998:	sbclt	r4, ip, pc, lsl ip
   1899c:	tstcs	r0, fp, lsl sl
   189a0:	ldrbtmi	r4, [ip], #-2590	; 0xfffff5e2
   189a4:	stmdage	r4, {r1, ip, pc}
   189a8:	tstcc	r8, #201326592	; 0xc000000
   189ac:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   189b0:			; <UNDEFINED> instruction: 0xf04f924b
   189b4:	movwls	r0, #4608	; 0x1200
   189b8:	ldc	7, cr15, [r4, #-940]	; 0xfffffc54
   189bc:	strmi	fp, [r4], -r0, lsr #22
   189c0:			; <UNDEFINED> instruction: 0xf7eba804
   189c4:	stmdals	r1, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
   189c8:	b	fefd697c <__bss_end__@@Base+0xfeb50870>
   189cc:			; <UNDEFINED> instruction: 0xf8929a02
   189d0:			; <UNDEFINED> instruction: 0xf8823040
   189d4:	ldmdblt	fp!, {r0, r1, r2, r3, r4, r5, lr}^
   189d8:			; <UNDEFINED> instruction: 0xf7eba804
   189dc:	stmdals	r1, {r1, r7, sl, fp, sp, lr, pc}
   189e0:	b	956994 <__bss_end__@@Base+0x4d0888>
   189e4:	blmi	36b224 <sid_table@@Base+0x255a0>
   189e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   189ec:	blls	12f2a5c <__bss_end__@@Base+0xe6c950>
   189f0:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   189f4:	ldclt	0, cr11, [r0, #-304]	; 0xfffffed0
   189f8:	stmdals	r3, {r1, r8, r9, fp, ip, pc}
   189fc:	submi	pc, r0, r3, lsl #17
   18a00:			; <UNDEFINED> instruction: 0xf7eb3060
   18a04:	strb	lr, [r7, ip, lsr #20]!
   18a08:			; <UNDEFINED> instruction: 0xf7eb9801
   18a0c:	stmdage	r4, {r4, r9, fp, sp, lr, pc}
   18a10:	ldc	7, cr15, [r4], {235}	; 0xeb
   18a14:	bl	569c8 <stotal_xattr_bytes@@Base+0x10e30>
   18a18:	muleq	r1, sl, r2
   18a1c:	andeq	r0, r0, r0, lsl #5
   18a20:	andeq	ip, r1, r4, asr r2
   18a24:	ldrbtlt	r4, [r0], #2835	; 0xb13
   18a28:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   18a2c:	cdpcs	7, 0, cr6, cr9, cr0, {0}
   18a30:	bmi	48ca98 <__bss_end__@@Base+0x698c>
   18a34:	strmi	r2, [r4], -r0
   18a38:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   18a3c:	ldmvs	r3, {r0, r1, r6, r8, ip, sp, pc}
   18a40:	svcpl	0x000cf852
   18a44:	strcc	r4, [r1], #-163	; 0xffffff5d
   18a48:	stccs	3, cr4, [r0, #-96]	; 0xffffffa0
   18a4c:	andlt	sp, r3, #-1073741763	; 0xc000003d
   18a50:	strcs	r4, [r8], #-2570	; 0xfffff5f6
   18a54:			; <UNDEFINED> instruction: 0x4610447a
   18a58:	addshi	r6, r7, r6, lsl r0
   18a5c:	ldrdvs	r8, [ip], -r3
   18a60:			; <UNDEFINED> instruction: 0x4770bcf0
   18a64:	mvnle	r2, pc, lsl #30
   18a68:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   18a6c:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
   18a70:	ubfx	sp, pc, #3, #22
   18a74:	andeq	ip, r1, r4, lsr ip
   18a78:	andeq	ip, r1, ip, lsr #24
   18a7c:	andeq	sp, r2, ip, ror #1
   18a80:	ldrdeq	sp, [r2], -r6
   18a84:	eorcs	r4, fp, #31744	; 0x7c00
   18a88:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   18a8c:	tstcs	r1, lr, lsl ip
   18a90:	ldmdbpl	ip, {r1, r2, r3, r4, fp, lr}
   18a94:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   18a98:	bl	456a4c <sort_info_list@@Base+0x1094c>
   18a9c:	stmdavs	r0!, {r2, r3, r4, r9, fp, lr}
   18aa0:	ldrbtmi	r2, [sl], #-777	; 0xfffffcf7
   18aa4:			; <UNDEFINED> instruction: 0xf7eb2101
   18aa8:	ldmdami	sl, {r4, r6, sl, fp, sp, lr, pc}
   18aac:	andscs	r6, pc, #2293760	; 0x230000
   18ab0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18ab4:	bl	d6a68 <stotal_xattr_bytes@@Base+0x90ed0>
   18ab8:	stmdavs	r0!, {r0, r1, r2, r4, r9, fp, lr}
   18abc:	ldrbtmi	r2, [sl], #-783	; 0xfffffcf1
   18ac0:			; <UNDEFINED> instruction: 0xf7eb2101
   18ac4:	ldmdami	r5, {r1, r6, sl, fp, sp, lr, pc}
   18ac8:	eorscs	r6, r0, #2293760	; 0x230000
   18acc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18ad0:	b	ffd56a84 <__bss_end__@@Base+0xff8d0978>
   18ad4:	stmdavs	r3!, {r1, r4, fp, lr}
   18ad8:	tstcs	r1, fp, lsr r2
   18adc:			; <UNDEFINED> instruction: 0xf7eb4478
   18ae0:	ldmdami	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   18ae4:	eorcs	r6, r3, #2293760	; 0x230000
   18ae8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18aec:	b	ff9d6aa0 <__bss_end__@@Base+0xff550994>
   18af0:	stmdavs	r3!, {r0, r2, r3, fp, lr}
   18af4:	pop	{r3, r4, r6, r9, sp}
   18af8:	ldrbtmi	r4, [r8], #-16
   18afc:			; <UNDEFINED> instruction: 0xf7eb2101
   18b00:	svclt	0x0000badb
   18b04:			; <UNDEFINED> instruction: 0x0001c1b2
   18b08:	andeq	r0, r0, ip, asr #5
   18b0c:	andeq	sl, r0, r8, lsl #3
   18b10:	andeq	sl, r0, r6, lsr #3
   18b14:	andeq	sl, r0, lr, asr #3
   18b18:	andeq	sl, r0, r2, ror #3
   18b1c:	andeq	sl, r0, r2, lsl #4
   18b20:	andeq	sl, r0, r8, lsr #4
   18b24:	andeq	sl, r0, r6, asr r2
   18b28:	andeq	sl, r0, sl, ror #4
   18b2c:	svcmi	0x00f0e92d
   18b30:	stmdavs	r5, {r1, r2, r3, r9, sl, lr}
   18b34:	stmdbmi	r6!, {r0, r1, r7, ip, sp, pc}^
   18b38:	blmi	19aa350 <__bss_end__@@Base+0x1524244>
   18b3c:			; <UNDEFINED> instruction: 0x46284479
   18b40:	movwls	r4, #1147	; 0x47b
   18b44:	stmib	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18b48:	vmovcs.f16	s3, fp	; <UNPREDICTABLE>
   18b4c:	addhi	pc, r9, r0, asr #6
   18b50:	andcs	r4, sl, #1048576	; 0x100000
   18b54:			; <UNDEFINED> instruction: 0xf7eb6860
   18b58:	bmi	1813210 <__bss_end__@@Base+0x138d104>
   18b5c:	mcrne	4, 2, r4, cr3, cr10, {3}
   18b60:	blcs	230ba8 <dupl@@Base+0x2af58>
   18b64:	addshi	pc, r1, r0, lsl #4
   18b68:	andlt	r2, r3, r1
   18b6c:	svchi	0x00f0e8bd
   18b70:			; <UNDEFINED> instruction: 0x4628495a
   18b74:			; <UNDEFINED> instruction: 0xf7eb4479
   18b78:	stmdacs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
   18b7c:	ldmdbmi	r8, {r0, r2, r6, ip, lr, pc}^
   18b80:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   18b84:	stmib	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18b88:			; <UNDEFINED> instruction: 0xf0402800
   18b8c:	cdpcs	0, 0, cr8, cr1, cr4, {4}
   18b90:	addshi	pc, r8, r0, asr #6
   18b94:	stmdavc	r3!, {r2, r5, r6, fp, sp, lr}
   18b98:	rscle	r2, r5, r0, lsl #22
   18b9c:			; <UNDEFINED> instruction: 0xf04f4b51
   18ba0:			; <UNDEFINED> instruction: 0xf8df0a0c
   18ba4:	ldrbtmi	r8, [fp], #-324	; 0xfffffebc
   18ba8:	ldrbtmi	r4, [r8], #2640	; 0xa50
   18bac:	ldrbtmi	r6, [sl], #-2078	; 0xfffff7e2
   18bb0:	bicslt	r9, lr, r1, lsl #4
   18bb4:	teqls	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   18bb8:	bleq	54cfc <stotal_xattr_bytes@@Base+0xf164>
   18bbc:	ldrbtmi	r4, [r9], #1591	; 0x637
   18bc0:			; <UNDEFINED> instruction: 0xf7eb4638
   18bc4:	ldrtmi	lr, [r9], -ip, asr #22
   18bc8:	strmi	r4, [r2], -r5, lsl #12
   18bcc:			; <UNDEFINED> instruction: 0xf7eb4620
   18bd0:	stmdbne	r1!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}^
   18bd4:			; <UNDEFINED> instruction: 0x5d62b920
   18bd8:	svclt	0x00182a2c
   18bdc:	eorle	r2, r8, r0, lsl #20
   18be0:	svcvc	0x000cf859
   18be4:	bleq	95018 <stotal_xattr_bytes@@Base+0x4f480>
   18be8:	mvnle	r2, r0, lsl #30
   18bec:	eorcs	r4, r7, #4259840	; 0x410000
   18bf0:	tstcs	r1, r1, asr #22
   18bf4:	cfstrsls	mvf4, [r0], {120}	; 0x78
   18bf8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18bfc:	b	17d6bb0 <__bss_end__@@Base+0x1350aa4>
   18c00:	andeq	pc, r1, pc, rrx
   18c04:	pop	{r0, r1, ip, sp, pc}
   18c08:	mcrcs	15, 0, r8, cr1, cr0, {7}
   18c0c:	strmi	sp, [r1], -r6, asr #26
   18c10:	stmdavs	r0!, {r1, r3, r9, sp}^
   18c14:	stmdb	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18c18:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
   18c1c:	movweq	pc, #33184	; 0x81a0	; <UNPREDICTABLE>
   18c20:	blcs	1f0d68 <read_from_file_buffer2@@Base+0xeb1b0>
   18c24:	ldmdami	r6!, {r5, r7, r8, fp, ip, lr, pc}
   18c28:	blmi	ce150c <__bss_end__@@Base+0x85b400>
   18c2c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18c30:	blls	92bbc <stotal_xattr_bytes@@Base+0x4d024>
   18c34:	blcc	317864 <read_from_file_buffer@@Base+0xd1c04>
   18c38:	ldrdcc	pc, [r8], -fp
   18c3c:	movwcs	fp, #6467	; 0x1943
   18c40:	andcc	pc, r8, fp, asr #17
   18c44:			; <UNDEFINED> instruction: 0xf8d8780a
   18c48:	movwcc	r3, #4104	; 0x1008
   18c4c:	andcc	pc, r8, r8, asr #17
   18c50:	svclt	0x00052a2c
   18c54:	stmdbne	r4!, {r0, r8, sl, ip, sp}^
   18c58:	stmdavc	r2!, {r2, r3, r9, sl, lr}
   18c5c:			; <UNDEFINED> instruction: 0xd1a82a00
   18c60:	blmi	992a70 <__bss_end__@@Base+0x50c964>
   18c64:	sfmls	f2, 4, [r0], {52}	; 0x34
   18c68:	stmdami	r6!, {r0, r8, sp}
   18c6c:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   18c70:			; <UNDEFINED> instruction: 0xf7eb6823
   18c74:	stmdami	r4!, {r2, r5, r9, fp, sp, lr, pc}
   18c78:	eorscs	r6, r3, #2293760	; 0x230000
   18c7c:	tstcs	r1, r8, ror r4
   18c80:	b	756c34 <__bss_end__@@Base+0x2d0b28>
   18c84:	andeq	pc, r1, pc, rrx
   18c88:	stmdami	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   18c8c:	blmi	6a1584 <__bss_end__@@Base+0x21b478>
   18c90:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18c94:			; <UNDEFINED> instruction: 0xf04fe7af
   18c98:			; <UNDEFINED> instruction: 0xe76630ff
   18c9c:	eorcs	r4, r9, #22528	; 0x5800
   18ca0:	tstcs	r1, r0, lsl #24
   18ca4:	stmiapl	r4!, {r1, r3, r4, fp, lr}^
   18ca8:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   18cac:	b	1d6c60 <read_from_file_buffer2@@Base+0xd10a8>
   18cb0:	stmdavs	r3!, {r3, r4, fp, lr}
   18cb4:	ldrbtmi	r2, [r8], #-546	; 0xfffffdde
   18cb8:			; <UNDEFINED> instruction: 0xf7eb2101
   18cbc:			; <UNDEFINED> instruction: 0xf06fea00
   18cc0:	ldrb	r0, [r2, -r1]
   18cc4:	eorcs	r4, r4, #20, 16	; 0x140000
   18cc8:	tstcs	r1, fp, lsl #22
   18ccc:			; <UNDEFINED> instruction: 0xe7924478
   18cd0:	andeq	sl, r0, r4, lsl #5
   18cd4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   18cd8:	andeq	ip, r1, r0, lsl #22
   18cdc:	andeq	sl, r0, ip, lsl #6
   18ce0:	muleq	r0, r6, r3
   18ce4:			; <UNDEFINED> instruction: 0x0001cabe
   18ce8:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   18cec:			; <UNDEFINED> instruction: 0x0001cab6
   18cf0:	andeq	ip, r1, r6, lsr #21
   18cf4:	andeq	sl, r0, r8, asr r3
   18cf8:	andeq	r0, r0, ip, asr #5
   18cfc:	andeq	ip, r1, r2, asr #20
   18d00:			; <UNDEFINED> instruction: 0x0000a2b2
   18d04:	andeq	sl, r0, r6, ror #2
   18d08:	muleq	r0, r0, r1
   18d0c:	andeq	sl, r0, lr, lsr #3
   18d10:	andeq	sl, r0, r8, ror #3
   18d14:	andeq	sl, r0, r6, lsl #4
   18d18:	andeq	sl, r0, r8, asr r2
   18d1c:			; <UNDEFINED> instruction: 0x4615b530
   18d20:	ldrmi	fp, [ip], -r3, lsl #1
   18d24:	ldcmi	6, cr4, [r0, #-172]	; 0xffffff54
   18d28:	strmi	r9, [sl], -r0, lsl #8
   18d2c:	ldrbtmi	r4, [sp], #-3087	; 0xfffff3f1
   18d30:	stmdbpl	ip!, {r0, r3, r5, r6, r9, sl, lr}
   18d34:	strls	r6, [r1], #-2084	; 0xfffff7dc
   18d38:	streq	pc, [r0], #-79	; 0xffffffb1
   18d3c:			; <UNDEFINED> instruction: 0xf7eb9c06
   18d40:	ldmdblt	r8, {r2, r4, r6, r8, fp, sp, lr, pc}^
   18d44:	stmdbmi	sl, {r8, r9, fp, ip, pc}
   18d48:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
   18d4c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   18d50:	subsmi	r9, r1, r1, lsl #20
   18d54:	ldrmi	sp, [r8], -r6, lsl #2
   18d58:	ldclt	0, cr11, [r0, #-12]!
   18d5c:	mvnscc	pc, #79	; 0x4f
   18d60:	ldrb	r6, [r0, r0, lsr #32]!
   18d64:	ldmdb	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d68:	andeq	fp, r1, lr, lsl #30
   18d6c:	andeq	r0, r0, r0, lsl #5
   18d70:	strdeq	fp, [r1], -r2
   18d74:	svcmi	0x00f0e92d
   18d78:	blvs	fe02a590 <__bss_end__@@Base+0xfdba4484>
   18d7c:	ldrmi	fp, [r0], r3, lsl #1
   18d80:	stmdacs	r0, {r0, r5, r6, sl, sp, lr}
   18d84:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   18d88:	stflep	f1, [lr, #-4]
   18d8c:	ldrdlt	pc, [r0], pc	; <UNPREDICTABLE>
   18d90:			; <UNDEFINED> instruction: 0xf1042700
   18d94:			; <UNDEFINED> instruction: 0x4699053c
   18d98:			; <UNDEFINED> instruction: 0x463e44fb
   18d9c:	stmdacs	r0, {r1, r2, sp, lr, pc}
   18da0:	blvs	fe90d298 <__bss_end__@@Base+0xfe48718c>
   18da4:	strcc	r3, [ip, #-1537]	; 0xfffff9ff
   18da8:	sfmle	f4, 4, [r7, #-716]!	; 0xfffffd34
   18dac:			; <UNDEFINED> instruction: 0xf7eb4620
   18db0:			; <UNDEFINED> instruction: 0x4603e95a
   18db4:	bllt	fe2ea63c <__bss_end__@@Base+0xfde64530>
   18db8:	stmib	r4, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   18dbc:	stmiavs	sl!, {r8, fp, pc}
   18dc0:	stmib	r4, {r0, r8, r9, fp, sp}^
   18dc4:	vstrle	s4, [r6, #-12]
   18dc8:			; <UNDEFINED> instruction: 0xf8db682a
   18dcc:			; <UNDEFINED> instruction: 0xf7eb1000
   18dd0:			; <UNDEFINED> instruction: 0x4603e9d2
   18dd4:	tstcs	r4, r0, lsl fp
   18dd8:			; <UNDEFINED> instruction: 0xf7eb4620
   18ddc:	stmdbvs	r2!, {r4, r6, r8, fp, sp, lr, pc}^
   18de0:	stmdacs	r1, {r1, r3, r5, r6, sp, lr}
   18de4:	bicsle	r4, sl, r3, lsl #12
   18de8:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}^
   18dec:	addsmi	r3, sl, #1048576	; 0x100000
   18df0:			; <UNDEFINED> instruction: 0x462fbfb8
   18df4:	strcc	r6, [ip, #-2979]	; 0xfffff45d
   18df8:	lfmle	f4, 2, [r7], {179}	; 0xb3
   18dfc:	ldmib	r7, {r0, r1, r2, r3, r5, r7, r8, ip, sp, pc}^
   18e00:	blls	5920c <stotal_xattr_bytes@@Base+0x13674>
   18e04:	mulle	sp, r9, r2
   18e08:	ldrmi	r4, [r8], -r2, lsl #12
   18e0c:	ldm	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18e10:	andlt	r6, r3, r8, ror r8
   18e14:	svchi	0x00f0e8bd
   18e18:	strb	r4, [r2, pc, lsr #12]
   18e1c:			; <UNDEFINED> instruction: 0xf04f9a0d
   18e20:	ldrshvs	r3, [r3], -pc	; <UNPREDICTABLE>
   18e24:	pop	{r0, r1, ip, sp, pc}
   18e28:	strdcs	r8, [r0], -r0
   18e2c:	svclt	0x0000e7fa
   18e30:	andeq	ip, r1, r4, asr #17
   18e34:	ldrbmi	lr, [r0, sp, lsr #18]!
   18e38:	addlt	r4, r4, r0, lsl #13
   18e3c:	blmi	d452ac <__bss_end__@@Base+0x8bf1a0>
   18e40:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   18e44:	subcs	fp, r8, r6, lsl fp
   18e48:	stmib	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e4c:	stmdacs	r0, {r2, r9, sl, lr}
   18e50:	andcs	sp, r1, #88	; 0x58
   18e54:	stmib	r4, {sp}^
   18e58:	stmdbmi	lr!, {r1, r2, r3, sp}
   18e5c:	stcmi	6, cr2, [lr, #-0]
   18e60:	ldrbtmi	r2, [r9], #-520	; 0xfffffdf8
   18e64:	stmib	r4, {r1, r2, r5, r9, sp, lr}^
   18e68:	ldrbtmi	r6, [sp], #-1545	; 0xfffff9f7
   18e6c:	movwne	lr, #2513	; 0x9d1
   18e70:	streq	lr, [r1, #-2509]	; 0xfffff633
   18e74:	andls	r2, r0, #56	; 0x38
   18e78:	strtmi	r9, [r0], -r3
   18e7c:	stmdb	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e80:			; <UNDEFINED> instruction: 0xf8c8bb78
   18e84:	andlt	r4, r4, r0
   18e88:			; <UNDEFINED> instruction: 0x87f0e8bd
   18e8c:	beq	354fd0 <sid_table@@Base+0xf34c>
   18e90:	blx	2aa8be <read_from_file_buffer@@Base+0x64c5e>
   18e94:			; <UNDEFINED> instruction: 0xf105f506
   18e98:			; <UNDEFINED> instruction: 0xf7eb003c
   18e9c:			; <UNDEFINED> instruction: 0x4604e998
   18ea0:	eorle	r2, pc, r0, lsl #16
   18ea4:	ldcmi	6, cr4, [sp, #-168]	; 0xffffff58
   18ea8:	tstcs	r0, ip, lsr r0
   18eac:			; <UNDEFINED> instruction: 0xf7eb447d
   18eb0:			; <UNDEFINED> instruction: 0x63a6ea0c
   18eb4:	movtlt	r6, #14379	; 0x382b
   18eb8:	and	r2, r3, r0, lsl #12
   18ebc:			; <UNDEFINED> instruction: 0xf8553601
   18ec0:	tstlt	r3, #12, 30	; 0x30
   18ec4:	blx	2b317a <read_from_file_buffer@@Base+0x6d51a>
   18ec8:	blcs	2aae8 <_IO_stdin_used@@Base+0xe538>
   18ecc:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   18ed0:	mcrcs	3, 0, r6, cr0, cr11, {7}
   18ed4:			; <UNDEFINED> instruction: 0x4648d0f2
   18ed8:	ldmdb	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18edc:	stmdacs	r0, {r3, r4, r5, r6, sl, sp, lr}
   18ee0:	blvs	fe90d698 <__bss_end__@@Base+0xfe48758c>
   18ee4:	svclt	0x00c42b01
   18ee8:	strcs	r4, [r1, #-1574]	; 0xfffff9da
   18eec:	ldcvs	13, cr13, [r0, #-28]!	; 0xffffffe4
   18ef0:			; <UNDEFINED> instruction: 0xf7eb3501
   18ef4:	blvs	fe912f74 <__bss_end__@@Base+0xfe48ce68>
   18ef8:	adcmi	r3, fp, #12, 12	; 0xc00000
   18efc:			; <UNDEFINED> instruction: 0x4620dcf7
   18f00:	ldmda	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18f04:	rscscc	pc, pc, pc, asr #32
   18f08:	blvs	ff852e04 <__bss_end__@@Base+0xff3cccf8>
   18f0c:	svclt	0x0000e7a5
   18f10:	andeq	ip, r2, r0, lsl #26
   18f14:	strdeq	ip, [r1], -sl
   18f18:	andeq	sl, r0, sl, lsl #2
   18f1c:			; <UNDEFINED> instruction: 0x0001c7b8
   18f20:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   18f24:	bcs	73194 <stotal_xattr_bytes@@Base+0x2d5fc>
   18f28:	andcs	sp, r0, r1
   18f2c:	bmi	1aacf4 <read_from_file_buffer2@@Base+0xa513c>
   18f30:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   18f34:	rscsle	r2, r8, r0, lsl #18
   18f38:	andcs	r2, r0, r0, lsl #2
   18f3c:	umullsvs	r6, r1, r9, r0
   18f40:	svclt	0x00004770
   18f44:	andeq	ip, r2, lr, lsl ip
   18f48:	andeq	ip, r1, r4, lsr r7
   18f4c:	cfldr32mi	mvfx11, [r1], #-448	; 0xfffffe40
   18f50:	bcs	2a148 <_IO_stdin_used@@Base+0xdb98>
   18f54:	bcs	20d024 <dupl@@Base+0x73d4>
   18f58:	stmdavs	sl, {r0, r1, r3, r4, r5, r8, fp, ip, lr, pc}
   18f5c:	blcs	2208b0 <dupl@@Base+0x1ac60>
   18f60:			; <UNDEFINED> instruction: 0xf9b1d84d
   18f64:	stcmi	0, cr6, [ip, #-16]!
   18f68:	movweq	pc, #33190	; 0x81a6	; <UNPREDICTABLE>
   18f6c:	addslt	r4, fp, #2097152000	; 0x7d000000
   18f70:	eorvs	r2, sl, r7, lsl #22
   18f74:	bmi	a8f060 <__bss_end__@@Base+0x608f54>
   18f78:	blmi	a60f80 <__bss_end__@@Base+0x5dae74>
   18f7c:	rsbvs	r4, lr, sl, ror r4
   18f80:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   18f84:			; <UNDEFINED> instruction: 0xb1bc6098
   18f88:			; <UNDEFINED> instruction: 0x5006f9b1
   18f8c:	strmi	r4, [r1], -r4, lsl #12
   18f90:	blx	116279c <__bss_end__@@Base+0xcdc690>
   18f94:	tstcc	r1, r1, lsl #6	; <UNPREDICTABLE>
   18f98:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   18f9c:	addsvs	fp, r6, r6, lsl pc
   18fa0:	strcc	r6, [r1], #-147	; 0xffffff6d
   18fa4:	svccc	0x000cf852
   18fa8:	andcs	fp, r1, r8, lsl pc
   18fac:	mvnsle	r2, r0, lsl #22
   18fb0:	blmi	7453f8 <__bss_end__@@Base+0x2bf2ec>
   18fb4:	addsvs	r4, ip, fp, ror r4
   18fb8:	ldcllt	0, cr2, [r0, #-0]
   18fbc:	strcs	r4, [r9, #-2842]	; 0xfffff4e6
   18fc0:	strcs	r4, [pc], #-2330	; 18fc8 <ZSTD_maxCLevel@plt+0x14acc>
   18fc4:			; <UNDEFINED> instruction: 0x4610447b
   18fc8:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
   18fcc:	addvs	r5, sl, r0, lsl #8
   18fd0:	blmi	608598 <__bss_end__@@Base+0x18248c>
   18fd4:	ldmdami	r7, {r2, r5, r6, r7, fp, ip, lr}
   18fd8:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9, sp}
   18fdc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   18fe0:	stmda	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18fe4:	rscscc	pc, pc, pc, asr #32
   18fe8:	blmi	4885b0 <__bss_end__@@Base+0x24a4>
   18fec:	ldmdami	r2, {r0, r1, r2, r4, r5, r9, sp}
   18ff0:	stmiapl	r4!, {r0, r8, sp}^
   18ff4:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   18ff8:	stmda	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18ffc:	blmi	352fb0 <sid_table@@Base+0xd32c>
   19000:	stmdami	lr, {r0, r2, r3, r4, r5, r9, sp}
   19004:	stmiapl	r4!, {r0, r8, sp}^
   19008:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   1900c:	ldmda	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19010:	svclt	0x0000e7e1
   19014:	andeq	fp, r1, ip, ror #25
   19018:	strdeq	ip, [r1], -r0
   1901c:	andeq	ip, r1, r8, ror #13
   19020:	andeq	ip, r2, r0, asr #23
   19024:	andeq	ip, r2, ip, lsl #23
   19028:	muleq	r1, r8, r6
   1902c:	andeq	ip, r2, r8, ror fp
   19030:	andeq	r0, r0, ip, asr #5
   19034:	andeq	sl, r0, r6, lsl r0
   19038:	andeq	r9, r0, r8, asr #31
   1903c:	andeq	r9, r0, r4, ror pc
   19040:	ldrbmi	lr, [r0, sp, lsr #18]!
   19044:			; <UNDEFINED> instruction: 0x4c382907
   19048:	ldmdble	r3, {r2, r3, r4, r5, r6, sl, lr}^
   1904c:	strmi	r6, [r5], -r2, lsl #16
   19050:	blcs	2209a4 <dupl@@Base+0x1ad54>
   19054:	ldmdbmi	r5!, {r2, r3, r4, r5, fp, ip, lr, pc}
   19058:	ldrbtmi	r2, [r9], #-1
   1905c:	ldmdb	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19060:			; <UNDEFINED> instruction: 0x2004f9b5
   19064:	movweq	pc, #33186	; 0x81a2	; <UNPREDICTABLE>
   19068:	blcs	205adc <read_from_file_buffer2@@Base+0xfff24>
   1906c:	mrcmi	8, 1, sp, cr0, cr1, {2}
   19070:	ldmdbmi	r0!, {r0, sp}
   19074:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   19078:	stmdb	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1907c:	blcs	33150 <_IO_stdin_used@@Base+0x16ba0>
   19080:			; <UNDEFINED> instruction: 0xf8dfd041
   19084:	andcs	r8, r0, #180	; 0xb4
   19088:	ldrmi	r4, [r2], ip, lsr #30
   1908c:	ldrsbtls	pc, [r0], pc	; <UNPREDICTABLE>
   19090:	ldrbtmi	r4, [pc], #-1272	; 19098 <ZSTD_maxCLevel@plt+0x14b9c>
   19094:	strd	r4, [sp], -r9
   19098:			; <UNDEFINED> instruction: 0xf7eb4649
   1909c:	ldmdavs	r2!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   190a0:	andcs	r4, r1, r1, asr #12
   190a4:	ldmdb	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   190a8:			; <UNDEFINED> instruction: 0xf8564622
   190ac:			; <UNDEFINED> instruction: 0xf10a3f0c
   190b0:	tstlt	r3, #4096	; 0x1000
   190b4:			; <UNDEFINED> instruction: 0x3006f9b5
   190b8:	vpmax.u8	<illegal reg q7.5>, q5, <illegal reg q1.5>
   190bc:	streq	pc, [r1], #-19	; 0xffffffed
   190c0:			; <UNDEFINED> instruction: 0x4639d0f3
   190c4:	bcs	210d0 <_IO_stdin_used@@Base+0x4b20>
   190c8:			; <UNDEFINED> instruction: 0xf7ebd1e6
   190cc:	strb	lr, [r6, r6, lsr #18]!
   190d0:	eorscs	r4, sp, #28, 22	; 0x7000
   190d4:	tstcs	r1, ip, lsl r8
   190d8:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   190dc:			; <UNDEFINED> instruction: 0xf7ea6823
   190e0:	ldmdami	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   190e4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9, sp}
   190e8:	pop	{r0, r8, sp}
   190ec:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
   190f0:	svclt	0x00e2f7ea
   190f4:	stmiapl	r4!, {r0, r1, r4, r8, r9, fp, lr}^
   190f8:	strdlt	lr, [r2, -r3]!
   190fc:			; <UNDEFINED> instruction: 0x47f0e8bd
   19100:			; <UNDEFINED> instruction: 0xf7eb200a
   19104:	ldmdami	r2, {r0, r1, r4, r5, r6, r7, fp, ip, sp, pc}
   19108:			; <UNDEFINED> instruction: 0x47f0e8bd
   1910c:			; <UNDEFINED> instruction: 0xf7eb4478
   19110:	blmi	347254 <sid_table@@Base+0x15d0>
   19114:	stmdami	pc, {r0, r1, r2, r4, r5, r9, sp}	; <UNPREDICTABLE>
   19118:	stmiapl	r4!, {r0, r8, sp}^
   1911c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   19120:	svc	0x00ccf7ea
   19124:	svclt	0x0000e7dd
   19128:	strdeq	fp, [r1], -r4
   1912c:	ldrdeq	r9, [r0], -sl
   19130:	strdeq	ip, [r1], -r0
   19134:	ldrdeq	r9, [r0], -r6
   19138:	andeq	r3, r0, ip, asr #23
   1913c:	ldrdeq	r9, [r0], -r2
   19140:	andeq	r9, r0, ip, asr #31
   19144:	andeq	r0, r0, ip, asr #5
   19148:	andeq	r9, r0, r2, lsr #29
   1914c:	andeq	r9, r0, r6, lsl #30
   19150:	andeq	r9, r0, r0, ror pc
   19154:	andeq	r9, r0, r0, lsr #29
   19158:	svcmi	0x00f0e92d
   1915c:	stcmi	6, cr4, [ip], #-120	; 0xffffff88
   19160:	blmi	b4542c <__bss_end__@@Base+0x6bf320>
   19164:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
   19168:			; <UNDEFINED> instruction: 0xf8dd466f
   1916c:	smlattcs	r0, r8, r0, r9
   19170:	ldcge	8, cr5, [r7], {227}	; 0xe3
   19174:			; <UNDEFINED> instruction: 0x46384690
   19178:	ldmdavs	fp, {r3, r4, r6, r9, sp}
   1917c:			; <UNDEFINED> instruction: 0xf04f932f
   19180:			; <UNDEFINED> instruction: 0xf8dd0300
   19184:			; <UNDEFINED> instruction: 0xf7eba0ec
   19188:	smlatbcs	r5, r0, r8, lr
   1918c:			; <UNDEFINED> instruction: 0xf7eb4620
   19190:			; <UNDEFINED> instruction: 0x4621e972
   19194:			; <UNDEFINED> instruction: 0xf8cd4638
   19198:			; <UNDEFINED> instruction: 0xf7eb905c
   1919c:	bllt	18535a4 <__bss_end__@@Base+0x13cd498>
   191a0:	strmi	r2, [r3], r3, lsl #2
   191a4:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   191a8:	stmib	sp, {r2, r8, fp, ip, lr}^
   191ac:			; <UNDEFINED> instruction: 0xf7ea8600
   191b0:	strmi	lr, [r4], -ip, lsl #29
   191b4:			; <UNDEFINED> instruction: 0xf7eb4638
   191b8:	stccs	8, cr14, [r1], {100}	; 0x64
   191bc:	bllt	14d1f4 <read_from_file_buffer2@@Base+0x4763c>
   191c0:	blmi	52ba1c <__bss_end__@@Base+0xa5910>
   191c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   191c8:	blls	bf3238 <__bss_end__@@Base+0x76d12c>
   191cc:	tstle	sp, sl, asr r0
   191d0:	eorslt	r4, r1, r0, lsr #12
   191d4:	svchi	0x00f0e8bd
   191d8:	ldrtne	r1, [r3], #-562	; 0xfffffdce
   191dc:	rsfeqsz	f7, f6, #0.5
   191e0:			; <UNDEFINED> instruction: 0xf8859c06
   191e4:			; <UNDEFINED> instruction: 0xf885b009
   191e8:			; <UNDEFINED> instruction: 0xf885b00a
   191ec:			; <UNDEFINED> instruction: 0xf885b00b
   191f0:			; <UNDEFINED> instruction: 0x71aab00c
   191f4:	eorvc	r7, lr, #-1073741766	; 0xc000003a
   191f8:	strmi	lr, [r4], -r2, ror #15
   191fc:			; <UNDEFINED> instruction: 0xf7eb4638
   19200:			; <UNDEFINED> instruction: 0xf8cae840
   19204:			; <UNDEFINED> instruction: 0xf04f4000
   19208:			; <UNDEFINED> instruction: 0xe7d934ff
   1920c:	svc	0x0004f7ea
   19210:	ldrdeq	fp, [r1], -r6
   19214:	andeq	r0, r0, r0, lsl #5
   19218:	andeq	fp, r1, r8, ror sl
   1921c:	svcmi	0x00f0e92d
   19220:	svcmi	0x003c4698
   19224:	blmi	f454a0 <__bss_end__@@Base+0xabf394>
   19228:	ldrbtmi	r4, [pc], #-1667	; 19230 <ZSTD_maxCLevel@plt+0x14d34>
   1922c:	strmi	r4, [ip], -sp, ror #12
   19230:	ldmpl	fp!, {r1, r2, r4, r9, sl, lr}^
   19234:	tstcs	r0, r8, asr r2
   19238:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   1923c:			; <UNDEFINED> instruction: 0xf04f931b
   19240:			; <UNDEFINED> instruction: 0xf8dd0300
   19244:			; <UNDEFINED> instruction: 0xf7eb9098
   19248:	strtmi	lr, [r8], -r0, asr #16
   1924c:	andvc	pc, r0, #79	; 0x4f
   19250:			; <UNDEFINED> instruction: 0xf7eb2300
   19254:			; <UNDEFINED> instruction: 0x4607e810
   19258:	cmple	r4, r0, lsl #16
   1925c:			; <UNDEFINED> instruction: 0xf10d6820
   19260:	stmdavs	r1!, {r2, r3, r4, r6, sl, fp}^
   19264:	strbtmi	r6, [r3], -r2, lsr #17
   19268:	mul	ip, r4, r8
   1926c:			; <UNDEFINED> instruction: 0xf8ddc307
   19270:			; <UNDEFINED> instruction: 0xf883a061
   19274:	strbmi	lr, [r2]
   19278:			; <UNDEFINED> instruction: 0x4639dc3e
   1927c:			; <UNDEFINED> instruction: 0xf04f4628
   19280:	andcs	r3, sp, #-67108861	; 0xfc000003
   19284:	rsbcc	pc, r1, sp, asr #17
   19288:	rsbcc	pc, r5, sp, asr #17
   1928c:			; <UNDEFINED> instruction: 0xf8cd9201
   19290:			; <UNDEFINED> instruction: 0xf8cdb010
   19294:			; <UNDEFINED> instruction: 0xf8cd8014
   19298:			; <UNDEFINED> instruction: 0xf7eac000
   1929c:	bls	94afc <stotal_xattr_bytes@@Base+0x4ef64>
   192a0:	strmi	r4, [r3], -r2, lsl #6
   192a4:	tstcs	r3, r4, lsr #2
   192a8:	strcc	r4, [sp], #-1576	; 0xfffff9d8
   192ac:	strls	r3, [r0], #-3597	; 0xfffff1f3
   192b0:			; <UNDEFINED> instruction: 0xf7ea9601
   192b4:	strmi	lr, [r4], -sl, lsl #28
   192b8:			; <UNDEFINED> instruction: 0xf7ea4628
   192bc:	stccs	15, cr14, [r1], {226}	; 0xe2
   192c0:	ldmiblt	r4!, {r1, r3, ip, lr, pc}^
   192c4:	movwcs	lr, #27101	; 0x69dd
   192c8:			; <UNDEFINED> instruction: 0x17c14650
   192cc:	svclt	0x0008428b
   192d0:	tstle	r1, #343932928	; 0x14800000
   192d4:	ldmdblt	fp!, {r0, r8, r9, fp, ip, pc}^
   192d8:	blmi	3ebb20 <inode_info@@Base+0x25e68>
   192dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   192e0:	blls	6f3350 <__bss_end__@@Base+0x26d244>
   192e4:	tstle	r2, sl, asr r0
   192e8:	andslt	r4, sp, r0, asr r6
   192ec:	svchi	0x00f0e8bd
   192f0:	ldrmi	r4, [pc], -r8, lsr #12
   192f4:	svc	0x00c4f7ea
   192f8:	bcc	1543c <ZSTD_maxCLevel@plt+0x10f40>
   192fc:	andvc	pc, r0, r9, asr #17
   19300:	strtmi	lr, [r7], -sl, ror #15
   19304:			; <UNDEFINED> instruction: 0x4628e7f8
   19308:	svc	0x00baf7ea
   1930c:			; <UNDEFINED> instruction: 0xf7eae7f4
   19310:	svclt	0x0000ee84
   19314:	andeq	fp, r1, r2, lsl sl
   19318:	andeq	r0, r0, r0, lsl #5
   1931c:	andeq	fp, r1, r0, ror #18
   19320:	ldrbtlt	r4, [r0], #-2833	; 0xfffff4ef
   19324:	ldmvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   19328:	andsle	r4, r6, r6, lsl #5
   1932c:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
   19330:	cmplt	ip, r4, lsl r8
   19334:	strmi	r2, [r4], -r0
   19338:			; <UNDEFINED> instruction: 0xf8526913
   1933c:	addmi	r5, r3, r8, lsl pc
   19340:	tstmi	ip, #1
   19344:	mvnsle	r2, r0, lsl #26
   19348:	andcs	r4, r8, #9216	; 0x2400
   1934c:			; <UNDEFINED> instruction: 0x4618447b
   19350:	subsvs	r6, ip, lr, lsl r0
   19354:	ldcllt	0, cr6, [r0], #-40	; 0xffffffd8
   19358:	blmi	1ab120 <read_from_file_buffer2@@Base+0xa5568>
   1935c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19360:	mvnle	r2, r1, lsl #22
   19364:	ldrb	r2, [r6, r0]!
   19368:	andeq	ip, r2, r8, lsr #16
   1936c:	andeq	ip, r1, lr, ror #7
   19370:	andeq	ip, r2, r0, lsl #16
   19374:			; <UNDEFINED> instruction: 0x0001c3b8
   19378:	eorcs	r4, r5, #59392	; 0xe800
   1937c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   19380:	tstcs	r1, r9, lsr ip
   19384:	ldmdbpl	ip, {r0, r3, r4, r5, fp, lr}
   19388:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   1938c:	cdp	7, 9, cr15, cr6, cr10, {7}
   19390:	stmdavs	r3!, {r0, r1, r2, r4, r5, fp, lr}
   19394:	tstcs	r1, pc, lsr #4
   19398:			; <UNDEFINED> instruction: 0xf7ea4478
   1939c:	ldmdami	r5!, {r4, r7, r9, sl, fp, sp, lr, pc}
   193a0:	eorcs	r6, lr, #2293760	; 0x230000
   193a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   193a8:	cdp	7, 8, cr15, cr8, cr10, {7}
   193ac:	stmdavs	r3!, {r1, r4, r5, fp, lr}
   193b0:	tstcs	r1, r7, lsl r2
   193b4:			; <UNDEFINED> instruction: 0xf7ea4478
   193b8:	ldmdami	r0!, {r1, r7, r9, sl, fp, sp, lr, pc}
   193bc:	eorcs	r6, r8, #2293760	; 0x230000
   193c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   193c4:	cdp	7, 7, cr15, cr10, cr10, {7}
   193c8:	stmdavs	r3!, {r0, r2, r3, r5, fp, lr}
   193cc:	tstcs	r1, r6, lsl r2
   193d0:			; <UNDEFINED> instruction: 0xf7ea4478
   193d4:	stmdami	fp!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   193d8:	andscs	r6, fp, #2293760	; 0x230000
   193dc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   193e0:	cdp	7, 6, cr15, cr12, cr10, {7}
   193e4:	stmdavs	r3!, {r3, r5, fp, lr}
   193e8:	tstcs	r1, r1, lsr r2
   193ec:			; <UNDEFINED> instruction: 0xf7ea4478
   193f0:	stmdami	r6!, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   193f4:	eorcs	r6, r8, #2293760	; 0x230000
   193f8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   193fc:	cdp	7, 5, cr15, cr14, cr10, {7}
   19400:	stmdavs	r3!, {r0, r1, r5, fp, lr}
   19404:	tstcs	r1, sl, lsr #4
   19408:			; <UNDEFINED> instruction: 0xf7ea4478
   1940c:	stmdami	r1!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
   19410:	eorscs	r6, r1, #2293760	; 0x230000
   19414:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19418:	cdp	7, 5, cr15, cr0, cr10, {7}
   1941c:	stmdavs	r3!, {r1, r2, r3, r4, fp, lr}
   19420:	tstcs	r1, r1, lsr r2
   19424:			; <UNDEFINED> instruction: 0xf7ea4478
   19428:	ldmdami	ip, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
   1942c:	eorscs	r6, r1, #2293760	; 0x230000
   19430:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19434:	cdp	7, 4, cr15, cr2, cr10, {7}
   19438:	stmdavs	r3!, {r0, r3, r4, fp, lr}
   1943c:	tstcs	r1, fp, lsr #4
   19440:			; <UNDEFINED> instruction: 0xf7ea4478
   19444:	bmi	614d3c <__bss_end__@@Base+0x18ec30>
   19448:	tstcs	r1, r0, lsr #16
   1944c:			; <UNDEFINED> instruction: 0xf7ea447a
   19450:	ldmdami	r5, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   19454:	andscs	r6, r5, #2293760	; 0x230000
   19458:			; <UNDEFINED> instruction: 0x4010e8bd
   1945c:	tstcs	r1, r8, ror r4
   19460:	cdplt	7, 2, cr15, cr10, cr10, {7}
   19464:			; <UNDEFINED> instruction: 0x0001b8be
   19468:	andeq	r0, r0, ip, asr #5
   1946c:	andeq	r9, r0, ip, asr sp
   19470:	andeq	r9, r0, r4, ror sp
   19474:	muleq	r0, r6, sp
   19478:	muleq	r0, r8, r9
   1947c:	andeq	r9, r0, sl, lsr #27
   19480:	andeq	r9, r0, r8, asr #27
   19484:	ldrdeq	r9, [r0], -r2
   19488:	andeq	r9, r0, r0, ror #27
   1948c:	andeq	r9, r0, r6, lsl #28
   19490:	andeq	r9, r0, r4, lsr #28
   19494:	andeq	r9, r0, r2, asr #28
   19498:	andeq	r9, r0, r8, ror #28
   1949c:	andeq	r9, r0, lr, lsl #29
   194a0:			; <UNDEFINED> instruction: 0x00009eb4
   194a4:	ldrdeq	r9, [r0], -r4
   194a8:	strdeq	r9, [r0], -r8
   194ac:	ldrlt	r4, [r8, #-2615]!	; 0xfffff5c9
   194b0:			; <UNDEFINED> instruction: 0x4603447a
   194b4:	ldmvs	r0, {r1, r2, r4, r5, sl, fp, lr}
   194b8:	bicslt	r4, r0, ip, ror r4
   194bc:	sfmle	f4, 2, [fp], {152}	; 0x98
   194c0:	svcpl	0x0000f5b0
   194c4:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, ip, lr, pc}
   194c8:			; <UNDEFINED> instruction: 0xf3a0fa90
   194cc:			; <UNDEFINED> instruction: 0xf383fab3
   194d0:	streq	pc, [r1, #-79]	; 0xffffffb1
   194d4:			; <UNDEFINED> instruction: 0xf04fbf08
   194d8:	blx	1664dc <read_from_file_buffer2@@Base+0x60924>
   194dc:	addsmi	pc, r0, #805306368	; 0x30000000
   194e0:	andle	r4, r4, fp, lsr #8
   194e4:	vpmax.u8	d15, d3, d5
   194e8:	addsmi	r4, r8, #318767104	; 0x13000000
   194ec:	andcs	sp, r0, fp, lsl r1
   194f0:	ldcl	13, cr11, [r2, #224]	; 0xe0
   194f4:	vmov.f32	s15, #83	; 0x3e980000  0.2968750
   194f8:	vneg.f32	s15, s0
   194fc:	andsle	pc, r0, r0, lsl sl	; <UNPREDICTABLE>
   19500:	bcc	454d24 <sort_info_list@@Base+0xec24>
   19504:	bvs	854c88 <__bss_end__@@Base+0x3ceb7c>
   19508:	bvc	ff214ff0 <__bss_end__@@Base+0xfed8eee4>
   1950c:	bvc	a14db0 <__bss_end__@@Base+0x58eca4>
   19510:	bvc	9d5034 <__bss_end__@@Base+0x54ef28>
   19514:	bvc	ffa15110 <__bss_end__@@Base+0xff58f004>
   19518:	beq	fe454d7c <__bss_end__@@Base+0xfdfcec70>
   1951c:	bvc	d4c2c <stotal_xattr_bytes@@Base+0x8f094>
   19520:	addsvs	lr, r3, lr, asr #15
   19524:	blmi	708a0c <__bss_end__@@Base+0x282900>
   19528:	ldmdami	fp, {r0, r3, r5, r9, sl, lr}
   1952c:	stmiapl	r4!, {r0, r4, r6, r9, sp}^
   19530:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   19534:	stcl	7, cr15, [r2, #936]	; 0x3a8
   19538:			; <UNDEFINED> instruction: 0x46294a18
   1953c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
   19540:	svc	0x0002f7ea
   19544:	stmdavs	r3!, {r1, r2, r4, fp, lr}
   19548:	andscs	r4, r5, #42991616	; 0x2900000
   1954c:			; <UNDEFINED> instruction: 0xf7ea4478
   19550:			; <UNDEFINED> instruction: 0xf04fedb6
   19554:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   19558:	eorcs	r4, sl, #14336	; 0x3800
   1955c:	tstcs	r1, r1, lsl r8
   19560:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   19564:			; <UNDEFINED> instruction: 0xf7ea681b
   19568:			; <UNDEFINED> instruction: 0xf04fedaa
   1956c:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   19570:	eorcs	r4, pc, #8, 22	; 0x2000
   19574:	tstcs	r1, ip, lsl #16
   19578:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1957c:			; <UNDEFINED> instruction: 0xf7ea681b
   19580:			; <UNDEFINED> instruction: 0xf04fed9e
   19584:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   19588:	sbcmi	r0, r8, #0
   1958c:	muleq	r2, ip, r6
   19590:	andeq	fp, r1, r4, lsl #15
   19594:	andeq	r0, r0, ip, asr #5
   19598:	muleq	r0, r8, lr
   1959c:	ldrdeq	r9, [r0], -lr
   195a0:	andeq	r9, r0, r4, lsr #30
   195a4:	andeq	r9, r0, sl, lsl #28
   195a8:	andeq	r9, r0, lr, lsl lr
   195ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   195b0:			; <UNDEFINED> instruction: 0x4c2f2908
   195b4:	hvcle	13388	; 0x344c
   195b8:	strmi	r6, [r3], -r2, lsl #16
   195bc:	bcs	215c8 <_IO_stdin_used@@Base+0x5018>
   195c0:			; <UNDEFINED> instruction: 0xf1a2fa92
   195c4:			; <UNDEFINED> instruction: 0xf181fab1
   195c8:			; <UNDEFINED> instruction: 0xf04fbf08
   195cc:	blx	25dd0 <_IO_stdin_used@@Base+0x9820>
   195d0:	addsmi	pc, r5, #4194304	; 0x400000
   195d4:	andle	r4, r4, r1, lsl #8
   195d8:			; <UNDEFINED> instruction: 0xf101fa00
   195dc:	addsmi	r4, r1, #687865856	; 0x29000000
   195e0:	absmisp	f5, #0.5
   195e4:	stmdbmi	r4!, {r0, sp}
   195e8:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   195ec:			; <UNDEFINED> instruction: 0xf7ea4479
   195f0:	ldmdavs	r3!, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
   195f4:			; <UNDEFINED> instruction: 0xf8dfb3ab
   195f8:	strcs	r9, [r0, #-132]	; 0xffffff7c
   195fc:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   19600:			; <UNDEFINED> instruction: 0xf8df462a
   19604:	ldrbtmi	sl, [r9], #128	; 0x80
   19608:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   1960c:	ldrbmi	lr, [r1], -ip
   19610:	cdp	7, 8, cr15, cr2, cr10, {7}
   19614:			; <UNDEFINED> instruction: 0x46496832
   19618:			; <UNDEFINED> instruction: 0xf7ea2001
   1961c:			; <UNDEFINED> instruction: 0x4622ee7e
   19620:	svccc	0x0018f856
   19624:			; <UNDEFINED> instruction: 0xb1b33501
   19628:	vpmax.u8	<illegal reg q7.5>, <illegal reg q2.5>, <illegal reg q3.5>
   1962c:	streq	pc, [r1], #-19	; 0xffffffed
   19630:			; <UNDEFINED> instruction: 0x4641d0f6
   19634:	bcs	21640 <_IO_stdin_used@@Base+0x5090>
   19638:			; <UNDEFINED> instruction: 0xf7ead1e9
   1963c:	strb	lr, [r9, lr, ror #28]!
   19640:	eorscs	r4, sp, #17408	; 0x4400
   19644:	tstcs	r1, r1, lsl r8
   19648:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1964c:			; <UNDEFINED> instruction: 0x47f0e8bd
   19650:			; <UNDEFINED> instruction: 0xf7ea681b
   19654:			; <UNDEFINED> instruction: 0xb122bd31
   19658:			; <UNDEFINED> instruction: 0x47f0e8bd
   1965c:			; <UNDEFINED> instruction: 0xf7ea200a
   19660:	stmdami	fp, {r0, r2, r6, r9, sl, fp, ip, sp, pc}
   19664:			; <UNDEFINED> instruction: 0x47f0e8bd
   19668:			; <UNDEFINED> instruction: 0xf7ea4478
   1966c:	svclt	0x0000bda1
   19670:	andeq	fp, r1, r8, lsl #13
   19674:	andeq	ip, r1, r4, lsr r1
   19678:	muleq	r0, ip, lr
   1967c:	andeq	r3, r0, r6, asr r6
   19680:	muleq	r0, r8, lr
   19684:	andeq	r9, r0, r6, asr sl
   19688:	andeq	r0, r0, ip, asr #5
   1968c:	andeq	r9, r0, r2, lsl #29
   19690:	andeq	r9, r0, ip, asr #28
   19694:	blmi	1fac090 <__bss_end__@@Base+0x1b25f84>
   19698:	push	{r1, r3, r4, r5, r6, sl, lr}
   1969c:			; <UNDEFINED> instruction: 0x460d4ff0
   196a0:	ldrdlt	r5, [r5], r3
   196a4:	strmi	r6, [r4], -r6, lsl #16
   196a8:	ldmdavs	fp, {r1, r3, r4, r5, r6, r8, fp, lr}
   196ac:			; <UNDEFINED> instruction: 0xf04f9303
   196b0:	blmi	1e5a2b8 <__bss_end__@@Base+0x19d41ac>
   196b4:			; <UNDEFINED> instruction: 0x46304479
   196b8:	movwls	r4, #5243	; 0x147b
   196bc:	bl	ff9d766c <__bss_end__@@Base+0xff551560>
   196c0:	cmple	r6, r0, lsl #16
   196c4:	vpadd.f32	d18, d0, d1
   196c8:	stmdavs	r5!, {r1, r2, r4, r6, r7, pc}^
   196cc:	blcs	37780 <append_fragments@@Base+0x1ce4>
   196d0:	blmi	1ccd8a8 <__bss_end__@@Base+0x184779c>
   196d4:	beq	655818 <__bss_end__@@Base+0x1cf70c>
   196d8:	ldrdhi	pc, [r4, #143]	; 0x8f
   196dc:	bmi	1c6a8d0 <__bss_end__@@Base+0x17e47c4>
   196e0:	ldmdavs	lr, {r3, r4, r5, r6, r7, sl, lr}
   196e4:	andls	r4, r0, #2046820352	; 0x7a000000
   196e8:			; <UNDEFINED> instruction: 0xf8dfb1de
   196ec:			; <UNDEFINED> instruction: 0xf04f91bc
   196f0:	ldrtmi	r0, [r7], -r0, lsl #22
   196f4:			; <UNDEFINED> instruction: 0x463844f9
   196f8:	ldc	7, cr15, [r0, #936]!	; 0x3a8
   196fc:			; <UNDEFINED> instruction: 0x46044639
   19700:	strtmi	r4, [r8], -r2, lsl #12
   19704:	cdp	7, 12, cr15, cr2, cr10, {7}
   19708:			; <UNDEFINED> instruction: 0x5d2ab928
   1970c:	bcs	b1fbb8 <__bss_end__@@Base+0x699aac>
   19710:	bcs	49378 <stotal_xattr_bytes@@Base+0x37e0>
   19714:			; <UNDEFINED> instruction: 0xf859d054
   19718:			; <UNDEFINED> instruction: 0xf10b7f18
   1971c:	svccs	0x00000b01
   19720:	stmdami	r2!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
   19724:	blmi	18a1fa4 <__bss_end__@@Base+0x141be98>
   19728:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1972c:	stmiapl	r3!, {r0, sl, fp, ip, pc}^
   19730:			; <UNDEFINED> instruction: 0xf7ea681b
   19734:			; <UNDEFINED> instruction: 0xf06fecc4
   19738:	bmi	1799744 <__bss_end__@@Base+0x1313638>
   1973c:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   19740:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19744:	subsmi	r9, sl, r3, lsl #22
   19748:	addshi	pc, fp, r0, asr #32
   1974c:	pop	{r0, r2, ip, sp, pc}
   19750:	ldmdbmi	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   19754:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   19758:	bl	fe657708 <__bss_end__@@Base+0xfe1d15fc>
   1975c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19760:	stfcsd	f5, [r1, #-360]	; 0xfffffe98
   19764:	stmdavs	r0!, {r0, r1, r3, r4, r6, r8, sl, fp, ip, lr, pc}^
   19768:			; <UNDEFINED> instruction: 0xf7eaa902
   1976c:	blls	d4b54 <stotal_xattr_bytes@@Base+0x8efbc>
   19770:	blcs	9777e4 <__bss_end__@@Base+0x4f16d8>
   19774:	mrc	0, 7, sp, cr13, cr13, {1}
   19778:	vcvt.f32.s32	s14, s0
   1977c:	vcmpe.f32	s14, s15
   19780:	vneg.f32	s15, s0
   19784:	msrle	(UNDEF: 107), r0
   19788:	bicseq	pc, pc, r3
   1978c:	stmdbcs	fp, {r0, r1, r3, r6, r9, fp, lr}^
   19790:	andeq	pc, r0, pc, asr #32
   19794:	svclt	0x0008447a
   19798:	bcc	fe454ffc <__bss_end__@@Base+0xfdfceef0>
   1979c:	bvc	d4eac <stotal_xattr_bytes@@Base+0x8f314>
   197a0:	svclt	0x000460d0
   197a4:	umullsvs	r0, r3, fp, r2
   197a8:	stmdbcs	sp, {r3, ip, lr, pc}^
   197ac:	cdp	15, 1, cr11, cr7, cr2, {0}
   197b0:	ldreq	r3, [fp, #-2704]	; 0xfffff570
   197b4:	mulle	r1, r3, r0
   197b8:	cmple	r6, r0, lsl #22
   197bc:	ldr	r2, [ip, r1]!
   197c0:	blx	2c03ca <read_from_file_buffer@@Base+0x7a76a>
   197c4:			; <UNDEFINED> instruction: 0xf8db3b0b
   197c8:	stmdblt	r3, {r4, ip, sp}^
   197cc:			; <UNDEFINED> instruction: 0xf8cb2301
   197d0:	stmdavc	sl, {r4, ip, sp}
   197d4:	ldrdcc	pc, [r0], -r8
   197d8:			; <UNDEFINED> instruction: 0xf8c83301
   197dc:	bcs	b257e4 <__bss_end__@@Base+0x69f6d8>
   197e0:	strcc	fp, [r1], #-3845	; 0xfffff0fb
   197e4:	strmi	r1, [sp], -sp, lsr #18
   197e8:	bcs	37898 <append_fragments@@Base+0x1dfc>
   197ec:	svcge	0x007cf47f
   197f0:	cdp	7, 11, cr14, cr5, cr4, {7}
   197f4:	vsqrt.f32	s1, s0
   197f8:	ldmdble	fp, {r4, r9, fp, ip, sp, lr, pc}
   197fc:	bvc	8d4f80 <__bss_end__@@Base+0x44ee74>
   19800:	beq	ffa152d8 <__bss_end__@@Base+0xff58f1cc>
   19804:	blx	4553d0 <sort_info_list@@Base+0xf2d0>
   19808:	blmi	b90860 <__bss_end__@@Base+0x70a754>
   1980c:	ldrbtmi	r2, [fp], #-1
   19810:	beq	114e24 <read_from_file_buffer2@@Base+0xf26c>
   19814:			; <UNDEFINED> instruction: 0xe790609e
   19818:	rscscc	pc, pc, pc, asr #32
   1981c:	stcls	7, cr14, [r1], {141}	; 0x8d
   19820:	blmi	8e20b0 <__bss_end__@@Base+0x45bfa4>
   19824:	stmdami	r7!, {r0, r8, sp}
   19828:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1982c:			; <UNDEFINED> instruction: 0xf7ea681b
   19830:	str	lr, [r0, r6, asr #24]
   19834:	eorscs	r9, sl, #256	; 0x100
   19838:	tstcs	r1, sp, lsl fp
   1983c:	stmiapl	r3!, {r1, r5, fp, lr}^
   19840:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   19844:	ldc	7, cr15, [sl], #-936	; 0xfffffc58
   19848:	stcls	7, cr14, [r1], {117}	; 0x75
   1984c:	blmi	6220dc <__bss_end__@@Base+0x19bfd0>
   19850:	ldmdami	lr, {r0, r8, sp}
   19854:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   19858:			; <UNDEFINED> instruction: 0xf7ea681b
   1985c:			; <UNDEFINED> instruction: 0xe76aec30
   19860:	subcs	r9, sl, #256	; 0x100
   19864:	tstcs	r1, r2, lsl fp
   19868:	stmiapl	r3!, {r0, r3, r4, fp, lr}^
   1986c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   19870:	stc	7, cr15, [r4], #-936	; 0xfffffc58
   19874:	ldmdami	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   19878:	blmi	3620e4 <sid_table@@Base+0x1c460>
   1987c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19880:			; <UNDEFINED> instruction: 0xf7eae754
   19884:	svclt	0x0000ebca
   19888:	sbcmi	r0, r8, #0
   1988c:	andeq	fp, r1, r4, lsr #11
   19890:	andeq	r0, r0, r0, lsl #5
   19894:	andeq	r9, r0, r8, asr lr
   19898:	andeq	fp, r1, r4, lsl #11
   1989c:	andeq	ip, r1, r0, asr #32
   198a0:	andeq	ip, r1, r4, lsr r0
   198a4:	andeq	ip, r1, r8, lsr r0
   198a8:	andeq	ip, r1, r8, lsr #32
   198ac:	andeq	r9, r0, r2, ror #29
   198b0:	andeq	r0, r0, ip, asr #5
   198b4:	strdeq	fp, [r1], -lr
   198b8:	ldrdeq	r9, [r0], -sl
   198bc:			; <UNDEFINED> instruction: 0x0002c3b8
   198c0:	andeq	ip, r2, lr, lsr r3
   198c4:	andeq	r9, r0, r2, lsl sp
   198c8:	andeq	r9, r0, r0, lsr #26
   198cc:	muleq	r0, r2, sp
   198d0:	andeq	r9, r0, r0, lsr sp
   198d4:	muleq	r0, r6, ip
   198d8:	strdlt	fp, [sp], r0
   198dc:	strcs	r4, [r0, #-3866]	; 0xfffff0e6
   198e0:			; <UNDEFINED> instruction: 0x46144e1a
   198e4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   198e8:	movwls	r2, #16385	; 0x4001
   198ec:	andls	sl, r3, r7, lsl #16
   198f0:	andls	sl, r0, r6, lsl #16
   198f4:	ldmibpl	lr!, {r0, r1, r3, r9, sl, lr}
   198f8:	strtmi	r4, [r9], -sl, lsr #12
   198fc:	ldmdavs	r6!, {r3, fp, sp, pc}
   19900:			; <UNDEFINED> instruction: 0xf04f960b
   19904:	strls	r0, [r6, #-1536]	; 0xfffffa00
   19908:			; <UNDEFINED> instruction: 0xf04f9507
   1990c:	ldcls	6, cr7, [r2, #-0]
   19910:	stmib	sp, {r8, r9, sl, sp}^
   19914:			; <UNDEFINED> instruction: 0xf7ea6708
   19918:			; <UNDEFINED> instruction: 0x4603ed5a
   1991c:	bls	1c7ec4 <read_from_file_buffer2@@Base+0xc230c>
   19920:	smlatble	sl, r2, r2, r4
   19924:	bmi	2bf948 <read_from_file_buffer@@Base+0x79ce8>
   19928:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1992c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19930:	subsmi	r9, sl, fp, lsl #22
   19934:	andlt	sp, sp, r5, lsl #2
   19938:			; <UNDEFINED> instruction: 0xf04fbdf0
   1993c:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   19940:			; <UNDEFINED> instruction: 0xf7eae7f1
   19944:	svclt	0x0000eb6a
   19948:	andeq	fp, r1, r8, asr r3
   1994c:	andeq	r0, r0, r0, lsl #5
   19950:	andeq	fp, r1, r2, lsl r3
   19954:	svcmi	0x00f0e92d
   19958:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   1995c:	ldmib	r0, {r1, r8, r9, fp, pc}^
   19960:	stmdacs	r0, {ip, pc}
   19964:			; <UNDEFINED> instruction: 0xf8c9b087
   19968:	stmib	sp, {ip}^
   1996c:	stflee	f3, [r0, #-16]!
   19970:	movweq	pc, #49415	; 0xc107	; <UNPREDICTABLE>
   19974:	beq	55ab8 <stotal_xattr_bytes@@Base+0xff20>
   19978:			; <UNDEFINED> instruction: 0x46564693
   1997c:	bcc	4551a4 <sort_info_list@@Base+0xf0a4>
   19980:	ldrd	r4, [pc], -r0
   19984:	svceq	0x0000f1ba
   19988:			; <UNDEFINED> instruction: 0xf8dad039
   1998c:	blvs	feae1a74 <__bss_end__@@Base+0xfe65b968>
   19990:	svclt	0x0088429a
   19994:	ldmdavs	fp!, {r1, r3, r5, r7, r9, sl, lr}^
   19998:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1999c:	cfldr32le	mvfx4, [r4, #-268]!	; 0xfffffef4
   199a0:	ldrdls	pc, [r0], -r7
   199a4:	mufe	f2, f0, f6
   199a8:			; <UNDEFINED> instruction: 0xf7ea0a10
   199ac:	b	1414f44 <__bss_end__@@Base+0xf8ee38>
   199b0:	bl	260bd8 <read_from_file_buffer@@Base+0x1af78>
   199b4:	ldrbmi	r0, [fp], -ip, lsl #10
   199b8:	rndeqe	f7, f5
   199bc:	strmi	r2, [r4], -r1, lsl #2
   199c0:			; <UNDEFINED> instruction: 0xf1054602
   199c4:	stmiblt	ip, {r3}
   199c8:	ldrhtvs	r6, [lr], #142	; 0x8e
   199cc:	ldcls	3, cr6, [r2], {172}	; 0xac
   199d0:	stmib	sp, {r2, r9, sl, fp, ip, pc}^
   199d4:			; <UNDEFINED> instruction: 0xf859e402
   199d8:	stmib	sp, {r2, r3, lr}^
   199dc:			; <UNDEFINED> instruction: 0xf7ea6400
   199e0:	strmi	lr, [r6], -r2, ror #20
   199e4:	sbcle	r2, sp, r0, lsl #16
   199e8:	sbcsle	r2, r4, sl, lsl #16
   199ec:			; <UNDEFINED> instruction: 0xf04f9b13
   199f0:	ldrshvs	r3, [lr], -pc	; <UNPREDICTABLE>
   199f4:	ldc	0, cr11, [sp], #28
   199f8:	pop	{r1, r8, r9, fp, pc}
   199fc:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   19a00:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   19a04:	strbmi	r4, [r3, #-1706]	; 0xfffff956
   19a08:			; <UNDEFINED> instruction: 0xf1badcca
   19a0c:	andsle	r0, r0, r0, lsl #30
   19a10:	ldrdne	pc, [r0], -sl
   19a14:			; <UNDEFINED> instruction: 0xf8da9805
   19a18:	addmi	r2, r1, #56	; 0x38
   19a1c:			; <UNDEFINED> instruction: 0xf7ead003
   19a20:			; <UNDEFINED> instruction: 0xf8daeab4
   19a24:			; <UNDEFINED> instruction: 0x46102038
   19a28:	ldc	0, cr11, [sp], #28
   19a2c:	pop	{r1, r8, r9, fp, pc}
   19a30:	strdcs	r8, [r0], -r0
   19a34:	svclt	0x0000e7de
   19a38:	svcmi	0x00f0e92d
   19a3c:	addlt	r4, r5, r7, lsl #12
   19a40:	ldrmi	r4, [r4], -lr, lsl #12
   19a44:	rsbsle	r2, r2, r0, lsl #20
   19a48:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   19a4c:	orrseq	r6, r8, fp, lsl r8
   19a50:	tstcs	r1, r2, lsl #6
   19a54:	ldmib	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a58:	stmdacs	r0, {r7, r9, sl, lr}
   19a5c:	rsbcs	sp, ip, ip, ror r0
   19a60:	bl	fed57a10 <__bss_end__@@Base+0xfe8d1904>
   19a64:	eorsvs	r4, r8, r5, lsl #12
   19a68:	subsle	r2, r8, r0, lsl #16
   19a6c:			; <UNDEFINED> instruction: 0xf1009b02
   19a70:			; <UNDEFINED> instruction: 0xf8c0070c
   19a74:	subvs	r8, r3, r0
   19a78:	subsle	r2, ip, r0, lsl #24
   19a7c:	strcs	r4, [r0], #-2873	; 0xfffff4c7
   19a80:	andmi	pc, ip, r8, asr #17
   19a84:	rscscc	pc, pc, #79	; 0x4f
   19a88:	strls	r4, [r0], #-1147	; 0xfffffb85
   19a8c:			; <UNDEFINED> instruction: 0x21214c36
   19a90:			; <UNDEFINED> instruction: 0xf04f689b
   19a94:			; <UNDEFINED> instruction: 0xf8c80901
   19a98:	ldrbtmi	r7, [ip], #-16
   19a9c:	andne	pc, r8, r8, asr #17
   19aa0:	addvs	r4, r3, sp, lsl #12
   19aa4:			; <UNDEFINED> instruction: 0xf8c84633
   19aa8:			; <UNDEFINED> instruction: 0x46462018
   19aac:	andscs	pc, ip, r8, asr #17
   19ab0:			; <UNDEFINED> instruction: 0x46984693
   19ab4:	andls	r9, r3, r1, lsl #4
   19ab8:	ldrcc	lr, [r8], #-0
   19abc:	orrslt	r6, r8, #32, 16	; 0x200000
   19ac0:	bcs	33f50 <_IO_stdin_used@@Base+0x179a0>
   19ac4:			; <UNDEFINED> instruction: 0x4640d0f9
   19ac8:	bne	fe29440c <__bss_end__@@Base+0xfde0e300>
   19acc:	bl	1fd7a7c <__bss_end__@@Base+0x1b51970>
   19ad0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   19ad4:	ldrtmi	r4, [r2], #-1618	; 0xfffff9ae
   19ad8:	andeq	pc, sl, r6, asr #16
   19adc:	blls	46064 <stotal_xattr_bytes@@Base+0x4cc>
   19ae0:	ldrdeq	lr, [r2, -r4]
   19ae4:	stmib	r2, {r0, r2, r4, r7, r8, sp, lr}^
   19ae8:	blls	6770c <stotal_xattr_bytes@@Base+0x21b74>
   19aec:	eorlt	pc, r8, r2, asr #17
   19af0:	smlabteq	r2, r2, r9, lr
   19af4:	ubfx	r6, r3, #5, #1
   19af8:	ldrtmi	r9, [r0], r2, lsl #22
   19afc:	blcs	80f10 <stotal_xattr_bytes@@Base+0x3b378>
   19b00:	blls	d0f30 <stotal_xattr_bytes@@Base+0x8b398>
   19b04:	strbeq	pc, [r0], #-422	; 0xfffffe5a	; <UNPREDICTABLE>
   19b08:	strne	lr, [r3], #2820	; 0xb04
   19b0c:	svceq	0x0040f856
   19b10:	b	3d7ac0 <inode_info@@Base+0x11e08>
   19b14:	ldrhle	r4, [r9, #36]!	; 0x24
   19b18:			; <UNDEFINED> instruction: 0xf7ea4628
   19b1c:	strbmi	lr, [r0], -sl, lsl #20
   19b20:	b	1d7ad0 <read_from_file_buffer2@@Base+0xd1f18>
   19b24:	rscscc	pc, pc, pc, asr #32
   19b28:	pop	{r0, r2, ip, sp, pc}
   19b2c:	movwcs	r8, #8176	; 0x1ff0
   19b30:	movwls	r2, #8256	; 0x2040
   19b34:	vst1.32	{d30}, [pc]!
   19b38:	eorcs	r5, r1, #0, 6
   19b3c:	strtmi	r6, [r0], -fp, lsr #1
   19b40:			; <UNDEFINED> instruction: 0xf8c82300
   19b44:	stmib	r8, {r4, ip, sp, lr}^
   19b48:			; <UNDEFINED> instruction: 0xf04f2302
   19b4c:			; <UNDEFINED> instruction: 0xf04f32ff
   19b50:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   19b54:	strb	r2, [r7, r6, lsl #6]!
   19b58:	rscscc	pc, pc, pc, asr #32
   19b5c:	svclt	0x0000e7e4
   19b60:	andeq	fp, r1, sl, asr #25
   19b64:	andeq	ip, r2, r4, asr #1
   19b68:	andeq	fp, r1, r2, lsl #25
   19b6c:	cfstr32mi	mvfx11, [r6, #-992]!	; 0xfffffc20
   19b70:	bllt	4aad6c <__bss_end__@@Base+0x24c60>
   19b74:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   19b78:	stmdbmi	r5!, {r3, r4, r7, sp, lr}
   19b7c:	blmi	962b88 <__bss_end__@@Base+0x4dca7c>
   19b80:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   19b84:	andsvs	r6, ip, r8, lsl #16
   19b88:	strcs	fp, [r0, #-424]	; 0xfffffe58
   19b8c:	strtmi	r4, [r8], -r6, lsr #12
   19b90:	vpmax.u8	<illegal reg q7.5>, q0, q1
   19b94:			; <UNDEFINED> instruction: 0xf0133001
   19b98:	svclt	0x00160301
   19b9c:	tstvs	fp, lr, lsl #2
   19ba0:			; <UNDEFINED> instruction: 0xf8513401
   19ba4:	svclt	0x00183f18
   19ba8:	blcs	22fb4 <_IO_stdin_used@@Base+0x6a04>
   19bac:			; <UNDEFINED> instruction: 0xb115d1f0
   19bb0:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   19bb4:	andcs	r6, r0, ip, lsl r0
   19bb8:	bcs	2493a0 <read_from_file_buffer@@Base+0x3740>
   19bbc:	stmdavs	r8, {r0, r1, r2, r4, r8, ip, lr, pc}
   19bc0:	cfmulsmi	mvf2, mvf6, mvf1
   19bc4:	blx	fe423bcc <__bss_end__@@Base+0xfdf9dac0>
   19bc8:	blx	fed16a50 <__bss_end__@@Base+0xfe890944>
   19bcc:	ldrbtmi	pc, [lr], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   19bd0:			; <UNDEFINED> instruction: 0xf04fbf08
   19bd4:	blx	126bd8 <read_from_file_buffer2@@Base+0x21020>
   19bd8:	adcsmi	pc, r8, #786432	; 0xc0000
   19bdc:	strtmi	r6, [r3], #-2122	; 0xfffff7b6
   19be0:	strhle	r6, [sl], #0
   19be4:	vpmax.u8	d15, d3, d4
   19be8:	addsmi	r4, r8, #989855744	; 0x3b000000
   19bec:	blmi	34df08 <sid_table@@Base+0x8284>
   19bf0:	stmdami	ip, {r0, r2, r3, r4, r5, r9, sp}
   19bf4:	stmiapl	fp!, {r0, r8, sp}^
   19bf8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   19bfc:	b	17d7bac <__bss_end__@@Base+0x1351aa0>
   19c00:	rscscc	pc, pc, pc, asr #32
   19c04:	svclt	0x0000bdf8
   19c08:	andeq	fp, r1, ip, asr #1
   19c0c:	ldrdeq	fp, [r2], -r6
   19c10:	muleq	r1, ip, fp
   19c14:	muleq	r1, r2, fp
   19c18:	andeq	fp, r1, r2, ror #22
   19c1c:	andeq	fp, r2, lr, ror pc
   19c20:	andeq	r0, r0, ip, asr #5
   19c24:	ldrdeq	r9, [r0], -r4
   19c28:	ldrlt	r4, [r0], #-2573	; 0xfffff5f3
   19c2c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   19c30:	andle	r2, fp, r4, lsl #22
   19c34:	strcs	r4, [r0], #-2571	; 0xfffff5f5
   19c38:	andsvs	r4, r3, sl, ror r4
   19c3c:	movwcs	r4, #34826	; 0x880a
   19c40:	subvs	r4, r4, r8, ror r4
   19c44:			; <UNDEFINED> instruction: 0xf85d600b
   19c48:	ldrbmi	r4, [r0, -r4, lsl #22]!
   19c4c:	stccs	8, cr6, [r8], {84}	; 0x54
   19c50:	bmi	1cdc64 <read_from_file_buffer2@@Base+0xc80ac>
   19c54:	andsvs	r4, r3, sl, ror r4
   19c58:	strdcs	lr, [r0], -r0
   19c5c:	svclt	0x0000e7f3
   19c60:	andeq	fp, r1, ip, asr #23
   19c64:	andeq	fp, r2, r4, lsr #30
   19c68:	andeq	fp, r2, ip, lsl pc
   19c6c:	andeq	fp, r2, r8, lsl #30
   19c70:	addlt	fp, r6, r0, ror r5
   19c74:	strcs	r4, [r0], #-3334	; 0xfffff2fa
   19c78:	ldrbtmi	r9, [sp], #-3594	; 0xfffff1f6
   19c7c:	stmdavs	sp!, {r0, r1, sl, ip, pc}^
   19c80:	strls	r9, [r2], #-1536	; 0xfffffa00
   19c84:	strls	r9, [r1], #-1284	; 0xfffffafc
   19c88:	ldmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19c8c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   19c90:	andeq	fp, r1, lr, ror fp
   19c94:	blmi	54717c <__bss_end__@@Base+0xc1070>
   19c98:	ldrbtmi	r4, [fp], #-2324	; 0xfffff6ec
   19c9c:	ldmvs	sl, {r0, r3, r4, r5, r6, sl, lr}
   19ca0:	svclt	0x00081c50
   19ca4:	andle	r2, r5, r0
   19ca8:	stmdacs	r4, {r3, r4, fp, sp, lr}
   19cac:	subsvs	fp, sl, r4, lsl #30
   19cb0:	mrsle	r2, (UNDEF: 0)
   19cb4:	movwcs	fp, #52536	; 0xcd38
   19cb8:	blx	ec4f6 <stotal_xattr_bytes@@Base+0xa695e>
   19cbc:	stcmi	3, cr15, [sp], {-0}
   19cc0:	smlabbcs	r1, sp, r8, r5
   19cc4:	bmi	32aebc <read_from_file_buffer@@Base+0xe525c>
   19cc8:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
   19ccc:			; <UNDEFINED> instruction: 0xf7ea58e3
   19cd0:	stmdami	sl, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   19cd4:	subcs	r6, r8, #2818048	; 0x2b0000
   19cd8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19cdc:	stmib	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19ce0:	rscscc	pc, pc, pc, asr #32
   19ce4:	svclt	0x0000bd38
   19ce8:	andeq	fp, r1, lr, asr fp
   19cec:	andeq	sl, r1, r0, lsr #31
   19cf0:	andeq	r0, r0, ip, asr #5
   19cf4:	strdeq	sl, [r1], -r8
   19cf8:	muleq	r0, r2, r9
   19cfc:	andeq	r9, r0, r6, asr #19
   19d00:	andscs	r4, fp, #37888	; 0x9400
   19d04:	mvnsmi	lr, sp, lsr #18
   19d08:	cfstrsmi	mvf4, [r4], #-492	; 0xfffffe14
   19d0c:	cdpmi	0, 2, cr11, cr4, cr4, {4}
   19d10:	stmdami	r4!, {r0, r8, sp}
   19d14:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
   19d18:	ldmdbpl	lr, {r0, r1, r9, sl, ip, pc}
   19d1c:	cfstrsmi	mvf4, [r2], #-480	; 0xfffffe20
   19d20:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   19d24:	ldrbtmi	r6, [ip], #-2099	; 0xfffff7cd
   19d28:	stmib	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d2c:	ldmdavs	r3!, {r5, fp, lr}
   19d30:	ldrbtmi	r2, [r8], #-543	; 0xfffffde1
   19d34:			; <UNDEFINED> instruction: 0xf7ea2101
   19d38:	svcmi	0x001ee9c2
   19d3c:	ldrbtmi	r4, [r8], #2846	; 0xb1e
   19d40:	ldrbtmi	r4, [pc], #-2590	; 19d48 <ZSTD_maxCLevel@plt+0x1584c>
   19d44:	ldrbtmi	r6, [fp], #-2096	; 0xfffff7d0
   19d48:	tstcs	r1, sl, ror r4
   19d4c:	bls	fe554 <stotal_xattr_bytes@@Base+0xb89bc>
   19d50:			; <UNDEFINED> instruction: 0xf7ea440d
   19d54:	stmiavs	r3!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
   19d58:			; <UNDEFINED> instruction: 0xb12b340c
   19d5c:	ldmdavs	r0!, {r2, r8, sl, fp, sp}
   19d60:	strbmi	fp, [r2], -ip, lsl #30
   19d64:			; <UNDEFINED> instruction: 0xe7f0463a
   19d68:	eorcs	r4, fp, #1376256	; 0x150000
   19d6c:	tstcs	r1, r3, lsr r8
   19d70:			; <UNDEFINED> instruction: 0xf7ea4478
   19d74:	bmi	51440c <__bss_end__@@Base+0x8e300>
   19d78:	movwcs	r6, #34864	; 0x8830
   19d7c:	tstcs	r1, sl, ror r4
   19d80:	b	ff8d7d30 <__bss_end__@@Base+0xff451c24>
   19d84:	ldmdavs	r3!, {r4, fp, lr}
   19d88:	ldrbtmi	r2, [r8], #-550	; 0xfffffdda
   19d8c:	andlt	r2, r4, r1, lsl #2
   19d90:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19d94:	ldmiblt	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d98:	andeq	sl, r1, r4, lsr pc
   19d9c:	andeq	r0, r0, ip, asr #5
   19da0:	andeq	r9, r0, sl, lsl sl
   19da4:	ldrdeq	r9, [r0], -r8
   19da8:	muleq	r1, r6, sp
   19dac:	andeq	r8, r0, sl, asr #4
   19db0:	ldrdeq	r9, [r0], -lr
   19db4:	andeq	r4, r0, r2, lsl #29
   19db8:	andeq	r9, r0, r6, lsr #19
   19dbc:	andeq	r4, r0, ip, ror lr
   19dc0:	andeq	r8, r0, ip, lsr #29
   19dc4:	andeq	r8, r0, ip, asr #29
   19dc8:			; <UNDEFINED> instruction: 0x000099b2
   19dcc:	stmdbcs	r7, {r4, r5, r6, r8, sl, ip, sp, pc}
   19dd0:	ldrbtmi	r4, [sp], #-3364	; 0xfffff2dc
   19dd4:	stmdavs	r3, {r0, r3, r4, r5, r8, fp, ip, lr, pc}
   19dd8:	blcs	eb5f0 <stotal_xattr_bytes@@Base+0xa5a58>
   19ddc:	blcs	151234 <read_from_file_buffer2@@Base+0x4b67c>
   19de0:	stmdavs	r3, {r2, r4, r8, ip, lr, pc}^
   19de4:	blcs	2289f0 <dupl@@Base+0x22da0>
   19de8:	bmi	80feb8 <__bss_end__@@Base+0x389dac>
   19dec:	ldmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
   19df0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   19df4:	b	fe457da4 <__bss_end__@@Base+0xfdfd1c98>
   19df8:	stmdavs	r2!, {r0, r2, r3, r4, r8, fp, lr}^
   19dfc:	pop	{r0, sp}
   19e00:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
   19e04:	blt	fe1d7db4 <__bss_end__@@Base+0xfdd51ca8>
   19e08:	ble	464a10 <sort_info_list@@Base+0x1e910>
   19e0c:	eorscs	r4, r4, #25600	; 0x6400
   19e10:	tstcs	r1, r9, lsl r8
   19e14:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
   19e18:			; <UNDEFINED> instruction: 0xf7ea6823
   19e1c:	ldmdami	r7, {r4, r6, r8, fp, sp, lr, pc}
   19e20:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
   19e24:	pop	{r0, r8, sp}
   19e28:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
   19e2c:	stmdblt	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19e30:	lfmmi	f2, 4, [r3], {12}
   19e34:	vqrdmulh.s<illegal width 8>	d15, d3, d2
   19e38:	ldmdbmi	r2, {r2, r3, r4, r5, r6, sl, lr}
   19e3c:	ldrbtmi	r2, [r9], #-1
   19e40:	pop	{r1, r5, r6, r7, fp, ip, lr}
   19e44:			; <UNDEFINED> instruction: 0xf7ea4070
   19e48:	blmi	2c87e4 <read_from_file_buffer@@Base+0x82b84>
   19e4c:	strb	r5, [r6, ip, ror #17]!
   19e50:	eorscs	r4, ip, #8, 22	; 0x2000
   19e54:	tstcs	r1, ip, lsl #16
   19e58:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
   19e5c:			; <UNDEFINED> instruction: 0xf7ea6823
   19e60:	ldrb	lr, [ip, lr, lsr #18]
   19e64:	andeq	sl, r1, sl, ror #28
   19e68:	andeq	r9, r0, r4, asr #19
   19e6c:	andeq	r9, r0, r2, ror r9
   19e70:			; <UNDEFINED> instruction: 0x000099be
   19e74:	andeq	r0, r0, ip, asr #5
   19e78:	andeq	r9, r0, r2, asr #19
   19e7c:	andeq	r9, r0, r6, ror #19
   19e80:	andeq	sl, r1, r4, lsl #25
   19e84:	andeq	r9, r0, r6, lsr #18
   19e88:	andeq	r9, r0, sl, lsl r9
   19e8c:	mvnsmi	lr, sp, lsr #18
   19e90:			; <UNDEFINED> instruction: 0xf8d0460e
   19e94:	strmi	r8, [r5], -r0
   19e98:	svcmi	0x00474946
   19e9c:			; <UNDEFINED> instruction: 0x46404479
   19ea0:			; <UNDEFINED> instruction: 0xf7e9447f
   19ea4:	ldmiblt	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   19ea8:	ldclle	14, cr2, [r0, #-4]
   19eac:	strmi	r6, [r4], -lr, ror #16
   19eb0:	stmdbmi	r3, {r1, r6, r8, sl, fp, lr}^
   19eb4:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   19eb8:			; <UNDEFINED> instruction: 0xf855e003
   19ebc:	strcc	r1, [r1], #-3852	; 0xfffff0f4
   19ec0:			; <UNDEFINED> instruction: 0x4630b311
   19ec4:	svc	0x00e2f7e9
   19ec8:	mvnsle	r2, r0, lsl #16
   19ecc:	andcs	r4, r1, sp, lsr fp
   19ed0:	andsvs	r4, ip, fp, ror r4
   19ed4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19ed8:			; <UNDEFINED> instruction: 0x4640493b
   19edc:			; <UNDEFINED> instruction: 0xf7e94479
   19ee0:			; <UNDEFINED> instruction: 0x4601efd6
   19ee4:	cmple	r3, r0, lsl #16
   19ee8:	ldclle	14, cr2, [r0, #-4]
   19eec:	stmdavs	r8!, {r1, r3, r9, sp}^
   19ef0:	svc	0x00def7e9
   19ef4:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   19ef8:	addsvs	r1, r0, r3, asr #28
   19efc:	svclt	0x00982b08
   19f00:	ldmdale	r8!, {r0, sp}
   19f04:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19f08:	eorcs	r4, r8, #50176	; 0xc400
   19f0c:	tstcs	r1, r1, lsr r8
   19f10:	ldrbtmi	r5, [r8], #-2301	; 0xfffff703
   19f14:			; <UNDEFINED> instruction: 0xf7ea682b
   19f18:	stmdami	pc!, {r1, r4, r6, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
   19f1c:	stmdavs	fp!, {r0, r2, r3, r5, r9, sp}
   19f20:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   19f24:			; <UNDEFINED> instruction: 0xf7ea4c2d
   19f28:	cdpmi	8, 2, cr14, cr13, cr10, {6}
   19f2c:	ldrbtmi	r4, [ip], #-2861	; 0xfffff4d3
   19f30:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
   19f34:	ldrtmi	r6, [r2], -r8, lsr #16
   19f38:			; <UNDEFINED> instruction: 0xf7ea2101
   19f3c:			; <UNDEFINED> instruction: 0xf854ea06
   19f40:	blcs	29b78 <_IO_stdin_used@@Base+0xd5c8>
   19f44:			; <UNDEFINED> instruction: 0xf06fd1f6
   19f48:	ldmfd	sp!, {r0}
   19f4c:	blmi	83a714 <__bss_end__@@Base+0x3b4608>
   19f50:	stmdami	r5!, {r0, r1, r5, r9, sp}
   19f54:	ldmpl	sp!, {r0, r8, sp}^
   19f58:	stmdavs	fp!, {r3, r4, r5, r6, sl, lr}
   19f5c:	stmia	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f60:	stmdavs	fp!, {r1, r5, fp, lr}
   19f64:	tstcs	r1, sp, lsl r2
   19f68:			; <UNDEFINED> instruction: 0xf7ea4478
   19f6c:	ldrb	lr, [r4, r8, lsr #17]
   19f70:	rscscc	pc, pc, pc, asr #32
   19f74:	blmi	5d3e94 <__bss_end__@@Base+0x14dd88>
   19f78:	ldmdami	sp, {r0, r1, r3, r4, r5, r9, sp}
   19f7c:	ldmpl	fp!, {r0, r8, sp}^
   19f80:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   19f84:	ldm	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19f88:	andeq	pc, r1, pc, rrx
   19f8c:	blmi	453e7c <sort_info_list@@Base+0xdd7c>
   19f90:	ldmdami	r8, {r0, r1, r4, r5, r9, sp}
   19f94:	ldmpl	ip!, {r0, r8, sp}^
   19f98:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   19f9c:	stm	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19fa0:	stmdavs	r3!, {r0, r2, r4, fp, lr}
   19fa4:	ldrbtmi	r2, [r8], #-562	; 0xfffffdce
   19fa8:			; <UNDEFINED> instruction: 0xf7ea2101
   19fac:			; <UNDEFINED> instruction: 0xf06fe888
   19fb0:	str	r0, [r7, r1]!
   19fb4:			; <UNDEFINED> instruction: 0x000099b4
   19fb8:	muleq	r1, ip, sp
   19fbc:	andeq	sl, r1, r8, lsl #24
   19fc0:	andeq	r9, r0, r6, lsr r8
   19fc4:	andeq	fp, r1, r8, lsr #18
   19fc8:	andeq	r8, r0, r4, ror #29
   19fcc:	andeq	fp, r1, r2, lsl #18
   19fd0:	andeq	r0, r0, ip, asr #5
   19fd4:	andeq	r9, r0, lr, lsl #19
   19fd8:	andeq	r9, r0, lr, asr #20
   19fdc:	andeq	sl, r1, lr, lsl #23
   19fe0:	andeq	r9, r0, r0, ror sl
   19fe4:			; <UNDEFINED> instruction: 0x000097ba
   19fe8:	andeq	r9, r0, r4, lsl #18
   19fec:	andeq	r9, r0, r8, lsl r9
   19ff0:			; <UNDEFINED> instruction: 0x000099b4
   19ff4:	andeq	r9, r0, r4, lsr r9
   19ff8:	andeq	r9, r0, sl, asr r9
   19ffc:	addlt	fp, r4, r0, lsl r5
   1a000:			; <UNDEFINED> instruction: 0xf8df4604
   1a004:	strmi	ip, [r8], -ip, asr #32
   1a008:			; <UNDEFINED> instruction: 0x46224611
   1a00c:	strls	r4, [r2], #-1564	; 0xfffff9e4
   1a010:	cfldrsmi	mvf4, [r0], {252}	; 0xfc
   1a014:	movwls	r2, #768	; 0x300
   1a018:			; <UNDEFINED> instruction: 0xf85cab02
   1a01c:	stmdavs	r4!, {r2, lr}
   1a020:			; <UNDEFINED> instruction: 0xf04f9403
   1a024:	cfstrsls	mvf0, [r6], {-0}
   1a028:	svc	0x0074f7e9
   1a02c:	stmdals	r2, {r4, r6, r8, fp, ip, sp, pc}
   1a030:	blmi	22c85c <dupl@@Base+0x26c0c>
   1a034:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a038:	blls	f40a8 <stotal_xattr_bytes@@Base+0xae510>
   1a03c:	qaddle	r4, sl, r5
   1a040:	ldclt	0, cr11, [r0, #-16]
   1a044:			; <UNDEFINED> instruction: 0xf04f6020
   1a048:	udf	#4879	; 0x130f
   1a04c:	svc	0x00e4f7e9
   1a050:	andeq	sl, r1, ip, lsr #24
   1a054:	andeq	r0, r0, r0, lsl #5
   1a058:	andeq	sl, r1, r8, lsl #24
   1a05c:	mvnsmi	lr, #737280	; 0xb4000
   1a060:	stcmi	6, cr4, [r6], #-20	; 0xffffffec
   1a064:			; <UNDEFINED> instruction: 0xf8df4616
   1a068:			; <UNDEFINED> instruction: 0xf04fc098
   1a06c:	ldrbtmi	r0, [ip], #-3596	; 0xfffff1f4
   1a070:	ldrbtmi	r4, [ip], #2596	; 0xa24
   1a074:	stmdavs	r0!, {r0, r1, r2, r7, ip, sp, pc}
   1a078:	blmi	8eb8f0 <__bss_end__@@Base+0x4657e4>
   1a07c:			; <UNDEFINED> instruction: 0x460f447a
   1a080:	blx	3ab90e <id_table@@Base+0x25c66>
   1a084:	ldmpl	r3, {sl, fp, lr, pc}^
   1a088:			; <UNDEFINED> instruction: 0xf8dd4630
   1a08c:	ldmdavs	fp, {r2, r3, r4, r5, pc}
   1a090:			; <UNDEFINED> instruction: 0xf04f9305
   1a094:	stmdavs	fp!, {r8, r9}
   1a098:	movwls	r9, #1028	; 0x404
   1a09c:	movweq	lr, #60173	; 0xeb0d
   1a0a0:			; <UNDEFINED> instruction: 0xf8dc686a
   1a0a4:	strbmi	r9, [r8, r8]
   1a0a8:	stmdbls	r3, {r8, r9, fp, ip, sp, pc}
   1a0ac:	addsmi	r9, r9, #14336	; 0x3800
   1a0b0:	bmi	5d04e0 <__bss_end__@@Base+0x14a3d4>
   1a0b4:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1a0b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a0bc:	subsmi	r9, sl, r5, lsl #22
   1a0c0:	andlt	sp, r7, r9, lsl r1
   1a0c4:	mvnshi	lr, #12386304	; 0xbd0000
   1a0c8:	blge	13e0d0 <read_from_file_buffer2@@Base+0x38518>
   1a0cc:	ldrtmi	r6, [r2], -r8, ror #16
   1a0d0:	ldm	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a0d4:	blls	14861c <read_from_file_buffer2@@Base+0x42a64>
   1a0d8:			; <UNDEFINED> instruction: 0xd107429c
   1a0dc:	ldrtmi	r9, [r8], -r3, lsl #24
   1a0e0:	strtmi	r6, [r2], -r9, ror #16
   1a0e4:	svc	0x0050f7e9
   1a0e8:	strb	r4, [r2, r0, lsr #12]!
   1a0ec:	andeq	pc, r0, r8, asr #17
   1a0f0:	rscscc	pc, pc, pc, asr #32
   1a0f4:			; <UNDEFINED> instruction: 0xf7e9e7dd
   1a0f8:	svclt	0x0000ef90
   1a0fc:	andeq	fp, r1, sl, lsl #15
   1a100:	andeq	sl, r1, sl, asr #20
   1a104:	andeq	sl, r1, r0, asr #23
   1a108:	andeq	r0, r0, r0, lsl #5
   1a10c:	andeq	sl, r1, r6, lsl #23
   1a110:			; <UNDEFINED> instruction: 0x4606b570
   1a114:	strmi	r2, [ip], -r8
   1a118:	ldmda	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a11c:	teqlt	r0, #48	; 0x30
   1a120:	tstcs	ip, r4, lsl sl
   1a124:			; <UNDEFINED> instruction: 0x46054b14
   1a128:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1a12c:	blx	7417e <stotal_xattr_bytes@@Base+0x2e5e6>
   1a130:	ldmdavs	r8, {r1, r8, r9, ip, sp}^
   1a134:	stmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a138:	eorvs	r4, r8, r6, lsl #12
   1a13c:			; <UNDEFINED> instruction: 0xf104b188
   1a140:	b	41a184 <priority_list@@Base+0x14084>
   1a144:	svclt	0x00380024
   1a148:	bl	12b9d0 <read_from_file_buffer2@@Base+0x25e18>
   1a14c:	subcc	r1, r3, r0, lsr #32
   1a150:	ldmda	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a154:	tstlt	r8, r8, rrx
   1a158:	ldcllt	0, cr2, [r0, #-0]
   1a15c:			; <UNDEFINED> instruction: 0xf7e94630
   1a160:	strtmi	lr, [r8], -r8, ror #29
   1a164:	cdp	7, 14, cr15, cr4, cr9, {7}
   1a168:	rscscc	pc, pc, pc, asr #32
   1a16c:			; <UNDEFINED> instruction: 0xf04fbd70
   1a170:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   1a174:	ldrdeq	fp, [r1], -r0
   1a178:	muleq	r1, r2, r9
   1a17c:	cfstr32mi	mvfx11, [r2], #-64	; 0xffffffc0
   1a180:	bcs	2b378 <_IO_stdin_used@@Base+0xedc8>
   1a184:	bcs	20e25c <dupl@@Base+0x860c>
   1a188:	stmdavs	fp, {r1, r3, r4, r5, r8, fp, ip, lr, pc}
   1a18c:	vstrle	d2, [sp, #-12]
   1a190:	tstle	sp, r4, lsl #22
   1a194:	cdpne	8, 5, cr6, cr1, cr10, {2}
   1a198:	ldmdale	pc, {r3, r8, fp, sp}	; <UNPREDICTABLE>
   1a19c:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   1a1a0:	bmi	6f22d0 <__bss_end__@@Base+0x26c1c4>
   1a1a4:	ldrbtmi	r2, [sl], #-0
   1a1a8:	ldclt	0, cr6, [r0, #-76]	; 0xffffffb4
   1a1ac:	ble	4a4db4 <__bss_end__@@Base+0x1eca8>
   1a1b0:	eorscs	r4, r4, #24, 22	; 0x6000
   1a1b4:	tstcs	r1, r8, lsl r8
   1a1b8:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   1a1bc:			; <UNDEFINED> instruction: 0xf7e96823
   1a1c0:	ldmdami	r6, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1a1c4:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
   1a1c8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1a1cc:	svc	0x0076f7e9
   1a1d0:	rscscc	pc, pc, pc, asr #32
   1a1d4:	stmdavs	sl, {r4, r8, sl, fp, ip, sp, pc}^
   1a1d8:	rscle	r2, r2, r0, lsl #20
   1a1dc:	eorscs	r4, ip, #13312	; 0x3400
   1a1e0:	tstcs	r1, pc, lsl #16
   1a1e4:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   1a1e8:			; <UNDEFINED> instruction: 0xf7e96823
   1a1ec:	strb	lr, [r8, r8, ror #30]!
   1a1f0:	ldrmi	r4, [r0], -ip, lsl #22
   1a1f4:	andcs	r2, r8, #4, 2
   1a1f8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a1fc:	lfmlt	f1, 4, [r0, #-0]
   1a200:	stmiapl	r4!, {r2, r8, r9, fp, lr}^
   1a204:	svclt	0x0000e7dd
   1a208:			; <UNDEFINED> instruction: 0x0001aabc
   1a20c:	andeq	fp, r1, sl, asr r6
   1a210:	andeq	fp, r1, r2, asr r6
   1a214:	andeq	r0, r0, ip, asr #5
   1a218:	andeq	r9, r0, lr, lsl r6
   1a21c:	andeq	r9, r0, r6, asr #12
   1a220:	andeq	r9, r0, lr, lsl #11
   1a224:	andeq	fp, r1, r0, lsl #12
   1a228:	andcs	r4, r8, #458752	; 0x70000
   1a22c:	ldrbtmi	fp, [r8], #-1040	; 0xfffffbf0
   1a230:	stmvs	r3, {r0, sl, sp}
   1a234:	blcc	3224c <_IO_stdin_used@@Base+0x15c9c>
   1a238:	blmi	1583b4 <read_from_file_buffer2@@Base+0x527fc>
   1a23c:	movwcs	fp, #7960	; 0x1f18
   1a240:	andvs	r6, sl, r3, asr #32
   1a244:	svclt	0x00004770
   1a248:	andeq	fp, r2, r6, lsr r9
   1a24c:	andcs	r4, r8, #10240	; 0x2800
   1a250:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   1a254:	tstcs	r1, r9, lsl #24
   1a258:	ldmdbpl	ip, {r0, r3, fp, lr}
   1a25c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   1a260:	svc	0x002cf7e9
   1a264:	stmdavs	r3!, {r0, r1, r2, fp, lr}
   1a268:	pop	{r1, r2, r5, r9, sp}
   1a26c:	ldrbtmi	r4, [r8], #-16
   1a270:			; <UNDEFINED> instruction: 0xf7e92101
   1a274:	svclt	0x0000bf21
   1a278:	andeq	sl, r1, sl, ror #19
   1a27c:	andeq	r0, r0, ip, asr #5
   1a280:	andeq	r9, r0, r4, ror r7
   1a284:	andeq	r9, r0, lr, ror #14
   1a288:	strlt	r4, [r8, #-2311]	; 0xfffff6f9
   1a28c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   1a290:	ldcl	7, cr15, [ip, #932]!	; 0x3a4
   1a294:	blmi	18871c <read_from_file_buffer2@@Base+0x82b64>
   1a298:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1a29c:	stclt	0, cr6, [r8, #-616]	; 0xfffffd98
   1a2a0:	rscscc	pc, pc, pc, asr #32
   1a2a4:	svclt	0x0000bd08
   1a2a8:	andeq	r9, r0, r8, ror r7
   1a2ac:	andeq	fp, r2, sl, asr #17
   1a2b0:			; <UNDEFINED> instruction: 0x4604b510
   1a2b4:	strtmi	r4, [r1], -r8, lsl #12
   1a2b8:	ldmda	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a2bc:	svclt	0x00be2800
   1a2c0:	andsvs	r9, r8, r2, lsl #22
   1a2c4:	rscscc	pc, pc, pc, asr #32
   1a2c8:	svclt	0x0000bd10
   1a2cc:			; <UNDEFINED> instruction: 0x4610b510
   1a2d0:	ldrmi	r4, [sl], -fp, lsl #24
   1a2d4:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
   1a2d8:	cmnlt	fp, r3, lsr #17
   1a2dc:	blls	123314 <read_from_file_buffer2@@Base+0x1d75c>
   1a2e0:			; <UNDEFINED> instruction: 0xf7e99400
   1a2e4:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
   1a2e8:	svclt	0x00bed004
   1a2ec:	andsvs	r9, r8, r5, lsl #22
   1a2f0:	rscscc	pc, pc, pc, asr #32
   1a2f4:	ldclt	0, cr11, [r0, #-8]
   1a2f8:			; <UNDEFINED> instruction: 0xf7ea9b04
   1a2fc:	ldrb	lr, [r2, sl, lsr #17]!
   1a300:	andeq	fp, r2, lr, lsl #17
   1a304:	bcs	1ecf6c <read_from_file_buffer2@@Base+0xe73b4>
   1a308:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   1a30c:	stmdavs	sl, {r0, r1, r2, r3, r4, r8, fp, ip, lr, pc}
   1a310:	tstle	pc, r1, lsl #20
   1a314:	stmdacs	r1, {r3, r6, fp, sp, lr}
   1a318:	stmdblt	r8!, {r0, ip, lr, pc}
   1a31c:	blmi	509764 <__bss_end__@@Base+0x83658>
   1a320:	addsvs	r4, r8, fp, ror r4
   1a324:	ldclt	0, cr2, [r0, #-0]
   1a328:			; <UNDEFINED> instruction: 0x46114c11
   1a32c:	andscs	r4, r7, #1114112	; 0x110000
   1a330:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
   1a334:			; <UNDEFINED> instruction: 0xf7e96823
   1a338:	stmdami	pc, {r1, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   1a33c:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
   1a340:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1a344:	cdp	7, 11, cr15, cr10, cr9, {7}
   1a348:	rscscc	pc, pc, pc, asr #32
   1a34c:	bmi	249794 <read_from_file_buffer@@Base+0x3b34>
   1a350:			; <UNDEFINED> instruction: 0xe7f2589c
   1a354:	andscs	r4, r9, #1536	; 0x600
   1a358:	tstcs	r1, r8, lsl #16
   1a35c:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
   1a360:			; <UNDEFINED> instruction: 0xf7e96823
   1a364:	strb	lr, [r8, ip, lsr #29]!
   1a368:	andeq	sl, r1, r2, lsr r9
   1a36c:	andeq	fp, r2, r4, asr #16
   1a370:	andeq	r0, r0, ip, asr #5
   1a374:	strdeq	r9, [r0], -r6
   1a378:	strdeq	r9, [r0], -lr
   1a37c:	andeq	r9, r0, lr, lsr #13
   1a380:	stmdbcs	r7, {r3, r4, r8, r9, fp, lr}
   1a384:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   1a388:	stmdavs	r1, {r1, r3, r4, r8, fp, ip, lr, pc}
   1a38c:	tstle	r5, r1, lsl #18
   1a390:			; <UNDEFINED> instruction: 0xf0326842
   1a394:	tstle	ip, r1
   1a398:	vldrlt.16	s22, [r0, #-340]	; 0xfffffeac	; <UNPREDICTABLE>
   1a39c:	andscs	r4, r9, #4608	; 0x1200
   1a3a0:	tstcs	r1, r2, lsl r8
   1a3a4:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
   1a3a8:			; <UNDEFINED> instruction: 0xf7e96823
   1a3ac:	ldmdami	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
   1a3b0:	stmdavs	r3!, {r1, r2, r3, r4, r5, r9, sp}
   1a3b4:	pop	{r0, r8, sp}
   1a3b8:	ldrbtmi	r4, [r8], #-16
   1a3bc:	cdplt	7, 7, cr15, cr12, cr9, {7}
   1a3c0:	ldmpl	ip, {r0, r3, r9, fp, lr}
   1a3c4:	stmdami	fp, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a3c8:			; <UNDEFINED> instruction: 0x4010e8bd
   1a3cc:			; <UNDEFINED> instruction: 0xf7e94478
   1a3d0:	stcmi	14, cr11, [r5], {239}	; 0xef
   1a3d4:	stmdami	r8, {r0, r1, r2, r4, r9, sp}
   1a3d8:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
   1a3dc:			; <UNDEFINED> instruction: 0xf7e96823
   1a3e0:	strb	lr, [r4, lr, ror #28]!
   1a3e4:			; <UNDEFINED> instruction: 0x0001a8b6
   1a3e8:	andeq	r0, r0, ip, asr #5
   1a3ec:	andeq	r9, r0, r6, ror #12
   1a3f0:	andeq	r9, r0, r6, lsl #13
   1a3f4:			; <UNDEFINED> instruction: 0x000096b4
   1a3f8:	andeq	r9, r0, lr, asr #12
   1a3fc:	bcs	1ed044 <read_from_file_buffer2@@Base+0xe748c>
   1a400:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   1a404:	stmdavs	sl, {r3, r4, r8, fp, ip, lr, pc}
   1a408:	svclt	0x00082a01
   1a40c:	mrsle	r2, (UNDEF: 0)
   1a410:	stcmi	13, cr11, [ip], {16}
   1a414:	stmdami	ip, {r0, r3, r4, r9, sp}
   1a418:	ldmdbpl	ip, {r0, r8, sp}
   1a41c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   1a420:	cdp	7, 4, cr15, cr12, cr9, {7}
   1a424:	eorscs	r4, lr, #589824	; 0x90000
   1a428:	tstcs	r1, r3, lsr #16
   1a42c:			; <UNDEFINED> instruction: 0xf7e94478
   1a430:			; <UNDEFINED> instruction: 0xf04fee46
   1a434:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   1a438:	ldmpl	ip, {r1, r9, fp, lr}
   1a43c:	svclt	0x0000e7f2
   1a440:	andeq	sl, r1, sl, lsr r8
   1a444:	andeq	r0, r0, ip, asr #5
   1a448:	strdeq	r9, [r0], -r0
   1a44c:	andeq	r9, r0, r4, lsl r6
   1a450:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   1a454:	blcs	3f44c8 <inode_info@@Base+0x2e810>
   1a458:	stmdami	r5, {r0, r2, ip, lr, pc}
   1a45c:	ldrbtmi	r2, [r8], #-516	; 0xfffffdfc
   1a460:	andvs	r6, sl, r3
   1a464:	andcs	r4, r0, r0, ror r7
   1a468:	svclt	0x00004770
   1a46c:	andeq	fp, r1, sl, lsl r4
   1a470:	andeq	fp, r2, r2, lsl r7
   1a474:	eorcs	r4, fp, #13312	; 0x3400
   1a478:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   1a47c:	addlt	r4, r2, ip, lsl #24
   1a480:	tstcs	r1, ip, lsl #16
   1a484:	ldrbtmi	r5, [r8], #-2332	; 0xfffff6e4
   1a488:			; <UNDEFINED> instruction: 0xf7e96823
   1a48c:	stmdavs	r4!, {r3, r4, r9, sl, fp, sp, lr, pc}
   1a490:	ldmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a494:	andls	r2, r0, #-268435456	; 0xf0000000
   1a498:	bmi	1e28a4 <read_from_file_buffer2@@Base+0xdccec>
   1a49c:			; <UNDEFINED> instruction: 0x4603447a
   1a4a0:			; <UNDEFINED> instruction: 0xf7e94620
   1a4a4:	andlt	lr, r2, r2, asr pc
   1a4a8:	svclt	0x0000bd10
   1a4ac:	andeq	sl, r1, r2, asr #15
   1a4b0:	andeq	r0, r0, ip, asr #5
   1a4b4:	muleq	r0, r6, r7
   1a4b8:	andeq	r9, r0, r4, lsl r6
   1a4bc:			; <UNDEFINED> instruction: 0x4617b5f0
   1a4c0:	addlt	r4, r3, ip, lsl r6
   1a4c4:	ldrtmi	r4, [fp], -sl, lsl #12
   1a4c8:	stcmi	6, cr4, [pc, #-132]	; 1a44c <ZSTD_maxCLevel@plt+0x15f50>
   1a4cc:	stc	7, cr15, [r0, #932]	; 0x3a4
   1a4d0:			; <UNDEFINED> instruction: 0x4606447d
   1a4d4:	ldc	7, cr15, [r2, #-932]	; 0xfffffc5c
   1a4d8:			; <UNDEFINED> instruction: 0x4630b910
   1a4dc:	ldcllt	0, cr11, [r0, #12]!
   1a4e0:	strtmi	r4, [r3], -sl, lsl #16
   1a4e4:	tstcs	r1, sl, lsl #20
   1a4e8:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
   1a4ec:	stmdavs	r0, {r8, r9, sl, ip, pc}
   1a4f0:	svc	0x002af7e9
   1a4f4:			; <UNDEFINED> instruction: 0xf7e94630
   1a4f8:	bls	256410 <read_from_file_buffer@@Base+0x107b0>
   1a4fc:			; <UNDEFINED> instruction: 0xf04f4603
   1a500:	ldrshvs	r3, [r3], -pc	; <UNPREDICTABLE>
   1a504:	svclt	0x0000e7ea
   1a508:	andeq	sl, r1, ip, ror #14
   1a50c:	andeq	r0, r0, ip, asr #5
   1a510:	strdeq	r9, [r0], -lr
   1a514:	addlt	fp, r3, r0, lsr r5
   1a518:	ldrmi	r4, [sp], -r9, lsl #24
   1a51c:	ldrmi	r9, [r3], -r0, lsl #10
   1a520:	bls	1ab718 <read_from_file_buffer2@@Base+0xa5b60>
   1a524:	strls	r6, [r1], #-2084	; 0xfffff7dc
   1a528:	cdp	7, 7, cr15, cr4, cr9, {7}
   1a52c:			; <UNDEFINED> instruction: 0xf7e94604
   1a530:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
   1a534:	strtmi	fp, [r0], -ip, lsl #30
   1a538:	andlt	r2, r3, r0
   1a53c:	svclt	0x0000bd30
   1a540:	andeq	fp, r1, ip, asr #6
   1a544:	stmdbcs	r3, {r4, r5, r6, r8, sl, ip, sp, pc}
   1a548:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
   1a54c:	stmdavs	r6, {r0, r5, r8, fp, ip, lr, pc}
   1a550:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
   1a554:			; <UNDEFINED> instruction: 0xf7e9dd0b
   1a558:	addmi	lr, r6, #840	; 0x348
   1a55c:	stmdbmi	pc, {r0, r1, r2, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
   1a560:	stmdavs	r2!, {r0, sp}
   1a564:	pop	{r0, r3, r4, r5, r6, sl, lr}
   1a568:			; <UNDEFINED> instruction: 0xf7e94070
   1a56c:	blmi	34a0c0 <sid_table@@Base+0x443c>
   1a570:	stmdami	ip, {r0, r2, r3, r4, r5, r9, sp}
   1a574:	stmiapl	ip!, {r0, r8, sp}^
   1a578:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   1a57c:	ldc	7, cr15, [lr, #932]	; 0x3a4
   1a580:	eorscs	r4, pc, #589824	; 0x90000
   1a584:	tstcs	r1, r3, lsr #16
   1a588:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1a58c:			; <UNDEFINED> instruction: 0xf7e94478
   1a590:	blmi	109be4 <read_from_file_buffer2@@Base+0x402c>
   1a594:	ldrb	r5, [r3, ip, ror #17]!
   1a598:	strdeq	sl, [r1], -r2
   1a59c:	ldrdeq	r8, [r0], -r0
   1a5a0:	andeq	r0, r0, ip, asr #5
   1a5a4:	andeq	r9, r0, r8, ror r5
   1a5a8:	andeq	r9, r0, r4, lsr #11
   1a5ac:	cfldr32mi	mvfx11, [r7, #-448]	; 0xfffffe40
   1a5b0:	cmnlt	sl, sp, ror r4
   1a5b4:	stmdble	r6!, {r0, r1, r9, fp, sp}
   1a5b8:	strmi	r6, [ip], -lr, lsl #16
   1a5bc:	stcle	14, cr2, [pc, #-0]	; 1a5c4 <ZSTD_maxCLevel@plt+0x160c8>
   1a5c0:	svc	0x009cf7e9
   1a5c4:	sfmle	f4, 4, [fp], {134}	; 0x86
   1a5c8:	andcs	r4, r0, r1, lsl fp
   1a5cc:	ldrbtmi	r6, [fp], #-2082	; 0xfffff7de
   1a5d0:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
   1a5d4:	ldrmi	r4, [r0], -pc, lsl #22
   1a5d8:	ldrbtmi	r2, [fp], #-527	; 0xfffffdf1
   1a5dc:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
   1a5e0:	eorscs	r4, sp, #13312	; 0x3400
   1a5e4:	tstcs	r1, sp, lsl #16
   1a5e8:	ldrbtmi	r5, [r8], #-2284	; 0xfffff714
   1a5ec:			; <UNDEFINED> instruction: 0xf7e96823
   1a5f0:	stmdami	fp, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
   1a5f4:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9, sp}
   1a5f8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1a5fc:	ldcl	7, cr15, [lr, #-932]	; 0xfffffc5c
   1a600:	rscscc	pc, pc, pc, asr #32
   1a604:	blmi	149bcc <read_from_file_buffer2@@Base+0x44014>
   1a608:	ldrb	r5, [r2, ip, ror #17]!
   1a60c:	andeq	sl, r1, ip, lsl #13
   1a610:	muleq	r1, lr, r2
   1a614:	muleq	r1, r2, r2
   1a618:	andeq	r0, r0, ip, asr #5
   1a61c:	andeq	r9, r0, r6, lsl #10
   1a620:	andeq	r9, r0, r6, lsr r5
   1a624:			; <UNDEFINED> instruction: 0x460db570
   1a628:	strmi	r4, [r4], -r1, lsr #18
   1a62c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   1a630:			; <UNDEFINED> instruction: 0xf7e94e20
   1a634:	ldrbtmi	lr, [lr], #-3116	; 0xfffff3d4
   1a638:	vstrcs	d11, [r1, #-32]	; 0xffffffe0
   1a63c:	strmi	sp, [r1], -r2, lsr #26
   1a640:	stmdavs	r0!, {r1, r3, r9, sp}^
   1a644:	ldc	7, cr15, [r4], #-932	; 0xfffffc5c
   1a648:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
   1a64c:	eorvs	r2, r8, r0, lsl #16
   1a650:			; <UNDEFINED> instruction: 0xf7e9dd06
   1a654:	stmdavs	fp!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   1a658:	blle	6b0c0 <stotal_xattr_bytes@@Base+0x25528>
   1a65c:	ldcllt	0, cr2, [r0, #-4]!
   1a660:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   1a664:			; <UNDEFINED> instruction: 0xf7e9681c
   1a668:	bmi	596398 <__bss_end__@@Base+0x11028c>
   1a66c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1a670:	strtmi	r4, [r0], -r3, lsl #12
   1a674:	cdp	7, 6, cr15, cr8, cr9, {7}
   1a678:	andeq	pc, r1, pc, rrx
   1a67c:			; <UNDEFINED> instruction: 0xf04fbd70
   1a680:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   1a684:	eorscs	r4, r4, #13312	; 0x3400
   1a688:	tstcs	r1, lr, lsl #16
   1a68c:	ldrbtmi	r5, [r8], #-2292	; 0xfffff70c
   1a690:			; <UNDEFINED> instruction: 0xf7e96823
   1a694:	stmdavs	r4!, {r2, r4, r8, sl, fp, sp, lr, pc}
   1a698:	svc	0x0030f7e9
   1a69c:	tstcs	r1, sl, lsl #20
   1a6a0:			; <UNDEFINED> instruction: 0x4603447a
   1a6a4:			; <UNDEFINED> instruction: 0xf7e94620
   1a6a8:			; <UNDEFINED> instruction: 0xf06fee50
   1a6ac:	ldcllt	0, cr0, [r0, #-4]!
   1a6b0:	muleq	r0, r2, r7
   1a6b4:	andeq	sl, r1, r6, lsl #12
   1a6b8:	andeq	fp, r1, r2, lsr #4
   1a6bc:	andeq	r0, r0, ip, asr #5
   1a6c0:	andeq	r9, r0, r2, ror r5
   1a6c4:	andeq	r9, r0, r2, ror #9
   1a6c8:	andeq	r9, r0, r8, lsl #10
   1a6cc:			; <UNDEFINED> instruction: 0x4604b538
   1a6d0:	ldrbtmi	r4, [sp], #-3338	; 0xfffff2f6
   1a6d4:	ldcl	7, cr15, [lr], #932	; 0x3a4
   1a6d8:			; <UNDEFINED> instruction: 0x4603b118
   1a6dc:	eorvs	r2, r3, r0
   1a6e0:	blmi	209bc8 <dupl@@Base+0x3f78>
   1a6e4:	stmdami	r7, {r1, r2, r3, r5, r9, sp}
   1a6e8:	stmiapl	fp!, {r0, r8, sp}^
   1a6ec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1a6f0:	stcl	7, cr15, [r4], #932	; 0x3a4
   1a6f4:	rscscc	pc, pc, pc, asr #32
   1a6f8:	svclt	0x0000bd38
   1a6fc:	andeq	sl, r1, sl, ror #10
   1a700:	andeq	r0, r0, ip, asr #5
   1a704:	andeq	r9, r0, r4, lsr r5
   1a708:	push	{r2, r3, r6, r8, r9, fp, lr}
   1a70c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1a710:	ldrdls	pc, [ip, -pc]!	; <UNPREDICTABLE>
   1a714:			; <UNDEFINED> instruction: 0xf8d3b085
   1a718:	ldrbtmi	sl, [r9], #0
   1a71c:	smlabteq	r2, sp, r9, lr
   1a720:	svcpl	0x0000f5ba
   1a724:	bmi	121151c <__bss_end__@@Base+0xd8b410>
   1a728:			; <UNDEFINED> instruction: 0xf8df461f
   1a72c:	mcrmi	1, 2, r8, cr7, cr12, {0}
   1a730:	andpl	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   1a734:	ldmdavs	ip, {r3, r4, r5, r6, r7, sl, lr}^
   1a738:	sxtabmi	r4, sl, lr, ror #8
   1a73c:	vtst.8	d22, d20, d29
   1a740:			; <UNDEFINED> instruction: 0xf8da0301
   1a744:	bne	a9a74c <__bss_end__@@Base+0x614640>
   1a748:	stmdale	sp, {r1, r3, r4, r7, r9, lr}
   1a74c:	strmi	pc, [r0, #1285]	; 0x505
   1a750:	strcc	r4, [r2, #-1568]	; 0xfffff9e0
   1a754:			; <UNDEFINED> instruction: 0xf7e94629
   1a758:			; <UNDEFINED> instruction: 0x4604ec7a
   1a75c:	stmdacs	r0, {r3, r4, r5, r6, sp, lr}
   1a760:			; <UNDEFINED> instruction: 0xf8dad061
   1a764:	adcsvs	r0, sp, r0
   1a768:	movwcs	r4, #2617	; 0xa39
   1a76c:	ldrdne	pc, [ip], -r8
   1a770:	movwls	r3, #4098	; 0x1002
   1a774:			; <UNDEFINED> instruction: 0xf8594420
   1a778:	vst4.8	{d21-d24}, [pc], r2
   1a77c:	ldrmi	r5, [sl], -r0, lsl #6
   1a780:	strls	r6, [r0], #-2092	; 0xfffff7d4
   1a784:	ldc2	7, cr15, [r2, #944]!	; 0x3b0
   1a788:	ldrdmi	pc, [r4], -r8
   1a78c:	ldrdcs	pc, [r0], -sl
   1a790:	movweq	pc, #58304	; 0xe3c0	; <UNPREDICTABLE>
   1a794:			; <UNDEFINED> instruction: 0xf10352a0
   1a798:	stmdblt	fp, {r1, sl, fp}
   1a79c:	sfmeq	f7, 1, [r2], {72}	; 0x48
   1a7a0:	ldmvs	r3!, {r0, r2, r4, r5, fp, sp, lr}^
   1a7a4:	ldrdeq	pc, [r0], -sl
   1a7a8:	strpl	pc, [r0, #-1445]	; 0xfffffa5b
   1a7ac:	tstpl	r0, r3, lsl #10	; <UNPREDICTABLE>
   1a7b0:	strtmi	r4, [sl], -r4, lsl #9
   1a7b4:			; <UNDEFINED> instruction: 0xf8ca4618
   1a7b8:			; <UNDEFINED> instruction: 0xf7e9c000
   1a7bc:			; <UNDEFINED> instruction: 0xf5b5ebb2
   1a7c0:	eorsvs	r5, r5, r0, lsl #30
   1a7c4:			; <UNDEFINED> instruction: 0x4683daba
   1a7c8:	stcmi	6, cr4, [r2, #-680]!	; 0xfffffd58
   1a7cc:	ldrbtmi	r9, [sp], #-2562	; 0xfffff5fe
   1a7d0:	bl	fe934c88 <__bss_end__@@Base+0xfe4aeb7c>
   1a7d4:	addsmi	r0, r3, #671088640	; 0x28000000
   1a7d8:	bls	10f43c <read_from_file_buffer2@@Base+0x9884>
   1a7dc:	blmi	686d4c <__bss_end__@@Base+0x200c40>
   1a7e0:			; <UNDEFINED> instruction: 0x17c14650
   1a7e4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a7e8:	b	107485c <__bss_end__@@Base+0xbee750>
   1a7ec:	b	12aac40 <__bss_end__@@Base+0xe24b34>
   1a7f0:	subsvs	r4, r1, r3, lsl #6
   1a7f4:	ldmdbmi	r8, {r0, r1, r4, sp, lr}
   1a7f8:	andeq	lr, sl, fp, lsl #22
   1a7fc:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
   1a800:	andvs	r4, fp, r3, asr r4
   1a804:	pop	{r0, r2, ip, sp, pc}
   1a808:	bne	ff4fe7d0 <__bss_end__@@Base+0xff0786c4>
   1a80c:	ldrmi	r4, [ip], #-1624	; 0xfffff9a8
   1a810:			; <UNDEFINED> instruction: 0xf7e94621
   1a814:	pkhbtmi	lr, r3, ip, lsl #24
   1a818:			; <UNDEFINED> instruction: 0xb12060e8
   1a81c:	ldrb	r6, [ip, ip, lsr #2]
   1a820:	ldrdlt	pc, [ip], -r3
   1a824:	stmdbmi	sp, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a828:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   1a82c:			; <UNDEFINED> instruction: 0xf7fc4478
   1a830:			; <UNDEFINED> instruction: 0xf7ecf803
   1a834:	andcs	pc, r1, fp, lsr #20
   1a838:	stc	7, cr15, [sl, #-932]	; 0xfffffc5c
   1a83c:	andeq	fp, r2, r6, ror #8
   1a840:	andeq	sl, r1, r2, lsr #10
   1a844:	andeq	r0, r0, r4, lsl #6
   1a848:	andeq	fp, r2, r0, asr #8
   1a84c:	andeq	fp, r2, ip, lsr r4
   1a850:			; <UNDEFINED> instruction: 0x000002b0
   1a854:	andeq	fp, r2, r6, lsr #7
   1a858:	andeq	fp, r2, r6, ror r3
   1a85c:	andeq	r9, r0, sl, ror #9
   1a860:	muleq	r0, r8, sp
   1a864:	blmi	192d1f8 <__bss_end__@@Base+0x14a70ec>
   1a868:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a86c:	strdlt	r4, [sp], r0
   1a870:			; <UNDEFINED> instruction: 0xf8df58d3
   1a874:	ldmdavs	fp, {r3, r7, r8, ip, pc}
   1a878:			; <UNDEFINED> instruction: 0xf04f930b
   1a87c:	blmi	181b484 <__bss_end__@@Base+0x1395378>
   1a880:	mcrmi	4, 3, r4, cr0, cr9, {7}
   1a884:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a888:	ldmdbvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1a88c:	andls	r6, r3, #1114112	; 0x110000
   1a890:	ldmvs	r5!, {r1, r4, r6, fp, sp, lr}^
   1a894:	andls	r9, r5, #4, 2
   1a898:			; <UNDEFINED> instruction: 0xf0002b00
   1a89c:	blmi	16bab04 <__bss_end__@@Base+0x12349f8>
   1a8a0:			; <UNDEFINED> instruction: 0xbc00e9d6
   1a8a4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a8a8:			; <UNDEFINED> instruction: 0xf1bb6821
   1a8ac:			; <UNDEFINED> instruction: 0xf0000f00
   1a8b0:			; <UNDEFINED> instruction: 0xf8df8087
   1a8b4:			; <UNDEFINED> instruction: 0x4662a158
   1a8b8:	ldrsbhi	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   1a8bc:	ldrbtmi	r4, [sl], #1547	; 0x60b
   1a8c0:	ldrbtmi	r9, [r8], #1282	; 0x502
   1a8c4:	movwcc	lr, #8207	; 0x200f
   1a8c8:			; <UNDEFINED> instruction: 0xf8d89802
   1a8cc:	ldrbmi	r1, [r8], #-0
   1a8d0:	stmdavs	r0!, {r1, ip, pc}
   1a8d4:	bleq	315760 <read_from_file_buffer@@Base+0xcfb00>
   1a8d8:	andlt	pc, r0, r8, asr #17
   1a8dc:	eorvs	r4, r3, r3, lsl #8
   1a8e0:	svceq	0x0000f1bb
   1a8e4:	ldmvs	r1!, {r1, r4, r5, ip, lr, pc}
   1a8e8:	andeq	pc, r1, r4, asr #4
   1a8ec:	addmi	r1, r7, #847872	; 0xcf000
   1a8f0:			; <UNDEFINED> instruction: 0xf501d80c
   1a8f4:	ldrmi	r4, [r0], -r0, lsl #15
   1a8f8:	ldrtmi	r3, [r9], -r2, lsl #14
   1a8fc:	bl	fe9d88a8 <__bss_end__@@Base+0xfe55279c>
   1a900:	rsbsvs	r4, r0, r2, lsl #12
   1a904:	rsble	r2, r7, r0, lsl #16
   1a908:	adcsvs	r6, r7, r3, lsr #16
   1a90c:	andcs	r4, r0, r1, asr #18
   1a910:			; <UNDEFINED> instruction: 0xf5bb9001
   1a914:			; <UNDEFINED> instruction: 0xf1035f00
   1a918:	vst4.8	{d16-d19}, [pc], r2
   1a91c:			; <UNDEFINED> instruction: 0xf8595300
   1a920:	svclt	0x00a87001
   1a924:	blpl	57a68 <stotal_xattr_bytes@@Base+0x11ed0>
   1a928:	ldrmi	r9, [r0], #-2306	; 0xfffff6fe
   1a92c:	ldmdavs	sp!, {r1, r3, r4, r6, r9, sl, lr}
   1a930:			; <UNDEFINED> instruction: 0xf7ec9500
   1a934:			; <UNDEFINED> instruction: 0xf8dafcdb
   1a938:	stmdavs	r1!, {r2, sp}
   1a93c:	movweq	pc, #58304	; 0xe3c0	; <UNPREDICTABLE>
   1a940:	blcs	2f288 <_IO_stdin_used@@Base+0x12cd8>
   1a944:	vand	d29, d24, d31
   1a948:	ldr	r0, [sp, r2, lsl #6]!
   1a94c:	blls	ec1b8 <stotal_xattr_bytes@@Base+0xa6620>
   1a950:	ldmdavs	sl, {r2, r4, r7, r9, sl, lr}^
   1a954:	ldmdavs	sl, {r1, r9, ip, pc}
   1a958:	blls	aca1c <stotal_xattr_bytes@@Base+0x66e84>
   1a95c:	andpl	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   1a960:			; <UNDEFINED> instruction: 0x1c00e9cd
   1a964:			; <UNDEFINED> instruction: 0xf7ed6828
   1a968:	stmdavs	r6!, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
   1a96c:	blge	1c1980 <read_from_file_buffer2@@Base+0xbbdc8>
   1a970:	andscs	r9, r0, #4, 26	; 0x100
   1a974:	ldmib	r4, {r0, r3, r5, r8, fp, lr}^
   1a978:	ldrbtmi	r8, [r9], #-2304	; 0xfffff700
   1a97c:	bl	634a64 <__bss_end__@@Base+0x1ae958>
   1a980:	strls	r0, [r6, #-1030]	; 0xfffffbfa
   1a984:	stcls	14, cr9, [r5, #-12]
   1a988:	ldrdvc	lr, [r5, -r1]
   1a98c:	strls	r9, [r7, #-0]
   1a990:	andne	lr, r7, pc, asr #20
   1a994:	streq	pc, [r0, #-329]	; 0xfffffeb7
   1a998:	strmi	lr, [r0, #-2502]	; 0xfffff63a
   1a99c:			; <UNDEFINED> instruction: 0xf7ee9708
   1a9a0:	stmib	sp, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   1a9a4:	bmi	79adb4 <__bss_end__@@Base+0x314ca8>
   1a9a8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   1a9ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a9b0:	subsmi	r9, sl, fp, lsl #22
   1a9b4:	ldmib	sp, {r2, r3, r4, r8, ip, lr, pc}^
   1a9b8:	andlt	r0, sp, r2, lsl #2
   1a9bc:	svchi	0x00f0e8bd
   1a9c0:	blmi	5411dc <__bss_end__@@Base+0xbb0d0>
   1a9c4:	bls	13f1d4 <read_from_file_buffer2@@Base+0x3961c>
   1a9c8:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a9cc:			; <UNDEFINED> instruction: 0xf04fe7c4
   1a9d0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1a9d4:	strb	r3, [r6, r2, lsl #6]!
   1a9d8:	ldmdami	r3, {r1, r4, r8, fp, lr}
   1a9dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1a9e0:			; <UNDEFINED> instruction: 0xf7fb3110
   1a9e4:			; <UNDEFINED> instruction: 0xf7ecff29
   1a9e8:	andcs	pc, r1, r1, asr r9	; <UNPREDICTABLE>
   1a9ec:	ldc	7, cr15, [r0], #-932	; 0xfffffc5c
   1a9f0:	bl	4d899c <__bss_end__@@Base+0x52890>
   1a9f4:	ldrdeq	sl, [r1], -r4
   1a9f8:	andeq	r0, r0, r0, lsl #5
   1a9fc:			; <UNDEFINED> instruction: 0x0001a3bc
   1aa00:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1aa04:	andeq	fp, r2, ip, ror #5
   1aa08:	andeq	r0, r0, r4, lsl #6
   1aa0c:			; <UNDEFINED> instruction: 0x0002b2b6
   1aa10:			; <UNDEFINED> instruction: 0x0002b2b2
   1aa14:			; <UNDEFINED> instruction: 0x000002b0
   1aa18:	andeq	r0, r0, r4, ror r2
   1aa1c:	strdeq	fp, [r2], -sl
   1aa20:	muleq	r1, r2, r2
   1aa24:	andeq	r9, r0, r8, lsr r3
   1aa28:	andeq	r1, r0, r6, ror #23
   1aa2c:	blmi	ffead618 <__bss_end__@@Base+0xffa2750c>
   1aa30:	svcmi	0x00f0e92d
   1aa34:	addlt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   1aa38:	tstls	r0, r4, lsl #28
   1aa3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aa40:			; <UNDEFINED> instruction: 0xf04f930d
   1aa44:	blmi	ffd5b64c <__bss_end__@@Base+0xff8d5540>
   1aa48:	movwls	r4, #13435	; 0x347b
   1aa4c:			; <UNDEFINED> instruction: 0x81bff340
   1aa50:	strmi	r2, [sp], -r8, lsr #14
   1aa54:	strne	pc, [r4, -r7, lsl #22]
   1aa58:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1aa5c:	ldrtmi	r6, [r0], -lr, ror #16
   1aa60:	bl	fff58a0c <__bss_end__@@Base+0xffad2900>
   1aa64:	strmi	r4, [r1], -r2, asr #12
   1aa68:			; <UNDEFINED> instruction: 0xf7ee4630
   1aa6c:			; <UNDEFINED> instruction: 0x4602fe71
   1aa70:	ldrdne	lr, [r3], -r5
   1aa74:	cdp2	7, 6, cr15, cr12, cr14, {7}
   1aa78:	adcmi	r3, pc, #40, 10	; 0xa000000
   1aa7c:	mvnle	r4, r0, lsl #13
   1aa80:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
   1aa84:	eorls	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   1aa88:	svceq	0x0000f1b9
   1aa8c:			; <UNDEFINED> instruction: 0xf8ddd03a
   1aa90:	strbmi	fp, [sp], -r0
   1aa94:	stmiavs	sp!, {r1, sp, lr, pc}^
   1aa98:	eorsle	r2, r3, r0, lsl #26
   1aa9c:	addsmi	r6, ip, #7012352	; 0x6b0000
   1aaa0:	stfcsd	f5, [r0], {249}	; 0xf9
   1aaa4:	orrshi	pc, r6, r0, asr #6
   1aaa8:	ldrbmi	r6, [lr], -pc, lsr #16
   1aaac:	beq	56bf0 <stotal_xattr_bytes@@Base+0x11058>
   1aab0:	ldmvs	r2!, {r0, r1, r2, r3, sp, lr, pc}^
   1aab4:	addsmi	r6, sl, #16449536	; 0xfb0000
   1aab8:	ldmdbvs	r9!, {r0, r4, r8, ip, lr, pc}
   1aabc:			; <UNDEFINED> instruction: 0xf7e96930
   1aac0:	stmdblt	r0!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}^
   1aac4:	beq	96ef4 <stotal_xattr_bytes@@Base+0x5135c>
   1aac8:	ldrbmi	r3, [r4, #-1576]	; 0xfffff9d8
   1aacc:	streq	pc, [r8, -r7, lsl #2]!
   1aad0:	ldmdavs	r9!, {r0, r1, r2, ip, lr, pc}^
   1aad4:			; <UNDEFINED> instruction: 0xf7e96870
   1aad8:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1aadc:	ldrbmi	sp, [r4, #-233]	; 0xffffff17
   1aae0:	stmiavs	fp!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   1aae4:	movwcc	r9, #4866	; 0x1302
   1aae8:	bmi	ff3ceb6c <__bss_end__@@Base+0xfef48a60>
   1aaec:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
   1aaf0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1aaf4:	subsmi	r9, sl, sp, lsl #22
   1aaf8:	cmnhi	lr, r0, asr #32	; <UNPREDICTABLE>
   1aafc:	andlt	r9, pc, r2, lsl #16
   1ab00:	svchi	0x00f0e8bd
   1ab04:			; <UNDEFINED> instruction: 0xf7e92010
   1ab08:	strmi	lr, [r5], -r2, ror #22
   1ab0c:			; <UNDEFINED> instruction: 0xf0002800
   1ab10:	blmi	ff17b0b4 <__bss_end__@@Base+0xfecf4fa8>
   1ab14:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
   1ab18:			; <UNDEFINED> instruction: 0xf8c5606c
   1ab1c:	eorvs	r9, sl, ip
   1ab20:	rscscc	pc, pc, #79	; 0x4f
   1ab24:	eorpl	pc, r8, r3, asr #16
   1ab28:	blls	32dd8 <_IO_stdin_used@@Base+0x16828>
   1ab2c:			; <UNDEFINED> instruction: 0xf1a72780
   1ab30:	stccs	14, cr0, [r0], {8}
   1ab34:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
   1ab38:	strteq	pc, [r8], -pc, asr #32
   1ab3c:	strcc	pc, [r4], -r6, lsl #22
   1ab40:	vnmlane.f32	s29, s28, s30
   1ab44:	movwls	r4, #18072	; 0x4698
   1ab48:	strbmi	sp, [r3], -lr, lsr #26
   1ab4c:	stceq	0, cr15, [r0], {79}	; 0x4f
   1ab50:	andeq	lr, r2, #3457024	; 0x34c000
   1ab54:			; <UNDEFINED> instruction: 0xf8133328
   1ab58:	adcsmi	r1, sl, #20, 24	; 0x1400
   1ab5c:	ldrdcc	fp, [r8], -r4
   1ab60:	andseq	pc, r0, #0, 2
   1ab64:	ldcne	8, cr15, [r4], {67}	; 0x43
   1ab68:			; <UNDEFINED> instruction: 0xf441bfca
   1ab6c:	ldmdane	r2, {r7, r8, ip, sp, lr}
   1ab70:	ldcne	8, cr15, [r4], {67}	; 0x43
   1ab74:	ldrmi	r4, [r4], #691	; 0x2b3
   1ab78:			; <UNDEFINED> instruction: 0xf5bcd1ea
   1ab7c:	svclt	0x00cc3f80
   1ab80:			; <UNDEFINED> instruction: 0xf04e4673
   1ab84:	blcs	1b790 <ZSTD_maxCLevel@plt+0x17294>
   1ab88:	bl	20f070 <dupl@@Base+0x9420>
   1ab8c:	svccs	0x000f77d7
   1ab90:	strbeq	lr, [r7, -pc, asr #20]!
   1ab94:			; <UNDEFINED> instruction: 0x2708bf98
   1ab98:	mvfeq<illegal precision>p	f7, f7
   1ab9c:	mcr2	10, 4, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
   1aba0:	b	13e5ba8 <__bss_end__@@Base+0xf5fa9c>
   1aba4:	ldclle	14, cr1, [r0], {94}	; 0x5e
   1aba8:	stmdbge	sl, {r5, r7, r9, sl, fp, lr}
   1abac:	ldrbtmi	r2, [lr], #-0
   1abb0:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   1abb4:	bls	2d5330 <read_from_file_buffer@@Base+0x8f6d0>
   1abb8:	ldmibvs	r0!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   1abbc:	bleq	96fd0 <stotal_xattr_bytes@@Base+0x51438>
   1abc0:	b	13ff7d0 <__bss_end__@@Base+0xf796c4>
   1abc4:			; <UNDEFINED> instruction: 0xf7e9110b
   1abc8:	strmi	lr, [r7], -r2, asr #20
   1abcc:	stmdacs	r0, {r4, r5, r7, r8, sp, lr}
   1abd0:	tsthi	r4, r0	; <UNPREDICTABLE>
   1abd4:	cdpls	2, 0, cr2, cr2, cr0, {0}
   1abd8:	stmdbls	r3, {r0, r2, r4, r7, r8, r9, fp, lr}
   1abdc:	strne	lr, [r6, -r7, lsl #22]
   1abe0:	bls	55304 <stotal_xattr_bytes@@Base+0xf76c>
   1abe4:	andmi	lr, r2, #3260416	; 0x31c000
   1abe8:	ldmibmi	r2, {r3, r6, r7, fp, ip, lr}
   1abec:	stmdavs	r3, {r1, r2, r3, r5, r7, sp, lr}
   1abf0:	ldrmi	r4, [r3], #-1145	; 0xfffffb87
   1abf4:	andslt	pc, r4, r1, asr #17
   1abf8:	ldrb	r6, [r6, -r3]!
   1abfc:			; <UNDEFINED> instruction: 0xf8dd4b8e
   1ac00:	ldrbtmi	r8, [fp], #-0
   1ac04:	strls	r4, [r6, #-2701]	; 0xfffff573
   1ac08:	ldrbtmi	r4, [sl], #-1690	; 0xfffff966
   1ac0c:	andls	r9, r5, #2097152	; 0x200000
   1ac10:			; <UNDEFINED> instruction: 0xf8d89407
   1ac14:	stmdbcs	r7, {r2, r3, ip}
   1ac18:			; <UNDEFINED> instruction: 0xf8d8d929
   1ac1c:	andcs	r0, r0, #16
   1ac20:	ldc2	7, cr15, [r6, #952]	; 0x3b8
   1ac24:	eormi	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   1ac28:			; <UNDEFINED> instruction: 0xf8a84681
   1ac2c:	orrslt	r0, ip, r0, lsr #32
   1ac30:	ldrdlt	pc, [ip], -r8
   1ac34:	ldmvs	fp!, {r0, r1, r2, r5, r9, sl, lr}^
   1ac38:	tstle	sl, fp, asr r5
   1ac3c:			; <UNDEFINED> instruction: 0x465a693e
   1ac40:			; <UNDEFINED> instruction: 0x5010f8d8
   1ac44:			; <UNDEFINED> instruction: 0x46294630
   1ac48:	ldmib	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ac4c:			; <UNDEFINED> instruction: 0xf0002800
   1ac50:	bvs	1ffaec8 <__bss_end__@@Base+0x1b74dbc>
   1ac54:	mvnle	r2, r0, lsl #30
   1ac58:			; <UNDEFINED> instruction: 0xf8c89b05
   1ac5c:			; <UNDEFINED> instruction: 0xf04f4024
   1ac60:			; <UNDEFINED> instruction: 0xf84334ff
   1ac64:			; <UNDEFINED> instruction: 0xf04f8029
   1ac68:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1ac6c:	blls	a7c8c <stotal_xattr_bytes@@Base+0x620f4>
   1ac70:	stmdaeq	r8!, {r3, r8, ip, sp, lr, pc}
   1ac74:			; <UNDEFINED> instruction: 0xd1cc4598
   1ac78:	blls	2c4f8 <_IO_stdin_used@@Base+0xff48>
   1ac7c:			; <UNDEFINED> instruction: 0xf1069d06
   1ac80:	stcls	8, cr0, [r7], {12}
   1ac84:	streq	pc, [ip, -r3, lsl #2]
   1ac88:	ldrbeq	r6, [sl, #2235]	; 0x8bb
   1ac8c:	ldmib	r7, {r0, r1, r2, r8, sl, ip, lr, pc}^
   1ac90:	movwcc	r2, #4867	; 0x1303
   1ac94:			; <UNDEFINED> instruction: 0xf1b2bf08
   1ac98:			; <UNDEFINED> instruction: 0xf0003fff
   1ac9c:	strcc	r8, [r8, -sl, lsl #1]!
   1aca0:	ldrhle	r4, [r1, #88]!	; 0x58
   1aca4:	stmdbge	sl, {r8, r9, sl, fp, ip, pc}
   1aca8:			; <UNDEFINED> instruction: 0xf1062000
   1acac:			; <UNDEFINED> instruction: 0xf7ff0818
   1acb0:	ldrcc	pc, [r8, -fp, lsr #26]
   1acb4:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1acb8:	tstcs	r0, pc
   1acbc:			; <UNDEFINED> instruction: 0xf7ff200c
   1acc0:	strcc	pc, [r8, -r3, lsr #26]!
   1acc4:			; <UNDEFINED> instruction: 0xf8434603
   1acc8:			; <UNDEFINED> instruction: 0xf8579b04
   1accc:			; <UNDEFINED> instruction: 0xf8571c28
   1acd0:	ldrmi	r2, [r8, #3108]!	; 0xc24
   1acd4:	subsvs	r6, sl, r1, asr #32
   1acd8:			; <UNDEFINED> instruction: 0xf857d02b
   1acdc:	tstcs	r0, r0, lsl ip
   1ace0:			; <UNDEFINED> instruction: 0xf7ff3004
   1ace4:			; <UNDEFINED> instruction: 0xf857fd11
   1ace8:			; <UNDEFINED> instruction: 0xf8573c04
   1acec:			; <UNDEFINED> instruction: 0xf8ad2c10
   1acf0:			; <UNDEFINED> instruction: 0xf8ad3024
   1acf4:	blls	262d94 <read_from_file_buffer@@Base+0x1d134>
   1acf8:	blcc	158e00 <read_from_file_buffer2@@Base+0x53248>
   1acfc:	ldccs	8, cr15, [r0], {87}	; 0x57
   1ad00:	ldcne	8, cr15, [r8], {87}	; 0x57
   1ad04:	stmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ad08:	stccc	8, cr15, [r4], {87}	; 0x57
   1ad0c:	ldrble	r0, [r4], #1499	; 0x5db
   1ad10:	stceq	8, cr15, [ip], {87}	; 0x57
   1ad14:	andcc	r4, r4, r9, lsr r6
   1ad18:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   1ad1c:	stccc	8, cr15, [ip], {87}	; 0x57
   1ad20:	blcc	158e28 <read_from_file_buffer2@@Base+0x53270>
   1ad24:	tstcs	r3, r7, asr r9
   1ad28:			; <UNDEFINED> instruction: 0xf7e93728
   1ad2c:	ldrmi	lr, [r8, #2350]!	; 0x92e
   1ad30:	blmi	110f484 <__bss_end__@@Base+0xc89378>
   1ad34:	bls	2d54b0 <read_from_file_buffer@@Base+0x8f850>
   1ad38:			; <UNDEFINED> instruction: 0x4698447b
   1ad3c:			; <UNDEFINED> instruction: 0xf8d8695b
   1ad40:			; <UNDEFINED> instruction: 0xf1030018
   1ad44:	movwls	r0, #11009	; 0x2b01
   1ad48:	tstne	fp, pc, asr #20
   1ad4c:	ldmdb	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ad50:			; <UNDEFINED> instruction: 0xf8c84607
   1ad54:	stmdacs	r0, {r3, r4}
   1ad58:	stmib	sp, {r4, r6, ip, lr, pc}^
   1ad5c:			; <UNDEFINED> instruction: 0xf04f9a00
   1ad60:			; <UNDEFINED> instruction: 0xf8dd0800
   1ad64:			; <UNDEFINED> instruction: 0xf8daa010
   1ad68:	cps	#4
   1ad6c:			; <UNDEFINED> instruction: 0xf7e90801
   1ad70:			; <UNDEFINED> instruction: 0xf8daea76
   1ad74:			; <UNDEFINED> instruction: 0xf10a200c
   1ad78:	ldrmi	r0, [r2, #2600]!	; 0xa28
   1ad7c:	ldrmi	r4, [r0], #1152	; 0x480
   1ad80:	mvnsle	r4, r2, asr #12
   1ad84:	bls	55500 <stotal_xattr_bytes@@Base+0xf968>
   1ad88:	ldmib	r7, {r0, r2, r5, r8, r9, sl, sp, lr, pc}^
   1ad8c:	adcmi	r3, lr, #100663296	; 0x6000000
   1ad90:			; <UNDEFINED> instruction: 0x2014f8d8
   1ad94:	strcc	lr, [r6], #-2504	; 0xfffff638
   1ad98:	addvc	pc, r0, #1107296256	; 0x42000000
   1ad9c:	andscs	pc, r4, r8, asr #17
   1ada0:	svcge	0x0065f43f
   1ada4:			; <UNDEFINED> instruction: 0xf7e94628
   1ada8:	ldmdbvs	fp!, {r2, r6, r7, fp, sp, lr, pc}
   1adac:	andscc	pc, r0, r8, asr #17
   1adb0:			; <UNDEFINED> instruction: 0x4639e75d
   1adb4:	bleq	358f00 <sid_table@@Base+0x1327c>
   1adb8:			; <UNDEFINED> instruction: 0xf7ff3004
   1adbc:	ldmdavs	fp!, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   1adc0:	blcc	158ec8 <read_from_file_buffer2@@Base+0x53310>
   1adc4:	ldrdcs	lr, [r0, -r7]
   1adc8:	ldm	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1adcc:			; <UNDEFINED> instruction: 0xf04fe767
   1add0:	ldrb	r0, [r5], -r0, lsl #16
   1add4:	beq	56f18 <stotal_xattr_bytes@@Base+0x11380>
   1add8:			; <UNDEFINED> instruction: 0xf47f4554
   1addc:	pkhtb	sl, r0, ip, asr #28
   1ade0:	ldmdami	r9, {r3, r4, r8, fp, lr}
   1ade4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ade8:			; <UNDEFINED> instruction: 0xf7fb3120
   1adec:			; <UNDEFINED> instruction: 0xf7ebfd25
   1adf0:	andcs	pc, r1, sp, asr #30
   1adf4:	b	b58da0 <__bss_end__@@Base+0x6d2c94>
   1adf8:	stmdb	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1adfc:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   1ae00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1ae04:			; <UNDEFINED> instruction: 0xf7fb3130
   1ae08:			; <UNDEFINED> instruction: 0xf7ebfd17
   1ae0c:	andcs	pc, r1, pc, lsr pc	; <UNPREDICTABLE>
   1ae10:	b	7d8dbc <__bss_end__@@Base+0x352cb0>
   1ae14:	andeq	sl, r1, r8, lsl #4
   1ae18:	andeq	r0, r0, r0, lsl #5
   1ae1c:	strdeq	sl, [r1], -r4
   1ae20:	andeq	fp, r2, r2, lsr #2
   1ae24:	andeq	sl, r1, lr, asr #2
   1ae28:	andeq	fp, r2, lr, lsl #1
   1ae2c:	andeq	sl, r2, r6, asr #31
   1ae30:			; <UNDEFINED> instruction: 0x000003b4
   1ae34:	andeq	sl, r2, r4, lsl #31
   1ae38:	andeq	sl, r6, r2, lsr #31
   1ae3c:	muleq	r6, sl, pc	; <UNPREDICTABLE>
   1ae40:	andeq	sl, r2, ip, lsr lr
   1ae44:	andeq	r8, r0, r0, lsr pc
   1ae48:	ldrdeq	r1, [r0], -lr
   1ae4c:	andeq	r8, r0, r4, lsl pc
   1ae50:	andeq	r1, r0, r2, asr #15
   1ae54:	svcmi	0x00f0e92d
   1ae58:	cdpmi	0, 12, cr11, cr13, cr11, {4}
   1ae5c:			; <UNDEFINED> instruction: 0xf7ed68c4
   1ae60:	blmi	ff359334 <__bss_end__@@Base+0xfeed3228>
   1ae64:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1ae68:	svccs	0x0000681f
   1ae6c:			; <UNDEFINED> instruction: 0xf8b4d141
   1ae70:	strmi	r3, [r5], -r6, lsl #1
   1ae74:	teqle	ip, r0, lsl #22
   1ae78:	strtmi	r2, [r8], -r0, lsl #4
   1ae7c:			; <UNDEFINED> instruction: 0xf7e94611
   1ae80:			; <UNDEFINED> instruction: 0x1e02ea7c
   1ae84:	andls	sp, r3, #3712	; 0xe80
   1ae88:	stmib	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ae8c:	strmi	r9, [r4], -r3, lsl #20
   1ae90:			; <UNDEFINED> instruction: 0xf0002800
   1ae94:	strmi	r8, [r1], -r4, ror #2
   1ae98:			; <UNDEFINED> instruction: 0xf7e94628
   1ae9c:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
   1aea0:			; <UNDEFINED> instruction: 0x4620da53
   1aea4:	stmda	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aea8:	ldmib	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aeac:	blcs	8b4ec0 <__bss_end__@@Base+0x42edb4>
   1aeb0:	strmi	sp, [r4], -r2, ror #1
   1aeb4:	blx	ffed8eaa <__bss_end__@@Base+0xffa52d9e>
   1aeb8:	stmdavs	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}
   1aebc:	stmdavs	r7!, {r2, r4, r5, r6, r7, fp, ip, lr}
   1aec0:	ldmib	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1aec4:			; <UNDEFINED> instruction: 0x462b4ab5
   1aec8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1aecc:	ldrtmi	r9, [r8], -r0
   1aed0:	b	ed8e7c <__bss_end__@@Base+0xa52d70>
   1aed4:	ldmpl	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}^
   1aed8:	blcs	34f4c <_IO_stdin_used@@Base+0x1899c>
   1aedc:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   1aee0:	andcs	r4, fp, #176, 16	; 0xb00000
   1aee4:	tstcs	r1, r3, lsr #16
   1aee8:			; <UNDEFINED> instruction: 0xf7e94478
   1aeec:			; <UNDEFINED> instruction: 0xf7fbe8e8
   1aef0:			; <UNDEFINED> instruction: 0xf04ffb85
   1aef4:	strdlt	r3, [fp], -pc	; <UNPREDICTABLE>
   1aef8:	svchi	0x00f0e8bd
   1aefc:			; <UNDEFINED> instruction: 0xf7e9d0f9
   1af00:	stmdavs	r3, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   1af04:	blcs	17ec71c <__bss_end__@@Base+0x1366610>
   1af08:			; <UNDEFINED> instruction: 0xf7fbd0f3
   1af0c:	blmi	fe8d9e50 <__bss_end__@@Base+0xfe453d44>
   1af10:	ldmpl	r4!, {r5, fp, sp, lr}^
   1af14:			; <UNDEFINED> instruction: 0xf7e96827
   1af18:	bmi	fe9154e8 <__bss_end__@@Base+0xfe48f3dc>
   1af1c:	tstcs	r1, fp, lsr #12
   1af20:	andls	r4, r0, sl, ror r4
   1af24:			; <UNDEFINED> instruction: 0xf7e94638
   1af28:	blmi	fe795770 <__bss_end__@@Base+0xfe30f664>
   1af2c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1af30:			; <UNDEFINED> instruction: 0xf0402b00
   1af34:	ldmmi	sp, {r5, r8, pc}
   1af38:	stmdavs	r3!, {r0, r1, r3, r9, sp}
   1af3c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1af40:	ldm	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af44:	blx	16d8f3a <__bss_end__@@Base+0x1252e2e>
   1af48:	stmdane	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1af4c:	addsmi	r9, ip, #603979776	; 0x24000000
   1af50:	rscshi	pc, ip, r0, lsl #1
   1af54:	ssatmi	r4, #4, r6, lsl #23
   1af58:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1af5c:	ldrbtmi	r9, [fp], #-1796	; 0xfffff8fc
   1af60:	strvs	lr, [r5], #-2509	; 0xfffff633
   1af64:	blls	13fb88 <read_from_file_buffer2@@Base+0x39fd0>
   1af68:	strbmi	r2, [r8], -r8, lsr #2
   1af6c:	stmdane	r1, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   1af70:	movwls	r3, #33537	; 0x8301
   1af74:			; <UNDEFINED> instruction: 0xf7e94641
   1af78:	strmi	lr, [r1], sl, ror #16
   1af7c:			; <UNDEFINED> instruction: 0xf0002800
   1af80:	ldrbmi	r8, [r8], -lr, ror #1
   1af84:	stmdaeq	r8!, {r3, r5, r7, r8, ip, sp, lr, pc}
   1af88:	stmda	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1af8c:	blmi	fe2817a8 <__bss_end__@@Base+0xfddfb69c>
   1af90:			; <UNDEFINED> instruction: 0xf8c844c8
   1af94:	strmi	r0, [r6], -r4
   1af98:	stmdavs	r7!, {r2, r4, r6, r7, fp, ip, lr}^
   1af9c:	tstle	r5, sl, ror ip
   1afa0:	stmiavs	r7!, {r0, r1, r2, r7, sp, lr, pc}^
   1afa4:	cfldrdne	mvd3, [fp], #-32	; 0xffffffe0
   1afa8:	addhi	pc, r3, r0
   1afac:	strmi	r6, [r8], -r1, lsr #16
   1afb0:			; <UNDEFINED> instruction: 0xf7e99103
   1afb4:	stmdbls	r3, {r2, r4, r6, r8, fp, sp, lr, pc}
   1afb8:	strmi	r4, [r2], -r2, lsl #13
   1afbc:			; <UNDEFINED> instruction: 0xf7e94630
   1afc0:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
   1afc4:	bl	1cf780 <read_from_file_buffer2@@Base+0xc9bc8>
   1afc8:			; <UNDEFINED> instruction: 0xf8c8000a
   1afcc:			; <UNDEFINED> instruction: 0xf7e90000
   1afd0:			; <UNDEFINED> instruction: 0xf8c8e946
   1afd4:			; <UNDEFINED> instruction: 0x46027014
   1afd8:			; <UNDEFINED> instruction: 0xf8c84658
   1afdc:			; <UNDEFINED> instruction: 0xf7e92008
   1afe0:			; <UNDEFINED> instruction: 0x4631e93e
   1afe4:	movwcs	r4, #1540	; 0x604
   1afe8:	ldrmi	r4, [sl], -r8, lsr #12
   1afec:	ldmib	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aff0:	vmull.p8	<illegal reg q8.5>, d0, d6
   1aff4:			; <UNDEFINED> instruction: 0xf7e98081
   1aff8:	strmi	lr, [r2], -sl, ror #17
   1affc:	andseq	pc, r0, r8, asr #17
   1b000:			; <UNDEFINED> instruction: 0xf0002800
   1b004:			; <UNDEFINED> instruction: 0xf8d880ac
   1b008:	ldrtmi	r1, [r3], -r4
   1b00c:			; <UNDEFINED> instruction: 0xf7e94628
   1b010:	stmdacs	r0, {r6, r7, r8, fp, sp, lr, pc}
   1b014:	addshi	pc, r3, r0, lsl #5
   1b018:			; <UNDEFINED> instruction: 0x0010f8d8
   1b01c:	svc	0x0088f7e8
   1b020:	stmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b024:	blcs	8b5038 <__bss_end__@@Base+0x42ef2c>
   1b028:	cdpls	0, 0, cr13, cr5, cr0, {2}
   1b02c:	svcls	0x00044682
   1b030:	stcls	6, cr4, [r6], {195}	; 0xc3
   1b034:	blx	ed902a <__bss_end__@@Base+0xa52f1e>
   1b038:			; <UNDEFINED> instruction: 0xf8da4b57
   1b03c:			; <UNDEFINED> instruction: 0xf8560000
   1b040:			; <UNDEFINED> instruction: 0xf8d88003
   1b044:			; <UNDEFINED> instruction: 0xf7e9a000
   1b048:	bmi	17153b8 <__bss_end__@@Base+0x128f2ac>
   1b04c:	tstcs	r1, fp, lsr #12
   1b050:	andls	r4, r0, sl, ror r4
   1b054:			; <UNDEFINED> instruction: 0xf7e94650
   1b058:	blmi	1495640 <__bss_end__@@Base+0x100f534>
   1b05c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1b060:			; <UNDEFINED> instruction: 0xf0402b00
   1b064:	ldmdami	r5, {r0, r4, r7, pc}^
   1b068:			; <UNDEFINED> instruction: 0xf8d8220b
   1b06c:	mrscs	r3, (UNDEF: 1)
   1b070:			; <UNDEFINED> instruction: 0xf7e94478
   1b074:			; <UNDEFINED> instruction: 0xf7fbe824
   1b078:			; <UNDEFINED> instruction: 0xf8dbfac1
   1b07c:			; <UNDEFINED> instruction: 0xf7e80004
   1b080:	cmnlt	r7, r8, asr pc
   1b084:	blx	e3d2e <stotal_xattr_bytes@@Base+0x9e196>
   1b088:			; <UNDEFINED> instruction: 0xf8579707
   1b08c:			; <UNDEFINED> instruction: 0xf7e80c24
   1b090:	svccc	0x0028ef50
   1b094:			; <UNDEFINED> instruction: 0xf7e86938
   1b098:	ldrmi	lr, [r9, #3916]!	; 0xf4c
   1b09c:			; <UNDEFINED> instruction: 0x4648d1f5
   1b0a0:	svc	0x0046f7e8
   1b0a4:			; <UNDEFINED> instruction: 0xf7e84620
   1b0a8:	str	lr, [r2, -r4, asr #30]!
   1b0ac:	ldrdne	pc, [r4], -r8
   1b0b0:			; <UNDEFINED> instruction: 0xf04fe799
   1b0b4:			; <UNDEFINED> instruction: 0x465833ff
   1b0b8:	andscc	pc, r4, r8, asr #17
   1b0bc:	stmia	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0c0:	mcrrne	6, 3, r4, r3, cr1
   1b0c4:	ldrmi	r9, [fp], #2055	; 0x807
   1b0c8:	blx	fedd90be <__bss_end__@@Base+0xfe952fb2>
   1b0cc:	ldrdeq	pc, [r4], -r8
   1b0d0:	svc	0x002ef7e8
   1b0d4:	ldrbmi	r9, [fp, #-2825]	; 0xfffff4f7
   1b0d8:	svcge	0x0045f63f
   1b0dc:	svcls	0x00049c06
   1b0e0:			; <UNDEFINED> instruction: 0xf7e84620
   1b0e4:	svccs	0x0000ef26
   1b0e8:			; <UNDEFINED> instruction: 0x4649d035
   1b0ec:	andlt	r4, fp, r8, lsr r6
   1b0f0:	svcmi	0x00f0e8bd
   1b0f4:	ldclt	7, cr15, [sl], {255}	; 0xff
   1b0f8:	strbmi	r9, [r3], r5, lsl #28
   1b0fc:	stcls	15, cr9, [r6], {4}
   1b100:	blx	ff5590f4 <__bss_end__@@Base+0xff0d2fe8>
   1b104:			; <UNDEFINED> instruction: 0xf8564b24
   1b108:			; <UNDEFINED> instruction: 0xf7e98003
   1b10c:			; <UNDEFINED> instruction: 0xf8d8e8cc
   1b110:	stmdavs	r0, {sp, pc}
   1b114:	ldmda	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b118:	strtmi	r4, [fp], -r9, lsr #20
   1b11c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1b120:	ldrbmi	r9, [r0], -r0
   1b124:	ldmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b128:	ldmpl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   1b12c:	bllt	16f51a0 <__bss_end__@@Base+0x126f094>
   1b130:	andcs	r4, fp, #36, 16	; 0x240000
   1b134:	ldrdcc	pc, [r0], -r8
   1b138:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   1b13c:	blls	254fa8 <read_from_file_buffer@@Base+0xf348>
   1b140:	strtmi	r3, [r3], #1025	; 0x401
   1b144:	andeq	pc, ip, r8, asr #17
   1b148:	strb	r9, [r3, r4, lsl #6]
   1b14c:			; <UNDEFINED> instruction: 0xf04f4620
   1b150:			; <UNDEFINED> instruction: 0xf7e80900
   1b154:	strbmi	lr, [r8], -lr, ror #29
   1b158:	cdp	7, 14, cr15, cr10, cr8, {7}
   1b15c:	ldmdbmi	sl, {r0, r3, r6, r7, r9, sl, sp, lr, pc}
   1b160:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   1b164:	hvccc	1096	; 0x448
   1b168:	blx	19d915e <__bss_end__@@Base+0x1553052>
   1b16c:	stc2	7, cr15, [lr, #940]	; 0x3ac
   1b170:			; <UNDEFINED> instruction: 0xf7e92001
   1b174:	stmdavs	r1!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   1b178:			; <UNDEFINED> instruction: 0xf7e9200a
   1b17c:			; <UNDEFINED> instruction: 0xf7ebe93a
   1b180:	andcs	pc, r1, r5, lsl #27
   1b184:	stmda	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b188:	ldrdne	pc, [r0], -r8
   1b18c:	svclt	0x0000e7f4
   1b190:	ldrdeq	r9, [r1], -r8
   1b194:	andeq	r0, r0, r0, ror #4
   1b198:	andeq	r0, r0, ip, asr #5
   1b19c:	andeq	r8, r0, lr, lsl #27
   1b1a0:	ldrdeq	r0, [r0], -r8
   1b1a4:	andeq	r8, r0, r4, lsr #27
   1b1a8:	andeq	r8, r0, r8, lsr sp
   1b1ac:	andeq	r8, r0, lr, asr #26
   1b1b0:	andeq	r8, r0, lr, ror #26
   1b1b4:	andeq	r0, r0, r8, lsr r3
   1b1b8:	andeq	r8, r0, r8, asr #24
   1b1bc:	andeq	r8, r0, ip, lsl ip
   1b1c0:	andeq	r8, r0, sl, ror fp
   1b1c4:	andeq	r8, r0, r2, asr fp
   1b1c8:			; <UNDEFINED> instruction: 0x00008bb2
   1b1cc:	andeq	r1, r0, r0, ror #8
   1b1d0:	mvnsmi	lr, sp, lsr #18
   1b1d4:	stcmi	3, cr2, [r1], #-0
   1b1d8:	bmi	8873f0 <__bss_end__@@Base+0x4012e4>
   1b1dc:	stmiapl	r2!, {r2, r3, r4, r5, r6, sl, lr}
   1b1e0:	andls	r6, r3, #1179648	; 0x120000
   1b1e4:	andeq	pc, r0, #79	; 0x4f
   1b1e8:			; <UNDEFINED> instruction: 0xf000461a
   1b1ec:	mcrrne	8, 9, pc, r3, cr3	; <UNPREDICTABLE>
   1b1f0:	blcs	6ca10 <stotal_xattr_bytes@@Base+0x26e78>
   1b1f4:	ldmdble	fp, {r0, ip, pc}
   1b1f8:	ldcle	8, cr2, [r9, #-0]
   1b1fc:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b200:	strcs	sl, [r0], #-3842	; 0xfffff0fe
   1b204:	stmdals	r2, {r0, r1, r2, sp, lr, pc}
   1b208:	ldc2	7, cr15, [r0], {255}	; 0xff
   1b20c:	tstle	fp, r0, lsr #5
   1b210:	adcmi	r3, r6, #16777216	; 0x1000000
   1b214:			; <UNDEFINED> instruction: 0x4639d01e
   1b218:	strtmi	r4, [r0], -r2, asr #12
   1b21c:	blx	457224 <sort_info_list@@Base+0x11124>
   1b220:	strmi	r9, [r1], -r1, lsl #26
   1b224:	rscle	r2, lr, r0, lsl #26
   1b228:	strcs	r9, [r0], -r2, lsl #18
   1b22c:			; <UNDEFINED> instruction: 0xf9f4f000
   1b230:	blmi	2eda68 <read_from_file_buffer@@Base+0xa7e08>
   1b234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b238:	blls	f52a8 <stotal_xattr_bytes@@Base+0xaf710>
   1b23c:	qaddle	r4, sl, fp
   1b240:	andlt	r4, r4, r0, lsr r6
   1b244:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b248:	strtmi	r4, [lr], -r7, lsl #16
   1b24c:			; <UNDEFINED> instruction: 0xf7fb4478
   1b250:			; <UNDEFINED> instruction: 0xe7edfaf3
   1b254:	strb	r9, [fp, r1, lsl #28]!
   1b258:	cdp	7, 13, cr15, cr14, cr8, {7}
   1b25c:	andeq	r9, r1, r0, ror #20
   1b260:	andeq	r0, r0, r0, lsl #5
   1b264:	andeq	r9, r1, r8, lsl #20
   1b268:	andeq	r8, r0, r0, lsr #21
   1b26c:	bmi	52d6c0 <__bss_end__@@Base+0xa75b4>
   1b270:	ldrlt	r4, [r8, #-1145]!	; 0xfffffb87
   1b274:	ldcmi	8, cr5, [r3], {138}	; 0x8a
   1b278:	ldmdavs	r2, {r0, r1, r4, r8, r9, fp, lr}
   1b27c:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}
   1b280:	stmiapl	fp, {r1, r5, r6, r7, r8, sp, lr}^
   1b284:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   1b288:			; <UNDEFINED> instruction: 0xf7e86223
   1b28c:	rsbvs	lr, r0, #160, 30	; 0x280
   1b290:	stmiavs	r1!, {r3, r4, r5, r8, ip, sp, pc}^
   1b294:			; <UNDEFINED> instruction: 0xf7e8462a
   1b298:	stmdbvs	r3!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
   1b29c:	movwpl	lr, #43460	; 0xa9c4
   1b2a0:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1b2a4:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
   1b2a8:	cmpcc	r8, r8, ror r4
   1b2ac:	blx	ff1592a0 <__bss_end__@@Base+0xfecd3194>
   1b2b0:	stc2l	7, cr15, [ip], #940	; 0x3ac
   1b2b4:			; <UNDEFINED> instruction: 0xf7e82001
   1b2b8:	svclt	0x0000efcc
   1b2bc:	andeq	r9, r1, ip, asr #19
   1b2c0:	andeq	r0, r0, r4, lsl #6
   1b2c4:	strdeq	sl, [r2], -r8
   1b2c8:			; <UNDEFINED> instruction: 0x000003b4
   1b2cc:	andeq	r8, r0, lr, ror #20
   1b2d0:	andeq	r1, r0, ip, lsl r3
   1b2d4:	stmdbmi	fp, {r4, r5, r6, r8, sl, ip, sp, pc}
   1b2d8:	bmi	32e30c <read_from_file_buffer@@Base+0xe86ac>
   1b2dc:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
   1b2e0:	stmpl	sl, {r0, r1, r3, r8, r9, fp, lr}
   1b2e4:	bvs	fe9b5a6c <__bss_end__@@Base+0xfe52f960>
   1b2e8:	andsvs	r6, r0, r5, lsr #20
   1b2ec:	ldrtmi	r5, [r2], -fp, asr #17
   1b2f0:	stmiavs	r0!, {r0, r5, r6, r9, fp, sp, lr}^
   1b2f4:			; <UNDEFINED> instruction: 0xf7e8601d
   1b2f8:	bvs	ff916c20 <__bss_end__@@Base+0xff490b14>
   1b2fc:	cmnvs	r3, r6, lsr #32
   1b300:	svclt	0x0000bd70
   1b304:	andeq	r9, r1, r0, ror #18
   1b308:	muleq	r2, r6, r8
   1b30c:	andeq	r0, r0, r4, lsl #6
   1b310:			; <UNDEFINED> instruction: 0x000003b4
   1b314:	svcmi	0x00f0e92d
   1b318:	bmi	feb2cb70 <__bss_end__@@Base+0xfe6a6a64>
   1b31c:	ldmib	r1, {r0, r1, r2, r3, r4, r9, sl, lr}^
   1b320:	addslt	sl, r3, lr, lsl #22
   1b324:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
   1b328:	svccc	0x00fff1bb
   1b32c:			; <UNDEFINED> instruction: 0xf1babf08
   1b330:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
   1b334:	tstls	r1, #1769472	; 0x1b0000
   1b338:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b33c:	msrhi	CPSR_fc, r0
   1b340:	ldrbmi	r4, [r2], -r8, lsl #13
   1b344:	ldrbmi	sl, [fp], -ip, lsl #18
   1b348:	tstcs	r0, r1, lsl #2
   1b34c:	strmi	r9, [r6], -r0, lsl #2
   1b350:			; <UNDEFINED> instruction: 0xf8b4f7ec
   1b354:	subsle	r2, r7, r0, lsl #16
   1b358:			; <UNDEFINED> instruction: 0xf8d89b0e
   1b35c:			; <UNDEFINED> instruction: 0xf8d80038
   1b360:	ldrmi	r1, [sl], -r8, lsr #32
   1b364:	cfstr32vc	mvfx15, [r0], {18}
   1b368:			; <UNDEFINED> instruction: 0xf04f9308
   1b36c:	cmpmi	fp, r0, lsl #6
   1b370:	bne	355cb4 <sid_table@@Base+0x10030>
   1b374:	ldrbcc	pc, [pc, #282]!	; 1b496 <ZSTD_maxCLevel@plt+0x16f9a>	; <UNPREDICTABLE>
   1b378:	ldrdcs	pc, [ip], -r8	; <UNPREDICTABLE>
   1b37c:	movwne	lr, #14927	; 0x3a4f
   1b380:	tstvc	ip, #274432	; 0x43000
   1b384:	ldrbcc	lr, [r5, #-2639]	; 0xfffff5b1
   1b388:	mvnscc	pc, #-1073741808	; 0xc0000010
   1b38c:	ldmib	sp, {r4, ip, sp}^
   1b390:	b	118a3c8 <__bss_end__@@Base+0xd042bc>
   1b394:			; <UNDEFINED> instruction: 0xf8d845c3
   1b398:			; <UNDEFINED> instruction: 0xf143303c
   1b39c:	bne	25bfa4 <read_from_file_buffer@@Base+0x16344>
   1b3a0:	bl	18bf7b8 <__bss_end__@@Base+0x14396ac>
   1b3a4:	stmibmi	fp, {r0, r1, r8, r9}
   1b3a8:	stmibeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1b3ac:	movwcs	r9, #773	; 0x305
   1b3b0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   1b3b4:	stmib	r1, {r1, r2, sl, fp, ip, sp, pc}^
   1b3b8:	ldmib	sp, {sl, fp, ip, sp, pc}^
   1b3bc:	addmi	r0, fp, #4, 2
   1b3c0:	strmi	fp, [r1, #3848]	; 0xf08
   1b3c4:	tstlt	pc, ip, lsr #2
   1b3c8:	movwcs	lr, #27101	; 0x69dd
   1b3cc:	movwcs	lr, #2503	; 0x9c7
   1b3d0:			; <UNDEFINED> instruction: 0xf0402c00
   1b3d4:			; <UNDEFINED> instruction: 0x464880ba
   1b3d8:	cdp	7, 15, cr15, cr8, cr8, {7}
   1b3dc:	stmdacs	r0, {r0, r3, ip, pc}
   1b3e0:	sbcshi	pc, ip, r0
   1b3e4:	ldrsbtcs	pc, [r8], -r8	; <UNPREDICTABLE>
   1b3e8:	stmdbls	r9, {r4, r5, r9, sl, lr}
   1b3ec:	ldrsbtcc	pc, [ip], -r8	; <UNPREDICTABLE>
   1b3f0:			; <UNDEFINED> instruction: 0xf1433210
   1b3f4:	stmib	sp, {r8, r9}^
   1b3f8:			; <UNDEFINED> instruction: 0xf7ec9100
   1b3fc:	stmiblt	r8!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   1b400:			; <UNDEFINED> instruction: 0xf7e89809
   1b404:	mulcs	r0, r6, sp
   1b408:	blmi	1c6dddc <__bss_end__@@Base+0x17e7cd0>
   1b40c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b410:	blls	475480 <sort_info_list@@Base+0x2f380>
   1b414:			; <UNDEFINED> instruction: 0xf040405a
   1b418:	ldrhlt	r8, [r3], -pc	; <UNPREDICTABLE>
   1b41c:	svchi	0x00f0e8bd
   1b420:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
   1b424:	blx	259418 <read_from_file_buffer@@Base+0x137b8>
   1b428:	strb	r2, [sp, r0]!
   1b42c:			; <UNDEFINED> instruction: 0x5700f5ba
   1b430:			; <UNDEFINED> instruction: 0xf7e84638
   1b434:	blmi	1ad6f6c <__bss_end__@@Base+0x1650e60>
   1b438:	addsvs	r4, r8, fp, ror r4
   1b43c:			; <UNDEFINED> instruction: 0xf0002800
   1b440:			; <UNDEFINED> instruction: 0xf8df80ad
   1b444:	vaddw.u8	<illegal reg q12.5>, <illegal reg q11.5>, d16
   1b448:			; <UNDEFINED> instruction: 0xf8dd070c
   1b44c:	ldrbtmi	fp, [r9], #36	; 0x24
   1b450:			; <UNDEFINED> instruction: 0xf104e01d
   1b454:			; <UNDEFINED> instruction: 0xf8d90801
   1b458:	strmi	r3, [r8, #8]!
   1b45c:	b	13ecfcc <__bss_end__@@Base+0xf66ec0>
   1b460:	ldrtmi	r3, [r0], -r8, asr #4
   1b464:	andpl	pc, r0, #679477248	; 0x28800000
   1b468:	ldrtmi	fp, [r9], -r8, lsl #30
   1b46c:	svclt	0x00184413
   1b470:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   1b474:	mrsls	r2, R9_usr
   1b478:			; <UNDEFINED> instruction: 0xf10b9302
   1b47c:	andls	r0, r0, #8, 22	; 0x2000
   1b480:	movwcs	lr, #2522	; 0x9da
   1b484:			; <UNDEFINED> instruction: 0xff98f7f3
   1b488:	rsble	r2, r0, r0, lsl #16
   1b48c:	adcmi	r4, ip, #68, 12	; 0x4400000
   1b490:	bls	292414 <read_from_file_buffer@@Base+0x4c7b4>
   1b494:	bleq	575d8 <stotal_xattr_bytes@@Base+0x11a40>
   1b498:			; <UNDEFINED> instruction: 0xf8df4b53
   1b49c:	ldmib	r2, {r4, r6, r8, sp, pc}^
   1b4a0:	ldrbtmi	r1, [fp], #-512	; 0xfffffe00
   1b4a4:	ldrdhi	pc, [r8, #-143]	; 0xffffff71
   1b4a8:	stmib	sp, {r1, r3, r4, r5, r6, r7, sl, lr}^
   1b4ac:	ldrbtmi	r1, [r8], #516	; 0x204
   1b4b0:	movwcs	lr, #2515	; 0x9d3
   1b4b4:	movwcs	lr, #43469	; 0xa9cd
   1b4b8:			; <UNDEFINED> instruction: 0xf10be03f
   1b4bc:			; <UNDEFINED> instruction: 0xf8da0701
   1b4c0:	cmneq	sp, #12
   1b4c4:			; <UNDEFINED> instruction: 0xf7e84629
   1b4c8:	strmi	lr, [r4], -r2, asr #27
   1b4cc:	andeq	pc, ip, sl, asr #17
   1b4d0:	rsble	r2, r3, r0, lsl #16
   1b4d4:	andscs	r9, r0, fp, lsl #22
   1b4d8:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   1b4dc:			; <UNDEFINED> instruction: 0xf7e89306
   1b4e0:	blls	1d6ec0 <read_from_file_buffer2@@Base+0xd1308>
   1b4e4:	stc2	10, cr15, [r9], {31}	; <UNPREDICTABLE>
   1b4e8:	rsble	r2, r2, r0, lsl #16
   1b4ec:	eorne	pc, ip, r8, asr r8	; <UNPREDICTABLE>
   1b4f0:	strpl	pc, [r0, #-1445]	; 0xfffffa5b
   1b4f4:	andls	pc, r0, r0, asr #17
   1b4f8:	addvs	r4, r5, ip, lsr #8
   1b4fc:	sbcvs	r4, r1, sl, asr #12
   1b500:	subvs	r2, r3, r0, lsl #2
   1b504:	eoreq	pc, ip, r8, asr #16
   1b508:	tstls	r1, r0, lsr r6
   1b50c:	strls	sl, [r2], #-2314	; 0xfffff6f6
   1b510:			; <UNDEFINED> instruction: 0xf7f39100
   1b514:	movtlt	pc, #3921	; 0xf51	; <UNPREDICTABLE>
   1b518:	movwcs	lr, #43485	; 0xa9dd
   1b51c:	strmi	lr, [r4, #-2525]	; 0xfffff623
   1b520:	svclt	0x000a42ab
   1b524:	smlatbcs	r1, r2, r2, r4
   1b528:			; <UNDEFINED> instruction: 0xf5b02100
   1b52c:	svclt	0x000c5f00
   1b530:			; <UNDEFINED> instruction: 0xf0012100
   1b534:	bllt	65b940 <__bss_end__@@Base+0x1d5834>
   1b538:	ldmib	sp, {r0, r1, r3, r4, r5, r7, r9, sl, lr}^
   1b53c:	addmi	r0, r2, #4, 2
   1b540:	blle	feeabb74 <__bss_end__@@Base+0xfea25a68>
   1b544:			; <UNDEFINED> instruction: 0xf7e89809
   1b548:	stmdals	r8, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1b54c:	andls	lr, r0, ip, asr r7
   1b550:	stmdami	r8!, {r0, r5, r9, sl, lr}
   1b554:	movwcs	lr, #2522	; 0x9da
   1b558:			; <UNDEFINED> instruction: 0xf7fb4478
   1b55c:	blmi	9d9b18 <__bss_end__@@Base+0x553a0c>
   1b560:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b564:	stcl	7, cr15, [r4], #928	; 0x3a0
   1b568:	stmdami	r4!, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
   1b56c:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   1b570:			; <UNDEFINED> instruction: 0xf962f7fb
   1b574:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   1b578:			; <UNDEFINED> instruction: 0xf7e868d8
   1b57c:	ubfx	lr, sl, #25, #15
   1b580:	stmdami	r0!, {r0, r1, r9, sl, lr}
   1b584:	vst1.16	{d20-d22}, [pc :64], r9
   1b588:	ldrbtmi	r5, [r8], #-512	; 0xfffffe00
   1b58c:			; <UNDEFINED> instruction: 0xf954f7fb
   1b590:			; <UNDEFINED> instruction: 0xf04fe7f0
   1b594:			; <UNDEFINED> instruction: 0xe73730ff
   1b598:	ldc	7, cr15, [lr, #-928]!	; 0xfffffc60
   1b59c:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
   1b5a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b5a4:			; <UNDEFINED> instruction: 0xf948f7fb
   1b5a8:	blx	1c5955e <__bss_end__@@Base+0x17d3452>
   1b5ac:			; <UNDEFINED> instruction: 0xf7e82001
   1b5b0:	ldmdbmi	r7, {r4, r6, r9, sl, fp, sp, lr, pc}
   1b5b4:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   1b5b8:	tstcc	r8, r8, ror r4
   1b5bc:			; <UNDEFINED> instruction: 0xf93cf7fb
   1b5c0:	blx	1959576 <__bss_end__@@Base+0x14d346a>
   1b5c4:			; <UNDEFINED> instruction: 0xf7e82001
   1b5c8:	svclt	0x0000ee44
   1b5cc:	andeq	r9, r1, r6, lsl r9
   1b5d0:	andeq	r0, r0, r0, lsl #5
   1b5d4:	strdeq	sl, [sl], -r4
   1b5d8:	andeq	r9, r1, r0, lsr r8
   1b5dc:	andeq	r8, r0, r6, asr r9
   1b5e0:	andeq	sl, sl, ip, ror #14
   1b5e4:	andeq	sl, sl, r6, asr r7
   1b5e8:	andeq	sl, sl, r2, lsl #14
   1b5ec:	strdeq	sl, [sl], -ip
   1b5f0:	andeq	sl, sl, r6, lsl #14
   1b5f4:	andeq	r8, r0, ip, asr r8
   1b5f8:	andeq	sl, sl, r4, asr #12
   1b5fc:	andeq	r8, r0, r6, lsl #17
   1b600:	andeq	sl, sl, lr, lsr #12
   1b604:	andeq	r8, r0, sl, lsl #17
   1b608:	andeq	r8, r0, ip, lsr r9
   1b60c:	andeq	r1, r0, r2, lsr #32
   1b610:	andeq	r8, r0, r6, lsr #18
   1b614:	andeq	r1, r0, ip
   1b618:	ldrblt	r2, [r0, #-2304]!	; 0xfffff700
   1b61c:	stcle	6, cr4, [r9, #-24]	; 0xffffffe8
   1b620:	strmi	r2, [r4], -r8, lsr #10
   1b624:	streq	pc, [r1, #-2821]	; 0xfffff4fb
   1b628:	strtcc	r6, [r8], #-2144	; 0xfffff7a0
   1b62c:	stc	7, cr15, [r0], {232}	; 0xe8
   1b630:	mvnsle	r4, ip, lsr #5
   1b634:	pop	{r4, r5, r9, sl, lr}
   1b638:			; <UNDEFINED> instruction: 0xf7e84070
   1b63c:	svclt	0x0000bc77
   1b640:			; <UNDEFINED> instruction: 0x01004b96
   1b644:	svcmi	0x00f0e92d
   1b648:	addslt	r4, r1, fp, ror r4
   1b64c:			; <UNDEFINED> instruction: 0x910b4e94
   1b650:	ldmvs	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
   1b654:	bmi	fe4ffe84 <__bss_end__@@Base+0xfe079d78>
   1b658:	stmdane	r8, {r0, r2, ip, pc}
   1b65c:	stmvs	r6, {r1, r4, r5, r7, fp, ip, lr}
   1b660:	andls	r6, pc, #1179648	; 0x120000
   1b664:	andeq	pc, r0, #79	; 0x4f
   1b668:			; <UNDEFINED> instruction: 0xf0002e00
   1b66c:	bls	17ba24 <read_from_file_buffer2@@Base+0x75e6c>
   1b670:	stmpl	r9, {r8, r9, sl, sp}
   1b674:	stceq	8, cr6, [lr], {66}	; 0x42
   1b678:	b	11c80a4 <__bss_end__@@Base+0xd41f98>
   1b67c:	ldmdavs	sl, {r1, r9, sl, lr}^
   1b680:	ldmdavs	sl, {r0, r9, ip, pc}
   1b684:	bls	2a195c <read_from_file_buffer@@Base+0x5bcfc>
   1b688:			; <UNDEFINED> instruction: 0x601768de
   1b68c:	bl	1201e98 <__bss_end__@@Base+0xd7bd8c>
   1b690:	bmi	fe15caa0 <__bss_end__@@Base+0xfdcd6994>
   1b694:	ldrbtmi	fp, [sl], #-679	; 0xfffffd59
   1b698:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   1b69c:	sbc	fp, pc, r7, lsr #18
   1b6a0:	svccs	0x000068ff
   1b6a4:	sbchi	pc, ip, r0
   1b6a8:	movwcs	lr, #2519	; 0x9d7
   1b6ac:	svclt	0x0008429d
   1b6b0:			; <UNDEFINED> instruction: 0xd1f54294
   1b6b4:	stmvs	r3, {r1, r3, r4, r5, r7, fp, sp, lr}
   1b6b8:	strmi	r4, [lr], #-1041	; 0xfffffbef
   1b6bc:			; <UNDEFINED> instruction: 0xf0002b00
   1b6c0:	blmi	1ebba08 <__bss_end__@@Base+0x1a358fc>
   1b6c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b6c8:	andcs	r4, r1, #200, 12	; 0xc800000
   1b6cc:	movwls	r4, #29819	; 0x747b
   1b6d0:			; <UNDEFINED> instruction: 0x46ca4b77
   1b6d4:	movwls	r4, #25723	; 0x647b
   1b6d8:			; <UNDEFINED> instruction: 0x2128b14a
   1b6dc:	blx	2acfe6 <read_from_file_buffer@@Base+0x67386>
   1b6e0:			; <UNDEFINED> instruction: 0xf7e81101
   1b6e4:			; <UNDEFINED> instruction: 0x4680ecb4
   1b6e8:			; <UNDEFINED> instruction: 0xf0002800
   1b6ec:	blls	1fba14 <read_from_file_buffer2@@Base+0xf5e5c>
   1b6f0:			; <UNDEFINED> instruction: 0xf8562428
   1b6f4:	blx	13a30e <read_from_file_buffer2@@Base+0x34756>
   1b6f8:	ldmdavs	sl, {r1, r3, sl, pc}^
   1b6fc:	blx	fe21a082 <__bss_end__@@Base+0xfdd93f76>
   1b700:	lfmne	f3, 3, [r5], {187}	; 0xbb
   1b704:	subsle	r9, r7, r2, lsl #6
   1b708:	and	r2, r6, r0, lsl #2
   1b70c:	tstcc	r1, r6, lsl #22
   1b710:	biceq	lr, r1, #3072	; 0xc00
   1b714:	mrrcne	8, 5, r6, r0, cr10
   1b718:	ldrmi	sp, [r3, #78]	; 0x4e
   1b71c:	bmi	198fefc <__bss_end__@@Base+0x1509df0>
   1b720:	ldrbtmi	r0, [sl], #-3135	; 0xfffff3c1
   1b724:	eorsne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1b728:	tstls	r4, r8, lsl #12
   1b72c:	ldc	7, cr15, [r6, #928]	; 0x3a0
   1b730:	andls	r1, r1, r3, asr #19
   1b734:	movwls	r1, #15448	; 0x3c58
   1b738:	stcl	7, cr15, [r8, #-928]	; 0xfffffc60
   1b73c:	stmdbls	r4, {r0, r9, fp, ip, pc}
   1b740:	rsbvs	r4, r0, r5, lsl #12
   1b744:			; <UNDEFINED> instruction: 0xf0002800
   1b748:	stmiane	fp!, {r1, r2, r3, r7, pc}
   1b74c:			; <UNDEFINED> instruction: 0xf7e89301
   1b750:			; <UNDEFINED> instruction: 0x4631ec1c
   1b754:	stmdals	r1, {r1, r3, r4, r5, r9, sl, lr}
   1b758:	ldc	7, cr15, [r6], {232}	; 0xe8
   1b75c:	andcs	r9, r0, #1024	; 0x400
   1b760:	cfldrsne	mvf4, [r1, #-248]!	; 0xffffff08
   1b764:	eorvs	r6, r3, r7, lsr #1
   1b768:			; <UNDEFINED> instruction: 0xf8c49b03
   1b76c:	strbtpl	fp, [sl], #20
   1b770:	ldrbeq	r9, [fp, #2818]	; 0xb02
   1b774:	ldmdavs	r3!, {r0, r1, r2, r3, r5, sl, ip, lr, pc}
   1b778:	ldfnes	f6, [pc, #-132]	; 1b6fc <ZSTD_maxCLevel@plt+0x17200>
   1b77c:			; <UNDEFINED> instruction: 0xf10a443e
   1b780:	andcs	r0, r1, #4096	; 0x1000
   1b784:	blmi	1333b18 <__bss_end__@@Base+0xeada0c>
   1b788:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1b78c:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
   1b790:	strmi	r6, [fp], #-2203	; 0xfffff765
   1b794:	strbmi	r6, [fp, #-2203]	; 0xfffff765
   1b798:			; <UNDEFINED> instruction: 0x4653d89e
   1b79c:	andsvs	r9, r3, fp, lsl #20
   1b7a0:	blmi	102e0c0 <__bss_end__@@Base+0xba7fb4>
   1b7a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b7a8:	blls	3f5818 <inode_info@@Base+0x2fb60>
   1b7ac:	cmnle	r2, sl, asr r0
   1b7b0:	andslt	r4, r1, r0, asr #12
   1b7b4:	svchi	0x00f0e8bd
   1b7b8:	bl	1ad8c4 <read_from_file_buffer2@@Base+0xa7d0c>
   1b7bc:			; <UNDEFINED> instruction: 0x46594617
   1b7c0:			; <UNDEFINED> instruction: 0xf7fb4478
   1b7c4:	ldmdavs	r3!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
   1b7c8:	tstcs	r1, sl, lsl #16
   1b7cc:	andcs	r3, r0, #4, 6	; 0x10000000
   1b7d0:	andvs	r4, r1, lr, lsl r4
   1b7d4:	stmdavs	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1b7d8:	stmdavs	r9, {r2, r3, r8, r9, sl, fp, sp, pc}^
   1b7dc:	ldcmi	6, cr4, [r9, #-76]!	; 0xffffffb4
   1b7e0:	bmi	e69018 <__bss_end__@@Base+0x9e2f0c>
   1b7e4:	strmi	ip, [r1], -r3, lsl #14
   1b7e8:	ldrbtmi	r9, [sp], #-2061	; 0xfffff7f3
   1b7ec:	blx	7de830 <__bss_end__@@Base+0x358724>
   1b7f0:	ldrbtmi	pc, [sl], #-3201	; 0xfffff37f	; <UNPREDICTABLE>
   1b7f4:	andmi	lr, r0, r7, asr #20
   1b7f8:			; <UNDEFINED> instruction: 0x1700e9d5
   1b7fc:	tstls	r8, r1, asr #16
   1b800:	movwls	r4, #37243	; 0x917b
   1b804:	strhtcc	pc, [r0], -sp	; <UNPREDICTABLE>
   1b808:			; <UNDEFINED> instruction: 0xf85268e9
   1b80c:			; <UNDEFINED> instruction: 0xb3280023
   1b810:	ldmib	sp, {r0, r1, r2, r5, r9, sl, lr}^
   1b814:	and	r4, r1, r8, lsl #10
   1b818:	cmnlt	r8, r0, asr #17
   1b81c:	movwcs	lr, #2512	; 0x9d0
   1b820:	svclt	0x0008429d
   1b824:			; <UNDEFINED> instruction: 0xd1f74294
   1b828:	ldrtmi	r6, [ip], -r3, lsl #17
   1b82c:	strbtmi	r4, [r1], #-1180	; 0xfffffb64
   1b830:	blcc	15997c <read_from_file_buffer2@@Base+0x53dc4>
   1b834:	str	r6, [r2, r1, lsr #2]!
   1b838:			; <UNDEFINED> instruction: 0xf04f463c
   1b83c:	udf	#21311	; 0x533f
   1b840:	rscscc	pc, pc, #79	; 0x4f
   1b844:	stmdami	r1!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
   1b848:	ldrbtmi	r4, [r8], #-1712	; 0xfffff950
   1b84c:			; <UNDEFINED> instruction: 0xfff4f7fa
   1b850:	movwcs	r9, #6666	; 0x1a0a
   1b854:	blls	2f38a8 <read_from_file_buffer@@Base+0xadc48>
   1b858:			; <UNDEFINED> instruction: 0xe7a1601e
   1b85c:	mvnscc	pc, #79	; 0x4f
   1b860:	ldrmi	lr, [r8], r4, ror #15
   1b864:	ldmdbmi	sl, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1b868:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
   1b86c:	teqcc	r8, r8, ror r4
   1b870:			; <UNDEFINED> instruction: 0xffe2f7fa
   1b874:	blx	2d9828 <read_from_file_buffer@@Base+0x93bc8>
   1b878:			; <UNDEFINED> instruction: 0xf7e82001
   1b87c:	ldmdbmi	r6, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   1b880:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   1b884:			; <UNDEFINED> instruction: 0x312c4478
   1b888:			; <UNDEFINED> instruction: 0xffd6f7fa
   1b88c:			; <UNDEFINED> instruction: 0xf9fef7eb
   1b890:			; <UNDEFINED> instruction: 0xf7e82001
   1b894:			; <UNDEFINED> instruction: 0xf7e8ecde
   1b898:	svclt	0x0000ebc0
   1b89c:	andeq	sl, sl, ip, asr r5
   1b8a0:	andeq	r9, r1, ip, ror #11
   1b8a4:	andeq	r0, r0, r0, lsl #5
   1b8a8:	andeq	sl, sl, lr, lsl r5
   1b8ac:	ldrdeq	sl, [r1], -r8
   1b8b0:	ldrdeq	sl, [r1], -r0
   1b8b4:	andeq	sl, r1, r2, lsl #3
   1b8b8:	andeq	sl, sl, r6, lsl r4
   1b8bc:	muleq	r1, r8, r4
   1b8c0:	andeq	r8, r0, ip, asr #13
   1b8c4:			; <UNDEFINED> instruction: 0x000aa3ba
   1b8c8:	andeq	sl, sl, r2, asr #7
   1b8cc:	andeq	r8, r0, sl, lsl #12
   1b8d0:	andeq	r8, r0, r2, ror r6
   1b8d4:	andeq	r0, r0, r8, asr sp
   1b8d8:	andeq	r8, r0, sl, asr r6
   1b8dc:	andeq	r0, r0, r0, asr #26
   1b8e0:	svclt	0x00081e4a
   1b8e4:			; <UNDEFINED> instruction: 0xf0c04770
   1b8e8:	addmi	r8, r8, #36, 2
   1b8ec:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   1b8f0:			; <UNDEFINED> instruction: 0xf0004211
   1b8f4:	blx	fec3bd58 <__bss_end__@@Base+0xfe7b5c4c>
   1b8f8:	blx	fec98700 <__bss_end__@@Base+0xfe8125f4>
   1b8fc:	bl	fe8d8308 <__bss_end__@@Base+0xfe4521fc>
   1b900:			; <UNDEFINED> instruction: 0xf1c30303
   1b904:	andge	r0, r4, #2080374784	; 0x7c000000
   1b908:	movwne	lr, #15106	; 0x3b02
   1b90c:	andeq	pc, r0, #79	; 0x4f
   1b910:	svclt	0x0000469f
   1b914:	andhi	pc, r0, pc, lsr #7
   1b918:	svcvc	0x00c1ebb0
   1b91c:	bl	10cb524 <__bss_end__@@Base+0xc45418>
   1b920:	svclt	0x00280202
   1b924:	sbcvc	lr, r1, r0, lsr #23
   1b928:	svcvc	0x0081ebb0
   1b92c:	bl	10cb534 <__bss_end__@@Base+0xc45428>
   1b930:	svclt	0x00280202
   1b934:	addvc	lr, r1, r0, lsr #23
   1b938:	svcvc	0x0041ebb0
   1b93c:	bl	10cb544 <__bss_end__@@Base+0xc45438>
   1b940:	svclt	0x00280202
   1b944:	subvc	lr, r1, r0, lsr #23
   1b948:	svcvc	0x0001ebb0
   1b94c:	bl	10cb554 <__bss_end__@@Base+0xc45448>
   1b950:	svclt	0x00280202
   1b954:	andvc	lr, r1, r0, lsr #23
   1b958:	svcvs	0x00c1ebb0
   1b95c:	bl	10cb564 <__bss_end__@@Base+0xc45458>
   1b960:	svclt	0x00280202
   1b964:	sbcvs	lr, r1, r0, lsr #23
   1b968:	svcvs	0x0081ebb0
   1b96c:	bl	10cb574 <__bss_end__@@Base+0xc45468>
   1b970:	svclt	0x00280202
   1b974:	addvs	lr, r1, r0, lsr #23
   1b978:	svcvs	0x0041ebb0
   1b97c:	bl	10cb584 <__bss_end__@@Base+0xc45478>
   1b980:	svclt	0x00280202
   1b984:	subvs	lr, r1, r0, lsr #23
   1b988:	svcvs	0x0001ebb0
   1b98c:	bl	10cb594 <__bss_end__@@Base+0xc45488>
   1b990:	svclt	0x00280202
   1b994:	andvs	lr, r1, r0, lsr #23
   1b998:	svcpl	0x00c1ebb0
   1b99c:	bl	10cb5a4 <__bss_end__@@Base+0xc45498>
   1b9a0:	svclt	0x00280202
   1b9a4:	sbcpl	lr, r1, r0, lsr #23
   1b9a8:	svcpl	0x0081ebb0
   1b9ac:	bl	10cb5b4 <__bss_end__@@Base+0xc454a8>
   1b9b0:	svclt	0x00280202
   1b9b4:	addpl	lr, r1, r0, lsr #23
   1b9b8:	svcpl	0x0041ebb0
   1b9bc:	bl	10cb5c4 <__bss_end__@@Base+0xc454b8>
   1b9c0:	svclt	0x00280202
   1b9c4:	subpl	lr, r1, r0, lsr #23
   1b9c8:	svcpl	0x0001ebb0
   1b9cc:	bl	10cb5d4 <__bss_end__@@Base+0xc454c8>
   1b9d0:	svclt	0x00280202
   1b9d4:	andpl	lr, r1, r0, lsr #23
   1b9d8:	svcmi	0x00c1ebb0
   1b9dc:	bl	10cb5e4 <__bss_end__@@Base+0xc454d8>
   1b9e0:	svclt	0x00280202
   1b9e4:	sbcmi	lr, r1, r0, lsr #23
   1b9e8:	svcmi	0x0081ebb0
   1b9ec:	bl	10cb5f4 <__bss_end__@@Base+0xc454e8>
   1b9f0:	svclt	0x00280202
   1b9f4:	addmi	lr, r1, r0, lsr #23
   1b9f8:	svcmi	0x0041ebb0
   1b9fc:	bl	10cb604 <__bss_end__@@Base+0xc454f8>
   1ba00:	svclt	0x00280202
   1ba04:	submi	lr, r1, r0, lsr #23
   1ba08:	svcmi	0x0001ebb0
   1ba0c:	bl	10cb614 <__bss_end__@@Base+0xc45508>
   1ba10:	svclt	0x00280202
   1ba14:	andmi	lr, r1, r0, lsr #23
   1ba18:	svccc	0x00c1ebb0
   1ba1c:	bl	10cb624 <__bss_end__@@Base+0xc45518>
   1ba20:	svclt	0x00280202
   1ba24:	sbccc	lr, r1, r0, lsr #23
   1ba28:	svccc	0x0081ebb0
   1ba2c:	bl	10cb634 <__bss_end__@@Base+0xc45528>
   1ba30:	svclt	0x00280202
   1ba34:	addcc	lr, r1, r0, lsr #23
   1ba38:	svccc	0x0041ebb0
   1ba3c:	bl	10cb644 <__bss_end__@@Base+0xc45538>
   1ba40:	svclt	0x00280202
   1ba44:	subcc	lr, r1, r0, lsr #23
   1ba48:	svccc	0x0001ebb0
   1ba4c:	bl	10cb654 <__bss_end__@@Base+0xc45548>
   1ba50:	svclt	0x00280202
   1ba54:	andcc	lr, r1, r0, lsr #23
   1ba58:	svccs	0x00c1ebb0
   1ba5c:	bl	10cb664 <__bss_end__@@Base+0xc45558>
   1ba60:	svclt	0x00280202
   1ba64:	sbccs	lr, r1, r0, lsr #23
   1ba68:	svccs	0x0081ebb0
   1ba6c:	bl	10cb674 <__bss_end__@@Base+0xc45568>
   1ba70:	svclt	0x00280202
   1ba74:	addcs	lr, r1, r0, lsr #23
   1ba78:	svccs	0x0041ebb0
   1ba7c:	bl	10cb684 <__bss_end__@@Base+0xc45578>
   1ba80:	svclt	0x00280202
   1ba84:	subcs	lr, r1, r0, lsr #23
   1ba88:	svccs	0x0001ebb0
   1ba8c:	bl	10cb694 <__bss_end__@@Base+0xc45588>
   1ba90:	svclt	0x00280202
   1ba94:	andcs	lr, r1, r0, lsr #23
   1ba98:	svcne	0x00c1ebb0
   1ba9c:	bl	10cb6a4 <__bss_end__@@Base+0xc45598>
   1baa0:	svclt	0x00280202
   1baa4:	sbcne	lr, r1, r0, lsr #23
   1baa8:	svcne	0x0081ebb0
   1baac:	bl	10cb6b4 <__bss_end__@@Base+0xc455a8>
   1bab0:	svclt	0x00280202
   1bab4:	addne	lr, r1, r0, lsr #23
   1bab8:	svcne	0x0041ebb0
   1babc:	bl	10cb6c4 <__bss_end__@@Base+0xc455b8>
   1bac0:	svclt	0x00280202
   1bac4:	subne	lr, r1, r0, lsr #23
   1bac8:	svcne	0x0001ebb0
   1bacc:	bl	10cb6d4 <__bss_end__@@Base+0xc455c8>
   1bad0:	svclt	0x00280202
   1bad4:	andne	lr, r1, r0, lsr #23
   1bad8:	svceq	0x00c1ebb0
   1badc:	bl	10cb6e4 <__bss_end__@@Base+0xc455d8>
   1bae0:	svclt	0x00280202
   1bae4:	sbceq	lr, r1, r0, lsr #23
   1bae8:	svceq	0x0081ebb0
   1baec:	bl	10cb6f4 <__bss_end__@@Base+0xc455e8>
   1baf0:	svclt	0x00280202
   1baf4:	addeq	lr, r1, r0, lsr #23
   1baf8:	svceq	0x0041ebb0
   1bafc:	bl	10cb704 <__bss_end__@@Base+0xc455f8>
   1bb00:	svclt	0x00280202
   1bb04:	subeq	lr, r1, r0, lsr #23
   1bb08:	svceq	0x0001ebb0
   1bb0c:	bl	10cb714 <__bss_end__@@Base+0xc45608>
   1bb10:	svclt	0x00280202
   1bb14:	andeq	lr, r1, r0, lsr #23
   1bb18:			; <UNDEFINED> instruction: 0x47704610
   1bb1c:	andcs	fp, r1, ip, lsl #30
   1bb20:	ldrbmi	r2, [r0, -r0]!
   1bb24:			; <UNDEFINED> instruction: 0xf281fab1
   1bb28:	andseq	pc, pc, #-2147483600	; 0x80000030
   1bb2c:			; <UNDEFINED> instruction: 0xf002fa20
   1bb30:	tstlt	r8, r0, ror r7
   1bb34:	rscscc	pc, pc, pc, asr #32
   1bb38:	stclt	0, cr15, [r0], {0}
   1bb3c:	rscsle	r2, r8, r0, lsl #18
   1bb40:	andmi	lr, r3, sp, lsr #18
   1bb44:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1bb48:			; <UNDEFINED> instruction: 0x4006e8bd
   1bb4c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1bb50:	smlatbeq	r3, r1, fp, lr
   1bb54:	svclt	0x00004770
   1bb58:			; <UNDEFINED> instruction: 0xf0002900
   1bb5c:	b	fe03c05c <__bss_end__@@Base+0xfdbb5f50>
   1bb60:	svclt	0x00480c01
   1bb64:	cdpne	2, 4, cr4, cr10, cr9, {2}
   1bb68:	tsthi	pc, r0	; <UNPREDICTABLE>
   1bb6c:	svclt	0x00480003
   1bb70:	addmi	r4, fp, #805306372	; 0x30000004
   1bb74:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   1bb78:			; <UNDEFINED> instruction: 0xf0004211
   1bb7c:	blx	fecfc010 <__bss_end__@@Base+0xfe875f04>
   1bb80:	blx	fec98594 <__bss_end__@@Base+0xfe812488>
   1bb84:	bl	fe857d90 <__bss_end__@@Base+0xfe3d1c84>
   1bb88:			; <UNDEFINED> instruction: 0xf1c20202
   1bb8c:	andge	r0, r4, pc, lsl r2
   1bb90:	andne	lr, r2, #0, 22
   1bb94:	andeq	pc, r0, pc, asr #32
   1bb98:	svclt	0x00004697
   1bb9c:	andhi	pc, r0, pc, lsr #7
   1bba0:	svcvc	0x00c1ebb3
   1bba4:	bl	104b7ac <__bss_end__@@Base+0xbc56a0>
   1bba8:	svclt	0x00280000
   1bbac:	bicvc	lr, r1, #166912	; 0x28c00
   1bbb0:	svcvc	0x0081ebb3
   1bbb4:	bl	104b7bc <__bss_end__@@Base+0xbc56b0>
   1bbb8:	svclt	0x00280000
   1bbbc:	orrvc	lr, r1, #166912	; 0x28c00
   1bbc0:	svcvc	0x0041ebb3
   1bbc4:	bl	104b7cc <__bss_end__@@Base+0xbc56c0>
   1bbc8:	svclt	0x00280000
   1bbcc:	movtvc	lr, #7075	; 0x1ba3
   1bbd0:	svcvc	0x0001ebb3
   1bbd4:	bl	104b7dc <__bss_end__@@Base+0xbc56d0>
   1bbd8:	svclt	0x00280000
   1bbdc:	movwvc	lr, #7075	; 0x1ba3
   1bbe0:	svcvs	0x00c1ebb3
   1bbe4:	bl	104b7ec <__bss_end__@@Base+0xbc56e0>
   1bbe8:	svclt	0x00280000
   1bbec:	bicvs	lr, r1, #166912	; 0x28c00
   1bbf0:	svcvs	0x0081ebb3
   1bbf4:	bl	104b7fc <__bss_end__@@Base+0xbc56f0>
   1bbf8:	svclt	0x00280000
   1bbfc:	orrvs	lr, r1, #166912	; 0x28c00
   1bc00:	svcvs	0x0041ebb3
   1bc04:	bl	104b80c <__bss_end__@@Base+0xbc5700>
   1bc08:	svclt	0x00280000
   1bc0c:	movtvs	lr, #7075	; 0x1ba3
   1bc10:	svcvs	0x0001ebb3
   1bc14:	bl	104b81c <__bss_end__@@Base+0xbc5710>
   1bc18:	svclt	0x00280000
   1bc1c:	movwvs	lr, #7075	; 0x1ba3
   1bc20:	svcpl	0x00c1ebb3
   1bc24:	bl	104b82c <__bss_end__@@Base+0xbc5720>
   1bc28:	svclt	0x00280000
   1bc2c:	bicpl	lr, r1, #166912	; 0x28c00
   1bc30:	svcpl	0x0081ebb3
   1bc34:	bl	104b83c <__bss_end__@@Base+0xbc5730>
   1bc38:	svclt	0x00280000
   1bc3c:	orrpl	lr, r1, #166912	; 0x28c00
   1bc40:	svcpl	0x0041ebb3
   1bc44:	bl	104b84c <__bss_end__@@Base+0xbc5740>
   1bc48:	svclt	0x00280000
   1bc4c:	movtpl	lr, #7075	; 0x1ba3
   1bc50:	svcpl	0x0001ebb3
   1bc54:	bl	104b85c <__bss_end__@@Base+0xbc5750>
   1bc58:	svclt	0x00280000
   1bc5c:	movwpl	lr, #7075	; 0x1ba3
   1bc60:	svcmi	0x00c1ebb3
   1bc64:	bl	104b86c <__bss_end__@@Base+0xbc5760>
   1bc68:	svclt	0x00280000
   1bc6c:	bicmi	lr, r1, #166912	; 0x28c00
   1bc70:	svcmi	0x0081ebb3
   1bc74:	bl	104b87c <__bss_end__@@Base+0xbc5770>
   1bc78:	svclt	0x00280000
   1bc7c:	orrmi	lr, r1, #166912	; 0x28c00
   1bc80:	svcmi	0x0041ebb3
   1bc84:	bl	104b88c <__bss_end__@@Base+0xbc5780>
   1bc88:	svclt	0x00280000
   1bc8c:	movtmi	lr, #7075	; 0x1ba3
   1bc90:	svcmi	0x0001ebb3
   1bc94:	bl	104b89c <__bss_end__@@Base+0xbc5790>
   1bc98:	svclt	0x00280000
   1bc9c:	movwmi	lr, #7075	; 0x1ba3
   1bca0:	svccc	0x00c1ebb3
   1bca4:	bl	104b8ac <__bss_end__@@Base+0xbc57a0>
   1bca8:	svclt	0x00280000
   1bcac:	biccc	lr, r1, #166912	; 0x28c00
   1bcb0:	svccc	0x0081ebb3
   1bcb4:	bl	104b8bc <__bss_end__@@Base+0xbc57b0>
   1bcb8:	svclt	0x00280000
   1bcbc:	orrcc	lr, r1, #166912	; 0x28c00
   1bcc0:	svccc	0x0041ebb3
   1bcc4:	bl	104b8cc <__bss_end__@@Base+0xbc57c0>
   1bcc8:	svclt	0x00280000
   1bccc:	movtcc	lr, #7075	; 0x1ba3
   1bcd0:	svccc	0x0001ebb3
   1bcd4:	bl	104b8dc <__bss_end__@@Base+0xbc57d0>
   1bcd8:	svclt	0x00280000
   1bcdc:	movwcc	lr, #7075	; 0x1ba3
   1bce0:	svccs	0x00c1ebb3
   1bce4:	bl	104b8ec <__bss_end__@@Base+0xbc57e0>
   1bce8:	svclt	0x00280000
   1bcec:	biccs	lr, r1, #166912	; 0x28c00
   1bcf0:	svccs	0x0081ebb3
   1bcf4:	bl	104b8fc <__bss_end__@@Base+0xbc57f0>
   1bcf8:	svclt	0x00280000
   1bcfc:	orrcs	lr, r1, #166912	; 0x28c00
   1bd00:	svccs	0x0041ebb3
   1bd04:	bl	104b90c <__bss_end__@@Base+0xbc5800>
   1bd08:	svclt	0x00280000
   1bd0c:	movtcs	lr, #7075	; 0x1ba3
   1bd10:	svccs	0x0001ebb3
   1bd14:	bl	104b91c <__bss_end__@@Base+0xbc5810>
   1bd18:	svclt	0x00280000
   1bd1c:	movwcs	lr, #7075	; 0x1ba3
   1bd20:	svcne	0x00c1ebb3
   1bd24:	bl	104b92c <__bss_end__@@Base+0xbc5820>
   1bd28:	svclt	0x00280000
   1bd2c:	bicne	lr, r1, #166912	; 0x28c00
   1bd30:	svcne	0x0081ebb3
   1bd34:	bl	104b93c <__bss_end__@@Base+0xbc5830>
   1bd38:	svclt	0x00280000
   1bd3c:	orrne	lr, r1, #166912	; 0x28c00
   1bd40:	svcne	0x0041ebb3
   1bd44:	bl	104b94c <__bss_end__@@Base+0xbc5840>
   1bd48:	svclt	0x00280000
   1bd4c:	movtne	lr, #7075	; 0x1ba3
   1bd50:	svcne	0x0001ebb3
   1bd54:	bl	104b95c <__bss_end__@@Base+0xbc5850>
   1bd58:	svclt	0x00280000
   1bd5c:	movwne	lr, #7075	; 0x1ba3
   1bd60:	svceq	0x00c1ebb3
   1bd64:	bl	104b96c <__bss_end__@@Base+0xbc5860>
   1bd68:	svclt	0x00280000
   1bd6c:	biceq	lr, r1, #166912	; 0x28c00
   1bd70:	svceq	0x0081ebb3
   1bd74:	bl	104b97c <__bss_end__@@Base+0xbc5870>
   1bd78:	svclt	0x00280000
   1bd7c:	orreq	lr, r1, #166912	; 0x28c00
   1bd80:	svceq	0x0041ebb3
   1bd84:	bl	104b98c <__bss_end__@@Base+0xbc5880>
   1bd88:	svclt	0x00280000
   1bd8c:	movteq	lr, #7075	; 0x1ba3
   1bd90:	svceq	0x0001ebb3
   1bd94:	bl	104b99c <__bss_end__@@Base+0xbc5890>
   1bd98:	svclt	0x00280000
   1bd9c:	movweq	lr, #7075	; 0x1ba3
   1bda0:	svceq	0x0000f1bc
   1bda4:	submi	fp, r0, #72, 30	; 0x120
   1bda8:	b	fe72db70 <__bss_end__@@Base+0xfe2a7a64>
   1bdac:	svclt	0x00480f00
   1bdb0:	ldrbmi	r4, [r0, -r0, asr #4]!
   1bdb4:	andcs	fp, r0, r8, lsr pc
   1bdb8:	b	140b9d0 <__bss_end__@@Base+0xf858c4>
   1bdbc:			; <UNDEFINED> instruction: 0xf04070ec
   1bdc0:	ldrbmi	r0, [r0, -r1]!
   1bdc4:			; <UNDEFINED> instruction: 0xf281fab1
   1bdc8:	andseq	pc, pc, #-2147483600	; 0x80000030
   1bdcc:	svceq	0x0000f1bc
   1bdd0:			; <UNDEFINED> instruction: 0xf002fa23
   1bdd4:	submi	fp, r0, #72, 30	; 0x120
   1bdd8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1bddc:			; <UNDEFINED> instruction: 0xf06fbfc8
   1bde0:	svclt	0x00b84000
   1bde4:	andmi	pc, r0, pc, asr #32
   1bde8:	bllt	a57df0 <__bss_end__@@Base+0x5d1ce4>
   1bdec:	rscsle	r2, r4, r0, lsl #18
   1bdf0:	andmi	lr, r3, sp, lsr #18
   1bdf4:	mrc2	7, 5, pc, cr3, cr15, {7}
   1bdf8:			; <UNDEFINED> instruction: 0x4006e8bd
   1bdfc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1be00:	smlatbeq	r3, r1, fp, lr
   1be04:	svclt	0x00004770
   1be08:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   1be0c:	svclt	0x0000e002
   1be10:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
   1be14:	b	14092dc <__bss_end__@@Base+0xf831d0>
   1be18:	b	13dcf24 <__bss_end__@@Base+0xf56e18>
   1be1c:	b	fe51d330 <__bss_end__@@Base+0xfe097224>
   1be20:	svclt	0x00080f05
   1be24:	svceq	0x0002ea90
   1be28:	b	154baac <__bss_end__@@Base+0x10c59a0>
   1be2c:	b	155ee34 <__bss_end__@@Base+0x10d8d28>
   1be30:	b	1fdee40 <__bss_end__@@Base+0x1b58d34>
   1be34:	b	1ff2fcc <__bss_end__@@Base+0x1b6cec0>
   1be38:			; <UNDEFINED> instruction: 0xf0005c65
   1be3c:	b	13fc1cc <__bss_end__@@Base+0xf760c0>
   1be40:	bl	ff530f98 <__bss_end__@@Base+0xff0aae8c>
   1be44:	svclt	0x00b85555
   1be48:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
   1be4c:	b	fe02cf04 <__bss_end__@@Base+0xfdba6df8>
   1be50:	b	fe05c660 <__bss_end__@@Base+0xfdbd6554>
   1be54:	b	fe09ca68 <__bss_end__@@Base+0xfdc1695c>
   1be58:	b	fe0dbe60 <__bss_end__@@Base+0xfdc55d54>
   1be5c:	b	fe01c268 <__bss_end__@@Base+0xfdb9615c>
   1be60:	b	fe05c670 <__bss_end__@@Base+0xfdbd6564>
   1be64:	ldccs	3, cr0, [r6, #-12]!
   1be68:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
   1be6c:	svcmi	0x0000f011
   1be70:	tstcc	r1, pc, asr #20
   1be74:	cfstrsne	mvf15, [r0], {79}	; 0x4f
   1be78:	tstcc	r1, ip, asr #20
   1be7c:	submi	sp, r0, #2
   1be80:	cmpeq	r1, r1, ror #22
   1be84:	svcmi	0x0000f013
   1be88:	movwcc	lr, #14927	; 0x3a4f
   1be8c:	tstcc	r3, #76, 20	; 0x4c000
   1be90:	subsmi	sp, r2, #2
   1be94:	movteq	lr, #15203	; 0x3b63
   1be98:	svceq	0x0005ea94
   1be9c:	adchi	pc, r7, r0
   1bea0:	streq	pc, [r1], #-420	; 0xfffffe5c
   1bea4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
   1bea8:	blx	d2ae4 <stotal_xattr_bytes@@Base+0x8cf4c>
   1beac:	blx	8daeec <__bss_end__@@Base+0x454de0>
   1beb0:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
   1beb4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1beb8:	vpmax.s8	d15, d14, d3
   1bebc:	blx	10e20c4 <__bss_end__@@Base+0xc5bfb8>
   1bec0:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
   1bec4:			; <UNDEFINED> instruction: 0xf1a5e00e
   1bec8:			; <UNDEFINED> instruction: 0xf10e0520
   1becc:	bcs	5f754 <stotal_xattr_bytes@@Base+0x19bbc>
   1bed0:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
   1bed4:			; <UNDEFINED> instruction: 0xf04cbf28
   1bed8:	blx	10deee8 <__bss_end__@@Base+0xc58ddc>
   1bedc:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
   1bee0:	mvnvc	lr, r1, asr fp
   1bee4:	strmi	pc, [r0, #-1]
   1bee8:			; <UNDEFINED> instruction: 0xf04fd507
   1beec:			; <UNDEFINED> instruction: 0xf1dc0e00
   1bef0:	bl	1f9eef8 <__bss_end__@@Base+0x1b18dec>
   1bef4:	bl	1b9befc <__bss_end__@@Base+0x1715df0>
   1bef8:			; <UNDEFINED> instruction: 0xf5b10101
   1befc:	tstle	fp, #128, 30	; 0x200
   1bf00:	svcne	0x0000f5b1
   1bf04:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
   1bf08:	eorseq	lr, r0, pc, asr sl
   1bf0c:			; <UNDEFINED> instruction: 0x0c3cea4f
   1bf10:	streq	pc, [r1], #-260	; 0xfffffefc
   1bf14:	subpl	lr, r4, #323584	; 0x4f000
   1bf18:	svceq	0x0080f512
   1bf1c:	addshi	pc, sl, r0, lsl #1
   1bf20:	svcmi	0x0000f1bc
   1bf24:	b	180bb4c <__bss_end__@@Base+0x1385a40>
   1bf28:			; <UNDEFINED> instruction: 0xf1500c50
   1bf2c:	bl	105bf34 <__bss_end__@@Base+0xbd5e28>
   1bf30:	b	1070348 <__bss_end__@@Base+0xbea23c>
   1bf34:	ldflts	f0, [r0, #-20]!	; 0xffffffec
   1bf38:	mcrreq	10, 5, lr, ip, cr15
   1bf3c:	bl	106c444 <__bss_end__@@Base+0xbe6338>
   1bf40:	stfccs	f0, [r1], {1}
   1bf44:			; <UNDEFINED> instruction: 0xf5b1bf28
   1bf48:	rscle	r1, r9, #128, 30	; 0x200
   1bf4c:	svceq	0x0000f091
   1bf50:	strmi	fp, [r1], -r4, lsl #30
   1bf54:	blx	fec63f5c <__bss_end__@@Base+0xfe7dde50>
   1bf58:	svclt	0x0008f381
   1bf5c:			; <UNDEFINED> instruction: 0xf1a33320
   1bf60:			; <UNDEFINED> instruction: 0xf1b3030b
   1bf64:	ble	31c7ec <read_from_file_buffer@@Base+0xd6b8c>
   1bf68:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
   1bf6c:	ldfeqd	f7, [r4], {2}
   1bf70:	andeq	pc, ip, #-2147483600	; 0x80000030
   1bf74:			; <UNDEFINED> instruction: 0xf00cfa01
   1bf78:			; <UNDEFINED> instruction: 0xf102fa21
   1bf7c:			; <UNDEFINED> instruction: 0xf102e00c
   1bf80:	svclt	0x00d80214
   1bf84:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
   1bf88:			; <UNDEFINED> instruction: 0xf102fa01
   1bf8c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
   1bf90:	b	108bf08 <__bss_end__@@Base+0xc05dfc>
   1bf94:	addsmi	r0, r0, ip, lsl #2
   1bf98:	svclt	0x00a21ae4
   1bf9c:	tstpl	r4, r1, lsl #22
   1bfa0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
   1bfa4:	streq	lr, [r4], #-2671	; 0xfffff591
   1bfa8:	ble	72b02c <__bss_end__@@Base+0x2a4f20>
   1bfac:	cfstrsle	mvf3, [lr], {12}
   1bfb0:	ldreq	pc, [r4], #-260	; 0xfffffefc
   1bfb4:	eoreq	pc, r0, #196, 2	; 0x31
   1bfb8:			; <UNDEFINED> instruction: 0xf004fa20
   1bfbc:	vpmax.u8	d15, d2, d1
   1bfc0:	andeq	lr, r3, r0, asr #20
   1bfc4:	vpmax.u8	d15, d4, d17
   1bfc8:	tsteq	r3, r5, asr #20
   1bfcc:			; <UNDEFINED> instruction: 0xf1c4bd30
   1bfd0:			; <UNDEFINED> instruction: 0xf1c4040c
   1bfd4:	blx	81c85c <__bss_end__@@Base+0x396750>
   1bfd8:	blx	97fe8 <stotal_xattr_bytes@@Base+0x52450>
   1bfdc:	b	1058bf4 <__bss_end__@@Base+0xbd2ae8>
   1bfe0:	strtmi	r0, [r9], -r3
   1bfe4:	blx	88b4ac <__bss_end__@@Base+0x4053a0>
   1bfe8:	strtmi	pc, [r9], -r4
   1bfec:			; <UNDEFINED> instruction: 0xf094bd30
   1bff0:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
   1bff4:	svclt	0x00061380
   1bff8:	orrne	pc, r0, r1, lsl #9
   1bffc:	cfstrscc	mvf3, [r1, #-4]
   1c000:	b	2015d40 <__bss_end__@@Base+0x1b8fc34>
   1c004:	svclt	0x00185c64
   1c008:			; <UNDEFINED> instruction: 0x5c65ea7f
   1c00c:	b	fe5500b8 <__bss_end__@@Base+0xfe0c9fac>
   1c010:	svclt	0x00080f05
   1c014:	svceq	0x0002ea90
   1c018:	b	1550034 <__bss_end__@@Base+0x10c9f28>
   1c01c:	svclt	0x00040c00
   1c020:			; <UNDEFINED> instruction: 0x46104619
   1c024:	b	fe48b4ec <__bss_end__@@Base+0xfe0053e0>
   1c028:	svclt	0x001e0f03
   1c02c:	andcs	r2, r0, r0, lsl #2
   1c030:	b	180b4f8 <__bss_end__@@Base+0x13853ec>
   1c034:	tstle	r5, r4, asr ip
   1c038:	cmpmi	r9, r0, asr #32
   1c03c:			; <UNDEFINED> instruction: 0xf041bf28
   1c040:	ldflts	f4, [r0, #-0]
   1c044:	streq	pc, [r0], #1300	; 0x514
   1c048:			; <UNDEFINED> instruction: 0xf501bf3c
   1c04c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
   1c050:	strmi	pc, [r0, #-1]
   1c054:	mvnsmi	pc, r5, asr #32
   1c058:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
   1c05c:	andeq	pc, r0, pc, asr #32
   1c060:	b	200b528 <__bss_end__@@Base+0x1b8541c>
   1c064:	svclt	0x001a5c64
   1c068:			; <UNDEFINED> instruction: 0x46104619
   1c06c:			; <UNDEFINED> instruction: 0x5c65ea7f
   1c070:			; <UNDEFINED> instruction: 0x460bbf1c
   1c074:	b	142d884 <__bss_end__@@Base+0xfa7778>
   1c078:	svclt	0x00063401
   1c07c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
   1c080:	svceq	0x0003ea91
   1c084:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   1c088:	svclt	0x0000bd30
   1c08c:	svceq	0x0000f090
   1c090:	tstcs	r0, r4, lsl #30
   1c094:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1c098:	strvs	pc, [r0], #1103	; 0x44f
   1c09c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   1c0a0:	streq	pc, [r0, #-79]	; 0xffffffb1
   1c0a4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1c0a8:	svclt	0x0000e750
   1c0ac:	svceq	0x0000f090
   1c0b0:	tstcs	r0, r4, lsl #30
   1c0b4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1c0b8:	strvs	pc, [r0], #1103	; 0x44f
   1c0bc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   1c0c0:	strmi	pc, [r0, #-16]
   1c0c4:	submi	fp, r0, #72, 30	; 0x120
   1c0c8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1c0cc:	svclt	0x0000e73e
   1c0d0:	b	13dc1e0 <__bss_end__@@Base+0xf560d4>
   1c0d4:	b	13dc864 <__bss_end__@@Base+0xf56758>
   1c0d8:	b	13dc5a4 <__bss_end__@@Base+0xf56498>
   1c0dc:	svclt	0x001f7002
   1c0e0:	cmnmi	pc, #18	; <UNPREDICTABLE>
   1c0e4:	svcmi	0x007ff093
   1c0e8:	msrpl	SPSR_, r1, lsl #1
   1c0ec:			; <UNDEFINED> instruction: 0xf0324770
   1c0f0:	svclt	0x0008427f
   1c0f4:			; <UNDEFINED> instruction: 0xf0934770
   1c0f8:	svclt	0x00044f7f
   1c0fc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   1c100:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
   1c104:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   1c108:	strmi	pc, [r0, #-1]
   1c10c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
   1c110:	svclt	0x0000e71c
   1c114:	andeq	lr, r1, #80, 20	; 0x50000
   1c118:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1c11c:			; <UNDEFINED> instruction: 0xf04fb530
   1c120:	and	r0, sl, r0, lsl #10
   1c124:	andeq	lr, r1, #80, 20	; 0x50000
   1c128:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1c12c:			; <UNDEFINED> instruction: 0xf011b530
   1c130:	strle	r4, [r2, #-1280]	; 0xfffffb00
   1c134:	bl	186ca3c <__bss_end__@@Base+0x13e6930>
   1c138:	vst4.16	{d16,d18,d20,d22}, [pc], r1
   1c13c:			; <UNDEFINED> instruction: 0xf1046480
   1c140:	b	17dd210 <__bss_end__@@Base+0x1357104>
   1c144:			; <UNDEFINED> instruction: 0xf43f5c91
   1c148:			; <UNDEFINED> instruction: 0xf04faed8
   1c14c:	b	17dc960 <__bss_end__@@Base+0x1356854>
   1c150:	svclt	0x00180cdc
   1c154:	b	17e8968 <__bss_end__@@Base+0x136285c>
   1c158:	svclt	0x00180cdc
   1c15c:	bl	a8970 <stotal_xattr_bytes@@Base+0x62dd8>
   1c160:			; <UNDEFINED> instruction: 0xf1c202dc
   1c164:	blx	1cdec <_IO_stdin_used@@Base+0x83c>
   1c168:	blx	85b17c <__bss_end__@@Base+0x3d5070>
   1c16c:	blx	9817c <stotal_xattr_bytes@@Base+0x525e4>
   1c170:	b	105b984 <__bss_end__@@Base+0xbd5878>
   1c174:	blx	85c1b4 <__bss_end__@@Base+0x3d60a8>
   1c178:	ldrmi	pc, [r4], #-258	; 0xfffffefe
   1c17c:	svclt	0x0000e6bd
   1c180:	andmi	pc, r0, r0, lsl #1
   1c184:	svclt	0x0000e002
   1c188:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
   1c18c:	svclt	0x001f0042
   1c190:	movteq	lr, #6751	; 0x1a5f
   1c194:	svceq	0x0003ea92
   1c198:			; <UNDEFINED> instruction: 0x6c22ea7f
   1c19c:			; <UNDEFINED> instruction: 0x6c23ea7f
   1c1a0:	b	1410350 <__bss_end__@@Base+0xf8a244>
   1c1a4:	bl	ff4b49f4 <__bss_end__@@Base+0xff02e8e8>
   1c1a8:	svclt	0x00c16313
   1c1ac:	ldrdmi	r1, [r1], #-130	; 0xffffff7e
   1c1b0:	submi	r4, r1, r8, asr #32
   1c1b4:	subsmi	fp, fp, #184, 30	; 0x2e0
   1c1b8:	svclt	0x00882b19
   1c1bc:			; <UNDEFINED> instruction: 0xf0104770
   1c1c0:			; <UNDEFINED> instruction: 0xf4404f00
   1c1c4:			; <UNDEFINED> instruction: 0xf0200000
   1c1c8:	svclt	0x0018407f
   1c1cc:			; <UNDEFINED> instruction: 0xf0114240
   1c1d0:			; <UNDEFINED> instruction: 0xf4414f00
   1c1d4:			; <UNDEFINED> instruction: 0xf0210100
   1c1d8:	svclt	0x0018417f
   1c1dc:	b	fe4acb08 <__bss_end__@@Base+0xfe0269fc>
   1c1e0:	eorsle	r0, pc, r3, lsl #30
   1c1e4:	andeq	pc, r1, #-2147483608	; 0x80000028
   1c1e8:	stc2	10, cr15, [r3], {65}	; 0x41	; <UNPREDICTABLE>
   1c1ec:	andeq	lr, ip, r0, lsl fp
   1c1f0:	msreq	CPSR_, #-1073741776	; 0xc0000030
   1c1f4:			; <UNDEFINED> instruction: 0xf103fa01
   1c1f8:	movwmi	pc, #0	; <UNPREDICTABLE>
   1c1fc:	submi	sp, r9, #8388608	; 0x800000
   1c200:	subeq	lr, r0, r0, ror #22
   1c204:	svceq	0x0000f5b0
   1c208:			; <UNDEFINED> instruction: 0xf1b0d313
   1c20c:	movwle	r7, #28544	; 0x6f80
   1c210:	b	13de318 <__bss_end__@@Base+0xf5820c>
   1c214:			; <UNDEFINED> instruction: 0xf1020131
   1c218:	bcs	fff9ca24 <__bss_end__@@Base+0xffb16918>
   1c21c:			; <UNDEFINED> instruction: 0xf1b1d251
   1c220:	bl	102fe28 <__bss_end__@@Base+0xba9d1c>
   1c224:	svclt	0x000850c2
   1c228:	andeq	pc, r1, r0, lsr #32
   1c22c:	andeq	lr, r3, r0, asr #20
   1c230:	subeq	r4, r9, r0, ror r7
   1c234:	andeq	lr, r0, r0, asr #22
   1c238:	svclt	0x00283a01
   1c23c:	svceq	0x0000f5b0
   1c240:	blx	fec50dfc <__bss_end__@@Base+0xfe7cacf0>
   1c244:			; <UNDEFINED> instruction: 0xf1acfc80
   1c248:	bl	fec9f270 <__bss_end__@@Base+0xfe819164>
   1c24c:	blx	1ca84 <_IO_stdin_used@@Base+0x4d4>
   1c250:	svclt	0x00aaf00c
   1c254:	sbcpl	lr, r2, r0, lsl #22
   1c258:	tstmi	r8, #536870917	; 0x20000005
   1c25c:	ldrhmi	fp, [r0], #252	; 0xfc
   1c260:			; <UNDEFINED> instruction: 0x47704318
   1c264:	svceq	0x0000f092
   1c268:	smlabbeq	r0, r1, r4, pc	; <UNPREDICTABLE>
   1c26c:	vst4.<illegal width 64>	{d11[0],d12[0],d13[0],d14[0]}, [r0], r6
   1c270:	andcc	r0, r1, #0
   1c274:	ldr	r3, [r5, r1, lsl #22]!
   1c278:	movteq	lr, #6735	; 0x1a4f
   1c27c:			; <UNDEFINED> instruction: 0x6c22ea7f
   1c280:	b	200bee8 <__bss_end__@@Base+0x1b85ddc>
   1c284:	eorle	r6, r1, r3, lsr #24
   1c288:	svceq	0x0003ea92
   1c28c:			; <UNDEFINED> instruction: 0xf092d004
   1c290:	svclt	0x00080f00
   1c294:	ldrbmi	r4, [r0, -r8, lsl #12]!
   1c298:	svceq	0x0001ea90
   1c29c:	andcs	fp, r0, ip, lsl pc
   1c2a0:			; <UNDEFINED> instruction: 0xf0124770
   1c2a4:	tstle	r4, pc, ror pc
   1c2a8:	svclt	0x00280040
   1c2ac:	andmi	pc, r0, r0, asr #32
   1c2b0:			; <UNDEFINED> instruction: 0xf1124770
   1c2b4:	svclt	0x003c7200
   1c2b8:	andeq	pc, r0, r0, lsl #10
   1c2bc:			; <UNDEFINED> instruction: 0xf0004770
   1c2c0:			; <UNDEFINED> instruction: 0xf0434300
   1c2c4:	vst4.<illegal width 64>	{d20-d23}, [r0 :256], lr
   1c2c8:	ldrbmi	r0, [r0, -r0]!
   1c2cc:	eorvs	lr, r2, #520192	; 0x7f000
   1c2d0:			; <UNDEFINED> instruction: 0x4608bf16
   1c2d4:			; <UNDEFINED> instruction: 0x6323ea7f
   1c2d8:	subeq	r4, r2, #1048576	; 0x100000
   1c2dc:	b	180befc <__bss_end__@@Base+0x1385df0>
   1c2e0:	b	fe424fec <__bss_end__@@Base+0xfdf9eee0>
   1c2e4:			; <UNDEFINED> instruction: 0xf4400f01
   1c2e8:	ldrbmi	r0, [r0, -r0, lsl #1]!
   1c2ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c2f0:	svclt	0x0000e004
   1c2f4:	movwmi	pc, #16	; <UNPREDICTABLE>
   1c2f8:	submi	fp, r0, #72, 30	; 0x120
   1c2fc:			; <UNDEFINED> instruction: 0x0c00ea5f
   1c300:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1c304:	orrsmi	pc, r6, #67	; 0x43
   1c308:			; <UNDEFINED> instruction: 0xf04f4601
   1c30c:	ands	r0, ip, r0
   1c310:	andeq	lr, r1, #80, 20	; 0x50000
   1c314:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1c318:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c31c:	svclt	0x0000e00a
   1c320:	andeq	lr, r1, #80, 20	; 0x50000
   1c324:	ldrbmi	fp, [r0, -r8, lsl #30]!
   1c328:	movwmi	pc, #17	; <UNPREDICTABLE>
   1c32c:	submi	sp, r0, #8388608	; 0x800000
   1c330:	cmpeq	r1, r1, ror #22
   1c334:			; <UNDEFINED> instruction: 0x0c01ea5f
   1c338:	strmi	fp, [r4], r2, lsl #30
   1c33c:	andcs	r4, r0, r1, lsl #12
   1c340:			; <UNDEFINED> instruction: 0x43b6f043
   1c344:			; <UNDEFINED> instruction: 0xf1a3bf08
   1c348:			; <UNDEFINED> instruction: 0xf5a35380
   1c34c:	blx	fef1cf54 <__bss_end__@@Base+0xfea96e48>
   1c350:	bcc	258d88 <read_from_file_buffer@@Base+0x13128>
   1c354:	bicpl	lr, r2, #166912	; 0x28c00
   1c358:	blx	92fa0 <stotal_xattr_bytes@@Base+0x4d408>
   1c35c:	strbtmi	pc, [r3], #-3074	; 0xfffff3fe	; <UNPREDICTABLE>
   1c360:	stc2	10, cr15, [r2], {-0}	; <UNPREDICTABLE>
   1c364:	eoreq	pc, r0, #-2147483600	; 0x80000030
   1c368:	svcmi	0x0000f1bc
   1c36c:	vpmax.s8	d15, d2, d16
   1c370:	andeq	lr, r2, r3, asr #22
   1c374:			; <UNDEFINED> instruction: 0xf020bf08
   1c378:	ldrbmi	r0, [r0, -r1]!
   1c37c:	eoreq	pc, r0, #-2147483648	; 0x80000000
   1c380:	stc2	10, cr15, [r2], {1}	; <UNPREDICTABLE>
   1c384:	eoreq	pc, r0, #-2147483600	; 0x80000030
   1c388:	subeq	lr, ip, r0, asr sl
   1c38c:	vpmax.s8	d15, d2, d17
   1c390:	andeq	lr, r2, r3, asr #22
   1c394:	b	84bfbc <__bss_end__@@Base+0x3c5eb0>
   1c398:			; <UNDEFINED> instruction: 0x477070dc
   1c39c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   1c3a0:	svclt	0x00be2900
   1c3a4:			; <UNDEFINED> instruction: 0xf04f2000
   1c3a8:	and	r4, r6, r0, lsl #2
   1c3ac:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1c3b0:			; <UNDEFINED> instruction: 0xf06fbf1c
   1c3b4:			; <UNDEFINED> instruction: 0xf04f4100
   1c3b8:			; <UNDEFINED> instruction: 0xf00030ff
   1c3bc:			; <UNDEFINED> instruction: 0xf1adb83f
   1c3c0:	stmdb	sp!, {r3, sl, fp}^
   1c3c4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   1c3c8:	blcs	52ff4 <stotal_xattr_bytes@@Base+0xd45c>
   1c3cc:			; <UNDEFINED> instruction: 0xf000db1a
   1c3d0:			; <UNDEFINED> instruction: 0xf8ddf83b
   1c3d4:	ldmib	sp, {r2, sp, lr, pc}^
   1c3d8:	andlt	r2, r4, r2, lsl #6
   1c3dc:	submi	r4, r0, #112, 14	; 0x1c00000
   1c3e0:	cmpeq	r1, r1, ror #22
   1c3e4:	blle	6e6fec <__bss_end__@@Base+0x260ee0>
   1c3e8:			; <UNDEFINED> instruction: 0xf82ef000
   1c3ec:	ldrd	pc, [r4], -sp
   1c3f0:	movwcs	lr, #10717	; 0x29dd
   1c3f4:	submi	fp, r0, #4
   1c3f8:	cmpeq	r1, r1, ror #22
   1c3fc:	bl	18ecd4c <__bss_end__@@Base+0x1466c40>
   1c400:	ldrbmi	r0, [r0, -r3, asr #6]!
   1c404:	bl	18ecd54 <__bss_end__@@Base+0x1466c48>
   1c408:			; <UNDEFINED> instruction: 0xf0000343
   1c40c:			; <UNDEFINED> instruction: 0xf8ddf81d
   1c410:	ldmib	sp, {r2, sp, lr, pc}^
   1c414:	andlt	r2, r4, r2, lsl #6
   1c418:	bl	186cd20 <__bss_end__@@Base+0x13e6c14>
   1c41c:	ldrbmi	r0, [r0, -r1, asr #2]!
   1c420:	bl	18ecd70 <__bss_end__@@Base+0x1466c64>
   1c424:			; <UNDEFINED> instruction: 0xf0000343
   1c428:			; <UNDEFINED> instruction: 0xf8ddf80f
   1c42c:	ldmib	sp, {r2, sp, lr, pc}^
   1c430:	andlt	r2, r4, r2, lsl #6
   1c434:	bl	18ecd84 <__bss_end__@@Base+0x1466c78>
   1c438:	ldrbmi	r0, [r0, -r3, asr #6]!
   1c43c:			; <UNDEFINED> instruction: 0xf04fb502
   1c440:			; <UNDEFINED> instruction: 0xf7e70008
   1c444:	stclt	13, cr14, [r2, #-24]	; 0xffffffe8
   1c448:	svclt	0x00084299
   1c44c:	push	{r4, r7, r9, lr}
   1c450:			; <UNDEFINED> instruction: 0x46044ff0
   1c454:	andcs	fp, r0, r8, lsr pc
   1c458:			; <UNDEFINED> instruction: 0xf8dd460d
   1c45c:	svclt	0x0038c024
   1c460:	cmnle	fp, #1048576	; 0x100000
   1c464:			; <UNDEFINED> instruction: 0x46994690
   1c468:			; <UNDEFINED> instruction: 0xf283fab3
   1c46c:	rsbsle	r2, r0, r0, lsl #22
   1c470:			; <UNDEFINED> instruction: 0xf385fab5
   1c474:	rsble	r2, r8, r0, lsl #26
   1c478:			; <UNDEFINED> instruction: 0xf1a21ad2
   1c47c:	blx	25fd04 <read_from_file_buffer@@Base+0x1a0a4>
   1c480:	blx	25b090 <read_from_file_buffer@@Base+0x15430>
   1c484:			; <UNDEFINED> instruction: 0xf1c2f30e
   1c488:	b	12de110 <__bss_end__@@Base+0xe58004>
   1c48c:	blx	a1f0a0 <__bss_end__@@Base+0x598f94>
   1c490:	b	13190b4 <__bss_end__@@Base+0xe92fa8>
   1c494:	blx	21f0a8 <dupl@@Base+0x19458>
   1c498:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   1c49c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   1c4a0:	andcs	fp, r0, ip, lsr pc
   1c4a4:	movwle	r4, #42497	; 0xa601
   1c4a8:	bl	fed244b4 <__bss_end__@@Base+0xfe89e3a8>
   1c4ac:	blx	1d4dc <_IO_stdin_used@@Base+0xf2c>
   1c4b0:	blx	8588f0 <__bss_end__@@Base+0x3d27e4>
   1c4b4:	bl	19990d8 <__bss_end__@@Base+0x1512fcc>
   1c4b8:	tstmi	r9, #46137344	; 0x2c00000
   1c4bc:	bcs	2c704 <_IO_stdin_used@@Base+0x10154>
   1c4c0:	b	14105b8 <__bss_end__@@Base+0xf8a4ac>
   1c4c4:	b	13de634 <__bss_end__@@Base+0xf58528>
   1c4c8:	b	121ea3c <__bss_end__@@Base+0xd98930>
   1c4cc:	ldrmi	r7, [r6], -fp, asr #17
   1c4d0:	bl	fed54504 <__bss_end__@@Base+0xfe8ce3f8>
   1c4d4:	bl	195d0fc <__bss_end__@@Base+0x14d6ff0>
   1c4d8:	ldmne	fp, {r0, r3, r9, fp}^
   1c4dc:	beq	2d720c <read_from_file_buffer@@Base+0x915ac>
   1c4e0:			; <UNDEFINED> instruction: 0xf14a1c5c
   1c4e4:	cfsh32cc	mvfx0, mvfx1, #0
   1c4e8:	strbmi	sp, [sp, #-7]
   1c4ec:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   1c4f0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   1c4f4:	adfccsz	f4, f1, #5.0
   1c4f8:	blx	190cdc <read_from_file_buffer2@@Base+0x8b124>
   1c4fc:	blx	95a120 <__bss_end__@@Base+0x4d4014>
   1c500:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   1c504:	vseleq.f32	s30, s28, s11
   1c508:	blx	962910 <__bss_end__@@Base+0x4dc804>
   1c50c:	b	111a51c <__bss_end__@@Base+0xc94410>
   1c510:			; <UNDEFINED> instruction: 0xf1a2040e
   1c514:			; <UNDEFINED> instruction: 0xf1c20720
   1c518:	blx	21dda0 <dupl@@Base+0x18150>
   1c51c:	blx	15912c <read_from_file_buffer2@@Base+0x53574>
   1c520:	blx	15a144 <read_from_file_buffer2@@Base+0x5458c>
   1c524:	b	1118d34 <__bss_end__@@Base+0xc92c28>
   1c528:	blx	91d14c <__bss_end__@@Base+0x497040>
   1c52c:	bl	1199d4c <__bss_end__@@Base+0xd13c40>
   1c530:	teqmi	r3, #1073741824	; 0x40000000
   1c534:	strbmi	r1, [r5], -r0, lsl #21
   1c538:	tsteq	r3, r1, ror #22
   1c53c:	svceq	0x0000f1bc
   1c540:	stmib	ip, {r0, ip, lr, pc}^
   1c544:	pop	{r8, sl, lr}
   1c548:	blx	fed40510 <__bss_end__@@Base+0xfe8ba404>
   1c54c:	msrcc	CPSR_, #132, 6	; 0x10000002
   1c550:	blx	fee563a0 <__bss_end__@@Base+0xfe9d0294>
   1c554:	blx	fed98f7c <__bss_end__@@Base+0xfe912e70>
   1c558:	eorcc	pc, r0, #335544322	; 0x14000002
   1c55c:	orrle	r2, fp, r0, lsl #26
   1c560:	svclt	0x0000e7f3
   1c564:	mvnsmi	lr, #737280	; 0xb4000
   1c568:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1c56c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1c570:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1c574:	mcrr	7, 14, pc, sl, cr7	; <UNPREDICTABLE>
   1c578:	blne	1dad774 <__bss_end__@@Base+0x1927668>
   1c57c:	strhle	r1, [sl], -r6
   1c580:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1c584:	svccc	0x0004f855
   1c588:	strbmi	r3, [sl], -r1, lsl #8
   1c58c:	ldrtmi	r4, [r8], -r1, asr #12
   1c590:	adcmi	r4, r6, #152, 14	; 0x2600000
   1c594:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1c598:	svclt	0x000083f8
   1c59c:	andeq	r8, r1, lr, asr #9
   1c5a0:	andeq	r8, r1, r4, asr #9
   1c5a4:	svclt	0x00004770

Disassembly of section .fini:

0001c5a8 <.fini>:
   1c5a8:	push	{r3, lr}
   1c5ac:	pop	{r3, pc}
