{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Palm Detector Tutorial\n",
    "# Part 4 - Deploying the Palm Detector with Vitis-AI for DPU inference"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Goal\n",
    "\n",
    "In this notebook we show how to deploy the BlazePalm model (a PyTorch version of the mediapipe hand-gesture)\n",
    "with Vitis-AI for deployment on the DPU. We will cover:\n",
    "\n",
    "* Create the PyTorch model and load pre-trained weights\n",
    "* Quantizing and evaluating the PyTorch model\n",
    "* Compiling for DPU using the Vitis AI compiler\n",
    "\n",
    "\n",
    "## References\n",
    "\n",
    "* [BlazePalm](https://github.com/vidursatija/BlazePalm)\n",
    "* [Vitis AI v3.5](https://github.com/Xilinx/Vitis-AI/tree/v3.5)\n",
    "   * [vai_q_pytorch](https://docs.xilinx.com/r/en-US/ug1414-vitis-ai/Running-vai_q_pytorch)\n",
    "   * [vai_c_xir](https://docs.xilinx.com/r/en-US/ug1414-vitis-ai/Compiling-for-DPU)\n",
    "* [DPU-PYNQ](https://github.com/Xilinx/DPU-PYNQ)\n",
    "\n",
    "\n",
    "## Version History\n",
    "* Jan 4, 2024\n",
    "    * Preliminary revision"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1.13.1\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import cv2\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "import torch\n",
    "import torch.nn as nn\n",
    "import torch.nn.functional as F\n",
    "\n",
    "print(torch.__version__)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No CUDA devices available..selecting CPU\n"
     ]
    }
   ],
   "source": [
    "# use GPU if available   \n",
    "if (torch.cuda.device_count() > 0):\n",
    "  print('You have',torch.cuda.device_count(),'CUDA devices available')\n",
    "  for i in range(torch.cuda.device_count()):\n",
    "    print(' Device',str(i),': ',torch.cuda.get_device_name(i))\n",
    "  print('Selecting device 0..')\n",
    "  device = torch.device('cuda:0')\n",
    "else:\n",
    "  print('No CUDA devices available..selecting CPU')\n",
    "  device = torch.device('cpu')\n",
    "\n",
    "# load trained model\n",
    "#model = CNN().to(device)\n",
    "#model.load_state_dict(torch.load(os.path.join(float_model,'f_model.pth')))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "# Taken from https://github.com/vidursatija/BlazeFace-CoreML/blob/master/ML/blazeface.py\n",
    "class ResModule(nn.Module):\n",
    "\tdef __init__(self, in_channels, out_channels, stride=1):\n",
    "\t\tsuper(ResModule, self).__init__()\n",
    "\t\tself.stride = stride\n",
    "\t\tself.channel_pad = out_channels - in_channels\n",
    "\t\t# kernel size is always 3\n",
    "\t\tkernel_size = 3\n",
    "\n",
    "\t\tif stride == 2:\n",
    "\t\t\tself.max_pool = nn.MaxPool2d(kernel_size=stride, stride=stride)\n",
    "\t\t\tpadding = 0\n",
    "\t\telse:\n",
    "\t\t\tpadding = (kernel_size - 1) // 2\n",
    "\n",
    "\t\tself.convs = nn.Sequential(\n",
    "\t\t\tnn.Conv2d(in_channels=in_channels, out_channels=in_channels, \n",
    "\t\t\t\t\t\tkernel_size=kernel_size, stride=stride, padding=padding, \n",
    "\t\t\t\t\t\tgroups=in_channels, bias=True),\n",
    "\t\t\tnn.Conv2d(in_channels=in_channels, out_channels=out_channels, \n",
    "\t\t\t\t\t\tkernel_size=1, stride=1, padding=0, bias=True),\n",
    "\t\t)\n",
    "\n",
    "\t\tself.act = nn.ReLU(inplace=True)\n",
    "\n",
    "\tdef forward(self, x):\n",
    "\t\tif self.stride == 2:\n",
    "\t\t\th = F.pad(x, (0, 2, 0, 2), \"constant\", 0)\n",
    "\t\t\tx = self.max_pool(x)\n",
    "\t\telse:\n",
    "\t\t\th = x\n",
    "\n",
    "\t\tif self.channel_pad > 0:\n",
    "\t\t\tx = F.pad(x, (0, 0, 0, 0, 0, self.channel_pad), \"constant\", 0)\n",
    "\n",
    "\t\treturn self.act(self.convs(h) + x)\n",
    "\n",
    "\n",
    "class ResBlock(nn.Module):\n",
    "\tdef __init__(self, in_channels):\n",
    "\t\tsuper(ResBlock, self).__init__()\n",
    "\t\tlayers = [ResModule(in_channels, in_channels) for _ in range(7)]\n",
    "\n",
    "\t\tself.f = nn.Sequential(*layers)\n",
    "\n",
    "\tdef forward(self, x):\n",
    "\t\treturn self.f(x)\n",
    "\n",
    "\n",
    "# From https://github.com/google/mediapipe/blob/master/mediapipe/models/palm_detection.tflite\n",
    "class PalmDetector(nn.Module):\n",
    "\tdef __init__(self):\n",
    "\t\tsuper(PalmDetector, self).__init__()\n",
    "\n",
    "\t\tself.backbone1 = nn.Sequential(\n",
    "\t\t\tnn.ConstantPad2d((0, 1, 0, 1), value=0.0),\n",
    "\t\t\tnn.Conv2d(in_channels=3, out_channels=32, kernel_size=3, stride=2, padding=0, bias=True),\n",
    "\t\t\tnn.ReLU(inplace=True),\n",
    "\n",
    "\t\t\tResBlock(32),\n",
    "\t\t\tResModule(32, 64, stride=2),\n",
    "\t\t\tResBlock(64),\n",
    "\t\t\tResModule(64, 128, stride=2),\n",
    "\t\t\tResBlock(128)\n",
    "\t\t)\n",
    "\n",
    "\t\tself.backbone2 = nn.Sequential(\n",
    "\t\t\tResModule(128, 256, stride=2),\n",
    "\t\t\tResBlock(256)\n",
    "\t\t)\n",
    "\n",
    "\t\tself.backbone3 = nn.Sequential(\n",
    "\t\t\tResModule(256, 256, stride=2),\n",
    "\t\t\tResBlock(256)\n",
    "\t\t)\n",
    "\n",
    "\t\tself.upscale8to16 = nn.Sequential(\n",
    "\t\t\tnn.ConvTranspose2d(in_channels=256, out_channels=256, kernel_size=2, stride=2, padding=0, bias=True),\n",
    "\t\t\tnn.ReLU(inplace=True)\n",
    "\t\t)\n",
    "\t\tself.scaled16add = ResModule(256, 256)\n",
    "\n",
    "\t\tself.upscale16to32 = nn.Sequential(\n",
    "\t\t\tnn.ConvTranspose2d(in_channels=256, out_channels=128, kernel_size=2, stride=2, padding=0, bias=True),\n",
    "\t\t\tnn.ReLU(inplace=True),\n",
    "\t\t)\n",
    "\t\tself.scaled32add = ResModule(128, 128)\n",
    "\n",
    "\t\tself.class_32 = nn.Conv2d(in_channels=128, out_channels=2, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.class_16 = nn.Conv2d(in_channels=256, out_channels=2, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.class_8 = nn.Conv2d(in_channels=256, out_channels=6, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\n",
    "\t\tself.reg_32 = nn.Conv2d(in_channels=128, out_channels=36, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.reg_16 = nn.Conv2d(in_channels=256, out_channels=36, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\t\tself.reg_8 = nn.Conv2d(in_channels=256, out_channels=108, kernel_size=1, stride=1, padding=0, bias=True)\n",
    "\n",
    "\n",
    "\tdef forward(self, x):\n",
    "\t\tb1 = self.backbone1(x) # 32x32\n",
    "\t\t# print(b1.size())\n",
    "\n",
    "\t\tb2 = self.backbone2(b1) # 16x16\n",
    "\t\t# print(b2.size())\n",
    "\n",
    "\t\tb3 = self.backbone3(b2) # 8x8\n",
    "\t\t# print(b3.size())\n",
    "\n",
    "\t\tb2 = self.upscale8to16(b3) + b2 # 16x16\n",
    "\t\tb2 = self.scaled16add(b2) # 16x16\n",
    "\t\t# print(b2.size())\n",
    "\n",
    "\t\tb1 = self.upscale16to32(b2) + b1 # 32x32\n",
    "\t\tb1 = self.scaled32add(b1)\n",
    "\t\t# print(b1.size())\n",
    "\n",
    "\t\tc8 = self.class_8(b3).permute(0, 2, 3, 1).reshape(-1, 384, 1)\n",
    "\t\tc16 = self.class_16(b2).permute(0, 2, 3, 1).reshape(-1, 512, 1)\n",
    "\t\tc32 = self.class_32(b1).permute(0, 2, 3, 1).reshape(-1, 2048, 1)\n",
    "\n",
    "\t\tr8 = self.reg_8(b3).permute(0, 2, 3, 1).reshape(-1, 384, 18)\n",
    "\t\tr16 = self.reg_16(b2).permute(0, 2, 3, 1).reshape(-1, 512, 18)\n",
    "\t\tr32 = self.reg_32(b1).permute(0, 2, 3, 1).reshape(-1, 2048, 18)\n",
    "\n",
    "\t\tc = torch.cat([c32, c16, c8], dim=1)\n",
    "\t\tr = torch.cat([r32, r16, r8], dim=1) # needs to be anchored\n",
    "\n",
    "\t\treturn c, r\n",
    "\n",
    "\tdef load_weights(self, path):\n",
    "\t    self.load_state_dict(torch.load(path))\n",
    "\t    self.eval()        \n",
    "\n",
    "\tdef load_anchors(self, path):\n",
    "\t    self.anchors = torch.tensor(np.load(path), dtype=torch.float32)\n",
    "\t    assert(self.anchors.ndimension() == 2)\n",
    "\t    assert(self.anchors.shape[0] == 2944)\n",
    "\t    assert(self.anchors.shape[1] == 4)\n",
    "\n",
    "\tdef _preprocess(self, x):\n",
    "\t    \"\"\"Converts the image pixels to the range [-1, 1].\"\"\"\n",
    "\t    return x.float() / 127.5 - 1.0\n",
    "\n",
    "\tdef _tensors_to_detections(self, raw_box_tensor, raw_score_tensor, anchors):\n",
    "\t    detection_boxes = self._decode_boxes(raw_box_tensor, anchors)\n",
    "\t    \n",
    "\t    thresh = 100\n",
    "\t    raw_score_tensor = raw_score_tensor.clamp(-thresh, thresh)\n",
    "\t    detection_scores = raw_score_tensor.sigmoid().squeeze(dim=-1)\n",
    "\t    \n",
    "\t    # Note: we stripped off the last dimension from the scores tensor\n",
    "\t    # because there is only has one class. Now we can simply use a mask\n",
    "\t    # to filter out the boxes with too low confidence.\n",
    "\t    mask = detection_scores >= 0.7\n",
    "\n",
    "\t    # Because each image from the batch can have a different number of\n",
    "\t    # detections, process them one at a time using a loop.\n",
    "\t    output_detections = []\n",
    "\t    for i in range(raw_box_tensor.shape[0]):\n",
    "\t        boxes = detection_boxes[i, mask[i]]\n",
    "\t        scores = detection_scores[i, mask[i]].unsqueeze(dim=-1)\n",
    "\t        output_detections.append(torch.cat((boxes, scores), dim=-1))\n",
    "\n",
    "\t    return output_detections\n",
    "\n",
    "\tdef predict_on_image(self, img):\n",
    "\t    \"\"\"Makes a prediction on a single image.\n",
    "\t    Arguments:\n",
    "\t        img: a NumPy array of shape (H, W, 3) or a PyTorch tensor of\n",
    "\t             shape (3, H, W). The image's height and width should be \n",
    "\t             128 pixels.\n",
    "\t    Returns:\n",
    "\t        A tensor with face detections.\n",
    "\t    \"\"\"\n",
    "\t    if isinstance(img, np.ndarray):\n",
    "\t        img = torch.from_numpy(img).permute((2, 0, 1))\n",
    "\n",
    "\t    return self.predict_on_batch(img.unsqueeze(0))\n",
    "\n",
    "\tdef predict_on_batch(self, x):\n",
    "\t    \"\"\"Makes a prediction on a batch of images.\n",
    "\t    Arguments:\n",
    "\t        x: a NumPy array of shape (b, H, W, 3) or a PyTorch tensor of\n",
    "\t           shape (b, 3, H, W). The height and width should be 128 pixels.\n",
    "\t    Returns:\n",
    "\t        A list containing a tensor of face detections for each image in \n",
    "\t        the batch. If no faces are found for an image, returns a tensor\n",
    "\t        of shape (0, 17).\n",
    "\t    Each face detection is a PyTorch tensor consisting of 17 numbers:\n",
    "\t        - ymin, xmin, ymax, xmax\n",
    "\t        - x,y-coordinates for the 6 keypoints\n",
    "\t        - confidence score\n",
    "\t    \"\"\"\n",
    "\t    if isinstance(x, np.ndarray):\n",
    "\t        x = torch.from_numpy(x).permute((0, 3, 1, 2))\n",
    "\n",
    "\t    assert x.shape[1] == 3\n",
    "\t    assert x.shape[2] == 256\n",
    "\t    assert x.shape[3] == 256\n",
    "\n",
    "\t    # 1. Preprocess the images into tensors:\n",
    "\t    # x = x.to(self._device())\n",
    "\t    x = self._preprocess(x)\n",
    "\n",
    "\t    # 2. Run the neural network:\n",
    "\t    with torch.no_grad():\n",
    "\t        out = self.__call__(x)\n",
    "\n",
    "\t    # 3. Postprocess the raw predictions:\n",
    "\t    detections = self._tensors_to_detections(out[1], out[0], self.anchors)\n",
    "\n",
    "\t    # 4. Non-maximum suppression to remove overlapping detections:\n",
    "\t    filtered_detections = []\n",
    "\t    for i in range(len(detections)):\n",
    "\t        faces = self._weighted_non_max_suppression(detections[i])\n",
    "\t        if len(faces) > 0:\n",
    "\t\t        faces = torch.stack(faces)\n",
    "\t\t        filtered_detections.append(faces)\n",
    "\n",
    "\t    return filtered_detections\n",
    "\n",
    "\tdef _decode_boxes(self, raw_boxes, anchors):\n",
    "\t    \"\"\"Converts the predictions into actual coordinates using\n",
    "\t    the anchor boxes. Processes the entire batch at once.\n",
    "\t    \"\"\"\n",
    "\t    boxes = torch.zeros_like(raw_boxes)\n",
    "\n",
    "\t    x_center = raw_boxes[..., 0] / 256 * anchors[:, 2] + anchors[:, 0]\n",
    "\t    y_center = raw_boxes[..., 1] / 256 * anchors[:, 3] + anchors[:, 1]\n",
    "\n",
    "\t    w = raw_boxes[..., 2] / 256 * anchors[:, 2] * 2.6\n",
    "\t    h = raw_boxes[..., 3] / 256 * anchors[:, 3] * 2.6\n",
    "\n",
    "\t    y_center = y_center - h / 5.2\n",
    "\n",
    "\t    boxes[..., 0] = x_center - w / 2.  # ymin\n",
    "\t    boxes[..., 1] = y_center - h / 2.  # xmin\n",
    "\t    boxes[..., 2] = x_center + w / 2.  # ymax\n",
    "\t    boxes[..., 3] = y_center + h / 2.  # xmax\n",
    "\n",
    "\t    for k in range(7):\n",
    "\t        offset = 4 + k*2\n",
    "\t        keypoint_x = raw_boxes[..., offset    ] / 256 * anchors[:, 2] + anchors[:, 0]\n",
    "\t        keypoint_y = raw_boxes[..., offset + 1] / 256 * anchors[:, 3] + anchors[:, 1]\n",
    "\t        boxes[..., offset    ] = keypoint_x\n",
    "\t        boxes[..., offset + 1] = keypoint_y\n",
    "\n",
    "\t    return boxes\n",
    "\n",
    "\tdef _weighted_non_max_suppression(self, detections):\n",
    "\t    \"\"\"The alternative NMS method as mentioned in the BlazeFace paper:\n",
    "\t    \"We replace the suppression algorithm with a blending strategy that\n",
    "\t    estimates the regression parameters of a bounding box as a weighted\n",
    "\t    mean between the overlapping predictions.\"\n",
    "\t    The original MediaPipe code assigns the score of the most confident\n",
    "\t    detection to the weighted detection, but we take the average score\n",
    "\t    of the overlapping detections.\n",
    "\t    The input detections should be a Tensor of shape (count, 17).\n",
    "\t    Returns a list of PyTorch tensors, one for each detected face.\n",
    "\t    \n",
    "\t    This is based on the source code from:\n",
    "\t    mediapipe/calculators/util/non_max_suppression_calculator.cc\n",
    "\t    mediapipe/calculators/util/non_max_suppression_calculator.proto\n",
    "\t    \"\"\"\n",
    "\t    if len(detections) == 0: return []\n",
    "\n",
    "\t    output_detections = []\n",
    "\n",
    "\t    # Sort the detections from highest to lowest score.\n",
    "\t    remaining = torch.argsort(detections[:, 18], descending=True)\n",
    "\n",
    "\t    while len(remaining) > 0:\n",
    "\t        detection = detections[remaining[0]]\n",
    "\n",
    "\t        # Compute the overlap between the first box and the other \n",
    "\t        # remaining boxes. (Note that the other_boxes also include\n",
    "\t        # the first_box.)\n",
    "\t        first_box = detection[:4]\n",
    "\t        other_boxes = detections[remaining, :4]\n",
    "\t        ious = overlap_similarity(first_box, other_boxes)\n",
    "\n",
    "\t        # If two detections don't overlap enough, they are considered\n",
    "\t        # to be from different faces.\n",
    "\t        mask = ious >= 0.3\n",
    "\t        overlapping = remaining[mask]\n",
    "\t        remaining = remaining[~mask]\n",
    "\n",
    "\t        # Take an average of the coordinates from the overlapping\n",
    "\t        # detections, weighted by their confidence scores.\n",
    "\t        weighted_detection = detection.clone()\n",
    "\t        if len(overlapping) > 1:\n",
    "\t            coordinates = detections[overlapping, :18]\n",
    "\t            scores = detections[overlapping, 18:19]\n",
    "\t            total_score = scores.sum()\n",
    "\t            weighted = (coordinates * scores).sum(dim=0) / total_score\n",
    "\t            weighted_detection[:18] = weighted\n",
    "\t            weighted_detection[18] = total_score / len(overlapping)\n",
    "\n",
    "\t        output_detections.append(weighted_detection)\n",
    "\n",
    "\t    return output_detections\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PalmDetector(\n",
       "  (backbone1): Sequential(\n",
       "    (0): ConstantPad2d(padding=(0, 1, 0, 1), value=0.0)\n",
       "    (1): Conv2d(3, 32, kernel_size=(3, 3), stride=(2, 2))\n",
       "    (2): ReLU(inplace=True)\n",
       "    (3): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=32)\n",
       "            (1): Conv2d(32, 32, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (4): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(32, 32, kernel_size=(3, 3), stride=(2, 2), groups=32)\n",
       "        (1): Conv2d(32, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (5): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=64)\n",
       "            (1): Conv2d(64, 64, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "    (6): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(64, 64, kernel_size=(3, 3), stride=(2, 2), groups=64)\n",
       "        (1): Conv2d(64, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (7): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "            (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (backbone2): Sequential(\n",
       "    (0): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(2, 2), groups=128)\n",
       "        (1): Conv2d(128, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (1): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (backbone3): Sequential(\n",
       "    (0): ResModule(\n",
       "      (max_pool): MaxPool2d(kernel_size=2, stride=2, padding=0, dilation=1, ceil_mode=False)\n",
       "      (convs): Sequential(\n",
       "        (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(2, 2), groups=256)\n",
       "        (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "      )\n",
       "      (act): ReLU(inplace=True)\n",
       "    )\n",
       "    (1): ResBlock(\n",
       "      (f): Sequential(\n",
       "        (0): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (1): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (2): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (3): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (4): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (5): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "        (6): ResModule(\n",
       "          (convs): Sequential(\n",
       "            (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "            (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "          )\n",
       "          (act): ReLU(inplace=True)\n",
       "        )\n",
       "      )\n",
       "    )\n",
       "  )\n",
       "  (upscale8to16): Sequential(\n",
       "    (0): ConvTranspose2d(256, 256, kernel_size=(2, 2), stride=(2, 2))\n",
       "    (1): ReLU(inplace=True)\n",
       "  )\n",
       "  (scaled16add): ResModule(\n",
       "    (convs): Sequential(\n",
       "      (0): Conv2d(256, 256, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=256)\n",
       "      (1): Conv2d(256, 256, kernel_size=(1, 1), stride=(1, 1))\n",
       "    )\n",
       "    (act): ReLU(inplace=True)\n",
       "  )\n",
       "  (upscale16to32): Sequential(\n",
       "    (0): ConvTranspose2d(256, 128, kernel_size=(2, 2), stride=(2, 2))\n",
       "    (1): ReLU(inplace=True)\n",
       "  )\n",
       "  (scaled32add): ResModule(\n",
       "    (convs): Sequential(\n",
       "      (0): Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1), groups=128)\n",
       "      (1): Conv2d(128, 128, kernel_size=(1, 1), stride=(1, 1))\n",
       "    )\n",
       "    (act): ReLU(inplace=True)\n",
       "  )\n",
       "  (class_32): Conv2d(128, 2, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (class_16): Conv2d(256, 2, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (class_8): Conv2d(256, 6, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (reg_32): Conv2d(128, 36, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (reg_16): Conv2d(256, 36, kernel_size=(1, 1), stride=(1, 1))\n",
       "  (reg_8): Conv2d(256, 108, kernel_size=(1, 1), stride=(1, 1))\n",
       ")"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model = PalmDetector()\n",
    "model.load_weights(\"../BlazePalm/ML/palmdetector.pth\")\n",
    "model.load_anchors('../BlazePalm/ML/anchors.npy')\n",
    "model.eval()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Inspection\n",
    "In order to determine if the model is supported by Vitis-AI, we start with the Vitis-AI Inspector."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Loading NNDCT kernels...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "No CUDA runtime is found, using CUDA_HOME='/usr/local/cuda'\n"
     ]
    }
   ],
   "source": [
    "from pytorch_nndct.apis import Inspector"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Inspector is on.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Start to inspect model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing PalmDetector...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_PalmDetector_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 206/206 [00:00<00:00, 1108.70it/s, OpInfo: name = return_0, type = Return]                             \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(quantize_result/PalmDetector.py)\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.49) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.101) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.153) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.205) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale16to32]/ConvTranspose2d[0]/ret.265, op type:nndct_conv_transpose_2d, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale16to32]/ReLU[1]/17725, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/17704's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale8to16]/ConvTranspose2d[0]/ret.255, op type:nndct_conv_transpose_2d, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[upscale8to16]/ReLU[1]/17657, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17636's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_18:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/Conv2d[1]/ret.5, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ReLU[2]/15787, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ret.115, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ReLU[act]/16607, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.113's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ReLU[act]/16563's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ret.247, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/17592, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.245's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/17548's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ret.173, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/17039, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.171's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/16995's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.57, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ReLU[act]/16175, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.55's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ret.35, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ReLU[act]/16007, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.33's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ReLU[act]/15963's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ret.127, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ReLU[act]/16695, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.125's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ReLU[act]/16651's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ret.121, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ReLU[act]/16651, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.119's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ReLU[act]/16607's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ret.241, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/17548, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.239's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/17504's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ret.81, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ReLU[act]/16351, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.79's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ReLU[act]/16307's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ret.63, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ReLU[act]/16219, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.61's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ReLU[act]/16175's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ret.191, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/17171, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.189's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/17127's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ret.47, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ReLU[act]/16095, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.45's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ReLU[act]/16051's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ret.87, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ReLU[act]/16395, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.85's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ReLU[act]/16351's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.109, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ReLU[act]/16563, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.107's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/ret.263, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/17704, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[1]/ret.261's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.257's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ret.235, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/17504, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.233's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/17460's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ret.197, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/17215, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.195's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/17171's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ret.203, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17259, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.201's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/17215's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ret.151, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/16871, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.149's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ReLU[act]/16827's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: Logging before InitGoogleLogging() is written to STDERR\n",
      "I20240104 09:47:27.189316   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.189342   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.189347   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.189414   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv_transpose_2d_nndct_relu_37QihJrgqOFzaIsn, with op num: 9\n",
      "I20240104 09:47:27.189419   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.198433   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.198463   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.204591   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.204612   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.204617   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.204677   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv_transpose_2d_nndct_relu_UoNgfnYTw9WPZCDc, with op num: 9\n",
      "I20240104 09:47:27.204681   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.218959   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.218992   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.223146   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.223179   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.223183   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.223243   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_nndct_relu_qvGWATFL7KsePpY3, with op num: 9\n",
      "I20240104 09:47:27.223248   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.228948   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.228986   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.247191   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.247215   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.247220   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.247298   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_mgn6TawEp1MIUbQc, with op num: 7\n",
      "I20240104 09:47:27.247303   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.252072   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.252112   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.256588   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.256608   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.256613   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.256676   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_JU1xWho56pYDrI8e, with op num: 7\n",
      "I20240104 09:47:27.256680   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.260572   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.260617   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.267498   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.267517   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.267521   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.267581   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_ciDH3hme4RGgFELy, with op num: 7\n",
      "I20240104 09:47:27.267585   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.270465   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.270494   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.275624   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.275641   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.275645   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.275709   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_XvKOdunVUIyYLxc3, with op num: 7\n",
      "I20240104 09:47:27.275713   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.278621   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.278650   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.283666   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.283684   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.283689   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.283751   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_amz0HlrYcvPIkpgw, with op num: 7\n",
      "I20240104 09:47:27.283756   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.286782   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.286809   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.291148   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.291182   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.291188   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.291250   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_27pelrMZNVjdfwJQ, with op num: 7\n",
      "I20240104 09:47:27.291255   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.294154   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.294180   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.300237   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.300257   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.300262   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.300323   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_lGkichxRpTb2dXID, with op num: 7\n",
      "I20240104 09:47:27.300328   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.303246   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.303272   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.307302   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.307317   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.307320   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.307376   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_xLhv64anqgd0kbSz, with op num: 7\n",
      "I20240104 09:47:27.307380   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.310249   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.310276   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.315021   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.315042   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.315044   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.315106   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_5Sq7odXwIa2mQkGs, with op num: 7\n",
      "I20240104 09:47:27.315109   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.318045   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.318073   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.323671   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.323688   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.323693   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.323757   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_soXnmiLvCuGYHjpc, with op num: 7\n",
      "I20240104 09:47:27.323761   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.327699   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.327749   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.333503   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.333524   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.333529   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.333597   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_DjsokPu4bOC6hxcV, with op num: 7\n",
      "I20240104 09:47:27.333601   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.336561   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.336586   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.340767   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.340785   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.340788   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.340847   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_3RAnvSb1DiHGypkL, with op num: 7\n",
      "I20240104 09:47:27.340852   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.344125   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.344151   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.348591   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.348608   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.348613   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.348671   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_g6ihxV0zrpUAdwGt, with op num: 7\n",
      "I20240104 09:47:27.348675   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.351677   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.351707   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.355675   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.355691   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.355695   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.355753   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_ED2Fmruqkg8vPWxO, with op num: 7\n",
      "I20240104 09:47:27.355757   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.358706   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.358731   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.363826   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.363845   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.363849   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.363915   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_16jGHnRVQzqAlI4B, with op num: 7\n",
      "I20240104 09:47:27.363919   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.366880   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.366910   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.371536   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.371551   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.371555   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.371614   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_niEeHz4YdwRKvTM3, with op num: 7\n",
      "I20240104 09:47:27.371618   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.374461   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.374486   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.380471   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.380491   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.380494   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.380558   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_LwPMqanH9plCzfrt, with op num: 7\n",
      "I20240104 09:47:27.380561   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.383600   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.383630   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.387864   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.387882   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.387887   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.387943   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_H83vGIMugtpklxsJ, with op num: 7\n",
      "I20240104 09:47:27.387948   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.390901   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.390926   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.396066   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.211, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ReLU[act]/17328, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.209's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/MaxPool2d[max_pool]/17283's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.161, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ReLU[act]/16951, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.159's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ret.75, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ReLU[act]/16307, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.73's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ReLU[act]/16263's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ret.167, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/16995, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.165's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ReLU[act]/16951's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ret.253, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17636, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.251's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/17592's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ret.23, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ReLU[act]/15919, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.21's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ReLU[act]/15875's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ret.29, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ReLU[act]/15963, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.27's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ReLU[act]/15919's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ret.11, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ReLU[act]/15831, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.9's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ReLU[2]/15787's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ret.99, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ReLU[act]/16483, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.97's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ReLU[act]/16439's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ret.179, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/17083, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.177's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/17039's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ret.145, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ReLU[act]/16827, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.143's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ReLU[act]/16783's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ret.223, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/17416, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.221's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/17372's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ret.185, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/17127, op type:nndct_relu, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.183's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/17083's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ret.139, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ReLU[act]/16783, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.137's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ReLU[act]/16739's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ret.133, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ReLU[act]/16739, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.131's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ReLU[act]/16695's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ret.93, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ReLU[act]/16439, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.91's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ReLU[act]/16395's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ret.229, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/17460, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.227's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/17416's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ret.41, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ReLU[act]/16051, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.39's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ReLU[act]/16007's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ret.217, op type:nndct_elemwise_add, output shape: [100, 8, 8, 256]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/17372, op type:nndct_relu, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.215's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ReLU[act]/17328's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ret.69, op type:nndct_elemwise_add, output shape: [100, 64, 64, 64]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ReLU[act]/16263, op type:nndct_relu, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.67's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ReLU[act]/16219's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ret.17, op type:nndct_elemwise_add, output shape: [100, 128, 128, 32]\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ReLU[act]/15875, op type:nndct_relu, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.15's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ReLU[act]/15831's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_23:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/ret.273, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/ReLU[act]/17772, op type:nndct_relu, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[1]/ret.271's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.267's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51, op type:nndct_pad_nd, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/MaxPool2d[max_pool]/16119's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.205, op type:nndct_pad_nd, output shape: [100, 18, 18, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17259's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103, op type:nndct_pad_nd, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/MaxPool2d[max_pool]/16507's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155, op type:nndct_pad_nd, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/MaxPool2d[max_pool]/16895's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.101, op type:nndct_pad_nd, output shape: [100, 66, 66, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240104 09:47:27.396096   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.396102   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.396176   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_XOPluLQcIJ7zWMZF, with op num: 7\n",
      "I20240104 09:47:27.396180   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.399571   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.399616   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.404121   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.404139   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.404143   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.404203   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_sXYo03c8CHzKhGjk, with op num: 7\n",
      "I20240104 09:47:27.404207   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.407073   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.407097   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.410912   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.410933   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.410936   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.411006   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_tYv36iuMQKymI1ad, with op num: 7\n",
      "I20240104 09:47:27.411011   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.414005   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.414033   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.419142   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.419174   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.419179   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.419240   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_szathlOIL0p3WmJu, with op num: 7\n",
      "I20240104 09:47:27.419243   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.422127   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.422151   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.426049   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.426064   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.426067   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.426119   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_uR4Gyt5Je7Z9fiwS, with op num: 7\n",
      "I20240104 09:47:27.426123   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.430366   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.430408   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.435093   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.435114   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.435118   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.435191   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_2XM81qJjPOmHaxfE, with op num: 7\n",
      "I20240104 09:47:27.435195   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.438124   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.438149   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.442214   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.442230   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.442234   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.442288   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_N6kdnqKcas5Rj7LS, with op num: 7\n",
      "I20240104 09:47:27.442292   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.445983   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.446028   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.452131   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.452150   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.452154   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.452212   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Y5AJ1Rr7gaMvzQm4, with op num: 7\n",
      "I20240104 09:47:27.452216   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.455132   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.455168   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.459861   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.459879   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.459883   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.459939   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_jnNl6hcPFBDodKib, with op num: 7\n",
      "I20240104 09:47:27.459942   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.464057   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.464102   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.469049   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.469070   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.469074   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.469136   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_EKpVePd91gzWw8hB, with op num: 7\n",
      "I20240104 09:47:27.469141   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.472102   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.472128   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.476204   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.476218   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.476222   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.476274   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_PXZChUgWlowj1T5S, with op num: 7\n",
      "I20240104 09:47:27.476279   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.479149   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.479184   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.484354   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.484371   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.484376   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.484441   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Zn29KaD18uBP5FyU, with op num: 7\n",
      "I20240104 09:47:27.484444   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.487378   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.487404   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.491349   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.491362   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.491367   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.491420   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_hK3NWMq84tieC0aU, with op num: 7\n",
      "I20240104 09:47:27.491425   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.494300   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.494325   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.500144   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.500164   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.500169   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.500232   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_AdisqxkFaKt6u7Zg, with op num: 7\n",
      "I20240104 09:47:27.500236   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.503298   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.503325   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.507615   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.507632   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.507637   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.507694   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_NqTafWjFCAJGwrnI, with op num: 7\n",
      "I20240104 09:47:27.507696   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.510455   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.510478   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.515576   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.515599   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.515602   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.515666   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_woRaEKLxOvSNX0sp, with op num: 7\n",
      "I20240104 09:47:27.515671   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.518718   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.518744   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.523598   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.523617   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.523622   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.523697   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_K17T6nEUYDBWzi4x, with op num: 7\n",
      "I20240104 09:47:27.523703   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.526566   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.526590   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.531373   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.531394   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.531396   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.531463   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_BcM8Opy3HXzqItJd, with op num: 7\n",
      "I20240104 09:47:27.531467   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.534688   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.534719   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.539315   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.539333   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.539336   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.539395   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_SpIC7qnQ3RPNlXbs, with op num: 7\n",
      "I20240104 09:47:27.539398   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.542254   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.542279   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.547199   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.547224   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.547230   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.547310   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_WPgljVD9BtGahebO, with op num: 7\n",
      "I20240104 09:47:27.547317   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.550487   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.550516   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.555970   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.555989   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.555994   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.556056   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_bRCGV43zAFmy9oda, with op num: 7\n",
      "I20240104 09:47:27.556059   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.558995   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.559020   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.563620   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.563647   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.563652   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.563735   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_LSfXzaevMo0hrUqJ, with op num: 7\n",
      "I20240104 09:47:27.563740   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.567358   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.567391   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.571897   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.571916   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.571920   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.571979   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_nndct_relu_Jr7slv1aVbWQPIzu, with op num: 7\n",
      "I20240104 09:47:27.571982   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.574921   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:27.574947   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.582448   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.582473   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.582479   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.582556   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_k0qWlSP8ygoCsFKv, with op num: 4\n",
      "I20240104 09:47:27.582562   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.585832   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.585937   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.585964   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.589236   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.589251   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.589255   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.589311   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_sFQLY3lWzROZP6eh, with op num: 4\n",
      "I20240104 09:47:27.589314   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.591259   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__ret_205, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.591316   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.591332   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.594051   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.594064   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.594069   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.594120   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_rBL2cDbnE9FI5xSh, with op num: 4\n",
      "I20240104 09:47:27.594123   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.596135   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.596199   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.596215   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.601151   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ReLU[act]/16483's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.153, op type:nndct_pad_nd, output shape: [100, 34, 34, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/16871's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3, op type:nndct_pad_nd, output shape: [100, 257, 257, 3]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::input_0's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pad_fix_0:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.49, op type:nndct_pad_nd, output shape: [100, 130, 130, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ReLU[act]/16095's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.297, op type:nndct_reshape, output shape: [100, 384, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.285, op type:nndct_reshape, output shape: [100, 512, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.291, op type:nndct_reshape, output shape: [100, 2048, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.309, op type:nndct_reshape, output shape: [100, 2048, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.303, op type:nndct_reshape, output shape: [100, 512, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:PalmDetector::PalmDetector/ret.279, op type:nndct_reshape, output shape: [100, 384, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/MaxPool2d[max_pool]/17283, op type:nndct_maxpool, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17259's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/MaxPool2d[max_pool]/16895, op type:nndct_maxpool, output shape: [100, 16, 16, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/16871's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/MaxPool2d[max_pool]/16119, op type:nndct_maxpool, output shape: [100, 64, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/ReLU[act]/16095's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/MaxPool2d[max_pool]/16507, op type:nndct_maxpool, output shape: [100, 32, 32, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/ReLU[act]/16483's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:PalmDetector::PalmDetector/ret, op type:nndct_concat, output shape: [100, 2944, 18]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:PalmDetector::PalmDetector/ret.311, op type:nndct_concat, output shape: [100, 2944, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.149, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.147's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[reg_32]/ret.305, op type:nndct_conv2d, output shape: [100, 32, 32, 36]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/ReLU[act]/17772's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.79, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.77's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[1]/ret.261, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[0]/ret.259's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.159, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.157's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.21, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.19's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.15, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.13's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.85, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.83's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.201, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240104 09:47:27.601171   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.601174   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.601238   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_wJf7lsBLvzUQ8YNS, with op num: 4\n",
      "I20240104 09:47:27.601240   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.603225   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.603287   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.603304   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.607517   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.607537   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.607542   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.607611   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_x7Ul0P2XAZJ4cKRG, with op num: 4\n",
      "I20240104 09:47:27.607617   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.609730   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_101, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.609788   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.609804   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.612607   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.612620   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.612624   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.612673   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_PQpDlvW4XiFCxcRa, with op num: 4\n",
      "I20240104 09:47:27.612676   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.615073   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_153, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.615182   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.615208   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.618760   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.618779   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.618783   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.618850   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_hE71mMxQUXViudks, with op num: 4\n",
      "I20240104 09:47:27.618855   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.621942   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ConstantPad2d_0__ret_3, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.622025   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.622047   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.625645   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.625666   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.625671   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.625744   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_pad_nd_E0gsRjq1FMA2wzaH, with op num: 4\n",
      "I20240104 09:47:27.625749   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.628122   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_49, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "I20240104 09:47:27.628188   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20240104 09:47:27.628204   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.635540   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.635558   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.635562   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.635623   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_lc6zRiFsTkA385aI, with op num: 8\n",
      "I20240104 09:47:27.635627   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.637629   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.637653   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.640733   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.640746   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.640750   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.640799   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_IpSNcJ1DKXH3aVms, with op num: 8\n",
      "I20240104 09:47:27.640803   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.642726   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.642748   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.645344   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.645355   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.645359   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.645404   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_ZJxiSTjaNHGelObD, with op num: 8\n",
      "I20240104 09:47:27.645407   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.647363   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.647387   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.651168   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.651190   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.651193   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.651254   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_tN71x9w423gryi0p, with op num: 8\n",
      "I20240104 09:47:27.651257   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.653280   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.653306   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.656677   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.656693   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.656697   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.656751   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_CczksIZ6Ht8xw4jM, with op num: 8\n",
      "I20240104 09:47:27.656755   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.658708   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.658732   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.661248   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.661262   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.661267   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.661327   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_khzg4DStrfPuUYQ1, with op num: 8\n",
      "I20240104 09:47:27.661332   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.663365   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.663390   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.675598   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.675616   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.675621   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.675684   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_ED9xRCrKv4aHuqm2, with op num: 4\n",
      "I20240104 09:47:27.675689   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.678390   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.678414   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.681973   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.681993   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.681998   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.682066   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_SmtBgFvuIczx2QWG, with op num: 4\n",
      "I20240104 09:47:27.682071   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.684815   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.684846   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.688541   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.688558   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.688562   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.688628   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_WojKLsOb8MznZkvE, with op num: 4\n",
      "I20240104 09:47:27.688632   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.691287   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.691313   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.694638   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.694656   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.694661   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.694726   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_DjrUMJp2imHAV1tK, with op num: 4\n",
      "I20240104 09:47:27.694732   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.697600   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.697631   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.718585   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.718608   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.718612   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.718676   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_JHL5Cd10zlkMsgtK, with op num: 8\n",
      "I20240104 09:47:27.718680   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.721894   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_ret, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20240104 09:47:27.721978   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 0\n",
      "I20240104 09:47:27.721997   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.724903   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.724918   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.724921   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.724973   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_dw4P6ciYafWZAzuC, with op num: 8\n",
      "I20240104 09:47:27.724977   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20240104 09:47:27.727975   393 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_ret_311, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20240104 09:47:27.728058   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 0\n",
      "I20240104 09:47:27.728077   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.737376   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.737396   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.737401   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.737465   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_GWLe4o9lYbnxCh5q, with op num: 8\n",
      "I20240104 09:47:27.737469   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.741710   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.741734   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.745883   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.745899   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.745903   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.745955   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_jkeca9O8o3GzSnCp, with op num: 8\n",
      "I20240104 09:47:27.745958   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.750598   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.750640   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.755445   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.755465   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.755470   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.755529   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_3PTFfZ1sqbl78DMx, with op num: 8\n",
      "I20240104 09:47:27.755533   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.759356   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.759382   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.764077   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.764099   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.764103   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.764164   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ZaMhRQvq58CzxmOw, with op num: 8\n",
      "I20240104 09:47:27.764168   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.773108   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.773138   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.777719   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.777736   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.777740   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.777798   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_IzBH1RGhjua0PYCm, with op num: 8\n",
      "I20240104 09:47:27.777802   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.782598   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.782624   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.787617   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.787638   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.787643   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.787709   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zlZPL3XwqEyUmNWg, with op num: 8\n",
      "I20240104 09:47:27.787714   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.791595   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.791621   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.796479   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.796504   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.796506   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.796566   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_WqrCAT69VJcKE0SN, with op num: 8\n",
      "I20240104 09:47:27.796571   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.800452   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.800484   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.805291   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.805310   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.805313   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.805372   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_KSeICcbxkyWDXMEB, with op num: 8\n",
      "I20240104 09:47:27.805377   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.809454   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.809481   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.199's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.183, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.181's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.131, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.129's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.245, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.243's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.61, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.59's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.9, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.7's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.55, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.53's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.209, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.207's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[reg_16]/ret.299, op type:nndct_conv2d, output shape: [100, 16, 16, 36]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/17704's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.97, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.95's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.215, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.213's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.45, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.43's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.67, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.65's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.33, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.31's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.91, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.89's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.233, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.231's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.107, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.105's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.195, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.193's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.189, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.187's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.39, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.37's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.171, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.169's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240104 09:47:27.813503   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.813520   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.813524   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.813575   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_maGzDOsLJgQCbRUV, with op num: 8\n",
      "I20240104 09:47:27.813578   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.821015   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.821048   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.825412   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.825430   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.825435   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.825496   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_zNOIFfUAPsE5K4td, with op num: 8\n",
      "I20240104 09:47:27.825500   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.831923   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.831952   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.836089   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.836112   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.836114   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.836181   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_mnPWyw5KqHiVaT1M, with op num: 8\n",
      "I20240104 09:47:27.836185   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.840610   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.840641   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.844760   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.844777   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.844781   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.844839   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_sI0JOknex6SQRdbM, with op num: 8\n",
      "I20240104 09:47:27.844843   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.851796   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.851838   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.856910   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.856928   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.856932   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.856992   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_1smSWiPJ7taxjr84, with op num: 8\n",
      "I20240104 09:47:27.856995   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.860945   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.860975   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.865813   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.865834   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.865837   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.865898   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_1lI2udboO6DG97Uv, with op num: 8\n",
      "I20240104 09:47:27.865902   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.871691   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.871723   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.876008   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.876025   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.876029   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.876086   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_qXyZ48sgoCixp1Lt, with op num: 8\n",
      "I20240104 09:47:27.876091   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.879784   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.879807   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.883847   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.883863   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.883867   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.883919   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_4WZ3inr6As1bVXYo, with op num: 8\n",
      "I20240104 09:47:27.883922   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.891816   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.891846   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.896014   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.896036   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.896041   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.896103   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ZGDa9J3ghjSL0Hm5, with op num: 8\n",
      "I20240104 09:47:27.896107   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.900583   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.900614   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.906042   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.906065   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.906071   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.906149   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Q9H2FkNCTd3ZarXm, with op num: 8\n",
      "I20240104 09:47:27.906155   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.910506   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.910531   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.915002   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.915019   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.915021   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.915074   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_cHFP5VDAq72JabKW, with op num: 8\n",
      "I20240104 09:47:27.915078   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.922086   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.922118   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.926368   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.926388   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.926391   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.926448   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_FNR1EYdbfgCmjKe8, with op num: 8\n",
      "I20240104 09:47:27.926452   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.932458   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.932502   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.937034   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.937070   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.937077   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.937177   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_owQmxnGjErCPUdfT, with op num: 8\n",
      "I20240104 09:47:27.937183   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.941972   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.942013   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.946283   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.946300   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.946305   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.946365   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_UaiTu0pvlLcN5x7n, with op num: 8\n",
      "I20240104 09:47:27.946368   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.950076   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.950101   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.953994   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.954012   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.954015   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.954082   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_uycGLxvRDq6z8iCl, with op num: 8\n",
      "I20240104 09:47:27.954085   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.957978   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.958006   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.962414   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.962447   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.962455   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.962549   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_Qd9XKTspBjZ24b6a, with op num: 8\n",
      "I20240104 09:47:27.962558   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.970942   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.970975   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.977247   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.977267   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.977272   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.977334   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_C4I7t5KURLGZl6B0, with op num: 8\n",
      "I20240104 09:47:27.977337   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.981369   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.981395   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.984879   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.984892   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.984896   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.984946   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_alw180SOnjChKoDU, with op num: 8\n",
      "I20240104 09:47:27.984951   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:27.991355   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:27.991385   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:27.995887   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:27.995908   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:27.995913   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:27.995973   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_BbN5yl3eiKVMp7OT, with op num: 8\n",
      "I20240104 09:47:27.995977   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.002043   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.002072   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.008960   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.008981   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.008985   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.009044   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_bCl2WF1gMJ3e0zoZ, with op num: 8\n",
      "I20240104 09:47:28.009047   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.012779   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.012804   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.016538   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[reg_8]/ret.293, op type:nndct_conv2d, output shape: [100, 8, 8, 108]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17636's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.113, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.111's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[1]/ret.165, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.163's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.177, op type:nndct_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.175's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.221, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.219's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[1]/ret.251, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.249's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[class_32]/ret.287, op type:nndct_conv2d, output shape: [100, 32, 32, 2]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/ReLU[act]/17772's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[1]/ret.119, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.117's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.125, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.123's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.137, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.135's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[class_16]/ret.281, op type:nndct_conv2d, output shape: [100, 16, 16, 2]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled16add]/ReLU[act]/17704's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.227, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.225's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[1]/ret.27, op type:nndct_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.25's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[1]/ret.73, op type:nndct_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.71's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[1]/ret.239, op type:nndct_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.237's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[1]/ret.271, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[0]/ret.269's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[1]/ret.143, op type:nndct_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.141's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_20:\n",
      "node name:PalmDetector::PalmDetector/Conv2d[class_8]/ret.275, op type:nndct_conv2d, output shape: [100, 8, 8, 6]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17636's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.53, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.49's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.199, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/17215's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.77, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/ReLU[act]/16307's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240104 09:47:28.016553   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.016557   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.016610   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_374BZCX52zVfDoeU, with op num: 8\n",
      "I20240104 09:47:28.016613   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.022826   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.022857   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.027746   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.027768   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.027774   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.027849   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_7Wwvoq2XjlCHtpLh, with op num: 8\n",
      "I20240104 09:47:28.027854   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.033408   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.033438   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.037429   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.037451   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.037456   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.037528   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ZJ2QhSiAm09UGEks, with op num: 8\n",
      "I20240104 09:47:28.037533   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.041913   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.041944   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.046468   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.046485   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.046489   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.046546   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_ROw1FMG3Qhx0S6Dm, with op num: 8\n",
      "I20240104 09:47:28.046550   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.052749   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.052774   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.058563   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.058585   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.058589   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.058655   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_1m8P3dXwkaKeoGMv, with op num: 8\n",
      "I20240104 09:47:28.058660   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.065218   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.065251   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.069644   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.069662   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.069666   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.069725   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_J5hou2rGHLyImSgd, with op num: 8\n",
      "I20240104 09:47:28.069729   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.077939   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.077971   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.082291   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.082309   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.082312   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.082370   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_fhmJGUwY5pksVqxF, with op num: 8\n",
      "I20240104 09:47:28.082373   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.089099   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.089140   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.094501   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.094522   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.094527   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.094590   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_tR7uxHCTgKZVsajY, with op num: 8\n",
      "I20240104 09:47:28.094594   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.098443   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.098470   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.102278   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.102295   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.102299   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.102357   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_HoTlNfeFJsZkVA8i, with op num: 8\n",
      "I20240104 09:47:28.102361   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.106832   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.106863   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.111928   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.111948   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.111953   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.112012   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_wzdSb2g53AoK4Fet, with op num: 8\n",
      "I20240104 09:47:28.112016   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.116284   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.116309   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.119951   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.119968   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.119971   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.120028   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_hDAn0rFuZot8qGbX, with op num: 8\n",
      "I20240104 09:47:28.120031   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.124500   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.124531   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.129989   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.130015   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.130020   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.130093   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_F2PfkYn93HCwzetK, with op num: 8\n",
      "I20240104 09:47:28.130098   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.135249   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.135278   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.139437   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.139457   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.139461   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.139534   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_olIjdGTEu8f1VzMb, with op num: 8\n",
      "I20240104 09:47:28.139539   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.145962   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.145993   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.150496   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.150514   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.150518   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.150575   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_9CgHZ6Rwcrhjmbq2, with op num: 8\n",
      "I20240104 09:47:28.150579   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.154276   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.154300   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.158169   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.158187   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.158191   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.158249   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_1N963nrZLdcJ5FS4, with op num: 8\n",
      "I20240104 09:47:28.158252   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.162743   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.162775   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.167415   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.167433   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.167438   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.167497   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_1XazvH2eSJsZqLDr, with op num: 8\n",
      "I20240104 09:47:28.167501   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.173863   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.173893   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.178231   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.178249   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.178254   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.178315   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_RAlWCfQzEbcqnui0, with op num: 8\n",
      "I20240104 09:47:28.178319   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.182700   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.182727   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.186487   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.186503   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.186507   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.186560   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_RXk1zOW4qDcEeBwu, with op num: 8\n",
      "I20240104 09:47:28.186563   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.190925   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.190953   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.195842   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.195863   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.195865   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.195928   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_conv2d_8rhGxJ7DPslbIEOa, with op num: 8\n",
      "I20240104 09:47:28.195932   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.200393   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.200424   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.210156   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.210179   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.210183   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.210249   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_9mDbYCKUPv5axNtc, with op num: 8\n",
      "I20240104 09:47:28.210254   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.214419   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.214447   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.218489   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.218505   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.218509   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.218562   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_UIlbns7fLHqoAxRY, with op num: 8\n",
      "I20240104 09:47:28.218566   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.222705   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.222731   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.181, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/17083's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.141, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/ReLU[act]/16783's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.169, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/16995's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.111, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ReLU[act]/16563's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.207, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.205's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.83, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[3]/ReLU[act]/16351's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.13, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/ReLU[act]/15831's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.59, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ReLU[act]/16175's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.129, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/ReLU[act]/16695's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.249, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/ReLU[act]/17592's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.135, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[3]/ReLU[act]/16739's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.243, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/17548's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.37, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/ReLU[act]/16007's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.175, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/17039's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.71, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/ReLU[act]/16263's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.19, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[1]/ReLU[act]/15875's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.157, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.153's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.147, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[5]/ReLU[act]/16827's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.43, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[5]/ReLU[act]/16051's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.219, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/ReLU[act]/17372's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.237, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/17504's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.89, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[4]/ReLU[act]/16395's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.105, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.101's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240104 09:47:28.227728   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.227751   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.227756   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.227830   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_Jl2BTAI4WKgpPNVF, with op num: 8\n",
      "I20240104 09:47:28.227835   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.232781   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.232817   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.236914   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.236932   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.236936   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.236994   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_d5JqK6oP4GAvte7m, with op num: 8\n",
      "I20240104 09:47:28.236997   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.241225   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.241253   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.245409   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.245429   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.245432   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.245493   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_TmMU8a7B52kKQ6Lu, with op num: 8\n",
      "I20240104 09:47:28.245498   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.249799   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.249827   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.253582   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.253598   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.253602   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.253655   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_eprSCMdJ0fltO24Q, with op num: 8\n",
      "I20240104 09:47:28.253659   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.258002   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.258029   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.263110   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.263139   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.263144   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.263231   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_f9cQLvY3abqkMHej, with op num: 8\n",
      "I20240104 09:47:28.263237   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.269083   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.269114   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.273120   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.273138   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.273141   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.273198   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_VvQpH6ADFxdR4S0j, with op num: 8\n",
      "I20240104 09:47:28.273201   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.277379   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.277410   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.282326   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.282347   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.282351   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.282410   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_wyk3dvKp9mHx6ZJu, with op num: 8\n",
      "I20240104 09:47:28.282414   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.286437   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.286463   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.290372   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.290390   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.290393   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.290448   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_BpxKOvPEryRSauQz, with op num: 8\n",
      "I20240104 09:47:28.290452   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.294633   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.294664   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.300141   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.300163   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.300166   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.300225   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_3F2GChq46oPHDzSN, with op num: 8\n",
      "I20240104 09:47:28.300230   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.304354   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.304383   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.308158   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.308174   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.308178   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.308233   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_XMeCigLNbYoFH1c0, with op num: 8\n",
      "I20240104 09:47:28.308238   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.312544   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.312606   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.316931   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.316948   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.316953   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.317010   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_Ks5lRn7oLwx9PpUz, with op num: 8\n",
      "I20240104 09:47:28.317013   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.321213   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.321238   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.325398   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.325418   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.325423   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.325495   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_30TO5kfGxDKVileN, with op num: 8\n",
      "I20240104 09:47:28.325500   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.329667   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.329699   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.334839   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.334859   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.334864   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.334926   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_l1nGFMVLN2KuomsO, with op num: 8\n",
      "I20240104 09:47:28.334930   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.338997   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.339022   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.343798   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.343820   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.343827   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.343895   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_OmNxj4CPMbRlJi0U, with op num: 8\n",
      "I20240104 09:47:28.343900   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.350107   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.350137   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.354192   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.354207   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.354211   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.354267   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_MloPVi1In9Urg2q4, with op num: 8\n",
      "I20240104 09:47:28.354271   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.358386   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.358410   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.362833   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.362856   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.362860   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.362933   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_KgGhHCtY0e8mBvI5, with op num: 8\n",
      "I20240104 09:47:28.362937   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.367369   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.367400   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.371425   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.371443   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.371448   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.371506   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_38wUDFhZ4WSCeXKz, with op num: 8\n",
      "I20240104 09:47:28.371510   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.375591   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.375617   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.379755   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.379770   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.379776   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.379833   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_Rcq6AhjFaDoKQ5Wu, with op num: 8\n",
      "I20240104 09:47:28.379837   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.383991   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.384016   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.387668   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.387683   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.387688   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.387745   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_x7ruMq2vat9z6CWj, with op num: 8\n",
      "I20240104 09:47:28.387749   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.391947   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.391970   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.396792   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.396816   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.396818   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.396891   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_6R0mktzapQ3DoYrV, with op num: 8\n",
      "I20240104 09:47:28.396898   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.401511   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.401542   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.405412   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.405429   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.405433   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.405489   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_6xYRzLyhBlSpq7oH, with op num: 8\n",
      "I20240104 09:47:28.405493   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.409592   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.409617   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.413341   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.413357   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.413362   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.413415   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_h2GugKU6tF9WempZ, with op num: 8\n",
      "I20240104 09:47:28.413419   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.417712   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.417739   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.421949   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.421965   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.421968   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.422022   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_trY765sKSNeaf2z3, with op num: 8\n",
      "I20240104 09:47:28.422026   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.426102   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.426127   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.430652   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[6]/Sequential[convs]/Conv2d[0]/ret.95, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[5]/ReLU[act]/16439's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.123, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/ReLU[act]/16651's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.65, op type:nndct_depthwise_conv2d, output shape: [100, 64, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[5]/Sequential[f]/ResModule[0]/ReLU[act]/16219's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[1]/Sequential[convs]/Conv2d[0]/ret.117, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[0]/ReLU[act]/16607's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/Sequential[convs]/Conv2d[0]/ret.225, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[1]/ReLU[act]/17416's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.25, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[2]/ReLU[act]/15919's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled16add]/Sequential[convs]/Conv2d[0]/ret.259, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.257's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.7, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ReLU[2]/15787's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.31, op type:nndct_depthwise_conv2d, output shape: [100, 128, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[3]/Sequential[f]/ResModule[3]/ReLU[act]/15963's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[3]/Sequential[convs]/Conv2d[0]/ret.231, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[2]/ReLU[act]/17460's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/ResModule[scaled32add]/Sequential[convs]/Conv2d[0]/ret.269, op type:nndct_depthwise_conv2d, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/ret.267's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/Sequential[convs]/Conv2d[0]/ret.187, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[3]/ReLU[act]/17127's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[5]/Sequential[convs]/Conv2d[0]/ret.193, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[4]/ReLU[act]/17171's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.163, op type:nndct_depthwise_conv2d, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ReLU[act]/16951's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for convlike_fix_21:\n",
      "node name:PalmDetector::PalmDetector/Sequential[backbone3]/ResBlock[1]/Sequential[f]/ResModule[0]/Sequential[convs]/Conv2d[0]/ret.213, op type:nndct_depthwise_conv2d, output shape: [100, 8, 8, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ReLU[act]/17328's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:PalmDetector::PalmDetector/ret.257, op type:nndct_elemwise_add, output shape: [100, 16, 16, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[upscale8to16]/ReLU[1]/17657's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone2]/ResBlock[1]/Sequential[f]/ResModule[6]/ReLU[act]/17259's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for eltwise_fix_24:\n",
      "node name:PalmDetector::PalmDetector/ret.267, op type:nndct_elemwise_add, output shape: [100, 32, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[upscale16to32]/ReLU[1]/17725's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node PalmDetector::PalmDetector/Sequential[backbone1]/ResBlock[7]/Sequential[f]/ResModule[6]/ReLU[act]/16871's  shape is 100 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The operators assigned to the CPU are as follows(see more details in 'quantize_result/inspect_DPUCZDX8G_ISA1_B4096.txt'):\u001b[0m\n",
      "node name                                                                op Type       hardware constraints\n",
      "-----------------------------------------------------------------------  ------------  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3  nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ConstantPad2d_0__ret_3, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.49     nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_49, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51     nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.101    nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_101, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103    nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.153    nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_153, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155    nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.205    nndct_pad_nd  xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone3__ResModule_0__ret_205, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "PalmDetector::PalmDetector/ret.311                                       nndct_concat  xir::Op{name = PalmDetector__PalmDetector_ret_311, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "PalmDetector::PalmDetector/ret                                           nndct_concat  xir::Op{name = PalmDetector__PalmDetector_ret, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20240104 09:47:28.430672   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.430677   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.430738   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_G2HhDMYcLvWAr10a, with op num: 8\n",
      "I20240104 09:47:28.430742   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.435051   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.435081   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.439591   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.439607   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.439610   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.439667   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_OPgavl081BbHDwc9, with op num: 8\n",
      "I20240104 09:47:28.439671   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.443888   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.443914   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.448293   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.448310   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.448314   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.448369   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_Y8r2xpS5GohLnDq3, with op num: 8\n",
      "I20240104 09:47:28.448374   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.452479   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.452507   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.456831   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.456847   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.456851   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.456907   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_K0h6M9AG7yUtfQRs, with op num: 8\n",
      "I20240104 09:47:28.456910   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.461010   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.461037   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.465348   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.465368   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.465371   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.465436   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_vpBjqdgYPe7couG1, with op num: 8\n",
      "I20240104 09:47:28.465440   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.469725   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.469753   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.473498   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.473515   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.473517   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.473572   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_PgVvoGTiDRLFrC9d, with op num: 8\n",
      "I20240104 09:47:28.473575   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.478163   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.478191   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.482347   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.482364   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.482368   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.482429   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_R8UY2ZB7yQHlGwzE, with op num: 8\n",
      "I20240104 09:47:28.482434   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.486547   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.486573   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.490077   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.490090   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.490094   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.490144   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_0ZIsVKy5BS7tHRDF, with op num: 8\n",
      "I20240104 09:47:28.490149   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.494365   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.494397   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.499028   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.499054   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.499059   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.499137   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_0ejv1XRtqZh79SCw, with op num: 8\n",
      "I20240104 09:47:28.499143   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.503937   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.503965   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.507833   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.507849   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.507853   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.507908   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_I3qJd6xY4R2rOE9k, with op num: 8\n",
      "I20240104 09:47:28.507912   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.512127   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.512156   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.515990   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.516006   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.516010   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.516068   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_AZL9qIMF083NWrPl, with op num: 8\n",
      "I20240104 09:47:28.516072   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.520319   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.520345   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.523931   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.523945   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.523949   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.524001   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_ucRvUjQP3XTy94eW, with op num: 8\n",
      "I20240104 09:47:28.524005   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.528084   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.528116   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.533655   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.533676   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.533680   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.533744   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_QWaJzLCsSDc0xBtV, with op num: 8\n",
      "I20240104 09:47:28.533748   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.538000   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.538028   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.541680   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.541695   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.541699   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.541751   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_WI1TyYr8iFJo9mvs, with op num: 8\n",
      "I20240104 09:47:28.541755   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.545902   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.545928   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.549815   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.549830   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.549834   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.549886   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_rh9qBGekcA3wYMEd, with op num: 8\n",
      "I20240104 09:47:28.549890   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.554183   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.554208   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.557968   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.557982   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.557986   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.558038   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_depthwise_conv2d_k6dXA4MYL18Vrvph, with op num: 8\n",
      "I20240104 09:47:28.558043   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.562640   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20240104 09:47:28.562671   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.575716   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.575733   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.575738   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.575803   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_zQDo1ByPFKAOjxLS, with op num: 6\n",
      "I20240104 09:47:28.575806   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.578395   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:28.578420   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20240104 09:47:28.582755   393 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20240104 09:47:28.582773   393 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20240104 09:47:28.582777   393 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20240104 09:47:28.582834   393 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_elemwise_add_otDyLR6TpxjWqJYC, with op num: 6\n",
      "I20240104 09:47:28.582839   393 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20240104 09:47:28.585556   393 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 4, DPU subgraph number 1\n",
      "I20240104 09:47:28.585585   393 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Finish inspecting.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "inspector = Inspector(\"DPUCZDX8G_ISA1_B4096\")\n",
    "batchsize = 100\n",
    "rand_in = torch.randn([batchsize, 3,256,256])\n",
    "inspector.inspect(model, (rand_in), device=device)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. Quantization\n",
    "In order to compile the trained model for deployment on a DPU platform, we must first quantize it. Here we will use the `vitis_quantize` module to convert the floating point model into an INT8 quantized representation. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***Quantize - Calibration Phase***"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Quantize model**\n",
    "\n",
    "By default the `quantize_model` function converts the weights, activations and inputs into 8-bit wide numbers. We can specify different values and configurations using `weight_bit`, `activation_bit` and other parameters. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pytorch_nndct.apis import torch_quantizer, dump_xmodel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "quant_mode = 'calib'\n",
    "batchsize = 100\n",
    "quant_model = './quant_model'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: OS and CPU information:\n",
      "               system --- Linux\n",
      "                 node --- albertabeef-HP-Z4-G4-Workstation\n",
      "              release --- 5.14.0-1055-oem\n",
      "              version --- #62-Ubuntu SMP Wed Nov 30 04:54:03 UTC 2022\n",
      "              machine --- x86_64\n",
      "            processor --- x86_64\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Tools version information:\n",
      "                  GCC --- GCC 7.5.0\n",
      "               python --- 3.8.6\n",
      "              pytorch --- 1.13.1\n",
      "        vai_q_pytorch --- 3.5.0+60df3f1+torch1.13.1\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quant config file is empty, use default quant configuration\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quantization calibration process start up...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing PalmDetector...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_PalmDetector_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 206/206 [00:00<00:00, 1128.66it/s, OpInfo: name = return_0, type = Return]                             \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(./quant_model/PalmDetector.py)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Get module with quantization.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "# force to merge BN with CONV for better quantization accuracy\n",
    "optimize = 1\n",
    "\n",
    "# override batchsize if in test mode\n",
    "if (quant_mode=='test'):\n",
    "  batchsize = 1\n",
    "  \n",
    "rand_in = torch.randn([batchsize, 3,256,256])\n",
    "quantizer = torch_quantizer(quant_mode, model, (rand_in), output_dir=quant_model, device=device) \n",
    "quantized_model = quantizer.quant_model"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Evaluate quantized model**\n",
    "\n",
    "In order to evaluate the quantized model, it needs to be re-compiled with the desired loss and evaluation metrics, such as accuracy. Since we are using 8-bit quantization we do not lose much performance, if at all."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/torchquantizer.py:223: FutureWarning: Unlike other reduction functions (e.g. `skew`, `kurtosis`), the default behavior of `mode` typically preserves the axis it acts along. In SciPy 1.11.0, this behavior will change: the default value of `keepdims` will become False, the `axis` over which the statistic is taken will be eliminated, and the value None will no longer be accepted. Set `keepdims` to True or False to avoid this warning.\n",
      "  bnfp[1] = stats.mode(data)[0][0]\n"
     ]
    }
   ],
   "source": [
    "#acc1_gen, acc5_gen, loss_gen = evaluate(quantized_model, val_loader, loss_fn)\n",
    "\n",
    "# reference : https://github.com/Xilinx/Vitis-AI/blob/master/src/vai_quantizer/vai_q_pytorch/example/resnet18_quant.py\n",
    "quantized_model.eval()\n",
    "quantized_model = quantized_model.to(device)\n",
    "inputs = torch.randn([batchsize, 3,256,256])\n",
    "outputs = quantized_model(inputs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Exporting quant config.(./quant_model/quant_info.json)\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "if quant_mode == 'calib':\n",
    "    quantizer.export_quant_config()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***Quantize - Test Phase***"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Save quantized model**\n",
    "\n",
    "Once we are happy with the performance of the quantized model, we can save it as a .h5 file, simply using the `save` method."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "quant_mode = 'test'\n",
    "batchsize = 1\n",
    "quant_model = './quant_model'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: OS and CPU information:\n",
      "               system --- Linux\n",
      "                 node --- albertabeef-HP-Z4-G4-Workstation\n",
      "              release --- 5.14.0-1055-oem\n",
      "              version --- #62-Ubuntu SMP Wed Nov 30 04:54:03 UTC 2022\n",
      "              machine --- x86_64\n",
      "            processor --- x86_64\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Tools version information:\n",
      "                  GCC --- GCC 7.5.0\n",
      "               python --- 3.8.6\n",
      "              pytorch --- 1.13.1\n",
      "        vai_q_pytorch --- 3.5.0+60df3f1+torch1.13.1\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quant config file is empty, use default quant configuration\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Quantization test process start up...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing PalmDetector...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_PalmDetector_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 206/206 [00:00<00:00, 1039.46it/s, OpInfo: name = return_0, type = Return]                             \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(./quant_model/PalmDetector.py)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Get module with quantization.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "rand_in = torch.randn([batchsize, 3,256,256])\n",
    "quantizer = torch_quantizer(quant_mode, model, (rand_in), output_dir=quant_model, device=device) \n",
    "quantized_model = quantizer.quant_model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "# reference : https://github.com/Xilinx/Vitis-AI/blob/master/src/vai_quantizer/vai_q_pytorch/example/resnet18_quant.py\n",
    "quantized_model.eval()\n",
    "quantized_model = quantized_model.to(device)\n",
    "inputs = torch.randn([batchsize, 3,256,256])\n",
    "outputs = quantized_model(inputs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/prim_ops.py:116: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if not (list(self.node.out_tensors[0].shape[1:]) == list(input.size())[1:]):\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/quantization/quantizerimpl.py:17: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if inf.sum() > 0 or nan.sum() > 0:\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/pytorch_nndct/nn/modules/fix_ops.py:67: TracerWarning: Converting a tensor to a Python boolean might cause the trace to be incorrect. We can't record the data flow of Python values, so this value will be treated as a constant in the future. This means that the trace might not generalize to other inputs!\n",
      "  if (isinstance(tensor, torch.Tensor) and\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: PalmDetector_int.pt is generated.(quantize_result/PalmDetector_int.pt)\u001b[0m\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "PalmDetector(\n",
       "  original_name=PalmDetector\n",
       "  (module_0): deephi_Input(original_name=deephi_Input)\n",
       "  (module_1): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_2): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_3): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_4): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_5): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_6): deephi_Add(original_name=deephi_Add)\n",
       "  (module_7): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_8): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_9): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_10): deephi_Add(original_name=deephi_Add)\n",
       "  (module_11): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_12): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_13): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_14): deephi_Add(original_name=deephi_Add)\n",
       "  (module_15): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_16): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_17): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_18): deephi_Add(original_name=deephi_Add)\n",
       "  (module_19): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_20): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_21): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_22): deephi_Add(original_name=deephi_Add)\n",
       "  (module_23): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_24): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_25): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_26): deephi_Add(original_name=deephi_Add)\n",
       "  (module_27): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_28): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_29): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_30): deephi_Add(original_name=deephi_Add)\n",
       "  (module_31): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_32): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_33): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_34): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_35): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_36): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_37): deephi_Add(original_name=deephi_Add)\n",
       "  (module_38): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_39): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_40): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_41): deephi_Add(original_name=deephi_Add)\n",
       "  (module_42): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_43): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_44): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_45): deephi_Add(original_name=deephi_Add)\n",
       "  (module_46): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_47): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_48): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_49): deephi_Add(original_name=deephi_Add)\n",
       "  (module_50): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_51): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_52): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_53): deephi_Add(original_name=deephi_Add)\n",
       "  (module_54): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_55): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_56): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_57): deephi_Add(original_name=deephi_Add)\n",
       "  (module_58): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_59): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_60): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_61): deephi_Add(original_name=deephi_Add)\n",
       "  (module_62): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_63): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_64): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_65): deephi_Add(original_name=deephi_Add)\n",
       "  (module_66): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_67): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_68): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_69): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_70): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_71): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_72): deephi_Add(original_name=deephi_Add)\n",
       "  (module_73): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_74): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_75): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_76): deephi_Add(original_name=deephi_Add)\n",
       "  (module_77): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_78): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_79): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_80): deephi_Add(original_name=deephi_Add)\n",
       "  (module_81): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_82): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_83): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_84): deephi_Add(original_name=deephi_Add)\n",
       "  (module_85): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_86): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_87): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_88): deephi_Add(original_name=deephi_Add)\n",
       "  (module_89): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_90): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_91): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_92): deephi_Add(original_name=deephi_Add)\n",
       "  (module_93): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_94): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_95): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_96): deephi_Add(original_name=deephi_Add)\n",
       "  (module_97): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_98): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_99): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_100): deephi_Add(original_name=deephi_Add)\n",
       "  (module_101): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_102): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_103): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_104): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_105): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_106): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_107): deephi_Add(original_name=deephi_Add)\n",
       "  (module_108): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_109): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_110): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_111): deephi_Add(original_name=deephi_Add)\n",
       "  (module_112): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_113): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_114): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_115): deephi_Add(original_name=deephi_Add)\n",
       "  (module_116): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_117): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_118): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_119): deephi_Add(original_name=deephi_Add)\n",
       "  (module_120): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_121): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_122): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_123): deephi_Add(original_name=deephi_Add)\n",
       "  (module_124): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_125): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_126): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_127): deephi_Add(original_name=deephi_Add)\n",
       "  (module_128): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_129): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_130): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_131): deephi_Add(original_name=deephi_Add)\n",
       "  (module_132): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_133): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_134): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_135): deephi_Add(original_name=deephi_Add)\n",
       "  (module_136): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_137): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_138): deephi_MaxPool2d(original_name=deephi_MaxPool2d)\n",
       "  (module_139): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_140): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_141): deephi_Add(original_name=deephi_Add)\n",
       "  (module_142): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_143): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_144): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_145): deephi_Add(original_name=deephi_Add)\n",
       "  (module_146): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_147): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_148): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_149): deephi_Add(original_name=deephi_Add)\n",
       "  (module_150): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_151): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_152): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_153): deephi_Add(original_name=deephi_Add)\n",
       "  (module_154): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_155): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_156): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_157): deephi_Add(original_name=deephi_Add)\n",
       "  (module_158): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_159): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_160): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_161): deephi_Add(original_name=deephi_Add)\n",
       "  (module_162): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_163): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_164): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_165): deephi_Add(original_name=deephi_Add)\n",
       "  (module_166): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_167): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_168): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_169): deephi_Add(original_name=deephi_Add)\n",
       "  (module_170): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_171): deephi_ConvTranspose2d(original_name=deephi_ConvTranspose2d)\n",
       "  (module_172): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_173): deephi_Add(original_name=deephi_Add)\n",
       "  (module_174): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_175): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_176): deephi_Add(original_name=deephi_Add)\n",
       "  (module_177): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_178): deephi_ConvTranspose2d(original_name=deephi_ConvTranspose2d)\n",
       "  (module_179): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_180): deephi_Add(original_name=deephi_Add)\n",
       "  (module_181): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_182): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_183): deephi_Add(original_name=deephi_Add)\n",
       "  (module_184): deephi_ReLU(original_name=deephi_ReLU)\n",
       "  (module_185): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_186): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_187): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_188): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_189): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_190): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_191): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_192): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_193): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_194): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_195): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_196): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_197): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_198): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_199): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_200): deephi_Conv2d(original_name=deephi_Conv2d)\n",
       "  (module_201): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_202): DeephiFuncModule(original_name=DeephiFuncModule)\n",
       "  (module_203): deephi_Cat(original_name=deephi_Cat)\n",
       "  (module_204): deephi_Cat(original_name=deephi_Cat)\n",
       ")"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "quantizer.export_torch_script()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/_internal/jit_utils.py:258: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at /opt/conda/conda-bld/pytorch_1670525491394/work/torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_node_shape_type_inference(node, params_dict, opset_version)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: PalmDetector_int.onnx is generated.(quantize_result/PalmDetector_int.onnx)\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:687: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at /opt/conda/conda-bld/pytorch_1670525491394/work/torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n",
      "/opt/vitis_ai/conda/envs/vitis-ai-pytorch/lib/python3.8/site-packages/torch/onnx/utils.py:1178: UserWarning: Constant folding - Only steps=1 can be constant folded for opset >= 10 onnx::Slice op. Constant folding not applied. (Triggered internally at /opt/conda/conda-bld/pytorch_1670525491394/work/torch/csrc/jit/passes/onnx/constant_fold.cpp:179.)\n",
      "  _C._jit_pass_onnx_graph_shape_type_inference(\n"
     ]
    }
   ],
   "source": [
    "quantizer.export_onnx_model()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Converting to xmodel ...\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ConstantPad2d[0]/ret.3) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.49) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.101) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.153) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone3]/ResModule[0]/ret.205) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone2]/ResModule[0]/ret.155) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[6]/ret.103) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: Pad(PalmDetector::PalmDetector/Sequential[backbone1]/ResModule[4]/ret.51) can't be fused\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Successfully convert 'PalmDetector' to xmodel.(quantize_result/PalmDetector_int.xmodel)\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "quantizer.export_xmodel(deploy_check=False)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Compilation\n",
    "\n",
    "For this final step we use the Vitis AI compiler `vai_c_pytorch` and pass the quantized model as a parameter. In this example we are compiling the DPU model targeting the KV260 board, however to target a different board you will just have to point the compiler to the right `arch.json` file. \n",
    "\n",
    "For example, for the ZCU104 you would pass\n",
    "\n",
    "`--arch /opt/vitis_ai/compiler/arch/DPUCZDX8G/ZCU104/arch.json`\n",
    "\n",
    "and for Ultra96, we can pass the custom arch.json in this repository\n",
    "\n",
    "`--arch ./arch.json`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "# vai_c_xir -x /PATH/TO/quantized.xmodel -a /PATH/TO/arch.json -o /OUTPUTPATH -n netname"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B4096/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B4096/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 91a17f4659fa5ac1dbf248338380fa97, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B4096/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B3136\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B3136/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B3136/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 6f81c6548bee05eba8b833340247a05e, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B3136/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B2304_0101000016010405\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B2304/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B2304/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 2f811591a27f6b11f1ee44bb3dcf8a61, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B2304/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B1152_0101000017010203\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B1152/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B1152/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is c04447115e71308c4f7d619fc8b795e0, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B1152/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B512_0101000016010200\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B512/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B512/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 5fcfc4f56ed0703e9f86b7cedd1323fb, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B512/md5sum.txt\"\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B128_0101000002010208\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B128/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B128/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 54ef16d37c4c5061d55be58517c78572, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/B128/md5sum.txt\"\n"
     ]
    }
   ],
   "source": [
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B4096/arch-zcu104.json \\\n",
    "    -o ./model_blazepalm/B4096 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B3136/arch-kv260.json \\\n",
    "    -o ./model_blazepalm/B3136 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B2304/arch-b2304-lr.json \\\n",
    "    -o ./model_blazepalm/B2304 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B1152/arch-b1152-hr.json \\\n",
    "    -o ./model_blazepalm/B1152 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B512/arch-b512-lr.json \\\n",
    "    -o ./model_blazepalm/B512 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/B128/arch-b128-lr.json \\\n",
    "    -o ./model_blazepalm/B128 \\\n",
    "    -n palm_detector\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCV2DX8G_ISA1_C20B14\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B14/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B14/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is 1e484ef4a7bf6f624d22ba0f42c2d459, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B14/md5sum.txt\"\n",
      "**************************************************\n",
      "* VITIS_AI Compilation - Xilinx Inc.\n",
      "**************************************************\n",
      "[UNILOG][INFO] Compile mode: dpu\n",
      "[UNILOG][INFO] Debug mode: null\n",
      "[UNILOG][INFO] Target architecture: DPUCV2DX8G_ISA1_C20B1\n",
      "[UNILOG][INFO] Graph name: PalmDetector, with op num: 730\n",
      "[UNILOG][INFO] Begin to compile...\n",
      "\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_4__ret_51, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone1__ResModule_6__ret_103, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m\u001b[0;33m[UNILOG][WARNING] xir::Op{name = PalmDetector__PalmDetector_Sequential_backbone2__ResModule_0__ret_155, type = pad-fix} has been assigned to CPU: [DPU does not support CONSTANT mode. (only support SYMMETRIC mode for all devices and CONSTANT mode for some DPUv4e devices)].\n",
      "\u001b[m[UNILOG][INFO] Total device subgraph number 10, DPU subgraph number 4\n",
      "[UNILOG][INFO] Compile done.\n",
      "[UNILOG][INFO] The meta json is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B1/meta.json\"\n",
      "[UNILOG][INFO] The compiled xmodel is saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B1/palm_detector.xmodel\"\n",
      "[UNILOG][INFO] The compiled xmodel's md5sum is fafff2a23eadbd0c8508983f0c646f49, and has been saved to \"/workspace/blazepalm_tutorial/vitis_ai/./model_blazepalm/C20B1/md5sum.txt\"\n"
     ]
    }
   ],
   "source": [
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/C20B14/arch-c20b14.json \\\n",
    "    -o ./model_blazepalm/C20B14 \\\n",
    "    -n palm_detector\n",
    "\n",
    "!vai_c_xir \\\n",
    "    -x ./quantize_result/PalmDetector_int.xmodel \\\n",
    "    -a ./arch/C20B1/arch-c20b1.json \\\n",
    "    -o ./model_blazepalm/C20B1 \\\n",
    "    -n palm_detector"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "\n",
    "Copyright (C) 2024 Avnet, Inc\n",
    "\n",
    "SPDX-License-Identifier: Apache-2.0 License\n",
    "\n",
    "----\n",
    "\n",
    "----"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
