<profile>

<section name = "Vitis HLS Report for 'xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_Pipeline_Col_Loop'" level="0">
<item name = "Date">Tue Feb 28 22:10:33 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">gaussian_filter_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.342 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3853, 3853, 25.688 us, 25.688 us, 3853, 3853, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xFapplygaussian3x3_0_s_fu_278">xFapplygaussian3x3_0_s, 7, 7, 46.669 ns, 46.669 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Col_Loop">3851, 3851, 13, 1, 1, 3840, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 42, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 505, 160, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_8_1_1_U111">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_8_1_1_U112">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_8_1_1_U113">mux_32_8_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_V_3_fu_342_p2">+, 0, 0, 20, 13, 1</column>
<column name="ap_block_state13_pp0_stage0_iter12">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_678">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_682">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_685">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="icmp_ln1019_fu_359_p2">icmp, 0, 0, 12, 13, 1</column>
<column name="icmp_ln1027_fu_336_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_V">9, 2, 13, 26</column>
<column name="buf_V_1_d1">14, 3, 8, 24</column>
<column name="buf_V_2_d1">14, 3, 8, 24</column>
<column name="buf_V_d1">14, 3, 8, 24</column>
<column name="col_V_2_fu_96">9, 2, 13, 26</column>
<column name="in_mat_data1_blk_n">9, 2, 1, 2</column>
<column name="out_mat_data2_blk_n">9, 2, 1, 2</column>
<column name="ret_1_fu_104">9, 2, 8, 16</column>
<column name="ret_2_fu_108">9, 2, 8, 16</column>
<column name="ret_3_fu_112">9, 2, 8, 16</column>
<column name="ret_4_fu_116">9, 2, 8, 16</column>
<column name="ret_5_fu_120">9, 2, 8, 16</column>
<column name="ret_fu_100">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="buf_V_1_addr_reg_553">12, 0, 12, 0</column>
<column name="buf_V_2_addr_reg_558">12, 0, 12, 0</column>
<column name="buf_V_addr_reg_548">12, 0, 12, 0</column>
<column name="col_V_2_fu_96">13, 0, 13, 0</column>
<column name="col_V_reg_538">13, 0, 13, 0</column>
<column name="icmp_ln1019_reg_563">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_544">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_588">8, 0, 8, 0</column>
<column name="p_Val2_2_reg_574">8, 0, 8, 0</column>
<column name="p_Val2_3_reg_593">8, 0, 8, 0</column>
<column name="p_Val2_4_reg_581">8, 0, 8, 0</column>
<column name="p_Val2_5_reg_598">8, 0, 8, 0</column>
<column name="p_Val2_s_reg_567">8, 0, 8, 0</column>
<column name="ret_1_fu_104">8, 0, 8, 0</column>
<column name="ret_2_fu_108">8, 0, 8, 0</column>
<column name="ret_3_fu_112">8, 0, 8, 0</column>
<column name="ret_4_fu_116">8, 0, 8, 0</column>
<column name="ret_5_fu_120">8, 0, 8, 0</column>
<column name="ret_fu_100">8, 0, 8, 0</column>
<column name="icmp_ln1019_reg_563">64, 32, 1, 0</column>
<column name="icmp_ln1027_reg_544">64, 32, 1, 0</column>
<column name="p_Val2_2_reg_574">64, 32, 8, 0</column>
<column name="p_Val2_4_reg_581">64, 32, 8, 0</column>
<column name="p_Val2_s_reg_567">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din1">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din2">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din3">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din4">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din5">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din6">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din7">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din8">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din9">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din10">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_din11">out, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_dout0">in, 8, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="grp_xFapplygaussian3x3_0_s_fu_192_p_ce">out, 1, ap_ctrl_hs, xfGaussianFilter3x3&lt;0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840&gt;_Pipeline_Col_Loop, return value</column>
<column name="in_mat_data1_dout">in, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_empty_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_read">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="out_mat_data2_din">out, 8, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_num_data_valid">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_fifo_cap">in, 2, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_full_n">in, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="out_mat_data2_write">out, 1, ap_fifo, out_mat_data2, pointer</column>
<column name="img_width">in, 16, ap_none, img_width, scalar</column>
<column name="tp_V">in, 2, ap_none, tp_V, scalar</column>
<column name="mid_V">in, 2, ap_none, mid_V, scalar</column>
<column name="bottom_V">in, 2, ap_none, bottom_V, scalar</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
<column name="buf_V_2_address0">out, 12, ap_memory, buf_V_2, array</column>
<column name="buf_V_2_ce0">out, 1, ap_memory, buf_V_2, array</column>
<column name="buf_V_2_q0">in, 8, ap_memory, buf_V_2, array</column>
<column name="buf_V_2_address1">out, 12, ap_memory, buf_V_2, array</column>
<column name="buf_V_2_ce1">out, 1, ap_memory, buf_V_2, array</column>
<column name="buf_V_2_we1">out, 1, ap_memory, buf_V_2, array</column>
<column name="buf_V_2_d1">out, 8, ap_memory, buf_V_2, array</column>
<column name="buf_V_1_address0">out, 12, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_ce0">out, 1, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_q0">in, 8, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_address1">out, 12, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_ce1">out, 1, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_we1">out, 1, ap_memory, buf_V_1, array</column>
<column name="buf_V_1_d1">out, 8, ap_memory, buf_V_1, array</column>
<column name="buf_V_address0">out, 12, ap_memory, buf_V, array</column>
<column name="buf_V_ce0">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_q0">in, 8, ap_memory, buf_V, array</column>
<column name="buf_V_address1">out, 12, ap_memory, buf_V, array</column>
<column name="buf_V_ce1">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_we1">out, 1, ap_memory, buf_V, array</column>
<column name="buf_V_d1">out, 8, ap_memory, buf_V, array</column>
<column name="cmp_i_i201_i">in, 1, ap_none, cmp_i_i201_i, scalar</column>
<column name="p_Val2_7_out">out, 8, ap_vld, p_Val2_7_out, pointer</column>
<column name="p_Val2_7_out_ap_vld">out, 1, ap_vld, p_Val2_7_out, pointer</column>
<column name="p_Val2_6_out">out, 8, ap_vld, p_Val2_6_out, pointer</column>
<column name="p_Val2_6_out_ap_vld">out, 1, ap_vld, p_Val2_6_out, pointer</column>
<column name="p_Val2_4_out">out, 8, ap_vld, p_Val2_4_out, pointer</column>
<column name="p_Val2_4_out_ap_vld">out, 1, ap_vld, p_Val2_4_out, pointer</column>
<column name="p_Val2_3_out">out, 8, ap_vld, p_Val2_3_out, pointer</column>
<column name="p_Val2_3_out_ap_vld">out, 1, ap_vld, p_Val2_3_out, pointer</column>
<column name="p_Val2_1_out">out, 8, ap_vld, p_Val2_1_out, pointer</column>
<column name="p_Val2_1_out_ap_vld">out, 1, ap_vld, p_Val2_1_out, pointer</column>
<column name="p_Val2_out">out, 8, ap_vld, p_Val2_out, pointer</column>
<column name="p_Val2_out_ap_vld">out, 1, ap_vld, p_Val2_out, pointer</column>
</table>
</item>
</section>
</profile>
