# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv_j.ip_user_files/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/sim/BRAM_32B_SDP_blk_mem_gen_0_0.v" \
"../../../../riscv_j.ip_user_files/bd/BRAM_32B_SDP/sim/BRAM_32B_SDP.v" \

sv xil_defaultlib  \
"../../../../riscv_j.srcs/sources_1/new/data_mmu.sv" \
"../../../../riscv_j.srcs/sources_1/new/register_file.sv" \
"../../../../riscv_j.srcs/sim_1/new/mmu_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
