Time resolution is 1 ps
$stop called at time : 190 ns : File "C:/Users/denis/Verilog_projects/Lab_8/ex_3/ex_3.srcs/sim_1/new/reg_tb.v" Line 58
