{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570608036176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570608036204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 02:00:36 2019 " "Processing started: Wed Oct  9 02:00:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570608036204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608036204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608036204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570608036465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570608036465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570608045453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController_tb " "Found entity 1: CursorController_tb" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570608045454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570608045454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Board.sv 1 1 " "Found 1 design units, including 1 entities, in source file Board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570608045455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Board " "Elaborating entity \"Board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570608045502 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pos_available Board.sv(9) " "Verilog HDL Always Construct warning at Board.sv(9): inferring latch(es) for variable \"current_pos_available\", which holds its previous value in one or more paths through the always construct" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570608045504 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pos_available Board.sv(30) " "Inferred latch for \"current_pos_available\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045504 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[8\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[8\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045504 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[8\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[8\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[7\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[7\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[7\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[7\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[6\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[6\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[6\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[6\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[5\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[5\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[5\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[5\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[4\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[4\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[4\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[4\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[3\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[3\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[3\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[3\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[2\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[2\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[2\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[2\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[1\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[1\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045505 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[1\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[1\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045506 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[0\]\[0\] Board.sv(30) " "Inferred latch for \"board_status\[0\]\[0\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045506 "|Board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status\[0\]\[1\] Board.sv(30) " "Inferred latch for \"board_status\[0\]\[1\]\" at Board.sv(30)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608045506 "|Board"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[8\]\[0\]\$latch " "Latch board_status\[8\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045963 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[8\]\[1\]\$latch " "Latch board_status\[8\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045963 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[7\]\[0\]\$latch " "Latch board_status\[7\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[7\]\[1\]\$latch " "Latch board_status\[7\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[6\]\[0\]\$latch " "Latch board_status\[6\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[6\]\[1\]\$latch " "Latch board_status\[6\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[5\]\[0\]\$latch " "Latch board_status\[5\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[5\]\[1\]\$latch " "Latch board_status\[5\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[4\]\[0\]\$latch " "Latch board_status\[4\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[4\]\[1\]\$latch " "Latch board_status\[4\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[3\]\[0\]\$latch " "Latch board_status\[3\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[3\]\[1\]\$latch " "Latch board_status\[3\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[2\]\[0\]\$latch " "Latch board_status\[2\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[2\]\[1\]\$latch " "Latch board_status\[2\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[1\]\[0\]\$latch " "Latch board_status\[1\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[1\]\[1\]\$latch " "Latch board_status\[1\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[0\]\[0\]\$latch " "Latch board_status\[0\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA confirm_pos_i " "Ports D and ENA on the latch are fed by the same signal confirm_pos_i" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "board_status\[0\]\[1\]\$latch " "Latch board_status\[0\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cursor_i\[0\] " "Ports D and ENA on the latch are fed by the same signal cursor_i\[0\]" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570608045964 ""}  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570608045964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570608046121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570608046398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570608046398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570608046427 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570608046427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570608046427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570608046427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570608046432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 02:00:46 2019 " "Processing ended: Wed Oct  9 02:00:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570608046432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570608046432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570608046432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570608046432 ""}
