Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Jan 20 22:12:30 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   21          
TIMING-20  Warning   Non-clocked latch               256         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1280)
---------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: buttons[0] (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rom_i/count_r_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rom_i/count_r_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rom_i/count_r_reg[2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rom_i/count_r_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.017        0.000                      0                   24        0.250        0.000                      0                   24        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.017        0.000                      0                   24        0.250        0.000                      0                   24        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.944ns (31.907%)  route 2.015ns (68.093%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[0]/Q
                         net (fo=84, routed)          2.015     7.683    rom_i/count_r_reg[0]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.807 r  rom_i/leds_out[13]_i_7/O
                         net (fo=1, routed)           0.000     7.807    rom_i/leds_out[13]_i_7_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I1_O)      0.214     8.021 r  rom_i/leds_out_reg[13]_i_3/O
                         net (fo=1, routed)           0.000     8.021    rom_i/leds_out_reg[13]_i_3_n_0
    SLICE_X10Y37         MUXF8 (Prop_muxf8_I1_O)      0.088     8.109 r  rom_i/leds_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.109    rom_i/rom[0]_15[13]
    SLICE_X10Y37         FDRE                                         r  rom_i/leds_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    rom_i/CLK
    SLICE_X10Y37         FDRE                                         r  rom_i/leds_out_reg[13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)        0.113    15.126    rom_i/leds_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 1.061ns (37.070%)  route 1.801ns (62.930%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     5.628 r  rom_i/count_r_reg[2]/Q
                         net (fo=50, routed)          1.801     7.429    rom_i/count_r_reg[2]
    SLICE_X8Y37          MUXF7 (Prop_muxf7_S_O)       0.485     7.914 r  rom_i/leds_out_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     7.914    rom_i/leds_out_reg[12]_i_2_n_0
    SLICE_X8Y37          MUXF8 (Prop_muxf8_I0_O)      0.098     8.012 r  rom_i/leds_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.012    rom_i/rom[0]_15[12]
    SLICE_X8Y37          FDRE                                         r  rom_i/leds_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    rom_i/CLK
    SLICE_X8Y37          FDRE                                         r  rom_i/leds_out_reg[12]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.113    15.125    rom_i/leds_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.981ns (35.979%)  route 1.746ns (64.021%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[1]/Q
                         net (fo=83, routed)          1.746     7.414    rom_i/count_r_reg[1]
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.538 r  rom_i/leds_out[14]_i_4/O
                         net (fo=1, routed)           0.000     7.538    rom_i/leds_out[14]_i_4_n_0
    SLICE_X10Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     7.779 r  rom_i/leds_out_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     7.779    rom_i/leds_out_reg[14]_i_2_n_0
    SLICE_X10Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     7.877 r  rom_i/leds_out_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     7.877    rom_i/rom[0]_15[14]
    SLICE_X10Y35         FDRE                                         r  rom_i/leds_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    rom_i/CLK
    SLICE_X10Y35         FDRE                                         r  rom_i/leds_out_reg[14]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.113    15.125    rom_i/leds_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.061ns (41.072%)  route 1.522ns (58.929%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     5.628 r  rom_i/count_r_reg[2]/Q
                         net (fo=50, routed)          1.522     7.151    rom_i/count_r_reg[2]
    SLICE_X8Y33          MUXF7 (Prop_muxf7_S_O)       0.485     7.636 r  rom_i/leds_out_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     7.636    rom_i/leds_out_reg[9]_i_2_n_0
    SLICE_X8Y33          MUXF8 (Prop_muxf8_I0_O)      0.098     7.734 r  rom_i/leds_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.734    rom_i/rom[0]_15[9]
    SLICE_X8Y33          FDRE                                         r  rom_i/leds_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    rom_i/CLK
    SLICE_X8Y33          FDRE                                         r  rom_i/leds_out_reg[9]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.113    15.122    rom_i/leds_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.981ns (38.343%)  route 1.577ns (61.657%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[1]/Q
                         net (fo=83, routed)          1.577     7.246    rom_i/count_r_reg[1]
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.370 r  rom_i/leds_out[15]_i_4/O
                         net (fo=1, routed)           0.000     7.370    rom_i/leds_out[15]_i_4_n_0
    SLICE_X10Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     7.611 r  rom_i/leds_out_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     7.611    rom_i/leds_out_reg[15]_i_2_n_0
    SLICE_X10Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     7.709 r  rom_i/leds_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     7.709    rom_i/rom[0]_15[15]
    SLICE_X10Y34         FDRE                                         r  rom_i/leds_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    rom_i/CLK
    SLICE_X10Y34         FDRE                                         r  rom_i/leds_out_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)        0.113    15.124    rom_i/leds_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 1.049ns (40.628%)  route 1.533ns (59.372%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     5.628 r  rom_i/count_r_reg[2]/Q
                         net (fo=50, routed)          1.533     7.161    rom_i/count_r_reg[2]
    SLICE_X1Y38          MUXF7 (Prop_muxf7_S_O)       0.467     7.628 r  rom_i/leds_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     7.628    rom_i/leds_out_reg[3]_i_2_n_0
    SLICE_X1Y38          MUXF8 (Prop_muxf8_I0_O)      0.104     7.732 r  rom_i/leds_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.732    rom_i/rom[0]_15[3]
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    14.857    rom_i/CLK
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.064    15.160    rom_i/leds_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.981ns (37.831%)  route 1.612ns (62.169%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[0]/Q
                         net (fo=84, routed)          1.612     7.280    rom_i/count_r_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I4_O)        0.124     7.404 r  rom_i/leds_out[1]_i_4/O
                         net (fo=1, routed)           0.000     7.404    rom_i/leds_out[1]_i_4_n_0
    SLICE_X2Y37          MUXF7 (Prop_muxf7_I0_O)      0.241     7.645 r  rom_i/leds_out_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     7.645    rom_i/leds_out_reg[1]_i_2_n_0
    SLICE_X2Y37          MUXF8 (Prop_muxf8_I0_O)      0.098     7.743 r  rom_i/leds_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.743    rom_i/rom[0]_15[1]
    SLICE_X2Y37          FDRE                                         r  rom_i/leds_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.515    14.856    rom_i/CLK
    SLICE_X2Y37          FDRE                                         r  rom_i/leds_out_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)        0.113    15.208    rom_i/leds_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.981ns (38.355%)  route 1.577ns (61.645%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[0]/Q
                         net (fo=84, routed)          1.577     7.245    rom_i/count_r_reg[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  rom_i/leds_out[6]_i_4/O
                         net (fo=1, routed)           0.000     7.369    rom_i/leds_out[6]_i_4_n_0
    SLICE_X6Y35          MUXF7 (Prop_muxf7_I0_O)      0.241     7.610 r  rom_i/leds_out_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     7.610    rom_i/leds_out_reg[6]_i_2_n_0
    SLICE_X6Y35          MUXF8 (Prop_muxf8_I0_O)      0.098     7.708 r  rom_i/leds_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.708    rom_i/rom[0]_15[6]
    SLICE_X6Y35          FDRE                                         r  rom_i/leds_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    rom_i/CLK
    SLICE_X6Y35          FDRE                                         r  rom_i/leds_out_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.113    15.191    rom_i/leds_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.987ns (39.739%)  route 1.497ns (60.261%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[1]/Q
                         net (fo=83, routed)          1.497     7.165    rom_i/count_r_reg[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  rom_i/leds_out[8]_i_5/O
                         net (fo=1, routed)           0.000     7.289    rom_i/leds_out[8]_i_5_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I1_O)      0.247     7.536 r  rom_i/leds_out_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     7.536    rom_i/leds_out_reg[8]_i_2_n_0
    SLICE_X10Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     7.634 r  rom_i/leds_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.634    rom_i/rom[0]_15[8]
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.443    14.784    rom_i/CLK
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.113    15.122    rom_i/leds_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 rom_i/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.953ns (38.717%)  route 1.508ns (61.283%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.629     5.150    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  rom_i/count_r_reg[1]/Q
                         net (fo=83, routed)          1.508     7.177    rom_i/count_r_reg[1]
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.301 r  rom_i/leds_out[10]_i_7/O
                         net (fo=1, routed)           0.000     7.301    rom_i/leds_out[10]_i_7_n_0
    SLICE_X4Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     7.518 r  rom_i/leds_out_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     7.518    rom_i/leds_out_reg[10]_i_3_n_0
    SLICE_X4Y36          MUXF8 (Prop_muxf8_I1_O)      0.094     7.612 r  rom_i/leds_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.612    rom_i/rom[0]_15[10]
    SLICE_X4Y36          FDRE                                         r  rom_i/leds_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512    14.853    rom_i/CLK
    SLICE_X4Y36          FDRE                                         r  rom_i/leds_out_reg[10]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.064    15.142    rom_i/leds_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  7.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.260%)  route 0.162ns (43.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[3]/Q
                         net (fo=33, routed)          0.162     1.799    rom_i/count_r_reg[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  rom_i/count_r[3]_i_2/O
                         net (fo=1, routed)           0.000     1.844    rom_i/count_r[3]_i_2_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.593    rom_i/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.244ns (59.732%)  route 0.164ns (40.268%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[3]/Q
                         net (fo=33, routed)          0.164     1.801    rom_i/count_r_reg[3]
    SLICE_X3Y32          MUXF8 (Prop_muxf8_S_O)       0.080     1.881 r  rom_i/leds_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    rom_i/rom[0]_15[0]
    SLICE_X3Y32          FDRE                                         r  rom_i/leds_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    rom_i/CLK
    SLICE_X3Y32          FDRE                                         r  rom_i/leds_out_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.590    rom_i/leds_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.245ns (51.681%)  route 0.229ns (48.319%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[3]/Q
                         net (fo=33, routed)          0.229     1.865    rom_i/count_r_reg[3]
    SLICE_X2Y33          MUXF8 (Prop_muxf8_S_O)       0.081     1.946 r  rom_i/leds_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.946    rom_i/rom[0]_15[5]
    SLICE_X2Y33          FDRE                                         r  rom_i/leds_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    rom_i/CLK
    SLICE_X2Y33          FDRE                                         r  rom_i/leds_out_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.134     1.621    rom_i/leds_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.304ns (57.911%)  route 0.221ns (42.089%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[0]/Q
                         net (fo=84, routed)          0.221     1.857    rom_i/count_r_reg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  rom_i/leds_out[11]_i_4/O
                         net (fo=1, routed)           0.000     1.902    rom_i/leds_out[11]_i_4_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.073     1.975 r  rom_i/leds_out_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     1.975    rom_i/leds_out_reg[11]_i_2_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.022     1.997 r  rom_i/leds_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.997    rom_i/rom[0]_15[11]
    SLICE_X6Y32          FDRE                                         r  rom_i/leds_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.856     1.983    rom_i/CLK
    SLICE_X6Y32          FDRE                                         r  rom_i/leds_out_reg[11]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.134     1.639    rom_i/leds_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/count_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.249ns (50.322%)  route 0.246ns (49.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  rom_i/count_r_reg[2]/Q
                         net (fo=50, routed)          0.246     1.866    rom_i/count_r_reg[2]
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.101     1.967 r  rom_i/count_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.967    rom_i/count_r[2]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131     1.603    rom_i/count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rom_i/count_r_update.up_select_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.708%)  route 0.304ns (59.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    rom_i/CLK
    SLICE_X2Y33          FDRE                                         r  rom_i/count_r_update.up_select_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  rom_i/count_r_update.up_select_prev_reg/Q
                         net (fo=4, routed)           0.304     1.942    rom_i/up_select_prev
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.987 r  rom_i/count_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    rom_i/count_r[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120     1.606    rom_i/count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.245ns (43.440%)  route 0.319ns (56.560%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[3]/Q
                         net (fo=33, routed)          0.319     1.955    rom_i/count_r_reg[3]
    SLICE_X10Y32         MUXF8 (Prop_muxf8_S_O)       0.081     2.036 r  rom_i/leds_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.036    rom_i/rom[0]_15[8]
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    rom_i/CLK
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.134     1.611    rom_i/leds_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.290ns (49.607%)  route 0.295ns (50.393%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[1]/Q
                         net (fo=83, routed)          0.295     1.931    rom_i/count_r_reg[1]
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  rom_i/leds_out[7]_i_6/O
                         net (fo=1, routed)           0.000     1.976    rom_i/leds_out[7]_i_6_n_0
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I0_O)      0.062     2.038 r  rom_i/leds_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     2.038    rom_i/leds_out_reg[7]_i_3_n_0
    SLICE_X4Y33          MUXF8 (Prop_muxf8_I1_O)      0.019     2.057 r  rom_i/leds_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.057    rom_i/rom[0]_15[7]
    SLICE_X4Y33          FDRE                                         r  rom_i/leds_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.857     1.984    rom_i/CLK
    SLICE_X4Y33          FDRE                                         r  rom_i/leds_out_reg[7]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.611    rom_i/leds_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.063%)  route 0.387ns (64.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  rom_i/count_r_reg[0]/Q
                         net (fo=84, routed)          0.387     2.023    rom_i/count_r_reg[0]
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.045     2.068 r  rom_i/count_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.068    rom_i/count_r[0]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.858     1.985    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.593    rom_i/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rom_i/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_i/leds_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.245ns (37.740%)  route 0.404ns (62.260%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/count_r_reg[3]/Q
                         net (fo=33, routed)          0.404     2.040    rom_i/count_r_reg[3]
    SLICE_X10Y34         MUXF8 (Prop_muxf8_S_O)       0.081     2.121 r  rom_i/leds_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.121    rom_i/rom[0]_15[15]
    SLICE_X10Y34         FDRE                                         r  rom_i/leds_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    rom_i/CLK
    SLICE_X10Y34         FDRE                                         r  rom_i/leds_out_reg[15]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.134     1.613    rom_i/leds_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    rom_i/count_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    rom_i/count_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    rom_i/count_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    rom_i/count_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    rom_i/count_r_update.down_select_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    rom_i/count_r_update.up_select_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    rom_i/leds_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    rom_i/leds_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    rom_i/leds_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    rom_i/count_r_update.down_select_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    rom_i/count_r_update.down_select_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    rom_i/count_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    rom_i/count_r_update.down_select_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    rom_i/count_r_update.down_select_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            rom_i/rom_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 1.464ns (25.770%)  route 4.216ns (74.230%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[11]_inst/O
                         net (fo=16, routed)          4.216     5.680    rom_i/switches_in[11]
    SLICE_X6Y34          LDCE                                         r  rom_i/rom_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            rom_i/rom_reg[8][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 1.464ns (25.922%)  route 4.183ns (74.078%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[11]_inst/O
                         net (fo=16, routed)          4.183     5.647    rom_i/switches_in[11]
    SLICE_X5Y35          LDCE                                         r  rom_i/rom_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            rom_i/rom_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.618ns  (logic 1.452ns (25.849%)  route 4.166ns (74.151%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_IBUF[9]_inst/O
                         net (fo=16, routed)          4.166     5.618    rom_i/switches_in[9]
    SLICE_X10Y31         LDCE                                         r  rom_i/rom_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            rom_i/rom_reg[14][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.541ns  (logic 1.464ns (26.416%)  route 4.078ns (73.584%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[11]_inst/O
                         net (fo=16, routed)          4.078     5.541    rom_i/switches_in[11]
    SLICE_X7Y33          LDCE                                         r  rom_i/rom_reg[14][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            rom_i/rom_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.514ns  (logic 1.464ns (26.547%)  route 4.050ns (73.453%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[11]_inst/O
                         net (fo=16, routed)          4.050     5.514    rom_i/switches_in[11]
    SLICE_X4Y34          LDCE                                         r  rom_i/rom_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            rom_i/rom_reg[11][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.491ns  (logic 1.464ns (26.659%)  route 4.027ns (73.341%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[11]_inst/O
                         net (fo=16, routed)          4.027     5.491    rom_i/switches_in[11]
    SLICE_X7Y34          LDCE                                         r  rom_i/rom_reg[11][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[13]
                            (input port)
  Destination:            rom_i/rom_reg[2][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.456ns  (logic 1.453ns (26.628%)  route 4.003ns (73.372%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches[13] (IN)
                         net (fo=0)                   0.000     0.000    switches[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_IBUF[13]_inst/O
                         net (fo=16, routed)          4.003     5.456    rom_i/switches_in[13]
    SLICE_X10Y40         LDCE                                         r  rom_i/rom_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            rom_i/rom_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.442ns  (logic 1.452ns (26.684%)  route 3.990ns (73.316%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_IBUF[9]_inst/O
                         net (fo=16, routed)          3.990     5.442    rom_i/switches_in[9]
    SLICE_X8Y30          LDCE                                         r  rom_i/rom_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[13]
                            (input port)
  Destination:            rom_i/rom_reg[4][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.437ns  (logic 1.453ns (26.722%)  route 3.984ns (73.278%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches[13] (IN)
                         net (fo=0)                   0.000     0.000    switches[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_IBUF[13]_inst/O
                         net (fo=16, routed)          3.984     5.437    rom_i/switches_in[13]
    SLICE_X9Y40          LDCE                                         r  rom_i/rom_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            rom_i/rom_reg[1][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.425ns  (logic 1.452ns (26.769%)  route 3.973ns (73.231%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  switches_IBUF[9]_inst/O
                         net (fo=16, routed)          3.973     5.425    rom_i/switches_in[9]
    SLICE_X9Y32          LDCE                                         r  rom_i/rom_reg[1][9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            rom_i/rom_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.221ns (25.816%)  route 0.635ns (74.184%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=16, routed)          0.635     0.856    rom_i/switches_in[0]
    SLICE_X3Y30          LDCE                                         r  rom_i/rom_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            rom_i/rom_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.227ns (26.484%)  route 0.630ns (73.516%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_IBUF[7]_inst/O
                         net (fo=16, routed)          0.630     0.857    rom_i/switches_in[7]
    SLICE_X0Y33          LDCE                                         r  rom_i/rom_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            rom_i/rom_reg[15][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.227ns (24.996%)  route 0.681ns (75.004%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_IBUF[7]_inst/O
                         net (fo=16, routed)          0.681     0.908    rom_i/switches_in[7]
    SLICE_X2Y34          LDCE                                         r  rom_i/rom_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            rom_i/rom_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.227ns (24.872%)  route 0.685ns (75.128%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_IBUF[7]_inst/O
                         net (fo=16, routed)          0.685     0.912    rom_i/switches_in[7]
    SLICE_X4Y34          LDCE                                         r  rom_i/rom_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            rom_i/rom_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.234ns (25.631%)  route 0.679ns (74.369%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_IBUF[5]_inst/O
                         net (fo=16, routed)          0.679     0.913    rom_i/switches_in[5]
    SLICE_X0Y31          LDCE                                         r  rom_i/rom_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            rom_i/rom_reg[12][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.232ns (25.215%)  route 0.688ns (74.785%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[2]_inst/O
                         net (fo=16, routed)          0.688     0.919    rom_i/switches_in[2]
    SLICE_X0Y34          LDCE                                         r  rom_i/rom_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            rom_i/rom_reg[13][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.219ns (23.515%)  route 0.712ns (76.485%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_IBUF[4]_inst/O
                         net (fo=16, routed)          0.712     0.931    rom_i/switches_in[4]
    SLICE_X1Y31          LDCE                                         r  rom_i/rom_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            rom_i/rom_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.221ns (23.625%)  route 0.714ns (76.375%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=16, routed)          0.714     0.935    rom_i/switches_in[0]
    SLICE_X5Y31          LDCE                                         r  rom_i/rom_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            rom_i/rom_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.221ns (23.520%)  route 0.718ns (76.480%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=16, routed)          0.718     0.939    rom_i/switches_in[0]
    SLICE_X3Y31          LDCE                                         r  rom_i/rom_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            rom_i/rom_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.221ns (23.520%)  route 0.718ns (76.480%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=16, routed)          0.718     0.939    rom_i/switches_in[0]
    SLICE_X2Y31          LDCE                                         r  rom_i/rom_reg[4][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_i/leds_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.039ns (46.921%)  route 4.570ns (53.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    rom_i/CLK
    SLICE_X10Y34         FDRE                                         r  rom_i/leds_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  rom_i/leds_out_reg[15]/Q
                         net (fo=1, routed)           4.570    10.171    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.692 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.692    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 4.036ns (49.228%)  route 4.163ns (50.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    rom_i/CLK
    SLICE_X8Y37          FDRE                                         r  rom_i/leds_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  rom_i/leds_out_reg[12]/Q
                         net (fo=1, routed)           4.163     9.767    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.285 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.285    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 4.025ns (49.147%)  route 4.165ns (50.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    rom_i/CLK
    SLICE_X10Y37         FDRE                                         r  rom_i/leds_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  rom_i/leds_out_reg[13]/Q
                         net (fo=1, routed)           4.165     9.769    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.277 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.277    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.033ns (51.001%)  route 3.875ns (48.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    rom_i/CLK
    SLICE_X10Y35         FDRE                                         r  rom_i/leds_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  rom_i/leds_out_reg[14]/Q
                         net (fo=1, routed)           3.875     9.478    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.994 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.994    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.022ns (54.961%)  route 3.296ns (45.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.626     5.147    rom_i/CLK
    SLICE_X6Y32          FDRE                                         r  rom_i/leds_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  rom_i/leds_out_reg[11]/Q
                         net (fo=1, routed)           3.296     8.961    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.465 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.465    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 3.981ns (54.598%)  route 3.311ns (45.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    rom_i/CLK
    SLICE_X4Y36          FDRE                                         r  rom_i/leds_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rom_i/leds_out_reg[10]/Q
                         net (fo=1, routed)           3.311     8.918    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.443 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.443    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 4.026ns (55.324%)  route 3.251ns (44.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.561     5.082    rom_i/CLK
    SLICE_X8Y33          FDRE                                         r  rom_i/leds_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  rom_i/leds_out_reg[9]/Q
                         net (fo=1, routed)           3.251     8.852    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.360 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.360    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.024ns (58.120%)  route 2.900ns (41.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.630     5.151    rom_i/CLK
    SLICE_X6Y35          FDRE                                         r  rom_i/leds_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  rom_i/leds_out_reg[6]/Q
                         net (fo=1, routed)           2.900     8.569    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.075 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.075    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 3.957ns (57.646%)  route 2.907ns (42.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.627     5.148    rom_i/CLK
    SLICE_X4Y33          FDRE                                         r  rom_i/leds_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rom_i/leds_out_reg[7]/Q
                         net (fo=1, routed)           2.907     8.511    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.012 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.012    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 4.022ns (58.622%)  route 2.839ns (41.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.560     5.081    rom_i/CLK
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rom_i/leds_out_reg[8]/Q
                         net (fo=1, routed)           2.839     8.438    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.942 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.942    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_i/leds_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.395ns (77.987%)  route 0.394ns (22.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.592     1.475    rom_i/CLK
    SLICE_X2Y37          FDRE                                         r  rom_i/leds_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  rom_i/leds_out_reg[1]/Q
                         net (fo=1, routed)           0.394     2.033    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.263 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.263    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.366ns (70.480%)  route 0.572ns (29.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    rom_i/CLK
    SLICE_X2Y36          FDRE                                         r  rom_i/leds_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  rom_i/leds_out_reg[2]/Q
                         net (fo=1, routed)           0.572     2.210    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.412 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.412    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.351ns (68.919%)  route 0.609ns (31.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.591     1.474    rom_i/CLK
    SLICE_X1Y34          FDRE                                         r  rom_i/leds_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rom_i/leds_out_reg[4]/Q
                         net (fo=1, routed)           0.609     2.224    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.434 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.434    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.351ns (68.252%)  route 0.628ns (31.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.476    rom_i/CLK
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  rom_i/leds_out_reg[3]/Q
                         net (fo=1, routed)           0.628     2.246    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.456 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.456    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.347ns (65.162%)  route 0.720ns (34.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X3Y32          FDRE                                         r  rom_i/leds_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rom_i/leds_out_reg[0]/Q
                         net (fo=1, routed)           0.720     2.333    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.539 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.539    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.380ns (65.703%)  route 0.720ns (34.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.590     1.473    rom_i/CLK
    SLICE_X2Y33          FDRE                                         r  rom_i/leds_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  rom_i/leds_out_reg[5]/Q
                         net (fo=1, routed)           0.720     2.357    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.573 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.573    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.343ns (60.574%)  route 0.874ns (39.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.588     1.471    rom_i/CLK
    SLICE_X4Y33          FDRE                                         r  rom_i/leds_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  rom_i/leds_out_reg[7]/Q
                         net (fo=1, routed)           0.874     2.486    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.688 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.688    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.371ns (61.492%)  route 0.859ns (38.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.589     1.472    rom_i/CLK
    SLICE_X6Y35          FDRE                                         r  rom_i/leds_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rom_i/leds_out_reg[6]/Q
                         net (fo=1, routed)           0.859     2.495    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.702 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.702    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.369ns (60.103%)  route 0.909ns (39.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    rom_i/CLK
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  rom_i/leds_out_reg[8]/Q
                         net (fo=1, routed)           0.909     2.516    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.721 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.721    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_i/leds_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.373ns (54.656%)  route 1.139ns (45.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    rom_i/CLK
    SLICE_X8Y33          FDRE                                         r  rom_i/leds_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  rom_i/leds_out_reg[9]/Q
                         net (fo=1, routed)           1.139     2.747    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.957 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.957    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            rom_i/count_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.576ns (38.587%)  route 2.509ns (61.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           1.966     3.419    rom_i/buttons_IBUF[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.543 r  rom_i/count_r[3]_i_1/O
                         net (fo=4, routed)           0.543     4.085    rom_i/count_r[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[0]/C

Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            rom_i/count_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.576ns (38.587%)  route 2.509ns (61.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           1.966     3.419    rom_i/buttons_IBUF[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.543 r  rom_i/count_r[3]_i_1/O
                         net (fo=4, routed)           0.543     4.085    rom_i/count_r[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C

Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            rom_i/count_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.576ns (38.587%)  route 2.509ns (61.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           1.966     3.419    rom_i/buttons_IBUF[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.543 r  rom_i/count_r[3]_i_1/O
                         net (fo=4, routed)           0.543     4.085    rom_i/count_r[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C

Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            rom_i/count_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 1.576ns (38.587%)  route 2.509ns (61.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           1.966     3.419    rom_i/buttons_IBUF[2]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.543 r  rom_i/count_r[3]_i_1/O
                         net (fo=4, routed)           0.543     4.085    rom_i/count_r[3]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            rom_i/count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 1.575ns (44.403%)  route 1.972ns (55.597%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=5, routed)           1.972     3.424    rom_i/buttons_IBUF[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.124     3.548 r  rom_i/count_r[3]_i_2/O
                         net (fo=1, routed)           0.000     3.548    rom_i/count_r[3]_i_2_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[3]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            rom_i/count_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 1.599ns (46.725%)  route 1.823ns (53.275%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=5, routed)           1.823     3.275    rom_i/buttons_IBUF[1]
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.148     3.423 r  rom_i/count_r[2]_i_1/O
                         net (fo=1, routed)           0.000     3.423    rom_i/count_r[2]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[2]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            rom_i/count_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.399ns  (logic 1.575ns (46.349%)  route 1.823ns (53.651%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=5, routed)           1.823     3.275    rom_i/buttons_IBUF[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.124     3.399 r  rom_i/count_r[1]_i_1/O
                         net (fo=1, routed)           0.000     3.399    rom_i/count_r[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.511     4.852    rom_i/CLK
    SLICE_X2Y32          FDRE                                         r  rom_i/count_r_reg[1]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            rom_i/count_r_update.up_select_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.394ns  (logic 1.451ns (42.756%)  route 1.943ns (57.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=5, routed)           1.943     3.394    rom_i/buttons_IBUF[1]
    SLICE_X2Y33          FDRE                                         r  rom_i/count_r_update.up_select_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.853    rom_i/CLK
    SLICE_X2Y33          FDRE                                         r  rom_i/count_r_update.up_select_prev_reg/C

Slack:                    inf
  Source:                 buttons[4]
                            (input port)
  Destination:            rom_i/count_r_update.down_select_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 1.452ns (48.950%)  route 1.515ns (51.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  buttons[4] (IN)
                         net (fo=0)                   0.000     0.000    buttons[4]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  buttons_IBUF[4]_inst/O
                         net (fo=2, routed)           1.515     2.967    rom_i/buttons_IBUF[2]
    SLICE_X2Y30          FDRE                                         r  rom_i/count_r_update.down_select_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508     4.849    rom_i/CLK
    SLICE_X2Y30          FDRE                                         r  rom_i/count_r_update.down_select_prev_reg/C

Slack:                    inf
  Source:                 rom_i/rom_reg[7][3]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 1.240ns (49.705%)  route 1.255ns (50.295%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          LDCE                         0.000     0.000 r  rom_i/rom_reg[7][3]/G
    SLICE_X7Y38          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  rom_i/rom_reg[7][3]/Q
                         net (fo=1, routed)           1.255     2.022    rom_i/rom_reg_n_0_[7][3]
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  rom_i/leds_out[3]_i_5/O
                         net (fo=1, routed)           0.000     2.146    rom_i/leds_out[3]_i_5_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.391 r  rom_i/leds_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     2.391    rom_i/leds_out_reg[3]_i_2_n_0
    SLICE_X1Y38          MUXF8 (Prop_muxf8_I0_O)      0.104     2.495 r  rom_i/leds_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.495    rom_i/rom[0]_15[3]
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516     4.857    rom_i/CLK
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_i/rom_reg[12][12]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.286ns (76.654%)  route 0.087ns (23.346%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          LDCE                         0.000     0.000 r  rom_i/rom_reg[12][12]/G
    SLICE_X9Y37          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rom_i/rom_reg[12][12]/Q
                         net (fo=1, routed)           0.087     0.245    rom_i/rom_reg_n_0_[12][12]
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.290 r  rom_i/leds_out[12]_i_7/O
                         net (fo=1, routed)           0.000     0.290    rom_i/leds_out[12]_i_7_n_0
    SLICE_X8Y37          MUXF7 (Prop_muxf7_I1_O)      0.064     0.354 r  rom_i/leds_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     0.354    rom_i/leds_out_reg[12]_i_3_n_0
    SLICE_X8Y37          MUXF8 (Prop_muxf8_I1_O)      0.019     0.373 r  rom_i/leds_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.373    rom_i/rom[0]_15[12]
    SLICE_X8Y37          FDRE                                         r  rom_i/leds_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    rom_i/CLK
    SLICE_X8Y37          FDRE                                         r  rom_i/leds_out_reg[12]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[12][5]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.286ns (73.472%)  route 0.103ns (26.528%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          LDCE                         0.000     0.000 r  rom_i/rom_reg[12][5]/G
    SLICE_X0Y34          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rom_i/rom_reg[12][5]/Q
                         net (fo=1, routed)           0.103     0.261    rom_i/rom_reg_n_0_[12][5]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  rom_i/leds_out[5]_i_7/O
                         net (fo=1, routed)           0.000     0.306    rom_i/leds_out[5]_i_7_n_0
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I1_O)      0.064     0.370 r  rom_i/leds_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     0.370    rom_i/leds_out_reg[5]_i_3_n_0
    SLICE_X2Y33          MUXF8 (Prop_muxf8_I1_O)      0.019     0.389 r  rom_i/leds_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.389    rom_i/rom[0]_15[5]
    SLICE_X2Y33          FDRE                                         r  rom_i/leds_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    rom_i/CLK
    SLICE_X2Y33          FDRE                                         r  rom_i/leds_out_reg[5]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[9][9]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.349ns (86.578%)  route 0.054ns (13.422%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          LDCE                         0.000     0.000 r  rom_i/rom_reg[9][9]/G
    SLICE_X9Y33          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  rom_i/rom_reg[9][9]/Q
                         net (fo=1, routed)           0.054     0.277    rom_i/rom_reg_n_0_[9][9]
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  rom_i/leds_out[9]_i_6/O
                         net (fo=1, routed)           0.000     0.322    rom_i/leds_out[9]_i_6_n_0
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I0_O)      0.062     0.384 r  rom_i/leds_out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.384    rom_i/leds_out_reg[9]_i_3_n_0
    SLICE_X8Y33          MUXF8 (Prop_muxf8_I1_O)      0.019     0.403 r  rom_i/leds_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.403    rom_i/rom[0]_15[9]
    SLICE_X8Y33          FDRE                                         r  rom_i/leds_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    rom_i/CLK
    SLICE_X8Y33          FDRE                                         r  rom_i/leds_out_reg[9]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[14][10]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.287ns (70.636%)  route 0.119ns (29.364%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  rom_i/rom_reg[14][10]/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rom_i/rom_reg[14][10]/Q
                         net (fo=1, routed)           0.119     0.277    rom_i/rom_reg_n_0_[14][10]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.045     0.322 r  rom_i/leds_out[10]_i_7/O
                         net (fo=1, routed)           0.000     0.322    rom_i/leds_out[10]_i_7_n_0
    SLICE_X4Y36          MUXF7 (Prop_muxf7_I1_O)      0.065     0.387 r  rom_i/leds_out_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     0.387    rom_i/leds_out_reg[10]_i_3_n_0
    SLICE_X4Y36          MUXF8 (Prop_muxf8_I1_O)      0.019     0.406 r  rom_i/leds_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.406    rom_i/rom[0]_15[10]
    SLICE_X4Y36          FDRE                                         r  rom_i/leds_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.859     1.986    rom_i/CLK
    SLICE_X4Y36          FDRE                                         r  rom_i/leds_out_reg[10]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[0][13]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.363ns (87.448%)  route 0.052ns (12.552%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         LDCE                         0.000     0.000 r  rom_i/rom_reg[0][13]/G
    SLICE_X11Y37         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  rom_i/rom_reg[0][13]/Q
                         net (fo=1, routed)           0.052     0.275    rom_i/rom_reg_n_0_[0][13]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  rom_i/leds_out[13]_i_4/O
                         net (fo=1, routed)           0.000     0.320    rom_i/leds_out[13]_i_4_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I0_O)      0.073     0.393 r  rom_i/leds_out_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     0.393    rom_i/leds_out_reg[13]_i_2_n_0
    SLICE_X10Y37         MUXF8 (Prop_muxf8_I0_O)      0.022     0.415 r  rom_i/leds_out_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.415    rom_i/rom[0]_15[13]
    SLICE_X10Y37         FDRE                                         r  rom_i/leds_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    rom_i/CLK
    SLICE_X10Y37         FDRE                                         r  rom_i/leds_out_reg[13]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[14][8]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.306ns (73.527%)  route 0.110ns (26.473%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         LDCE                         0.000     0.000 r  rom_i/rom_reg[14][8]/G
    SLICE_X10Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rom_i/rom_reg[14][8]/Q
                         net (fo=1, routed)           0.110     0.288    rom_i/rom_reg_n_0_[14][8]
    SLICE_X10Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.333 r  rom_i/leds_out[8]_i_7/O
                         net (fo=1, routed)           0.000     0.333    rom_i/leds_out[8]_i_7_n_0
    SLICE_X10Y32         MUXF7 (Prop_muxf7_I1_O)      0.064     0.397 r  rom_i/leds_out_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     0.397    rom_i/leds_out_reg[8]_i_3_n_0
    SLICE_X10Y32         MUXF8 (Prop_muxf8_I1_O)      0.019     0.416 r  rom_i/leds_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.416    rom_i/rom[0]_15[8]
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    rom_i/CLK
    SLICE_X10Y32         FDRE                                         r  rom_i/leds_out_reg[8]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[10][2]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.284ns (67.299%)  route 0.138ns (32.701%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          LDCE                         0.000     0.000 r  rom_i/rom_reg[10][2]/G
    SLICE_X0Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rom_i/rom_reg[10][2]/Q
                         net (fo=1, routed)           0.138     0.296    rom_i/rom_reg_n_0_[10][2]
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  rom_i/leds_out[2]_i_6/O
                         net (fo=1, routed)           0.000     0.341    rom_i/leds_out[2]_i_6_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.062     0.403 r  rom_i/leds_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     0.403    rom_i/leds_out_reg[2]_i_3_n_0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I1_O)      0.019     0.422 r  rom_i/leds_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.422    rom_i/rom[0]_15[2]
    SLICE_X2Y36          FDRE                                         r  rom_i/leds_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.861     1.988    rom_i/CLK
    SLICE_X2Y36          FDRE                                         r  rom_i/leds_out_reg[2]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[12][4]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.287ns (67.700%)  route 0.137ns (32.300%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          LDCE                         0.000     0.000 r  rom_i/rom_reg[12][4]/G
    SLICE_X0Y34          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rom_i/rom_reg[12][4]/Q
                         net (fo=1, routed)           0.137     0.295    rom_i/rom_reg_n_0_[12][4]
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  rom_i/leds_out[4]_i_7/O
                         net (fo=1, routed)           0.000     0.340    rom_i/leds_out[4]_i_7_n_0
    SLICE_X1Y34          MUXF7 (Prop_muxf7_I1_O)      0.065     0.405 r  rom_i/leds_out_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.405    rom_i/leds_out_reg[4]_i_3_n_0
    SLICE_X1Y34          MUXF8 (Prop_muxf8_I1_O)      0.019     0.424 r  rom_i/leds_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.424    rom_i/rom[0]_15[4]
    SLICE_X1Y34          FDRE                                         r  rom_i/leds_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.860     1.987    rom_i/CLK
    SLICE_X1Y34          FDRE                                         r  rom_i/leds_out_reg[4]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[14][1]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.286ns (66.952%)  route 0.141ns (33.048%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  rom_i/rom_reg[14][1]/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rom_i/rom_reg[14][1]/Q
                         net (fo=1, routed)           0.141     0.299    rom_i/rom_reg_n_0_[14][1]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  rom_i/leds_out[1]_i_7/O
                         net (fo=1, routed)           0.000     0.344    rom_i/leds_out[1]_i_7_n_0
    SLICE_X2Y37          MUXF7 (Prop_muxf7_I1_O)      0.064     0.408 r  rom_i/leds_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.408    rom_i/leds_out_reg[1]_i_3_n_0
    SLICE_X2Y37          MUXF8 (Prop_muxf8_I1_O)      0.019     0.427 r  rom_i/leds_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.427    rom_i/rom[0]_15[1]
    SLICE_X2Y37          FDRE                                         r  rom_i/leds_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     1.989    rom_i/CLK
    SLICE_X2Y37          FDRE                                         r  rom_i/leds_out_reg[1]/C

Slack:                    inf
  Source:                 rom_i/rom_reg[14][3]/G
                            (positive level-sensitive latch)
  Destination:            rom_i/leds_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.307ns (70.997%)  route 0.125ns (29.003%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          LDCE                         0.000     0.000 r  rom_i/rom_reg[14][3]/G
    SLICE_X2Y39          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rom_i/rom_reg[14][3]/Q
                         net (fo=1, routed)           0.125     0.303    rom_i/rom_reg_n_0_[14][3]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.045     0.348 r  rom_i/leds_out[3]_i_7/O
                         net (fo=1, routed)           0.000     0.348    rom_i/leds_out[3]_i_7_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.065     0.413 r  rom_i/leds_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.413    rom_i/leds_out_reg[3]_i_3_n_0
    SLICE_X1Y38          MUXF8 (Prop_muxf8_I1_O)      0.019     0.432 r  rom_i/leds_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.432    rom_i/rom[0]_15[3]
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.864     1.991    rom_i/CLK
    SLICE_X1Y38          FDRE                                         r  rom_i/leds_out_reg[3]/C





