# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000128 2048 190 1420 118784 23.7041 14.4527 411.659 419.512 869.466 869.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 3.2e-05 4096 170 7160 562688 229.276 134.845 18814.6 4080.64 23259.8 23260.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 6.4e-05 2048 200 1220 288000 35.731 28.3625 858.015 838.54 1760.75 1760.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.001024 1024 140 230 17920 0.761728 3.956 51.2689 56.0294 56.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 6.4e-05 2048 450 1330 277504 43.7767 28.2849 890.167 838.611 1800.97 1801.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 6.4e-05 2048 50 1610 219136 58.1701 28.3034 927.814 838.659 1853.11 1853.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 620 3.2e-05 2048 235 1870 274432 197.066 55.8406 1356.34 1671.4 3280.87 3281.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 0.000128 512 300 250 122880 7.48742 3.40787 20.2447 122.268 153.589 153.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 950 0.000128 2048 280 920 112640 24.3379 14.3445 259.655 419.539 718.007 718.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000512 1024 140 900 22528 3.2745 1.66787 23.478 59.7285 88.2918 88.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000128 2048 190 1420 118656 23.7404 14.379 471.213 419.314 928.786 928.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 3.2e-05 4096 170 7160 562752 229.919 134.986 22197.6 4032.87 26595.8 26596.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 6.4e-05 2048 200 1220 288000 35.8319 28.3299 975.007 838.084 1877.36 1877.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.001024 1024 140 230 17928 0.762144 4.52259 51.2837 56.6129 56.6694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 6.4e-05 2048 450 1330 277632 43.8683 28.4221 1017.45 838.124 1928 1928.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 6.4e-05 2048 50 1610 218880 58.3307 28.3584 1059.67 838.139 1984.66 1984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 620 3.2e-05 2048 235 1870 271872 197.739 55.9751 1549.82 1669.87 3473.63 3473.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 0.000128 512 300 250 122112 7.42614 3.41181 22.9912 120.131 154.143 154.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 950 0.000128 2048 280 920 112320 24.4101 14.3585 293.094 419.327 751.319 751.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000512 1024 140 900 21888 3.2735 1.64173 26.3218 59.3556 90.7373 90.8389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000128 2048 190 1420 119040 23.6643 14.4015 494.473 419.458 952.138 952.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 3.2e-05 4096 170 7160 562560 229.385 135.188 23091.1 4020.4 27476.5 27476.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 6.4e-05 2048 200 1220 288000 35.6828 28.4385 1023.06 838.483 1925.76 1925.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.001024 1024 140 230 17920 0.765888 4.75098 51.2861 56.8441 56.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 6.4e-05 2048 450 1330 277760 43.7271 28.3525 1066.55 838.49 1977.25 1977.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 6.4e-05 2048 50 1610 218880 58.2045 28.4488 1110.75 838.676 2036.24 2036.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 620 3.2e-05 2048 235 1870 276480 197.027 56.1091 1652.77 1676.45 3582.57 3582.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 0.000128 512 300 250 122880 7.53699 3.41402 24.2578 125.169 160.562 160.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 950 0.000128 2048 280 920 112640 24.3205 14.3587 306.609 419.575 764.991 765.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000512 1024 140 900 21760 3.2599 1.63174 27.3755 58.5871 90.9983 91.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000128 2048 190 1420 118272 23.6565 14.3891 459.434 418.554 916.171 916.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 3.2e-05 4096 170 7160 562176 229.505 135.102 21492.3 4018.13 25875.5 25875.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 6.4e-05 2048 200 1220 288000 35.6352 28.305 952.47 837.658 1854.17 1854.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.001024 1024 140 230 17856 0.758112 4.32973 51.204 56.3351 56.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 6.4e-05 2048 450 1330 277248 43.7042 28.4365 992.374 836.606 1901.26 1901.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 6.4e-05 2048 50 1610 218112 58.1643 28.2624 1032.17 836.668 1955.43 1955.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 620 3.2e-05 2048 235 1870 270336 196.749 55.7118 1504.14 1664.5 3421.31 3421.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 0.000128 512 300 250 119808 7.46026 3.39446 21.9571 120.455 153.454 153.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 950 0.000128 2048 280 920 112128 24.2949 14.338 286.368 418.582 743.711 743.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000512 1024 140 900 21504 3.26202 1.63968 25.2336 58.9129 89.1938 89.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000128 2048 190 1420 118400 23.8224 14.4492 465.266 419.142 922.817 922.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 3.2e-05 4096 170 7160 563200 230.632 135.205 21800.4 4016.94 26183.6 26184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 6.4e-05 2048 200 1220 288000 35.9147 28.3589 962.376 838.767 1865.52 1865.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.001024 1024 140 230 17900 0.763136 4.38611 51.2938 56.4838 56.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 6.4e-05 2048 450 1330 276800 43.9537 28.384 1000.81 837.695 1910.98 1911.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 6.4e-05 2048 50 1610 217600 58.5128 28.3587 1039.87 837.703 1964.6 1964.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 620 3.2e-05 2048 235 1870 268800 197.401 55.8346 1511.24 1666.47 3431.16 3431.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 0.000128 512 300 250 121600 7.38982 3.40448 22.5729 120.611 154.168 154.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 950 0.000128 2048 280 920 112000 24.4465 14.3739 289.645 419.158 747.749 747.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000512 1024 140 900 21600 3.28371 1.63226 25.8305 58.7645 89.6556 89.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000128 2048 190 1420 118272 23.6762 14.3646 476.993 418.953 934.122 934.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 3.2e-05 4096 170 7160 562688 229.434 135.044 22171.8 4036.76 26573.5 26573.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 6.4e-05 2048 200 1220 288064 35.6955 28.3508 985.383 838.507 1888.04 1888.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.001024 1024 140 230 17808 0.762784 4.5928 51.1816 56.5801 56.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 6.4e-05 2048 450 1330 276864 43.7502 28.3455 1025.3 837.285 1934.81 1934.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 6.4e-05 2048 50 1610 218624 58.1456 28.3349 1069.66 837.515 1993.82 1993.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 620 3.2e-05 2048 235 1870 272384 197.511 55.9751 1567.35 1674.33 3495.39 3495.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 0.000128 512 300 250 121856 7.40803 3.39763 23.4134 123.519 157.921 158.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 950 0.000128 2048 280 920 112000 24.3244 14.3871 295.793 419.006 753.643 753.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000512 1024 140 900 21504 3.28435 1.64326 26.4278 59.8265 91.325 91.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000128 2048 190 1420 118080 23.7104 14.4014 477.332 417.576 933.158 933.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 3.2e-05 4096 170 7160 561600 230.771 135.418 22356.4 4018.33 26741.3 26741.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 6.4e-05 2048 200 1220 287520 35.799 28.3508 989.256 837.246 1890.76 1890.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.001024 1024 140 230 17880 0.762368 4.61565 51.2695 56.6894 56.7473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 6.4e-05 2048 450 1330 277440 43.8517 28.3484 1033.6 837.102 1943.03 1943.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 6.4e-05 2048 50 1610 216960 58.4165 28.3293 1068.28 834.545 1989.74 1989.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 620 3.2e-05 2048 235 1870 268800 197.991 55.9569 1559.24 1668.69 3482.1 3482.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 0.000128 512 300 250 119040 7.54445 3.39926 22.9003 117.587 151.615 151.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 950 0.000128 2048 280 920 111360 24.3666 14.3907 295.954 417.501 752.354 752.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000512 1024 140 900 22080 3.25936 1.6344 27.2257 59.6914 91.9573 92.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000128 2048 190 1420 117760 23.6738 14.549 462.516 417.948 918.823 918.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 3.2e-05 4096 170 7160 562176 229.439 135.156 21653.8 4022.82 26041.6 26042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 6.4e-05 2048 200 1220 287744 35.7266 28.2999 960.635 838.08 1862.85 1862.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.001024 1024 140 230 17792 0.761088 4.50422 50.1082 55.4156 55.4742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 6.4e-05 2048 450 1330 277504 43.7072 28.3567 1002.35 838.088 1912.63 1912.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 6.4e-05 2048 50 1610 217088 58.2126 28.2562 1036.61 835.339 1958.58 1958.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 620 3.2e-05 2048 235 1870 270336 197.656 55.8821 1515.75 1670.13 3439.64 3439.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 0.000128 512 300 250 122880 7.48662 3.40982 23.0383 120.008 154.131 154.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 950 0.000128 2048 280 920 111616 24.2848 14.3288 286.768 417.962 743.476 743.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000512 1024 140 900 22528 3.27984 1.66906 26.8156 59.091 91.0017 91.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000128 2048 190 1420 116736 23.7024 14.3657 461.045 416.756 916.007 916.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 3.2e-05 4096 170 7160 560640 230.177 135.343 21784.4 4023.86 26174.2 26174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 6.4e-05 2048 200 1220 287232 35.7072 28.2684 963.905 836.802 1864.78 1864.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.001024 1024 140 230 17664 0.756512 4.51629 50.0613 55.3777 55.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 6.4e-05 2048 450 1330 276480 43.7738 28.3034 1003.21 836.881 1912.3 1912.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 6.4e-05 2048 50 1610 215040 58.2872 28.1457 1031.31 832.765 1950.67 1950.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 620 3.2e-05 2048 235 1870 258048 197.545 55.0337 1457.05 1648.39 3358.23 3358.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 0.000128 512 300 250 116736 7.65648 3.40378 22.0783 117.927 151.25 151.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 950 0.000128 2048 280 920 110592 24.3079 14.319 287.181 416.76 742.699 742.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000512 1024 140 900 21504 3.27827 1.6425 26.0656 58.7956 89.9245 90.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000128 2048 190 1420 116800 23.7977 14.4384 492.297 417.347 948.022 948.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 3.2e-05 4096 170 7160 561600 230.62 135.489 23322.8 4023.72 27713.1 27713.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 6.4e-05 2048 200 1220 287200 35.8223 28.3294 1024.7 838.241 1927.19 1927.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.001024 1024 140 230 17800 0.761856 4.90086 51.2856 56.9903 57.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 6.4e-05 2048 450 1330 276800 43.8911 28.334 1068.51 838.239 1979.1 1979.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 6.4e-05 2048 50 1610 214400 58.5844 28.2352 1094.89 833.966 2015.84 2015.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 620 3.2e-05 2048 235 1870 256000 198.517 55.1567 1543.13 1650 3447.02 3447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 0.000128 512 300 250 121600 7.39952 3.40378 24.6263 120.977 156.595 156.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 950 0.000128 2048 280 920 110400 24.4408 14.3524 305.029 417.449 761.4 761.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000512 1024 140 900 20800 3.32659 1.6399 27.0106 58.5629 90.6802 90.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000128 2048 190 1420 116736 23.8101 14.4057 579.731 418.705 1036.79 1036.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 3.2e-05 4096 170 7160 561152 231.048 136.074 27122.3 4039.94 31529.7 31530.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 6.4e-05 2048 200 1220 286720 35.6188 28.2788 1202.11 836.458 2102.57 2102.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.001024 1024 140 230 17664 0.75216 5.76288 50.1248 56.6842 56.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 6.4e-05 2048 450 1330 276480 43.6112 28.2387 1255.1 836.484 2163.56 2163.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 6.4e-05 2048 50 1610 217088 58.1627 28.2399 1303.6 836.506 2226.68 2226.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 620 3.2e-05 2048 235 1870 262144 199.942 56.0087 1849.18 1672.05 3777.4 3777.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 0.000128 512 300 250 122880 7.50384 3.41184 29.3418 123.204 163.652 163.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 950 0.000128 2048 280 920 110592 24.45 14.3401 359.738 418.72 817.381 817.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000512 1024 140 900 20480 3.17622 1.56058 31.2382 56.719 92.836 92.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 0.000128 2048 190 1425 119040 23.6595 14.4753 404.375 419.026 861.67 861.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 3.2e-05 4096 170 7155 562944 228.837 134.847 18987.1 4016.79 23368 23368.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1480 6.4e-05 2048 200 1230 287872 35.8202 28.2751 1434.03 837.984 2336.22 2336.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1280 0.001024 1024 140 240 17920 0.763904 8.04659 51.2919 60.1446 60.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1900 6.4e-05 2048 450 1335 277760 43.7755 28.2685 1056.05 837.662 1965.88 1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 6.4e-05 2048 50 1605 219136 58.0864 28.2785 906.55 837.683 1830.76 1830.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 620 3.2e-05 2048 235 1875 272384 198.151 56.0456 1329.85 1675.33 3259.59 3259.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1180 0.000128 512 300 255 121856 7.53581 3.40787 34.9316 123.747 169.807 169.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 950 0.000128 2048 280 915 112384 24.4213 14.3978 472.997 419.061 931.005 931.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000512 1024 140 900 22528 3.26829 1.66406 22.8946 63.2546 91.2103 91.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 0.000128 2048 190 1425 119040 23.7736 14.3829 409.743 419.107 867.14 867.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 3.2e-05 4096 170 7155 562880 230.262 135.245 19122 4027.97 23515.9 23516.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1480 6.4e-05 2048 200 1230 287680 35.9073 28.3464 850.831 837.782 1752.97 1753.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.001024 1024 140 240 17920 0.767168 4.04118 51.2966 56.146 56.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 6.4e-05 2048 450 1335 277760 43.9212 28.34 882.872 837.789 1793.05 1793.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 6.4e-05 2048 50 1605 218880 58.4276 28.4324 915.443 837.802 1840.26 1840.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 620 3.2e-05 2048 235 1875 273920 198.396 56.1072 1353.69 1675.56 3283.96 3284.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1180 0.000128 512 300 255 121600 7.63069 3.41683 33.9719 122.91 168.122 168.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 950 0.000128 2048 280 915 112320 24.5291 14.3723 482.696 419.036 940.765 940.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000512 1024 140 900 22400 3.27011 1.66298 23.1666 59.841 88.0681 88.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 0.000128 2048 190 1425 118656 23.6895 14.3737 406.456 418.5 863.155 863.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 3.2e-05 4096 170 7155 562944 229.345 135.002 19094 4034.53 23493.3 23493.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 6.4e-05 2048 200 1230 287808 35.7697 28.3628 847.089 838.098 1749.43 1749.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.001024 1024 140 240 17904 0.765696 4.02573 51.2916 56.1235 56.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 6.4e-05 2048 450 1335 277632 43.7434 28.4042 877.083 837.702 1787.07 1787.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 6.4e-05 2048 50 1605 218112 58.2988 28.3279 906.711 836.666 1830.16 1830.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 620 3.2e-05 2048 235 1875 270336 198.29 56.0026 1328.3 1672.98 3255.78 3255.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1180 0.000128 512 300 255 121344 7.52896 3.40582 19.8015 123.047 153.962 154.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 950 0.000128 2048 280 915 112128 24.3582 14.4364 252.887 418.51 710.321 710.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000512 1024 140 900 22272 3.27446 1.64982 22.9534 59.5162 87.5415 87.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000128 2048 190 1425 118720 23.76 14.5024 417.336 418.806 874.554 874.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 3.2e-05 4096 170 7155 562688 230.067 135.054 19439.6 4037.86 23843 23843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 6.4e-05 2048 200 1230 287616 35.9036 28.3487 870.346 838.34 1773.05 1773.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.001024 1024 140 240 17864 0.761856 4.13398 51.2655 56.2025 56.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 6.4e-05 2048 450 1335 277760 43.929 28.3894 901.126 838.363 1811.95 1812.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 6.4e-05 2048 50 1605 218624 58.3909 28.375 931.908 837.173 1856.01 1856.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 620 3.2e-05 2048 235 1875 272384 198.191 56.0129 1373.25 1683.39 3311.08 3311.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 0.000128 512 300 255 121856 7.58838 3.41427 20.5248 122.645 154.357 154.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 950 0.000128 2048 280 915 112000 24.4322 14.413 259.866 418.733 717.579 717.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000512 1024 140 900 22400 3.29866 1.66912 23.5633 59.6444 88.3178 88.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000128 2048 190 1425 118784 23.6906 14.3544 429.286 419.12 886.593 886.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 3.2e-05 4096 170 7155 562688 229.104 134.854 19324.9 4034.51 23723.8 23724.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 6.4e-05 2048 200 1230 287744 35.7457 28.2966 890.497 837.751 1792.39 1792.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.001024 1024 140 240 17856 0.76432 4.23965 51.2451 56.2934 56.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 6.4e-05 2048 450 1335 277504 43.7219 28.3521 918.783 837.771 1828.76 1828.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 6.4e-05 2048 50 1605 219136 58.1104 28.3204 952.306 837.959 1876.85 1876.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 620 3.2e-05 2048 235 1875 270336 197.883 55.9029 1381.23 1669.85 3305.08 3305.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 0.000128 512 300 255 120832 7.6096 3.41184 21.0339 123.102 155.342 155.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 950 0.000128 2048 280 915 112128 24.3554 14.3639 265.392 419.048 723.288 723.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000512 1024 140 900 22528 3.27818 1.66285 24.3475 59.5231 88.9553 89.0573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000128 2048 190 1425 118656 23.736 14.428 484.563 419.078 941.941 942.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 3.2e-05 4096 170 7155 562176 230.336 135.305 22374.8 4018.48 26759.4 26759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 6.4e-05 2048 200 1230 287424 35.8379 28.3365 998.866 837.64 1900.79 1900.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.001024 1024 140 240 17856 0.758048 4.76474 51.2532 56.8173 56.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 6.4e-05 2048 450 1335 277632 43.8032 28.3595 1037.06 837.66 1947.01 1947.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 6.4e-05 2048 50 1605 218880 58.2822 28.3417 1076.24 837.665 2000.69 2000.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 620 3.2e-05 2048 235 1875 267264 198.168 55.9673 1555.03 1668.86 3478.24 3478.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 0.000128 512 300 255 119808 7.55165 3.40941 23.5406 120.23 154.912 155.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 950 0.000128 2048 280 915 112320 24.4 14.369 299.819 419.015 757.738 757.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000512 1024 140 900 21888 3.28099 1.6441 27.2228 58.8234 91.1117 91.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000128 2048 190 1425 119040 23.6772 14.377 475.894 419.607 933.696 933.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 3.2e-05 4096 170 7155 562560 229.378 135.185 21820.8 4021.79 26207.6 26208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 6.4e-05 2048 200 1230 287680 35.7485 28.3197 978.609 838.749 1881.54 1881.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.001024 1024 140 240 17840 0.763296 4.66899 51.2719 56.7461 56.8044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 6.4e-05 2048 450 1335 277760 43.7281 28.416 1015.41 838.775 1926.47 1926.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 6.4e-05 2048 50 1605 218880 58.1794 28.2969 1052.06 838.791 1977.5 1977.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 620 3.2e-05 2048 235 1875 271360 197.791 56.038 1543.75 1677.35 3475.16 3475.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 0.000128 512 300 255 120320 7.69293 3.42163 23.1873 121.921 156.407 156.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 950 0.000128 2048 280 915 112000 24.3834 14.3626 290.628 419.724 749.229 749.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000512 1024 140 900 21760 3.26198 1.63018 26.3976 58.6044 90.0392 90.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000128 2048 190 1425 118272 23.6485 14.415 504.162 418.917 961.286 961.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 3.2e-05 4096 170 7155 562176 229.312 135.124 23180.2 4041.11 27586.1 27586.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 6.4e-05 2048 200 1230 287616 35.6228 28.2779 1041.2 838.291 1943.5 1943.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.001024 1024 140 240 17856 0.761792 5.00531 51.3049 57.1149 57.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 6.4e-05 2048 450 1335 277248 43.6573 28.3308 1078.6 837.437 1988.16 1988.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 6.4e-05 2048 50 1605 218112 58.0781 37.6888 1115.05 837.282 2048.26 2048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 620 3.2e-05 2048 235 1875 264192 198.045 55.625 1599.12 1670.67 3523.69 3523.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 0.000128 512 300 255 119808 7.46166 3.39354 24.7836 122.309 158.136 158.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 950 0.000128 2048 280 915 112128 24.2719 14.3401 310.891 433.682 783.318 783.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000512 1024 140 900 21504 3.2663 1.63411 27.9766 58.4345 91.4576 91.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000128 2048 190 1425 118400 23.7889 14.4671 500.362 419.188 957.946 958.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 3.2e-05 4096 170 7155 562400 230.868 135.647 23089.1 4027.81 27483.8 27484.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 6.4e-05 2048 200 1230 287600 35.9146 28.3659 1035.59 838.865 1938.84 1938.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.001024 1024 140 240 17800 0.762016 4.97059 51.2414 57.0182 57.0753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 6.4e-05 2048 450 1335 277600 43.8957 28.3501 1074.59 837.803 1984.78 1984.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 6.4e-05 2048 50 1605 217600 58.4587 28.3448 1106.22 837.95 2031.14 2031.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 620 3.2e-05 2048 235 1875 268800 197.163 55.8249 1618.33 1666.69 3538.23 3538.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 0.000128 512 300 255 118400 7.58883 3.40608 24.3311 122.348 157.855 158.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 950 0.000128 2048 280 915 112000 24.4085 14.4616 307.999 419.221 766.22 766.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000512 1024 140 900 21600 3.2799 1.63219 27.7557 59.453 92.2618 92.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000128 2048 190 1425 118272 23.6725 14.3623 503.58 418.906 960.661 960.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 3.2e-05 4096 170 7155 562688 229.37 135.035 23282.5 4017.94 27665.3 27665.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 6.4e-05 2048 200 1230 287616 35.7124 28.4365 1044.75 838.407 1947.41 1947.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.001024 1024 140 240 17808 0.764032 4.9705 51.2674 57.0453 57.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 6.4e-05 2048 450 1335 276864 43.7481 28.3921 1080.6 837.274 1990.14 1990.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 6.4e-05 2048 50 1605 218624 58.1042 28.3133 1122.48 837.284 2046.35 2046.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 620 3.2e-05 2048 235 1875 272384 197.368 56.2029 1654.05 1674.08 3581.92 3582.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 0.000128 512 300 255 118272 7.6073 3.4032 24.5402 122.471 158.2 158.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 950 0.000128 2048 280 915 112000 24.3075 14.3524 310.881 419.009 768.684 768.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000512 1024 140 900 21504 3.28333 1.64454 28.2422 58.7897 92.105 92.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000128 2048 190 1425 118080 23.7018 14.3729 492.759 417.984 948.961 949.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 3.2e-05 4096 170 7155 561600 230 135.195 22981.8 4022.3 27369.8 27370.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 6.4e-05 2048 200 1230 287040 35.8081 28.4445 1024.68 838.075 1927.12 1927.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.001024 1024 140 240 17760 0.759776 4.87094 51.2085 56.8844 56.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 6.4e-05 2048 450 1335 277440 43.8354 28.3281 1064.6 837.938 1974.84 1974.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 6.4e-05 2048 50 1605 216960 58.35 28.4652 1094.82 835.373 2017.18 2017.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 620 3.2e-05 2048 235 1875 268800 197.916 55.9774 1608.08 1670.44 3532.64 3532.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 0.000128 512 300 255 119040 7.54579 3.40131 24.3394 120.683 156.155 156.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 950 0.000128 2048 280 915 111360 24.3629 14.4389 305.558 418.062 762.553 762.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000512 1024 140 900 22080 3.2585 1.6343 28.4404 58.5832 92.0609 92.1635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000128 2048 190 1425 117760 23.6712 14.3606 472.881 417.912 928.962 929.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 3.2e-05 4096 170 7155 562176 229.279 135.161 22013.6 4022.4 26400.9 26401.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 6.4e-05 2048 200 1230 287744 35.7008 28.2999 983.365 837.9 1885.37 1885.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.001024 1024 140 240 17792 0.762176 4.68179 51.2451 56.7328 56.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 6.4e-05 2048 450 1335 277504 43.6935 28.2988 1018.54 837.992 1928.66 1928.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 6.4e-05 2048 50 1605 217088 58.1602 28.2938 1049.01 835.269 1970.9 1971.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 620 3.2e-05 2048 235 1875 270336 197.426 55.9493 1545.94 1669.86 3469.39 3469.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 0.000128 512 300 255 118784 7.72886 3.40598 23.1831 121.953 156.456 156.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 950 0.000128 2048 280 915 111616 24.2795 14.3299 292.907 417.934 749.582 749.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000512 1024 140 900 22528 3.284 1.67274 27.8179 59.7082 92.6342 92.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000128 2048 190 1425 116736 23.6771 14.3413 547.857 416.832 1002.85 1002.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 3.2e-05 4096 170 7155 560640 230.012 135.36 25338 4024.69 29728.5 29728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 6.4e-05 2048 200 1230 287232 35.6835 28.2754 1139.06 836.956 2040.09 2040.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.001024 1024 140 240 17664 0.75568 5.5023 50.1026 56.4036 56.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 6.4e-05 2048 450 1335 276480 43.731 28.2689 1178.27 836.972 2087.38 2087.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 6.4e-05 2048 50 1605 215040 58.2371 28.175 1206.5 832.857 2125.93 2126.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 620 3.2e-05 2048 235 1875 258048 197.228 55.0432 1713.91 1648.63 3615.03 3615.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 0.000128 512 300 255 116736 7.66864 3.40173 26.832 120.887 158.974 159.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 950 0.000128 2048 280 915 110592 24.3 14.3373 337.375 416.766 792.911 793.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000512 1024 140 900 21504 3.27939 1.64486 31.125 59.5806 95.776 95.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000128 2048 190 1425 116800 23.7951 14.3988 547.481 417.306 1003.12 1003.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 3.2e-05 4096 170 7155 561600 230.559 135.495 25775.7 4040.27 30182.5 30182.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 6.4e-05 2048 200 1230 287200 35.8076 28.33 1139.97 838.065 2042.27 2042.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.001024 1024 140 240 17600 0.759168 5.60605 50.0545 56.4619 56.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 6.4e-05 2048 450 1335 276800 43.8609 28.3527 1180.15 838.077 2090.57 2090.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 6.4e-05 2048 50 1605 214400 58.5405 28.2587 1203.65 833.794 2124.41 2124.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 620 3.2e-05 2048 235 1875 256000 198.417 55.173 1707.5 1649.78 3611.08 3611.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 0.000128 512 300 255 115200 7.76733 3.40726 26.5566 119.916 157.827 157.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 950 0.000128 2048 280 915 110400 24.4259 14.3402 337.579 417.249 793.725 793.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000512 1024 140 900 20800 3.32746 1.63888 29.8509 58.6068 93.5675 93.6654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000128 2048 190 1425 116736 23.8088 14.3524 501.654 418.309 958.258 958.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 3.2e-05 4096 170 7155 561152 231.037 136.053 23406.7 4035.89 27810.1 27810.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 6.4e-05 2048 200 1230 286720 35.6088 28.2684 1047.77 835.713 1947.46 1947.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.001024 1024 140 240 17664 0.757632 5.13638 51.2432 57.1805 57.2398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 6.4e-05 2048 450 1335 276480 43.6084 28.2317 1086.46 835.697 1994.13 1994.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 6.4e-05 2048 50 1605 217088 58.1681 28.2441 1122.62 835.72 2044.91 2045.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 620 3.2e-05 2048 235 1875 262144 199.979 55.9121 1598.33 1670.65 3525.08 3525.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 0.000128 512 300 255 114688 7.95754 3.41264 24.3101 122.054 157.916 158.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 950 0.000128 2048 280 915 110592 24.4509 14.3421 308.963 418.378 766.261 766.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000512 1024 140 900 20480 3.17203 1.56467 26.6028 56.4 87.8829 87.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 0.000128 2048 190 1420 118784 23.6624 14.472 380.983 419.426 838.683 838.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 3.2e-05 4096 170 7160 562944 229 134.899 17872.2 4020.6 22257.1 22257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1480 6.4e-05 2048 200 1220 288256 35.7322 28.3156 1381.5 838.852 2284.51 2284.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.001024 1024 140 240 17920 0.76544 3.77642 51.3161 55.9009 55.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1900 6.4e-05 2048 450 1340 276992 43.8633 28.287 1010.55 838.703 1921.54 1921.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 6.4e-05 2048 50 1620 218624 58.1827 28.4123 864.151 838.562 1789.47 1789.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 620 3.2e-05 2048 235 1880 274432 197.905 56.0429 1271.65 1676.82 3202.65 3202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1180 0.000128 512 300 260 119808 7.65904 3.40992 30.6546 122.77 164.68 164.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 950 0.000128 2048 280 920 111872 24.4271 14.3462 451.152 419.454 909.517 909.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000512 1024 140 900 22272 3.2785 1.66154 21.6475 61.6861 88.3993 88.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 0.000128 2048 190 1420 118720 23.7556 14.3909 431.135 419.092 888.519 888.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 3.2e-05 4096 170 7160 562880 230.087 135.223 20108.7 4037.37 24511.8 24512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 6.4e-05 2048 200 1220 288000 35.8448 28.3991 889.366 837.768 1791.48 1791.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.001024 1024 140 240 17920 0.768 4.25482 51.298 56.3634 56.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 6.4e-05 2048 450 1340 276800 43.9981 28.4208 934.131 837.865 1844.55 1844.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 6.4e-05 2048 50 1620 218240 58.4744 28.4038 970.424 837.774 1895.24 1895.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 620 3.2e-05 2048 235 1880 273920 197.998 56.1332 1431.19 1675.29 3360.84 3361.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1180 0.000128 512 300 260 120320 7.71565 3.41811 35.3963 122.962 169.678 169.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 950 0.000128 2048 280 920 112000 24.5077 14.3842 497.901 419.126 956.049 956.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000512 1024 140 900 22080 3.28563 1.66637 24.3118 59.5103 88.9093 89.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000128 2048 190 1420 118272 23.7063 14.4852 401.682 418.371 858.385 858.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 3.2e-05 4096 170 7160 562560 229.576 135.2 18673.7 4037.59 23076.5 23076.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 6.4e-05 2048 200 1220 288192 35.7354 28.3996 827.931 837.845 1730.01 1730.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.001024 1024 140 240 17904 0.765952 3.92845 51.2882 56.0256 56.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 6.4e-05 2048 450 1340 276864 43.8156 28.3471 869.099 837.347 1778.74 1778.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 6.4e-05 2048 50 1620 218112 58.3069 28.2955 901.756 836.321 1824.84 1824.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 620 3.2e-05 2048 235 1880 273408 197.933 56.1807 1329.64 1672.58 3256.54 3256.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 0.000128 512 300 260 118272 7.70394 3.4103 19.3743 123.091 153.769 153.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 950 0.000128 2048 280 920 111744 24.3397 14.5018 250 418.308 707.28 707.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000512 1024 140 900 21888 3.28256 1.64794 22.5674 59.3262 86.9649 87.0659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000128 2048 190 1420 118272 23.7714 14.3874 406.88 418.518 863.701 863.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 3.2e-05 4096 170 7160 562240 230.352 135.277 18934.1 4019.61 23319.8 23320.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 6.4e-05 2048 200 1220 288064 35.8529 28.3286 842.901 837.776 1744.97 1745.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.001024 1024 140 240 17864 0.762848 4.12467 51.2494 56.1811 56.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 6.4e-05 2048 450 1340 276864 43.978 28.3411 882.227 837.792 1792.48 1792.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 6.4e-05 2048 50 1620 217728 58.4892 28.31 910.833 836.602 1834.41 1834.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 620 3.2e-05 2048 235 1880 272384 198.187 56.0305 1339.47 1673.02 3266.94 3267.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 0.000128 512 300 260 120064 7.70179 3.41904 20.3145 121.473 153.098 153.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 950 0.000128 2048 280 920 111552 24.4658 14.3555 255.178 418.465 712.604 712.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000512 1024 140 900 21952 3.31488 1.66573 23.0531 59.6351 87.8124 87.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000128 2048 190 1420 118784 23.6793 14.3605 413.791 419.227 871.198 871.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 3.2e-05 4096 170 7160 562688 229.049 134.833 18708.6 4016.91 23089.8 23090.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 6.4e-05 2048 200 1220 288000 35.6828 28.2792 856.18 838.04 1758.29 1758.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.001024 1024 140 240 17856 0.761632 4.12058 51.253 56.179 56.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 6.4e-05 2048 450 1340 276992 43.811 28.2734 896.142 837.971 1806.33 1806.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 6.4e-05 2048 50 1620 218112 58.2782 28.3525 926.811 837.971 1851.58 1851.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 620 3.2e-05 2048 235 1880 270336 197.827 55.9359 1341.16 1670.34 3265.48 3265.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 0.000128 512 300 260 118784 7.71466 3.41299 20.2533 124.177 155.742 155.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 950 0.000128 2048 280 920 111616 24.4355 14.338 257.927 419.154 715.985 716.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000512 1024 140 900 22016 3.29366 1.66675 23.2812 59.436 87.826 87.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000128 2048 190 1420 118656 23.7407 14.4074 507.765 419.417 965.471 965.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 3.2e-05 4096 170 7160 562176 230.161 135.305 23422.9 4021.65 27810.5 27810.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 6.4e-05 2048 200 1220 288000 35.7924 28.3668 1041.16 838.323 1943.74 1943.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.001024 1024 140 240 17856 0.759296 5.02214 51.2816 57.1063 57.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 6.4e-05 2048 450 1340 276480 43.9269 28.3418 1091.16 838.328 2001.89 2002.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 6.4e-05 2048 50 1620 217728 58.4342 28.3832 1133.29 838.348 2058.61 2058.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 620 3.2e-05 2048 235 1880 271872 197.349 55.9998 1663.74 1670.33 3587.63 3587.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 0.000128 512 300 260 117504 7.69728 3.40992 24.7116 122.111 158.113 158.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 950 0.000128 2048 280 920 111744 24.4593 14.4567 313.916 419.491 772.45 772.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000512 1024 140 900 21888 3.27923 1.644 28.9024 52.059 86.0261 86.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000128 2048 190 1420 117504 23.6868 14.4015 350.726 418.055 807.01 807.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 3.2e-05 4096 170 7160 562176 229.759 135.308 16232.3 4022.75 20620.6 20621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 6.4e-05 2048 200 1220 288000 35.6429 28.3628 722.404 838.503 1625.02 1625.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.001024 1024 140 240 17712 0.759808 3.55232 51.1784 55.5359 55.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 6.4e-05 2048 450 1340 276480 43.7899 28.4037 756.755 838.51 1667.59 1667.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 6.4e-05 2048 50 1620 216576 58.2804 28.3398 781.004 835.624 1703.42 1703.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 620 3.2e-05 2048 235 1880 267264 196.291 55.3902 1134.36 1657.96 3044.22 3044.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 0.000128 512 300 260 115200 7.6335 3.38704 17.1988 118.508 146.914 147.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 950 0.000128 2048 280 920 110592 24.3773 14.3574 216.297 418.098 673.261 673.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000512 1024 140 900 20736 3.27427 1.61437 19.2161 57.8283 82.0755 82.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000128 2048 190 1420 118400 23.7115 14.4453 486.656 419.272 944.228 944.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 3.2e-05 4096 170 7160 562560 229.263 135.189 22758.7 4037.06 27160.6 27160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 6.4e-05 2048 200 1220 288000 35.6681 28.4144 1011.49 838.099 1913.78 1913.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.001024 1024 140 240 17840 0.761856 4.89898 51.2498 56.9537 57.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 6.4e-05 2048 450 1340 276480 43.7894 28.4201 1059.82 838.111 1970.27 1970.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 6.4e-05 2048 50 1620 217600 58.3681 28.3028 1098.47 838.117 2023.42 2023.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 620 3.2e-05 2048 235 1880 271360 197.661 56.0682 1613.45 1675.8 3543.19 3543.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 0.000128 512 300 260 120320 7.68595 3.41811 24.4992 123.957 159.744 159.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 950 0.000128 2048 280 920 112000 24.3652 14.4147 302.955 419.452 761.316 761.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000512 1024 140 900 21760 3.2577 1.63027 27.3742 58.3946 90.8007 90.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000128 2048 190 1420 116480 23.6341 14.4179 336.42 415.965 790.587 790.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 3.2e-05 4096 170 7160 561920 229.341 135.396 15814.8 4025.84 20205.9 20206.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 6.4e-05 2048 200 1220 288000 35.6086 28.4468 705.331 838.058 1607.55 1607.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.001024 1024 140 240 17760 0.761856 3.45494 51.2464 55.5086 55.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 6.4e-05 2048 450 1340 276480 43.706 28.343 739.456 838.14 1649.78 1649.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 6.4e-05 2048 50 1620 217600 58.2544 28.3054 766.723 838.152 1691.61 1691.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 620 3.2e-05 2048 235 1880 266240 199.332 56.0374 1101.95 1675.87 3033.41 3033.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 0.000128 512 300 260 117760 7.58467 3.39661 17.0877 120.041 148.291 148.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 950 0.000128 2048 280 920 110080 24.2822 14.336 210.413 415.963 665.126 665.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000512 1024 140 900 21760 3.26672 1.64243 19.7374 58.3928 83.1846 83.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000128 2048 190 1420 118272 23.6457 14.3603 456.272 418.86 913.28 913.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 3.2e-05 4096 170 7160 562176 229.37 135.136 21345.4 4039.49 25749.8 25750.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 6.4e-05 2048 200 1220 288000 35.5908 28.2712 942.176 838.169 1844.32 1844.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.001024 1024 140 240 17856 0.759776 4.51046 51.3106 56.6253 56.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 6.4e-05 2048 450 1340 276480 43.6768 28.287 987.462 837.156 1896.72 1896.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 6.4e-05 2048 50 1620 218112 58.1021 28.2706 1024.99 837.164 1948.7 1948.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 620 3.2e-05 2048 235 1880 270336 196.443 55.6892 1498.66 1665.75 3416.76 3416.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 0.000128 512 300 260 116736 7.6447 3.3951 22.0576 120.348 153.628 153.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 950 0.000128 2048 280 920 111360 24.3571 14.3687 282.651 418.793 740.309 740.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000512 1024 140 900 21504 3.26614 1.63635 25.6013 58.4845 89.1333 89.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000128 2048 190 1420 116736 23.6867 14.3835 323.307 416.825 778.349 778.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 3.2e-05 4096 170 7160 560640 230.026 135.358 15095.2 4025.37 19486.4 19486.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 6.4e-05 2048 200 1220 287232 35.6779 28.269 669.902 837.098 1571.05 1571.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.001024 1024 140 240 17664 0.75424 3.3448 50.1105 54.2545 54.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 6.4e-05 2048 450 1340 276480 43.7202 28.2808 703.273 837.155 1612.56 1612.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 6.4e-05 2048 50 1620 215040 58.2558 28.1909 720.123 833.036 1639.77 1639.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 620 3.2e-05 2048 235 1880 258048 197.256 55.0509 1019.96 1648.52 2921 2921.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 0.000128 512 300 260 116736 7.65952 3.39968 16.1901 119.836 147.268 147.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 950 0.000128 2048 280 920 110592 24.2775 14.334 201.144 416.854 656.738 656.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000512 1024 140 900 21504 3.2792 1.64842 18.4717 58.2462 81.7898 81.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000128 2048 190 1420 118400 23.783 14.3885 478.546 418.901 935.757 935.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 3.2e-05 4096 170 7160 562400 230.89 135.638 22141.7 4023.26 26531.9 26532.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 6.4e-05 2048 200 1220 288000 35.8752 28.3892 982.055 838.272 1884.69 1884.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.001024 1024 140 240 17800 0.760224 4.71075 51.2145 56.7291 56.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 6.4e-05 2048 450 1340 276000 44.0024 28.4025 1028.43 837.213 1938.18 1938.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 6.4e-05 2048 50 1620 217600 58.4401 28.3596 1067.73 837.219 1991.92 1992.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 620 3.2e-05 2048 235 1880 268800 197.08 55.9104 1553.38 1665.46 3472.05 3472.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 0.000128 512 300 260 115200 7.7553 3.40458 22.8638 119.237 153.448 153.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 950 0.000128 2048 280 920 111200 24.5593 14.3789 294.801 418.921 752.79 752.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000512 1024 140 900 21600 3.28333 1.63459 26.9004 58.4684 90.4298 90.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000128 2048 190 1420 116800 23.8076 14.4937 333.106 417.274 788.821 788.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 3.2e-05 4096 170 7160 561600 230.567 135.524 15496.6 4023.82 19886.9 19887.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 6.4e-05 2048 200 1220 287200 35.8067 28.3246 689.78 838.039 1592.06 1592.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.001024 1024 140 240 17600 0.755712 3.36486 50.0465 54.2105 54.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 6.4e-05 2048 450 1340 275200 43.9798 28.3384 720.67 838.082 1631.21 1631.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 6.4e-05 2048 50 1620 214400 58.5482 28.2339 739.404 857.623 1683.98 1684.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 620 3.2e-05 2048 235 1880 256000 198.362 55.1726 1040.19 1649.54 2948.58 2948.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 0.000128 512 300 260 115200 7.7641 3.40442 16.4588 117.801 145.615 145.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 950 0.000128 2048 280 920 110400 24.4353 14.4142 206.52 438.327 683.826 683.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000512 1024 140 900 20800 3.32797 1.6408 18.3198 58.328 81.7613 81.8627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000128 2048 190 1420 118272 23.6732 14.3709 609.089 418.616 1065.89 1066.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 3.2e-05 4096 170 7160 561792 229.817 135.501 27928.4 4031.79 32325.9 32326.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 6.4e-05 2048 200 1220 288064 35.641 28.4068 1240.3 837.791 2142.24 2142.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.001024 1024 140 240 17808 0.757984 6.26688 51.2484 58.3162 58.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 6.4e-05 2048 450 1340 275968 43.8354 28.2964 1298.34 836.672 2215.81 2215.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 6.4e-05 2048 50 1620 216832 58.3829 28.3323 1345.46 836.682 2269.03 2269.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 620 3.2e-05 2048 235 1880 272384 197.129 55.978 1988.07 1672.78 3914.19 3914.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 0.000128 512 300 260 118272 7.60426 3.40026 29.9108 116.902 157.999 158.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 950 0.000128 2048 280 920 111104 24.4065 14.4262 373.53 418.608 831.101 831.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000512 1024 140 900 21504 3.28266 1.64602 34.0461 59.5105 98.6301 98.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000128 2048 190 1420 118272 23.6614 14.3486 398.889 419.207 856.248 856.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 3.2e-05 4096 170 7160 560896 230.056 135.521 18442.2 4024.53 22832.7 22833.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 6.4e-05 2048 200 1220 287616 35.5964 28.3196 814.832 837.49 1716.34 1716.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.001024 1024 140 240 17696 0.757312 4.07117 51.2655 56.1364 56.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 6.4e-05 2048 450 1340 275968 43.7325 28.2953 854.472 837.508 1764.14 1764.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 6.4e-05 2048 50 1620 215040 58.5846 28.3938 877.23 837.499 1801.88 1802.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 620 3.2e-05 2048 235 1880 258048 197.865 55.2022 1239.22 1655.03 3147.55 3147.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 0.000128 512 300 260 114688 7.48371 3.36896 19.4745 117.229 147.744 147.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 950 0.000128 2048 280 920 111104 24.3983 14.4452 245.695 419.132 703.801 703.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000512 1024 140 900 19712 3.28077 1.59674 20.4803 57.4479 82.9493 83.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000128 2048 190 1420 118080 23.6937 14.3729 582.66 417.946 1038.81 1038.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 3.2e-05 4096 170 7160 561600 230.516 135.433 26922.6 4047.72 31336.7 31337.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 6.4e-05 2048 200 1220 287520 35.7673 28.4611 1189.21 842.165 2095.71 2095.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.001024 1024 140 240 17760 0.756128 6.06822 51.2071 58.074 58.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 6.4e-05 2048 450 1340 276480 43.901 28.416 1249.77 846.795 2169.02 2169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 6.4e-05 2048 50 1620 216960 58.3616 28.3027 1293.56 844.804 2225.21 2225.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 620 3.2e-05 2048 235 1880 268800 197.678 55.9841 1884.32 1670.1 3808.31 3808.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 0.000128 512 300 260 115200 7.75722 3.40422 28.1925 119.459 159 159.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 950 0.000128 2048 280 920 111360 24.3441 14.3557 359.261 417.972 816.064 816.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000512 1024 140 900 21120 3.2968 1.63459 32.0902 58.2279 95.4008 95.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000128 2048 190 1420 117120 23.7583 14.3729 392.069 417.817 848.155 848.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 3.2e-05 4096 170 7160 560640 230.685 135.971 18184.3 4048.48 22599.8 22600.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 6.4e-05 2048 200 1220 287040 35.6807 28.3431 806.075 837.42 1707.62 1707.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.001024 1024 140 240 17520 0.754304 3.86093 49.9737 54.6331 54.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 6.4e-05 2048 450 1340 274560 43.8434 28.3183 842.622 834.698 1749.61 1749.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 6.4e-05 2048 50 1620 215040 58.4531 28.3771 869.603 834.713 1791.31 1791.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 620 3.2e-05 2048 235 1880 261120 196.214 55.1605 1242.29 1648.02 3141.89 3142.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 0.000128 512 300 260 115200 7.74906 3.40173 19.2954 119.001 149.627 149.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 950 0.000128 2048 280 920 111360 24.3089 14.342 244.691 417.755 701.225 701.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000512 1024 140 900 21120 3.30461 1.6465 21.8091 58.4858 85.389 85.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000128 2048 190 1420 117760 23.6428 14.3497 565.045 417.968 1021.14 1021.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 3.2e-05 4096 170 7160 562176 229.201 135.175 26384 4030 30778.8 30779.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 6.4e-05 2048 200 1220 287744 35.6601 28.2995 1163.48 842.224 2069.77 2069.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.001024 1024 140 240 17792 0.759424 5.85933 51.2453 57.9088 57.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 6.4e-05 2048 450 1340 276480 43.7666 28.2868 1220.94 838.104 2131.23 2131.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 6.4e-05 2048 50 1620 217088 58.1347 28.2444 1264.9 835.378 2186.82 2186.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 620 3.2e-05 2048 235 1880 270336 197.248 56.1152 1851.43 1670.13 3775.14 3775.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 0.000128 512 300 260 118784 7.72061 3.41133 28.2802 123.305 162.899 163.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 950 0.000128 2048 280 920 110592 24.4375 14.3483 348.281 417.979 805.176 805.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000512 1024 140 900 21504 3.33034 1.6712 31.9366 60.0961 97.1799 97.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000128 2048 190 1420 116736 23.8195 14.3722 377.488 418.613 834.429 834.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 3.2e-05 4096 170 7160 561152 230.918 136.058 17628 4039.69 22035.1 22035.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 6.4e-05 2048 200 1220 286720 35.6001 28.3988 777.295 836.218 1677.61 1677.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.001024 1024 140 240 17664 0.753696 3.93766 51.2653 55.9993 56.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 6.4e-05 2048 450 1340 274432 43.8165 28.3721 813.056 836.232 1721.61 1721.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 6.4e-05 2048 50 1620 217088 58.1439 28.3427 848.561 836.248 1771.46 1771.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 620 3.2e-05 2048 235 1880 262144 200.003 55.8531 1204.85 1671.83 3132.75 3132.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 0.000128 512 300 260 114688 7.96064 3.41366 18.5176 124.235 154.313 154.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 950 0.000128 2048 280 920 110592 24.4542 14.3452 234.996 418.553 692.476 692.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000512 1024 140 900 18432 3.26912 1.56262 18.4401 57.7623 81.1796 81.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000128 2048 190 1420 116736 23.7032 14.4155 488.927 417.055 944.236 944.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 3.2e-05 4096 170 7160 560640 230.049 135.377 23023.5 4045.13 27434.5 27434.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 6.4e-05 2048 200 1220 287232 35.6783 28.2644 1019.87 837.488 1921.4 1921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.001024 1024 140 240 17664 0.75504 5.06605 51.1812 57.0434 57.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 6.4e-05 2048 450 1340 276480 43.7241 28.2788 1072.56 837.496 1982.19 1982.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 6.4e-05 2048 50 1620 215040 58.2527 28.1613 1098.54 833.368 2018.49 2018.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 620 3.2e-05 2048 235 1880 258048 197.25 55.0423 1549.96 1649.56 3452.03 3452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 0.000128 512 300 260 116736 7.65741 3.39523 24.4161 119.892 155.544 155.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 950 0.000128 2048 280 920 110592 24.3006 14.3401 306.181 417.123 762.072 762.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000512 1024 140 900 21504 3.28656 1.64349 27.8676 58.5559 91.4982 91.5969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000128 2048 190 1420 113664 23.7042 14.3946 335.225 413.457 786.917 787.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 3.2e-05 4096 170 7160 559104 232.679 136.516 15944.3 4047.18 20361.1 20361.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 6.4e-05 2048 200 1220 287232 35.6614 28.3197 711.941 837.948 1613.97 1614.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.001024 1024 140 240 17280 0.748 3.28115 49.8656 53.9388 53.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 6.4e-05 2048 450 1340 273408 43.833 28.3087 739.264 833.938 1645.47 1645.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 6.4e-05 2048 50 1620 208896 58.3704 27.9206 743.595 825.777 1655.83 1655.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 620 3.2e-05 2048 235 1880 245760 201.566 55.1274 1031.57 1650.02 2938.51 2938.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 0.000128 512 300 260 110592 7.48589 3.34643 16.4873 114.91 142.416 142.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 950 0.000128 2048 280 920 107520 24.3224 14.2585 208.206 413.491 660.407 660.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000512 1024 140 900 18432 3.2809 1.57392 16.7973 56.1804 77.974 78.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000128 2048 190 1420 116800 23.8045 14.3666 506.257 417.349 961.92 962.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 3.2e-05 4096 170 7160 561600 230.494 135.507 23483.2 4023.77 27873.3 27873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 6.4e-05 2048 200 1220 287200 35.7886 28.4095 1043.11 838.134 1945.55 1945.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.001024 1024 140 240 17600 0.753664 5.08109 50.0548 55.9328 55.9877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 6.4e-05 2048 450 1340 275200 43.9878 28.3267 1089.63 838.149 2000.23 2000.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 6.4e-05 2048 50 1620 214400 58.5498 28.2749 1121.62 833.87 2042.48 2042.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 620 3.2e-05 2048 235 1880 256000 198.341 55.218 1578.02 1650.24 3482.04 3482.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 0.000128 512 300 260 115200 7.76294 3.40733 24.8923 118.913 155.163 155.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 950 0.000128 2048 280 920 110400 24.4417 14.3561 314.355 417.284 770.568 770.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000512 1024 140 900 20800 3.32794 1.64045 27.8694 58.6138 91.5941 91.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.000128 2048 190 1420 115200 23.5869 14.2971 354.21 413.206 805.442 805.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 3.2e-05 4096 170 7160 560000 232.223 136.6 17028.7 4040.38 21438.4 21438.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 6.4e-05 2048 200 1220 286400 35.7033 28.3035 743.359 837.906 1645.38 1645.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.001024 1024 140 240 17200 0.749216 3.5815 49.7616 54.136 54.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 6.4e-05 2048 450 1340 272000 43.9982 28.2767 770.533 833.653 1676.6 1676.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 6.4e-05 2048 50 1620 211200 58.0579 27.9384 787.396 825.342 1698.91 1699.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 620 3.2e-05 2048 235 1880 256000 198.245 55.0994 1133.89 1648.92 3036.38 3036.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 0.000128 512 300 260 115200 7.76611 3.62954 18.0199 118.943 148.547 148.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 950 0.000128 2048 280 920 108800 24.2266 14.3578 220.213 413.324 672.254 672.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000512 1024 140 900 19200 3.41651 1.64554 18.4023 58.2122 81.8242 81.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 0.000128 2048 190 1416 118784 23.6468 14.426 377.871 419.423 835.506 835.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 3.2e-05 4096 170 7176 562688 229.585 135.172 17716.4 4041.65 22123.2 22123.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1480 6.4e-05 2048 200 1224 287744 35.6804 28.3507 794.194 838.804 1697.13 1697.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.001024 1024 140 240 17920 0.766304 3.74976 51.3105 55.8707 55.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1900 6.4e-05 2048 450 1344 276992 43.8666 28.2979 1000.09 838.454 1910.84 1910.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 6.4e-05 2048 50 1608 219136 58.0555 28.2829 849.749 838.488 1774.74 1774.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 620 3.2e-05 2048 235 1872 276480 197.175 56.0589 1257.95 1676.89 3188.29 3188.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1180 0.000128 512 300 264 117760 7.75914 3.4065 30.458 123.735 165.541 165.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 950 0.000128 2048 280 936 111360 24.5 14.4081 447.194 419.36 905.593 905.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000512 1024 140 912 22784 3.25347 1.66451 22.0507 60.6072 87.7023 87.8114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 0.000128 2048 190 1416 118720 23.7806 14.4766 397.881 419.086 855.364 855.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 3.2e-05 4096 170 7176 562560 230.905 135.551 18635.3 4022.42 23024.6 23025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 6.4e-05 2048 200 1224 287520 35.885 28.3382 829.694 837.759 1731.79 1731.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.001024 1024 140 240 17920 0.768 3.90163 51.2986 56.0117 56.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 6.4e-05 2048 450 1344 276800 44.0096 28.4119 870.558 837.765 1780.88 1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 6.4e-05 2048 50 1608 218880 58.3909 28.4349 898.78 837.791 1823.56 1823.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 620 3.2e-05 2048 235 1872 276480 197.501 56.2031 1333.44 1675.5 3262.87 3263.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1180 0.000128 512 300 264 117760 7.83907 3.42221 20.1316 122.885 154.463 154.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 950 0.000128 2048 280 936 111360 24.6605 14.3872 445.126 419.021 903.323 903.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000512 1024 140 912 22400 3.27318 1.66502 23.1553 59.9378 88.1662 88.2749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000128 2048 190 1416 118656 23.6955 14.4225 395.261 418.796 852.326 852.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 3.2e-05 4096 170 7176 562560 229.825 135.334 18375.1 4041.34 22782 22782.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 6.4e-05 2048 200 1224 287616 35.7499 28.3516 816.862 838.674 1719.74 1719.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.001024 1024 140 240 17904 0.765984 3.94266 51.3087 56.0612 56.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 6.4e-05 2048 450 1344 276864 43.7995 28.3324 856.86 838.256 1767.38 1767.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 6.4e-05 2048 50 1608 218112 58.2587 28.3746 881.047 837.237 1805.08 1805.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 620 3.2e-05 2048 235 1872 273408 197.752 56.0722 1295.94 1674.12 3224.1 3224.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 0.000128 512 300 264 116736 7.78074 3.41171 19.8029 123.132 154.315 154.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 950 0.000128 2048 280 936 110976 24.443 14.3567 246.719 418.852 704.504 704.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000512 1024 140 912 22656 3.25338 1.65219 23.1202 59.0244 87.1922 87.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 0.000128 2048 190 1416 118272 23.6419 14.3565 252.7 418.557 709.392 709.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 3.2e-05 4096 170 7176 562176 229.389 135.141 11881.1 4052.96 16299 16299.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 6.4e-05 2048 200 1224 287232 35.6616 28.6308 527.001 837.672 1429.06 1429.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.001024 1024 140 240 17856 0.759968 2.62349 51.2876 54.714 54.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 6.4e-05 2048 450 1344 276480 43.6803 28.2972 552.68 836.637 1461.42 1461.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 6.4e-05 2048 50 1608 218112 58.1073 28.3959 568.141 836.628 1491.43 1491.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 620 3.2e-05 2048 235 1872 270336 196.526 55.624 826.9 1664.59 2743.86 2744.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1180 0.000128 512 300 264 113664 7.8281 3.39565 29.3404 120.28 161.028 161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 950 0.000128 2048 280 936 110592 24.5379 14.3483 433.138 418.576 890.732 890.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000512 1024 140 912 22272 3.23242 1.63539 14.9869 58.9572 78.936 79.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000128 2048 190 1416 118720 23.7263 14.375 455.554 418.359 912.157 912.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 3.2e-05 4096 170 7176 562240 230.478 135.361 21253.5 4018.01 25637.8 25638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 6.4e-05 2048 200 1224 287392 35.8495 28.3935 941.944 837.571 1843.86 1843.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.001024 1024 140 240 17864 0.761856 4.64144 51.2393 56.6853 56.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 6.4e-05 2048 450 1344 276864 43.9359 28.414 986.259 837.561 1896.31 1896.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 6.4e-05 2048 50 1608 218624 58.2747 28.3344 1022.51 836.378 1945.67 1945.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 620 3.2e-05 2048 235 1872 275968 196.8 56.0449 1507.16 1672.21 3432.44 3432.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 0.000128 512 300 264 118272 7.78515 3.41424 23.4403 121.368 156.197 156.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 950 0.000128 2048 280 936 111104 24.4946 14.3708 287.33 418.373 744.706 744.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000512 1024 140 912 22848 3.27914 1.66717 27.1439 59.0972 91.3411 91.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000128 2048 190 1416 118272 23.6802 14.3726 288.658 418.954 745.805 745.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 3.2e-05 4096 170 7176 561792 229.918 135.516 13378.6 4028.85 17773.3 17773.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 6.4e-05 2048 200 1224 287168 35.6772 28.3299 599.387 838.603 1502.1 1502.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.001024 1024 140 240 17808 0.760384 2.99213 51.2675 55.0633 55.1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 6.4e-05 2048 450 1344 275968 43.8655 28.3511 624.407 837.443 1534.2 1534.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 6.4e-05 2048 50 1608 218624 58.1068 28.3479 643.665 837.451 1567.74 1567.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 620 3.2e-05 2048 235 1872 272384 197.357 56.0128 942.753 1674.18 2870.52 2870.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1180 0.000128 512 300 264 114688 7.81488 3.40189 14.7892 121.261 147.456 147.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 950 0.000128 2048 280 936 111104 24.422 14.3688 183.335 419.063 641.321 641.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000512 1024 140 912 22400 3.2399 1.64486 17.0816 58.5046 80.6162 80.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000128 2048 190 1416 118784 23.6642 14.436 442.832 419.227 900.302 900.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 3.2e-05 4096 170 7176 562176 229.778 135.298 20017.1 4036.84 24419.4 24419.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 6.4e-05 2048 200 1224 287488 35.7186 28.2886 923.293 847.637 1835.05 1835.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.001024 1024 140 240 17856 0.762624 4.47693 51.2579 56.542 56.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 6.4e-05 2048 450 1344 276992 43.7656 28.3293 965.25 852.164 1889.65 1889.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 6.4e-05 2048 50 1608 219136 58.0714 28.2991 991.18 852.187 1929.91 1930.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 620 3.2e-05 2048 235 1872 274432 196.515 56.0108 1449.93 1670.14 3372.82 3373.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 0.000128 512 300 264 116736 7.83773 3.41197 22.6309 122.055 156.121 156.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 950 0.000128 2048 280 936 111104 24.4671 14.4021 278.42 431.477 748.894 749.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000512 1024 140 912 22528 3.27664 1.66502 25.715 58.9928 89.792 89.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000128 2048 190 1416 117760 23.6714 14.3523 290.974 418.355 747.491 747.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 3.2e-05 4096 170 7176 562176 230.02 135.466 12918 4037.4 17321.3 17321.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 6.4e-05 2048 200 1224 287232 35.6746 28.3546 613.509 851.918 1529.56 1529.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.001024 1024 140 240 17792 0.762208 3.03645 51.2723 55.1141 55.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 6.4e-05 2048 450 1344 276480 43.7628 28.3357 635.412 850.211 1557.85 1557.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 6.4e-05 2048 50 1608 217088 58.1326 28.2755 647.763 848.803 1583.14 1583.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 620 3.2e-05 2048 235 1872 270336 197.369 55.8924 937.217 1671.65 2862.35 2862.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 0.000128 512 300 264 114688 7.95251 3.40678 15.0141 121.016 147.572 147.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 950 0.000128 2048 280 936 110592 24.4172 14.3348 185.365 432.209 656.461 656.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000512 1024 140 912 22528 3.28781 1.67248 17.2832 59.0065 81.3921 81.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000128 2048 190 1416 118656 23.7335 14.3708 485.036 419.364 942.645 942.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 3.2e-05 4096 170 7176 562176 230.548 135.382 22592.5 4045.21 27004.1 27004.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 6.4e-05 2048 200 1224 287424 35.8093 28.459 1006.95 838.31 1909.64 1909.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.001024 1024 140 240 17856 0.761856 4.80656 51.2744 56.8848 56.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 6.4e-05 2048 450 1344 276480 43.9425 28.3567 1055.85 838.311 1966.59 1966.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 6.4e-05 2048 50 1608 218880 58.261 28.3382 1087.36 838.321 2012.44 2012.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 620 3.2e-05 2048 235 1872 271872 197.403 55.9092 1590.63 1669.98 3514.14 3514.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 0.000128 512 300 264 115200 7.82093 3.41117 24.1748 123.152 158.738 158.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 950 0.000128 2048 280 936 111168 24.5202 14.4501 303.679 419.458 762.237 762.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000512 1024 140 912 22464 3.24963 1.6425 28.5769 59.9046 93.5178 93.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000128 2048 190 1416 117504 23.6779 14.4082 336.82 418.012 793.054 793.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 3.2e-05 4096 170 7176 562176 229.68 135.274 15781.6 4022.31 20169.3 20169.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 6.4e-05 2048 200 1224 287424 35.6458 28.3694 701.191 838.408 1603.72 1603.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.001024 1024 140 240 17712 0.758784 3.4551 50.1295 54.3852 54.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 6.4e-05 2048 450 1344 276480 43.7595 28.3539 735.083 838.419 1645.74 1645.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 6.4e-05 2048 50 1608 216576 58.2447 28.3093 751.889 835.343 1673.95 1674.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 620 3.2e-05 2048 235 1872 267264 196.293 55.4156 1093.11 1657.95 3002.99 3003.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 0.000128 512 300 264 110592 7.87798 3.3833 16.645 118.509 146.598 146.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 950 0.000128 2048 280 936 110592 24.3722 14.3898 211.722 418.124 668.744 668.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000512 1024 140 912 21888 3.21933 1.61136 19.6049 57.8265 82.4088 82.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000128 2048 190 1416 118400 23.7063 14.399 458.636 419.209 916.094 916.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 3.2e-05 4096 170 7176 561920 230.144 135.638 21474.2 4024.91 25865.3 25865.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 6.4e-05 2048 200 1224 287360 35.7231 28.3254 954.725 837.878 1856.76 1856.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.001024 1024 140 240 17840 0.763296 4.57373 51.2475 56.6298 56.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 6.4e-05 2048 450 1344 276480 43.8052 28.3468 1001.48 838.011 1911.78 1911.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 6.4e-05 2048 50 1608 218880 58.1648 28.3343 1032.23 838.037 1956.94 1957.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 620 3.2e-05 2048 235 1872 276480 196.904 56.0805 1536.8 1675.51 3465.53 3465.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 0.000128 512 300 264 117760 7.82659 3.41808 23.577 120.773 155.781 155.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 950 0.000128 2048 280 936 111360 24.457 14.3684 288.849 419.267 747.074 747.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000512 1024 140 912 21760 3.2608 1.6295 26.2172 58.4977 89.7538 89.8551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000128 2048 190 1416 116480 23.6148 14.3303 324.59 416.057 778.73 778.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 3.2e-05 4096 170 7176 561920 230.318 135.77 15284.9 4057.28 19708.7 19709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 6.4e-05 2048 200 1224 287360 35.6015 28.2946 684.617 842.928 1591.55 1591.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.001024 1024 140 240 17760 0.759808 3.38074 51.2543 55.4361 55.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 6.4e-05 2048 450 1344 276480 43.7135 28.3233 714.223 855.879 1642.27 1642.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 6.4e-05 2048 50 1608 217600 58.2362 28.6119 732.865 855.925 1675.8 1675.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 620 3.2e-05 2048 235 1872 276480 196.368 55.9534 1096.88 1675.9 3025.32 3025.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 0.000128 512 300 264 112640 7.87283 3.39507 16.2956 116.91 144.658 144.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 950 0.000128 2048 280 936 110080 24.2828 14.3872 204.107 416.16 659.067 659.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000512 1024 140 912 21760 3.26314 1.64419 19.0102 58.1311 82.1909 82.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000128 2048 190 1416 118272 23.6413 14.3928 588.888 418.916 1045.98 1046.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 3.2e-05 4096 170 7176 562176 229.196 135.143 27090.7 4031.83 31487.3 31487.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 6.4e-05 2048 200 1224 287232 35.6532 28.2931 1209.24 838.414 2111.71 2111.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.001024 1024 140 240 17856 0.75776 6.0144 51.3064 58.1203 58.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 6.4e-05 2048 450 1344 276480 43.6573 28.3349 1268.28 837.323 2177.73 2177.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 6.4e-05 2048 50 1608 218112 58.0837 28.2629 1306.02 837.344 2229.88 2230.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 620 3.2e-05 2048 235 1872 270336 196.219 55.6196 1902.85 1665.93 3820.84 3821.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 0.000128 512 300 264 113664 7.812 3.39654 28.9953 119.086 159.475 159.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 950 0.000128 2048 280 936 110592 24.4513 14.3759 365.743 418.911 823.616 823.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000512 1024 140 912 22272 3.2297 1.63798 34.4394 58.3152 97.7666 97.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000128 2048 190 1416 116736 23.6906 14.5244 372.841 420.851 832.048 832.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 3.2e-05 4096 170 7176 560640 230.863 135.927 17584.6 4063.38 22015.2 22015.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 6.4e-05 2048 200 1224 286464 35.6864 28.2972 779.22 845.029 1688.34 1688.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.001024 1024 140 240 17664 0.755712 3.93395 51.4045 56.1369 56.1968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 6.4e-05 2048 450 1344 276480 43.7227 28.3684 818.158 845.037 1735.42 1735.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 6.4e-05 2048 50 1608 215040 58.2366 28.2522 830.858 840.894 1758.42 1758.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 620 3.2e-05 2048 235 1872 258048 197.104 55.0782 1174.45 1664.5 3091.35 3091.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 0.000128 512 300 264 110592 8.0071 3.39763 18.756 119.742 150.087 150.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 950 0.000128 2048 280 936 109056 24.4371 14.3504 232.853 420.786 692.566 692.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000512 1024 140 912 21504 3.27885 1.64752 21.436 59.7958 86.3043 86.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000128 2048 190 1416 118400 23.7827 14.4265 580.633 418.883 1037.87 1037.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 3.2e-05 4096 170 7176 562400 230.731 135.648 26883.9 4022.93 31273.6 31274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 6.4e-05 2048 200 1224 287600 35.9095 28.3694 1195.31 838.327 2098.03 2098.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.001024 1024 140 240 17800 0.759808 6.04131 51.2181 58.0619 58.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 6.4e-05 2048 450 1344 276000 43.993 28.3615 1249.99 837.454 2159.93 2160.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 6.4e-05 2048 50 1608 217600 58.4397 28.3689 1286.01 837.28 2210.27 2210.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 620 3.2e-05 2048 235 1872 268800 196.976 55.8245 1867.51 1665.5 3786.03 3786.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 0.000128 512 300 264 115200 7.75658 3.40557 29.1799 120.342 160.863 161.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 950 0.000128 2048 280 936 111200 24.5456 14.4106 362.575 418.878 820.539 820.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000512 1024 140 912 21600 3.2809 1.63411 33.0704 58.3397 96.4716 96.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000128 2048 190 1416 116800 23.7917 14.4316 389.154 417.301 844.814 844.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 3.2e-05 4096 170 7176 561600 231.351 135.944 18174.6 4023.17 22565.4 22565.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 6.4e-05 2048 200 1224 287200 35.7964 28.4227 808.476 838.194 1711 1711.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.001024 1024 140 240 17600 0.755808 3.93533 50.0572 54.7928 54.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 6.4e-05 2048 450 1344 275200 44.0104 28.3623 844.984 838.042 1755.53 1755.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 6.4e-05 2048 50 1608 214400 58.5225 28.2569 859.006 833.765 1779.72 1779.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 620 3.2e-05 2048 235 1872 256000 198.289 55.1372 1205.09 1649.71 3108.46 3108.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 0.000128 512 300 264 115200 7.7633 3.40605 19.9454 116.969 148.272 148.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 950 0.000128 2048 280 936 110400 24.4241 14.3932 245.22 417.239 701.406 701.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000512 1024 140 912 20800 3.32768 1.63603 21.682 58.3951 85.186 85.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000128 2048 190 1416 118272 23.685 14.42 569.232 418.606 1026.09 1026.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 3.2e-05 4096 170 7176 561792 229.913 135.514 26359.8 4024.61 30750.3 30750.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 6.4e-05 2048 200 1224 287168 35.6781 28.3259 1172.98 837.787 2074.88 2074.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.001024 1024 140 240 17808 0.759104 5.78794 51.2447 57.8356 57.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 6.4e-05 2048 450 1344 275968 43.8068 28.3423 1229.39 836.667 2138.34 2138.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 6.4e-05 2048 50 1608 218624 58.07 28.3066 1270.68 836.693 2193.91 2194.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 620 3.2e-05 2048 235 1872 272384 197.198 56.1009 1862.25 1672.81 3788.58 3788.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 0.000128 512 300 264 114688 7.81478 3.40355 28.3938 118.307 158.105 158.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 950 0.000128 2048 280 936 111104 24.4019 14.3552 356.908 418.595 814.399 814.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000512 1024 140 912 22400 3.24618 1.64323 33.6236 58.5336 97.1953 97.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000128 2048 190 1416 118272 23.651 14.3458 376.763 419.254 834.155 834.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 3.2e-05 4096 170 7176 560896 230.052 135.526 17327 4043.39 21736.3 21736.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 6.4e-05 2048 200 1224 286720 35.6734 28.3218 773.221 837.593 1674.91 1675.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.001024 1024 140 240 17696 0.759808 3.7376 51.2701 55.8099 55.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 6.4e-05 2048 450 1344 275968 43.7519 28.2795 811.446 837.613 1721.23 1721.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 6.4e-05 2048 50 1608 218624 57.9922 28.2735 839.036 837.61 1763.08 1763.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 620 3.2e-05 2048 235 1872 258048 197.986 55.3129 1164.34 1655.33 3073.19 3073.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 0.000128 512 300 264 107520 7.89325 3.36896 17.8143 115.195 144.46 144.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 950 0.000128 2048 280 936 111104 24.4027 14.3319 236.224 419.189 694.28 694.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000512 1024 140 912 21504 3.20371 1.5999 21.5507 57.7388 84.2416 84.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000128 2048 190 1416 118080 23.6906 14.4014 550.143 417.496 1005.87 1005.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 3.2e-05 4096 170 7176 561600 230.506 135.446 25454.5 4029.45 29850.3 29850.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 6.4e-05 2048 200 1224 287040 35.8114 28.414 1137.13 836.93 2038.39 2038.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.001024 1024 140 240 17760 0.75776 5.46406 51.1854 57.449 57.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 6.4e-05 2048 450 1344 276480 43.9237 28.3261 1193.64 836.95 2102.97 2103.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 6.4e-05 2048 50 1608 216960 58.353 28.3047 1222.69 834.379 2143.89 2144.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 620 3.2e-05 2048 235 1872 268800 197.725 56.1333 1779.59 1681.7 3715.36 3715.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 0.000128 512 300 264 115200 7.7568 3.40173 27.8449 120.457 159.642 159.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 950 0.000128 2048 280 936 110400 24.4669 14.3919 342.992 417.436 799.422 799.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000512 1024 140 912 22080 3.26106 1.63418 32.2079 58.4483 95.6969 95.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000128 2048 190 1416 117120 23.7445 14.3744 353.397 418.282 809.943 810.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 3.2e-05 4096 170 7176 560640 230.836 135.92 16414.2 4034.34 20815.7 20816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 6.4e-05 2048 200 1224 287040 35.6784 28.3177 733.064 838.171 1635.34 1635.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.001024 1024 140 240 17520 0.755008 3.59942 50.0003 54.3981 54.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 6.4e-05 2048 450 1344 274560 43.8499 28.3279 763.731 835.602 1671.65 1671.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 6.4e-05 2048 50 1608 215040 58.4779 28.3168 779.665 835.715 1702.34 1702.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 620 3.2e-05 2048 235 1872 261120 196.35 55.1136 1112.68 1649.87 3014.23 3014.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 0.000128 512 300 264 115200 7.7464 3.40138 18.2816 117.832 147.447 147.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 950 0.000128 2048 280 936 109440 24.5398 14.3516 219.261 418.211 676.493 676.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000512 1024 140 912 21120 3.30582 1.64659 20.1531 58.4631 83.7156 83.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000128 2048 190 1416 117760 23.6691 14.3641 525.123 418.267 981.56 981.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 3.2e-05 4096 170 7176 562176 230.019 135.424 24336.7 4025.83 28728.4 28728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 6.4e-05 2048 200 1224 287232 35.6516 28.3055 1085.48 838.609 1988.15 1988.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.001024 1024 140 240 17792 0.758496 5.28336 51.2654 57.3503 57.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 6.4e-05 2048 450 1344 276480 43.7668 28.2706 1138.55 838.62 2049.35 2049.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 6.4e-05 2048 50 1608 217088 58.1447 28.2481 1166.83 835.888 2089.29 2089.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 620 3.2e-05 2048 235 1872 270336 197.358 56.0148 1707.55 1671.46 3632.6 3632.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 0.000128 512 300 264 114688 7.95232 3.40992 26.2117 119.936 157.692 157.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 950 0.000128 2048 280 936 110592 24.4045 14.4008 328.156 418.192 785.285 785.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000512 1024 140 912 22528 3.2863 1.67046 31.2805 59.27 95.6499 95.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000128 2048 190 1416 116736 23.8206 14.3581 351.276 418.328 807.92 808.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 3.2e-05 4096 170 7176 561152 230.996 136.067 16602.5 4035.97 21005.9 21006.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 6.4e-05 2048 200 1224 285696 35.6544 28.2404 732.54 835.613 1632.15 1632.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.001024 1024 140 240 17664 0.756032 3.76422 51.2471 55.8111 55.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 6.4e-05 2048 450 1344 274432 43.8161 28.27 766.514 835.613 1674.35 1674.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 6.4e-05 2048 50 1608 217088 58.1662 28.2845 792.018 835.63 1714.26 1714.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 620 3.2e-05 2048 235 1872 262144 199.995 55.9517 1124.78 1670.6 3051.54 3051.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 0.000128 512 300 264 114688 7.95942 3.41197 18.2753 122.058 151.889 152.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 950 0.000128 2048 280 936 110592 24.4619 14.3443 223.286 418.24 680.46 680.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000512 1024 140 912 20480 3.17568 1.56096 19.6885 56.6714 81.2378 81.3378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 0.000128 2048 190 1425 118272 23.6849 14.3667 427.811 418.981 884.986 885.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 3.2e-05 4096 170 7175 562432 229.675 135.352 19987.4 4041.02 24393.9 24394.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1480 6.4e-05 2048 200 1225 287872 35.6853 28.3271 898.699 837.894 1800.72 1800.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.001024 1024 140 250 17856 0.762368 4.44438 51.2881 56.5404 56.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1900 6.4e-05 2048 450 1350 276736 43.8072 28.3828 1004.8 837.732 1914.86 1914.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 6.4e-05 2048 50 1625 218624 58.1328 28.3873 971.02 837.579 1895.29 1895.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 620 3.2e-05 2048 235 1875 272384 197.64 55.9756 1408.43 1675.04 3337.31 3337.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1180 0.000128 512 300 250 116736 7.83107 3.40979 32.3915 122.507 166.325 166.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 950 0.000128 2048 280 925 111616 24.467 14.334 497.68 418.919 955.532 955.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000512 1024 140 900 22272 3.28262 1.66502 24.5638 61.4645 91.1053 91.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 0.000128 2048 190 1425 118400 23.8223 14.3857 386.504 419.064 843.918 844.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 3.2e-05 4096 170 7175 562560 230.883 135.566 17928.3 4022.11 22317.3 22317.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 6.4e-05 2048 200 1225 287680 35.8714 28.4321 797.612 837.696 1699.72 1699.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.001024 1024 140 250 17840 0.765952 3.90371 51.2782 55.9908 56.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 6.4e-05 2048 450 1350 276800 43.991 28.3781 838.882 837.706 1749.1 1749.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 6.4e-05 2048 50 1625 218240 58.5066 28.3986 868.473 837.724 1793.28 1793.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 620 3.2e-05 2048 235 1875 273920 198.114 56.1453 1269.97 1675.35 3199.81 3200
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1180 0.000128 512 300 250 116480 7.9185 3.41584 18.0968 122.837 152.454 152.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 950 0.000128 2048 280 925 111680 24.6179 14.3853 423.066 419.087 881.295 881.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000512 1024 140 900 22080 3.28739 1.66733 21.9476 59.6983 86.7326 86.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 0.000128 2048 190 1425 118400 23.7187 14.3774 249.477 419.217 706.934 707.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 3.2e-05 4096 170 7175 561920 230.301 135.66 11550.9 4025.74 15943 15943.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1480 6.4e-05 2048 200 1225 287680 35.7317 28.3174 514.136 837.96 1416.25 1416.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.001024 1024 140 250 17760 0.759808 2.57638 51.2198 54.6005 54.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1900 6.4e-05 2048 450 1350 276480 43.8554 28.3524 618.682 837.995 1529.02 1529.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 6.4e-05 2048 50 1625 217600 58.4061 28.3369 558.208 837.977 1483.09 1483.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 620 3.2e-05 2048 235 1875 271360 197.82 56.1644 811.105 1675.46 2740.77 2740.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1180 0.000128 512 300 250 115200 7.98541 3.41606 26.3368 123.827 161.751 161.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 950 0.000128 2048 280 925 111360 24.5722 14.3859 429.365 419.332 887.791 887.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000512 1024 140 900 21760 3.26426 1.62902 14.2627 57.8571 77.1423 77.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000128 2048 190 1425 117888 23.7352 14.3913 407.655 418.437 864.363 864.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 3.2e-05 4096 170 7175 562176 230.146 135.461 19124.6 4051.55 23542.2 23542.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 6.4e-05 2048 200 1225 287808 35.7135 28.3011 847.993 845.724 1757.84 1757.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.001024 1024 140 250 17808 0.767968 4.23923 51.2516 56.302 56.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 6.4e-05 2048 450 1350 276480 43.8296 28.3341 892.318 841.879 1806.5 1806.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 6.4e-05 2048 50 1625 218112 58.2478 28.281 925.286 844.159 1856.15 1856.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 620 3.2e-05 2048 235 1875 270336 197.924 55.9618 1334.35 1683.11 3271.58 3271.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 0.000128 512 300 250 115200 7.88506 3.41315 19.1149 117.784 148.38 148.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 950 0.000128 2048 280 925 111360 24.4064 14.4668 254.304 428.602 721.92 722.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000512 1024 140 900 22272 3.27066 1.65427 23.4839 58.9898 87.5434 87.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 0.000128 2048 190 1425 117504 23.7284 14.4015 262.321 418.559 719.147 719.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 3.2e-05 4096 170 7175 561408 229.915 135.515 12365.5 4026.55 16757.9 16758.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 6.4e-05 2048 200 1225 287616 35.6476 28.325 548.06 837.645 1449.78 1449.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.001024 1024 140 250 17760 0.762816 2.80384 51.2451 54.8553 54.9136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 6.4e-05 2048 450 1350 275712 43.8071 28.285 575.057 836.753 1484.04 1484.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 6.4e-05 2048 50 1625 218112 58.1352 28.4029 596.632 836.766 1520.1 1520.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 620 3.2e-05 2048 235 1875 264192 198.13 55.727 843.046 1664.48 2761.6 2761.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1180 0.000128 512 300 250 113664 7.82986 3.39622 27.2887 120.114 158.817 158.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 950 0.000128 2048 280 925 111360 24.4216 14.3287 429.595 418.701 887.177 887.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000512 1024 140 900 21504 3.26646 1.65453 15.1493 58.9416 79.1362 79.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000128 2048 190 1425 117824 23.7635 14.4179 437.163 418.853 894.336 894.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 3.2e-05 4096 170 7175 562240 230.468 135.361 20435.4 4022.75 24824.4 24824.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 6.4e-05 2048 200 1225 287616 35.8272 28.3302 905.389 838.425 1808.07 1808.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.001024 1024 140 250 17808 0.761664 4.61222 51.284 56.7021 56.7578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 6.4e-05 2048 450 1350 276864 43.9212 28.3349 959.81 838.53 1870.72 1870.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 6.4e-05 2048 50 1625 217728 58.427 28.474 989.731 837.335 1914.13 1914.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 620 3.2e-05 2048 235 1875 272384 197.684 56.1153 1439.24 1674.32 3367.57 3367.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 0.000128 512 300 250 116480 7.89242 3.41728 20.9866 123.576 156.057 156.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 950 0.000128 2048 280 925 111104 24.5131 14.3933 274.415 418.856 732.308 732.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000512 1024 140 900 22400 3.29661 1.66579 25.6763 59.4568 90.2402 90.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000128 2048 190 1425 117376 23.77 14.4548 277.038 418.621 734.018 734.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 3.2e-05 4096 170 7175 561792 229.916 135.506 12876.7 4024.79 17267.3 17267.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 6.4e-05 2048 200 1225 287616 35.7049 28.3261 581.461 837.93 1483.53 1483.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.001024 1024 140 250 17696 0.759776 3.00259 51.1775 54.9839 55.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 6.4e-05 2048 450 1350 275968 43.847 28.4546 604.058 836.847 1513.34 1513.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 6.4e-05 2048 50 1625 216832 58.398 28.3334 620.371 836.755 1544.02 1544.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 620 3.2e-05 2048 235 1875 272384 197.379 56.0107 908.582 1672.82 2835.01 2835.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1180 0.000128 512 300 250 114688 7.81722 3.40173 13.4966 123.285 148.183 148.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 950 0.000128 2048 280 925 111104 24.4021 14.4288 174.958 418.667 632.585 632.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000512 1024 140 900 21504 3.2785 1.64243 15.7729 59.5163 80.3494 80.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000128 2048 190 1425 118272 23.7151 14.3667 458.684 419.516 916.416 916.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 3.2e-05 4096 170 7175 562176 229.721 135.276 20830 4025.24 25220.7 25221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 6.4e-05 2048 200 1225 287744 35.6726 28.2791 945.634 838.654 1848.34 1848.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.001024 1024 140 250 17792 0.766336 4.7104 51.275 56.7936 56.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 6.4e-05 2048 450 1350 276480 43.8041 28.3035 990.698 838.668 1901.61 1901.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 6.4e-05 2048 50 1625 218112 58.2517 28.2788 1025.63 838.699 1951.02 1951.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 620 3.2e-05 2048 235 1875 270336 197.589 55.8387 1479.56 1671.3 3404.5 3404.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 0.000128 512 300 250 116736 7.83632 3.41376 21.8642 122.01 155.306 155.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 950 0.000128 2048 280 925 111616 24.4019 14.3763 284.432 419.552 742.891 743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000512 1024 140 900 22016 3.29197 1.66912 26.2004 59.1707 90.4715 90.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000128 2048 190 1425 117760 23.6658 14.4163 303.239 418.31 759.771 759.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 3.2e-05 4096 170 7175 562176 230.021 135.44 13484 4043.09 17893 17893.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 6.4e-05 2048 200 1225 287744 35.668 28.3213 631.231 838.858 1534.18 1534.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.001024 1024 140 250 17664 0.760992 3.2785 51.1754 55.2573 55.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 6.4e-05 2048 450 1350 276480 43.7834 28.2755 656.744 838.855 1567.79 1567.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 6.4e-05 2048 50 1625 217088 58.1521 28.3356 676.27 836.17 1599.09 1599.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 620 3.2e-05 2048 235 1875 270336 197.355 55.9405 972.327 1671.48 2897.32 2897.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 0.000128 512 300 250 114688 7.95466 3.4096 14.6418 118.896 145.087 145.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 950 0.000128 2048 280 925 110592 24.4156 14.4507 188.946 418.426 646.367 646.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000512 1024 140 900 21504 3.32874 1.67117 17.135 59.0007 81.2826 81.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000128 2048 190 1425 118080 23.7808 14.3748 483.063 418.958 940.316 940.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 3.2e-05 4096 170 7175 561600 230.94 135.772 22615.3 4042.07 27024.5 27024.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 6.4e-05 2048 200 1225 287424 35.8113 28.4788 1002.13 837.416 1903.94 1904.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.001024 1024 140 250 17784 0.761824 5.02275 51.2458 57.0719 57.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 6.4e-05 2048 450 1350 276480 43.9377 28.3701 1053.59 837.5 1963.52 1963.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 6.4e-05 2048 50 1625 217728 58.4469 28.3399 1089.65 837.503 2014.1 2014.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 620 3.2e-05 2048 235 1875 267264 198.152 55.9897 1564.38 1668.46 3487.21 3487.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 0.000128 512 300 250 115200 7.82083 3.41197 22.8244 123.052 157.29 157.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 950 0.000128 2048 280 925 111168 24.5231 14.4176 299.059 419.025 757.157 757.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000512 1024 140 900 21888 3.27875 1.64045 27.7675 59.7796 92.6082 92.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000128 2048 190 1425 117504 23.6628 14.3799 346.048 418.013 802.244 802.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 3.2e-05 4096 170 7175 561024 230.73 135.981 16149.1 4035.49 20551.7 20552.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 6.4e-05 2048 200 1225 287424 35.6778 28.5143 717.721 838.413 1620.43 1620.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.001024 1024 140 250 17712 0.759808 3.69136 51.2698 55.7656 55.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 6.4e-05 2048 450 1350 276480 43.781 28.334 756.916 838.49 1667.66 1667.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 6.4e-05 2048 50 1625 216576 58.2748 28.35 779.635 835.424 1701.85 1701.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 620 3.2e-05 2048 235 1875 258048 198.585 55.3699 1078.15 1657.88 2990.2 2990.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 0.000128 512 300 250 110592 7.87542 3.3833 16.0303 118.672 146.138 146.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 950 0.000128 2048 280 925 110592 24.3653 14.4564 214.876 418.026 671.854 671.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000512 1024 140 900 20736 3.27318 1.61382 19.1508 57.8792 82.0655 82.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000128 2048 190 1425 118400 23.7092 14.4302 473.181 419.558 931.017 931.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 3.2e-05 4096 170 7175 561920 230.17 135.657 21899.5 4040.54 26306.3 26306.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 6.4e-05 2048 200 1225 287680 35.7048 28.3237 975.708 838.674 1878.52 1878.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.001024 1024 140 250 17760 0.763904 4.81955 51.2477 56.8749 56.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 6.4e-05 2048 450 1350 276480 43.7744 28.3095 1025.06 838.682 1935.96 1936.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 6.4e-05 2048 50 1625 217600 58.3776 28.3955 1059.89 838.7 1985.53 1985.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 620 3.2e-05 2048 235 1875 271360 197.615 56.047 1541.26 1676.95 3472.1 3472.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 0.000128 512 300 250 115200 7.97606 3.41667 22.145 121.782 155.505 155.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 950 0.000128 2048 280 925 111360 24.451 14.4517 292.963 419.778 751.774 751.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000512 1024 140 900 21760 3.26509 1.63158 27.0048 59.6986 91.7477 91.8517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000128 2048 190 1425 116480 23.632 14.336 328.155 416.341 782.611 782.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 3.2e-05 4096 170 7175 561920 230.421 135.799 15318.9 4030.26 19715.8 19716.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 6.4e-05 2048 200 1225 287360 35.6243 28.3185 684.995 840.943 1589.99 1590.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.001024 1024 140 250 17600 0.759616 3.49859 50.0851 54.3874 54.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 6.4e-05 2048 450 1350 276480 43.7295 28.375 718.268 838.99 1629.5 1629.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 6.4e-05 2048 50 1625 217600 58.2511 28.3109 742.534 839.018 1668.28 1668.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 620 3.2e-05 2048 235 1875 266240 199.287 56.0538 1060.98 1677.07 2993.61 2993.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 0.000128 512 300 250 112640 7.88157 3.39558 15.439 119.083 145.984 146.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 950 0.000128 2048 280 925 110080 24.2734 14.3094 202.591 416.442 657.747 657.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000512 1024 140 900 21760 3.26422 1.6425 19.0383 58.1651 82.2519 82.3559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000128 2048 190 1425 117504 23.6985 14.499 572.23 418.915 1029.48 1029.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 3.2e-05 4096 170 7175 561408 229.774 135.526 26463.7 4029.75 30859.2 30859.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 6.4e-05 2048 200 1225 287616 35.6062 28.3748 1178.19 838.356 2080.63 2080.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.001024 1024 140 250 17760 0.758208 6.19104 51.268 58.2605 58.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 6.4e-05 2048 450 1350 275712 43.752 28.2898 1235.37 837.35 2144.9 2145.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 6.4e-05 2048 50 1625 218112 58.0789 28.3077 1284.13 837.359 2208.05 2208.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 620 3.2e-05 2048 235 1875 264192 197.798 55.6279 1814.82 1665.92 3734.4 3734.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 0.000128 512 300 250 113664 7.8103 3.39536 26.8703 116.187 154.451 154.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 950 0.000128 2048 280 925 111360 24.3542 14.3362 355.162 418.916 812.9 813.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000512 1024 140 900 21504 3.26448 1.6384 32.4403 58.3821 95.8683 95.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000128 2048 190 1425 116736 23.6915 14.379 382.578 416.763 837.55 837.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 3.2e-05 4096 170 7175 560640 230.898 135.879 17851.7 4042.4 22261.3 22261.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 6.4e-05 2048 200 1225 287232 35.6868 28.3197 796.745 836.808 1697.67 1697.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.001024 1024 140 250 17664 0.759808 4.03037 51.2453 56.0767 56.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 6.4e-05 2048 450 1350 274944 43.9051 28.3251 834.304 836.824 1743.49 1743.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 6.4e-05 2048 50 1625 215040 58.2748 28.234 857.165 832.72 1776.56 1776.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 620 3.2e-05 2048 235 1875 258048 197.16 55.0428 1195.42 1648.48 3096.32 3096.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 0.000128 512 300 250 110592 7.99571 3.39878 17.8028 117.953 147.335 147.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 950 0.000128 2048 280 925 110592 24.301 14.3188 238.051 416.692 693.49 693.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000512 1024 140 900 21504 3.27962 1.64426 21.8521 58.3027 85.2261 85.3214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000128 2048 190 1425 117600 23.887 14.4406 573.493 418.831 1030.8 1030.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 3.2e-05 4096 170 7175 562400 230.764 135.59 26748.2 4022.53 31137.5 31137.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 6.4e-05 2048 200 1225 287600 35.8668 28.3684 1183.97 838.229 2086.54 2086.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.001024 1024 140 250 17800 0.764224 6.2537 51.3085 58.3696 58.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 6.4e-05 2048 450 1350 276000 43.9809 28.3403 1241.88 837.158 2151.5 2151.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 6.4e-05 2048 50 1625 217600 58.3934 28.3753 1287.15 837.362 2211.45 2211.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 620 3.2e-05 2048 235 1875 268800 196.994 55.835 1855.2 1665.24 3773.49 3773.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1180 0.000128 512 300 250 112000 7.94378 3.40637 26.6486 119.408 157.589 157.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 950 0.000128 2048 280 925 111200 24.5513 14.4083 356.009 418.833 813.932 814.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000512 1024 140 900 21600 3.28301 1.63408 32.7115 59.4087 97.1855 97.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000128 2048 190 1425 116800 23.7928 14.3703 383.591 417.297 839.192 839.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 3.2e-05 4096 170 7175 561600 230.485 135.5 17868.9 4040.59 22275.9 22276.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 6.4e-05 2048 200 1225 287200 35.7906 28.3298 789.723 838.044 1691.99 1692.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.001024 1024 140 250 17600 0.755872 3.95296 51.1899 55.9428 55.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 6.4e-05 2048 450 1350 275200 43.9972 28.3362 827.199 838.065 1737.73 1737.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 6.4e-05 2048 50 1625 214400 58.5228 28.2565 847.684 833.945 1768.58 1768.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 620 3.2e-05 2048 235 1875 256000 198.247 55.3134 1179.46 1649.74 3082.98 3083.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 0.000128 512 300 250 108800 8.12026 3.40406 17.4074 119.093 148.203 148.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 950 0.000128 2048 280 925 110400 24.4405 14.3606 236.881 417.229 693.041 693.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000512 1024 140 900 20800 3.32704 1.64112 21.216 58.3958 84.7284 84.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000128 2048 190 1425 117376 23.7669 14.3634 555.131 418.989 1012.39 1012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 3.2e-05 4096 170 7175 561792 229.913 135.5 25731.5 4028.42 30125.7 30126.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 6.4e-05 2048 200 1225 287616 35.6889 28.3772 1150.49 838.585 2053.25 2053.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.001024 1024 140 250 17696 0.759808 5.87776 51.2017 57.8814 57.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 6.4e-05 2048 450 1350 275968 43.8395 28.3216 1208.06 837.396 2117.75 2117.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 6.4e-05 2048 50 1625 216832 58.3972 28.3385 1246.76 837.407 2171.06 2171.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 620 3.2e-05 2048 235 1875 272384 197.283 56.0169 1823.9 1674.47 3751.89 3752.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 0.000128 512 300 250 114688 7.80758 3.40173 26.4562 123.375 161.228 161.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 950 0.000128 2048 280 925 111104 24.4026 14.4404 345.741 418.935 803.648 803.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000512 1024 140 900 21504 3.28602 1.64432 31.6377 58.7814 95.4949 95.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000128 2048 190 1425 116480 23.8307 14.3854 361.881 418.972 819.206 819.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 3.2e-05 4096 170 7175 560896 230.094 135.504 16737 4040.8 21143.8 21144.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 6.4e-05 2048 200 1225 286720 35.667 28.2778 746.125 837.024 1647.2 1647.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.001024 1024 140 250 17472 0.7552 3.77446 49.9831 54.558 54.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 6.4e-05 2048 450 1350 275968 43.7679 28.2727 786.095 837.045 1695.31 1695.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 6.4e-05 2048 50 1625 215040 58.603 28.3055 805.055 837.045 1729.18 1729.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 620 3.2e-05 2048 235 1875 258048 197.969 55.2563 1127.03 1654.31 3034.78 3034.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 0.000128 512 300 250 107520 7.89046 3.36454 16.3646 118.276 146.078 146.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 950 0.000128 2048 280 925 111104 24.3923 14.3318 225.729 418.902 683.482 683.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000512 1024 140 900 19712 3.2863 1.59667 19.152 58.4721 82.6481 82.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000128 2048 190 1425 117120 23.7849 14.4043 536.681 417.999 993.003 993.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 3.2e-05 4096 170 7175 561600 230.539 135.424 24857.1 4039.05 29262.5 29263.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 6.4e-05 2048 200 1225 287040 35.8093 28.3402 1107.63 838.09 2009.97 2010.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.001024 1024 140 250 17760 0.761856 5.56237 51.3 57.6695 57.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 6.4e-05 2048 450 1350 276480 43.9222 28.3505 1166.82 838.002 2077.23 2077.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 6.4e-05 2048 50 1625 216960 58.3653 28.3265 1203.39 835.455 2125.71 2125.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 620 3.2e-05 2048 235 1875 268800 197.745 55.9309 1738.98 1670.38 3663.25 3663.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 0.000128 512 300 250 111360 7.97757 3.39968 24.8311 121.632 158.026 158.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 950 0.000128 2048 280 925 110400 24.4681 14.3604 331.621 418.018 788.598 788.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000512 1024 140 900 21120 3.29757 1.6345 30.0164 58.5088 93.6025 93.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000128 2048 190 1425 117120 23.7485 14.4902 356.859 417.985 813.216 813.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 3.2e-05 4096 170 7175 560640 230.803 135.963 16595.8 4031.43 20994.4 20994.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 6.4e-05 2048 200 1225 287040 35.69 28.3136 739.586 837.595 1641.29 1641.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.001024 1024 140 250 17520 0.75584 3.76061 50.0717 54.6304 54.6875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 6.4e-05 2048 450 1350 274560 43.8141 28.3787 774.279 835.025 1681.63 1681.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 6.4e-05 2048 50 1625 215040 58.4634 28.3367 796.733 835.032 1718.73 1718.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 620 3.2e-05 2048 235 1875 261120 196.345 55.1143 1129.99 1648.86 3030.53 3030.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 0.000128 512 300 250 107520 8.19968 3.40186 16.384 120.922 149.092 149.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 950 0.000128 2048 280 925 109440 24.5463 14.4472 221.272 418 678.396 678.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000512 1024 140 900 21120 3.3056 1.64586 20.3442 59.7604 85.1957 85.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000128 2048 190 1425 117760 23.6564 14.3684 514.885 417.968 971.022 971.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 3.2e-05 4096 170 7175 562176 230.025 135.446 23906.3 4022.72 28295 28295.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 6.4e-05 2048 200 1225 287744 35.6758 28.3484 1058.98 838.02 1961.13 1961.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.001024 1024 140 250 17664 0.76224 5.54122 50.1064 56.4525 56.5111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 6.4e-05 2048 450 1350 276480 43.7806 28.2747 1113.29 838.035 2023.51 2023.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 6.4e-05 2048 50 1625 217088 58.1503 28.2742 1149.23 835.289 2071.12 2071.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 620 3.2e-05 2048 235 1875 270336 197.381 55.8776 1667.78 1670.23 3591.5 3591.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 0.000128 512 300 250 114688 7.95763 3.4072 24.4233 121.961 157.934 158.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 950 0.000128 2048 280 925 110592 24.4314 14.3238 317.805 417.967 774.665 774.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000512 1024 140 900 21504 3.32717 1.6713 29.3326 59.2296 93.7052 93.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000128 2048 190 1425 116736 23.8237 14.3452 361.949 418.296 818.551 818.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 3.2e-05 4096 170 7175 561152 230.999 136.071 17056.7 4054.44 21478.7 21479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 6.4e-05 2048 200 1225 286720 35.6052 28.2603 752.247 835.595 1651.81 1651.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.001024 1024 140 250 17408 0.745472 3.69888 49.9341 54.4202 54.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 6.4e-05 2048 450 1350 274432 43.8185 28.2737 788.075 835.614 1695.91 1696.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 6.4e-05 2048 50 1625 217088 58.1474 28.232 818.703 835.624 1740.87 1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 620 3.2e-05 2048 235 1875 262144 199.972 55.9165 1153.77 1670.5 3080.38 3080.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 0.000128 512 300 250 114688 7.95366 3.41075 17.5898 124.153 153.294 153.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 950 0.000128 2048 280 925 110592 24.4612 14.3315 226.113 418.234 683.269 683.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000512 1024 140 900 18432 3.27018 1.56109 18.2983 57.7264 81.0005 81.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 0.000128 2048 190 1440 118528 23.6788 14.3665 377.304 419.48 834.972 835.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 3.2e-05 4096 170 7168 562944 229.106 135.02 17450.4 4021.08 21836 21836.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1480 6.4e-05 2048 200 1216 288128 35.6666 28.2889 778.53 838.981 1681.57 1681.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.001024 1024 140 256 17824 0.763872 3.91987 51.323 56.0498 56.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 6.4e-05 2048 450 1344 276992 43.7471 28.457 816.435 838.645 1727.42 1727.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 6.4e-05 2048 50 1632 217600 58.3124 28.288 848.253 838.788 1773.81 1773.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 620 3.2e-05 2048 235 1888 272384 197.597 55.9676 1241.41 1677.01 3172.2 3172.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1180 0.000128 512 300 256 116736 7.82909 3.4105 28.1819 122.617 162.222 162.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 950 0.000128 2048 280 928 110592 24.617 14.3467 401.797 419.495 860.393 860.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000512 1024 140 896 21760 3.30138 1.66637 20.9653 59.9555 86.0146 86.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 0.000128 2048 190 1440 118272 23.7131 14.5547 244.145 419.184 701.738 701.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 3.2e-05 4096 170 7168 562688 229.369 135.044 11215.2 4016.5 15596.5 15596.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1480 6.4e-05 2048 200 1216 288000 35.8144 28.332 1187.13 837.964 2089.35 2089.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1280 0.001024 1024 140 256 17792 0.763776 7.36256 51.3002 59.4695 59.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1900 6.4e-05 2048 450 1344 276992 43.869 28.2772 737.761 837.942 1647.99 1648.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 6.4e-05 2048 50 1632 217088 58.4563 28.2784 544.841 837.988 1469.73 1469.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 620 3.2e-05 2048 235 1888 270336 197.61 55.8676 792.864 1670.09 2716.65 2716.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1180 0.000128 512 300 256 116736 7.85619 3.41037 29.8181 121.973 163.244 163.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 950 0.000128 2048 280 928 110592 24.6621 14.4608 410.461 419.26 868.979 869.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000512 1024 140 896 21504 3.3216 1.66742 13.6977 60.6072 79.4224 79.5355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 0.000128 2048 190 1440 118400 23.8077 14.3913 385.899 419.162 843.402 843.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 3.2e-05 4096 170 7168 562880 230.363 135.3 17888.4 4019.79 22274.3 22274.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 6.4e-05 2048 200 1216 288000 35.8382 28.3464 787.081 837.913 1689.29 1689.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.001024 1024 140 256 17800 0.763904 4.06701 51.2799 56.1522 56.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 6.4e-05 2048 450 1344 276800 44.0025 28.3388 829.459 838.156 1740.09 1740.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 6.4e-05 2048 50 1632 217600 58.5696 28.3537 866.335 838.085 1791.5 1791.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 620 3.2e-05 2048 235 1888 271360 198.126 56.1266 1264.04 1675.88 3194.38 3194.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1180 0.000128 512 300 256 117760 7.83984 3.42016 19.3999 125.016 155.866 156.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 950 0.000128 2048 280 928 110720 24.7172 14.3722 422.909 419.218 881.347 881.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000512 1024 140 896 21440 3.31142 1.66698 21.0948 60.474 86.6751 86.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 0.000128 2048 190 1440 118400 23.7135 14.4035 248.712 419.206 706.176 706.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 3.2e-05 4096 170 7168 562560 229.348 135.181 11515.1 4018.83 15898.8 15899.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1480 6.4e-05 2048 200 1216 288000 35.6693 28.3473 508.924 837.979 1411.02 1411.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.001024 1024 140 256 17760 0.762848 2.67264 51.284 54.763 54.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 6.4e-05 2048 450 1344 276480 43.8039 28.4772 537.121 837.964 1447.5 1447.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 6.4e-05 2048 50 1632 217600 58.3922 28.3227 560.048 838.047 1484.97 1485.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 620 3.2e-05 2048 235 1888 271360 197.678 56.1948 815.54 1675.56 2745.19 2745.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1180 0.000128 512 300 256 117760 7.85258 3.41654 28.0131 124.988 164.454 164.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 950 0.000128 2048 280 928 110720 24.6149 14.3604 408.416 419.551 867.074 867.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000512 1024 140 896 21120 3.28438 1.6296 13.8579 60.2321 79.1323 79.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000128 2048 190 1440 118272 23.6665 14.4056 418.932 418.436 875.582 875.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 3.2e-05 4096 170 7168 562944 229.277 135.079 19321.1 4033.87 23719.7 23720.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 6.4e-05 2048 200 1216 288000 35.6971 28.33 853.066 837.966 1755.17 1755.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.001024 1024 140 256 17808 0.764576 4.44621 51.3012 56.555 56.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 6.4e-05 2048 450 1344 276864 43.7648 28.336 901.511 837.47 1811.22 1811.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 6.4e-05 2048 50 1632 217344 58.3285 28.3046 938.026 836.731 1861.56 1861.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 620 3.2e-05 2048 235 1888 270336 197.619 55.9966 1366.12 1672.63 3292.59 3292.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 0.000128 512 300 256 116736 7.78509 3.4129 20.8534 120.804 153.042 153.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 950 0.000128 2048 280 928 110208 24.5516 14.3968 256.306 418.373 713.758 713.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000512 1024 140 896 21504 3.30291 1.64931 23.1594 58.9776 87.2368 87.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 0.000128 2048 190 1440 118272 23.6383 14.3842 270.117 418.92 727.196 727.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 3.2e-05 4096 170 7168 562176 229.266 135.163 12269.5 4021.77 16656.1 16656.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 6.4e-05 2048 200 1216 287616 35.6199 28.3464 543.478 838.478 1446.02 1446.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.001024 1024 140 256 17760 0.761856 2.88973 51.3215 55.0156 55.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 6.4e-05 2048 450 1344 276480 43.6593 28.3117 573.012 837.418 1482.53 1482.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 6.4e-05 2048 50 1632 216576 58.3211 28.2749 596.576 837.394 1520.73 1520.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 620 3.2e-05 2048 235 1888 264192 197.855 55.754 852.06 1665.92 2771.81 2771.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1180 0.000128 512 300 256 113664 7.81056 3.39149 13.4521 120.199 145.035 145.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 950 0.000128 2048 280 928 109824 24.5353 14.3358 164.648 418.962 622.605 622.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000512 1024 140 896 20736 3.30406 1.63421 14.7065 58.3147 78.1044 78.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000128 2048 190 1440 118272 23.7604 14.4294 413.4 418.768 870.497 870.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 3.2e-05 4096 170 7168 562688 229.729 135.063 18881.2 4024.26 23270.7 23271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 6.4e-05 2048 200 1216 287840 35.8213 28.3614 836.578 838.255 1739.12 1739.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.001024 1024 140 256 17752 0.762944 4.31718 51.2564 56.3788 56.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 6.4e-05 2048 450 1344 276864 43.9417 28.4147 882.909 838.282 1793.68 1793.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 6.4e-05 2048 50 1632 216832 58.5589 28.3256 916.637 837.094 1840.79 1840.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 620 3.2e-05 2048 235 1888 268800 198.614 56.07 1331.17 1673.96 3260.03 3260.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 0.000128 512 300 256 116480 7.89555 3.41811 20.5548 122.613 154.669 154.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 950 0.000128 2048 280 928 110208 24.646 14.4641 253.736 418.702 711.678 711.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000512 1024 140 896 21504 3.33574 1.66912 23.0557 59.2565 87.4641 87.5632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000128 2048 190 1440 118272 23.6879 14.3713 264.683 418.992 721.877 721.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 3.2e-05 4096 170 7168 562688 229.282 135.044 12138.6 4018.79 16522.2 16522.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 6.4e-05 2048 200 1216 287616 35.6879 28.3679 540.371 838.865 1443.4 1443.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.001024 1024 140 256 17696 0.763968 2.84672 51.2588 54.9122 54.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 6.4e-05 2048 450 1344 275968 43.8247 28.3407 566.063 868.512 1506.87 1506.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 6.4e-05 2048 50 1632 216832 58.3951 28.3018 587.87 854.18 1528.92 1529.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 620 3.2e-05 2048 235 1888 265216 211.835 55.978 842.439 1674.37 2784.83 2785.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 0.000128 512 300 256 114688 7.81958 3.4025 13.4962 121.274 146.173 146.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 950 0.000128 2048 280 928 110208 24.5396 14.4324 164.284 434.295 637.681 637.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000512 1024 140 896 20608 3.32739 1.64659 14.342 58.5028 77.9591 78.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 0.000128 2048 190 1440 118272 23.7462 14.3853 217.29 419.148 674.707 674.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 3.2e-05 4096 170 7168 561792 230.141 135.099 9980.07 4015.01 14360.7 14361.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 6.4e-05 2048 200 1216 286944 35.8582 28.3464 445.747 837.6 1347.65 1347.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.001024 1024 140 256 17640 0.757952 2.4161 51.2597 54.4762 54.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 6.4e-05 2048 450 1344 275520 43.9628 28.3503 465.255 837.664 1375.36 1375.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 6.4e-05 2048 50 1632 215040 58.8516 28.3339 477.821 837.727 1402.9 1403.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 620 3.2e-05 2048 235 1888 268800 198.339 56.0311 700.911 1674.5 2630 2630.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1180 0.000128 512 300 256 112896 8.11958 3.41574 11.1354 118.236 141.089 141.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 950 0.000128 2048 280 928 110208 24.7233 14.4063 423.432 419.284 881.975 882.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000512 1024 140 896 20160 3.2681 1.60211 11.7849 51.208 67.9903 68.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000128 2048 190 1440 118272 23.7189 14.3691 417.372 419.477 875.071 875.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 3.2e-05 4096 170 7168 562688 229.287 135.011 18742.9 4019.32 23126.9 23127.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 6.4e-05 2048 200 1216 288000 35.6699 28.3853 858.422 838.448 1761.03 1761.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.001024 1024 140 256 17792 0.764768 4.43818 51.3214 56.5687 56.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 6.4e-05 2048 450 1344 276992 43.7648 28.301 900.257 838.466 1810.92 1811.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 6.4e-05 2048 50 1632 217088 58.4174 28.3296 933.437 838.56 1858.91 1859.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 620 3.2e-05 2048 235 1888 270336 197.629 55.8907 1352.82 1671.13 3277.69 3277.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 0.000128 512 300 256 116736 7.83306 3.41024 21.0368 122.134 154.6 154.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 950 0.000128 2048 280 928 110592 24.5435 14.336 259.911 419.487 718.403 718.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000512 1024 140 896 21504 3.32058 1.66784 23.2323 59.2455 87.6121 87.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000128 2048 190 1440 117760 23.6763 14.4056 279.767 417.93 735.921 736.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 3.2e-05 4096 170 7168 562176 229.976 135.471 12354.7 4023.36 16743.9 16744.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 6.4e-05 2048 200 1216 287744 35.6701 28.418 581.058 838.001 1483.25 1483.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.001024 1024 140 256 17664 0.761856 3.12374 51.2083 55.1369 55.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 6.4e-05 2048 450 1344 276480 43.7672 28.2796 606.98 838.02 1517.18 1517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 6.4e-05 2048 50 1632 215040 58.458 28.3279 621.297 835.432 1543.68 1543.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 620 3.2e-05 2048 235 1888 270336 197.308 55.8858 903.574 1669.93 2826.92 2827.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 0.000128 512 300 256 114688 7.95664 3.40765 14.4723 121.959 147.984 148.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 950 0.000128 2048 280 928 109568 24.5257 14.3398 174.189 418.059 631.242 631.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000512 1024 140 896 21504 3.32794 1.67117 15.7857 58.9495 79.8784 79.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000128 2048 190 1440 116736 23.6749 14.3824 231.089 416.754 686.042 686.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 3.2e-05 4096 170 7168 560640 229.99 135.386 10161.1 4023.94 14550.9 14551.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 6.4e-05 2048 200 1216 287232 35.6666 28.2797 478.091 836.77 1378.91 1379.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.001024 1024 140 256 17664 0.759936 2.52698 51.2983 54.6292 54.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 6.4e-05 2048 450 1344 276480 43.7224 28.3072 499.24 836.791 1408.19 1408.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 6.4e-05 2048 50 1632 215040 58.2633 28.1848 514.159 832.83 1433.61 1433.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 620 3.2e-05 2048 235 1888 258048 197.303 55.143 716.533 1648.24 2617.44 2617.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 0.000128 512 300 256 110592 8.00422 3.39763 11.7679 119.812 143.166 143.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 950 0.000128 2048 280 928 109056 24.4588 14.4167 144.618 416.812 600.437 600.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000512 1024 140 896 19968 3.35254 1.64592 12.4626 58.2369 75.8458 75.9493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000128 2048 190 1440 118080 23.7633 14.3749 597.169 419.369 1054.81 1054.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 3.2e-05 4096 170 7168 562176 230.078 135.298 27076.2 4021.12 31463.1 31463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 6.4e-05 2048 200 1216 287712 35.8001 28.3525 1198.68 838.269 2101.21 2101.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.001024 1024 140 256 17784 0.761088 6.48384 51.3225 58.6084 58.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 6.4e-05 2048 450 1344 276480 43.9096 28.3635 1265.4 838.307 2176.11 2176.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 6.4e-05 2048 50 1632 217728 58.4068 28.398 1322.87 838.319 2248.17 2248.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 620 3.2e-05 2048 235 1888 267264 197.976 56.021 1902.91 1669.99 3827.11 3827.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 0.000128 512 300 256 115200 7.81437 3.40992 29.2363 116.786 157.433 157.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 950 0.000128 2048 280 928 110592 24.5679 14.3963 364.652 419.356 823.105 823.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000512 1024 140 896 21312 3.30128 1.64115 32.6932 58.6143 96.3956 96.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000128 2048 190 1440 117504 23.6743 14.3729 376.216 418.072 832.475 832.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 3.2e-05 4096 170 7168 562176 229.627 135.281 17672.7 4023.83 22061.8 22062.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 6.4e-05 2048 200 1216 287424 35.6784 28.3655 769.241 838.518 1671.91 1672.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.001024 1024 140 256 17712 0.767776 4.20589 51.3249 56.3401 56.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 6.4e-05 2048 450 1344 276480 43.7684 28.3239 812.902 838.531 1723.66 1723.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 6.4e-05 2048 50 1632 216576 58.2639 28.3341 846.156 835.467 1768.39 1768.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 620 3.2e-05 2048 235 1888 258048 198.568 55.3829 1180.44 1675.95 3110.56 3110.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 0.000128 512 300 256 110592 7.87754 3.38144 18.7234 118.771 148.943 149.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 950 0.000128 2048 280 928 109440 24.524 14.4202 231.838 418.011 688.917 689.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000512 1024 140 896 20736 3.27242 1.60973 20.7157 58.9435 84.6872 84.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.000128 2048 190 1440 117504 23.7535 14.3884 309.669 418.258 766.207 766.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 3.2e-05 4096 170 7168 561600 230.923 135.736 14370.8 4039.28 18777.2 18777.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 6.4e-05 2048 200 1216 286848 35.8033 28.3914 630.028 837.922 1532.25 1532.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.001024 1024 140 256 17496 0.75392 3.45498 50.0726 54.3248 54.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 6.4e-05 2048 450 1344 274752 43.9631 28.3203 663.425 835.619 1571.45 1571.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 6.4e-05 2048 50 1632 214272 58.7455 28.3361 686.562 836.066 1609.98 1610.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 620 3.2e-05 2048 235 1888 262656 199.635 56.0218 988.676 1670.71 2915.26 2915.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 0.000128 512 300 256 110592 7.90346 3.38989 15.4999 119.566 146.543 146.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 950 0.000128 2048 280 928 108864 24.6637 14.3626 190.107 418.187 647.446 647.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000512 1024 140 896 20736 3.28733 1.60973 17.3277 57.9229 80.2892 80.3881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000128 2048 190 1440 118400 23.7073 14.3853 558.38 419.612 1016.23 1016.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 3.2e-05 4096 170 7168 562560 229.145 135.162 25603 4040.12 30007.8 30008.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 6.4e-05 2048 200 1216 288000 35.6681 28.3116 1126.66 838.683 2029.43 2029.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.001024 1024 140 256 17760 0.76336 6.20954 51.2983 58.3158 58.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 6.4e-05 2048 450 1344 276480 43.7616 28.33 1187.93 838.758 2098.92 2099.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 6.4e-05 2048 50 1632 217600 58.3599 28.3055 1240.84 838.794 2166.46 2166.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 620 3.2e-05 2048 235 1888 271360 197.455 56.0884 1813.33 1677.05 3744.15 3744.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 0.000128 512 300 256 117760 7.82477 3.41552 28.3724 124.046 163.846 163.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 950 0.000128 2048 280 928 110720 24.5352 14.4739 342.235 419.633 801.003 801.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000512 1024 140 896 21120 3.28323 1.63226 30.6765 59.4932 95.2313 95.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000128 2048 190 1440 116480 23.6251 14.399 370.373 415.892 824.428 824.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 3.2e-05 4096 170 7168 561920 230.278 135.797 17145.4 4043.77 21555.6 21556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 6.4e-05 2048 200 1216 288000 35.5932 28.3345 749.445 837.873 1651.35 1651.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.001024 1024 140 256 17600 0.758592 3.91373 51.159 55.875 55.9305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 6.4e-05 2048 450 1344 276480 43.6897 28.3849 792.274 837.886 1702.37 1702.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 6.4e-05 2048 50 1632 217600 58.2485 28.4305 827.934 837.9 1752.68 1752.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 620 3.2e-05 2048 235 1888 266240 199.222 56.0352 1185.62 1675.41 3116.51 3116.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 0.000128 512 300 256 112640 7.87859 3.39354 18.3062 121.246 151.009 151.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 950 0.000128 2048 280 928 108800 24.4413 14.3042 225.186 415.817 679.878 679.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000512 1024 140 896 20480 3.32093 1.63862 20.2843 58.168 83.5598 83.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000128 2048 190 1440 117120 23.7613 14.3972 310.753 418.272 767.325 767.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 3.2e-05 4096 170 7168 560640 230.749 135.928 14442.5 4035.07 18844.6 18845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 6.4e-05 2048 200 1216 287040 35.6755 28.3075 629.802 838.14 1532.03 1532.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.001024 1024 140 256 17520 0.75776 3.34147 51.1942 55.3344 55.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 6.4e-05 2048 450 1344 274560 43.8101 28.3297 662.846 835.579 1570.7 1570.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 6.4e-05 2048 50 1632 215040 58.455 28.3708 689.481 835.585 1612.06 1612.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 620 3.2e-05 2048 235 1888 261120 196.32 55.2454 981.43 1649.97 2883.18 2883.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 0.000128 512 300 256 115200 7.7536 3.39904 15.957 117.783 145.075 145.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 950 0.000128 2048 280 928 109440 24.5508 14.4519 190.307 418.199 647.645 647.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000512 1024 140 896 21120 3.3064 1.64045 17.4756 58.4648 81.0311 81.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000128 2048 190 1440 118272 23.6422 14.3585 528.767 418.585 985.496 985.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 3.2e-05 4096 170 7168 562176 229.221 135.104 24062.1 4018.6 28445.4 28445.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 6.4e-05 2048 200 1216 287616 35.6249 28.3137 1066.92 837.692 1968.65 1968.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.001024 1024 140 256 17760 0.761568 5.50035 51.299 57.6044 57.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 6.4e-05 2048 450 1344 276480 43.6886 28.2624 1127.22 836.69 2036.01 2036.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 6.4e-05 2048 50 1632 216576 58.3149 28.291 1171.88 836.709 2095.37 2095.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 620 3.2e-05 2048 235 1888 264192 197.89 55.6267 1671.97 1664.93 3590.65 3590.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 0.000128 512 300 256 113664 7.81466 3.39219 25.9145 119.063 156.371 156.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 950 0.000128 2048 280 928 109824 24.5256 14.3553 322.591 418.583 780.182 780.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000512 1024 140 896 20736 3.3049 1.63622 28.6426 59.599 93.3248 93.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000128 2048 190 1440 116736 23.6885 14.3353 339.37 417.106 794.639 794.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 3.2e-05 4096 170 7168 560640 230.058 135.419 15690.2 4027.32 20083.5 20083.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 6.4e-05 2048 200 1216 287232 35.675 28.2835 695.999 837.503 1597.57 1597.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.001024 1024 140 256 17664 0.759808 3.65363 51.322 55.7802 55.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 6.4e-05 2048 450 1344 276480 43.7245 28.2712 735.288 837.515 1644.93 1645.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 6.4e-05 2048 50 1632 215040 58.2262 28.2981 759.364 833.404 1679.46 1679.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 620 3.2e-05 2048 235 1888 258048 197.232 55.0623 1070.29 1649.83 2972.64 2972.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 0.000128 512 300 256 110592 8.01014 3.39968 16.9754 117.799 146.372 146.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 950 0.000128 2048 280 928 109056 24.4598 14.3378 209.311 417.115 665.36 665.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000512 1024 140 896 19968 3.35805 1.64461 18.1556 58.2824 81.5906 81.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000128 2048 190 1440 115200 23.6647 14.355 291.723 415.359 745.232 745.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 3.2e-05 4096 170 7168 562176 230.269 135.734 13530.1 4025.2 17921.7 17922.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 6.4e-05 2048 200 1216 286848 35.5907 28.3072 598.227 838.966 1501.19 1501.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.001024 1024 140 256 17568 0.76128 3.24582 51.318 55.3672 55.4229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 6.4e-05 2048 450 1344 274176 43.7585 28.2497 627.852 835.894 1535.88 1536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 6.4e-05 2048 50 1632 211968 58.2017 27.9941 644.204 829.771 1560.34 1560.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 620 3.2e-05 2048 235 1888 239616 200.433 54.6465 855.107 1633.75 2744.15 2744.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 0.000128 512 300 256 101376 7.97898 3.34957 13.6163 111.317 136.449 136.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 950 0.000128 2048 280 928 108288 24.4093 14.336 179.371 415.48 633.726 633.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000512 1024 140 896 18432 3.26272 1.5639 15.0631 56.2535 76.2877 76.3904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000128 2048 190 1440 118400 23.7978 14.3877 521.664 419.24 979.228 979.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 3.2e-05 4096 170 7168 562400 230.706 135.62 23775.2 4044.8 28186.8 28187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 6.4e-05 2048 200 1216 288000 35.8766 28.3587 1047.89 839.121 1951.35 1951.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.001024 1024 140 256 17700 0.764416 5.5648 51.2493 57.6224 57.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 6.4e-05 2048 450 1344 276000 44 28.3632 1103.48 837.956 2013.94 2014.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 6.4e-05 2048 50 1632 217600 58.4438 28.3484 1155.28 837.964 2080.2 2080.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 620 3.2e-05 2048 235 1888 268800 197.029 55.8435 1670.45 1666.91 3590.45 3590.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 0.000128 512 300 256 115200 7.76458 3.40173 25.9112 120.252 157.514 157.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 950 0.000128 2048 280 928 110400 24.6688 14.3732 317.884 419.226 776.282 776.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000512 1024 140 896 20800 3.32013 1.6304 28.111 58.6006 91.8057 91.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000128 2048 190 1440 116800 23.8047 14.4384 358.492 417.012 813.883 814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 3.2e-05 4096 170 7168 561600 230.539 135.471 16805.9 4020.5 21192.8 21193.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 6.4e-05 2048 200 1216 287200 35.7837 28.3838 735.591 837.47 1637.33 1637.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.001024 1024 140 256 17600 0.757664 3.93274 51.2269 55.9614 56.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 6.4e-05 2048 450 1344 275200 44.0044 28.3463 775.058 837.471 1685.02 1685.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 6.4e-05 2048 50 1632 214400 58.5199 28.292 801.124 833.198 1721.3 1721.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 620 3.2e-05 2048 235 1888 256000 198.432 55.2173 1120.84 1648.75 3023.46 3023.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 0.000128 512 300 256 115200 7.76934 3.40387 18.517 115.633 145.512 145.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 950 0.000128 2048 280 928 108800 24.5875 14.3522 219.404 417.089 675.564 675.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000512 1024 140 896 20800 3.3287 1.64243 19.8963 58.299 83.3063 83.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.000128 2048 190 1440 115200 23.6682 14.3237 294.38 413.305 745.815 745.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 3.2e-05 4096 170 7168 561600 231.033 135.691 13837.8 4025.9 18230.9 18231.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 6.4e-05 2048 200 1216 286800 35.8804 28.353 607.944 838.373 1510.65 1510.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.001024 1024 140 256 17400 0.755712 3.12826 50.0538 53.9818 54.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 6.4e-05 2048 450 1344 276000 43.9756 28.3625 643.497 838.402 1554.37 1554.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 6.4e-05 2048 50 1632 216000 58.7542 28.3628 668.378 838.399 1594.06 1594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 620 3.2e-05 2048 235 1888 249600 200.465 55.186 902.685 1650.27 2808.82 2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 0.000128 512 300 256 115200 7.77475 3.40544 15.5577 116.823 143.744 143.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 950 0.000128 2048 280 928 108000 24.3676 14.324 181.407 413.248 633.477 633.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000512 1024 140 896 19200 3.4103 1.64454 15.9933 58.1249 79.3145 79.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000128 2048 190 1440 118272 23.6867 14.3708 505.982 418.958 963.134 963.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 3.2e-05 4096 170 7168 562688 229.18 135.051 23343.4 4018.43 27726.5 27726.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 6.4e-05 2048 200 1216 287616 35.699 28.4508 1030.67 838.505 1933.44 1933.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.001024 1024 140 256 17696 0.760512 5.35558 51.2581 57.419 57.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 6.4e-05 2048 450 1344 275968 43.8457 28.3668 1086.57 837.315 1996.23 1996.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 6.4e-05 2048 50 1632 216832 58.4049 28.3546 1132.8 837.337 2057.07 2057.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 620 3.2e-05 2048 235 1888 265216 199.303 56.1582 1621.87 1674.61 3552.17 3552.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 0.000128 512 300 256 114688 7.81322 3.40182 25.2966 121.311 158.007 158.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 950 0.000128 2048 280 928 110208 24.538 14.3606 312.443 418.894 770.369 770.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000512 1024 140 896 20608 3.32938 1.64045 27.5113 58.7845 91.4091 91.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000128 2048 190 1440 118272 23.6595 14.3632 354.395 419.199 811.755 811.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 3.2e-05 4096 170 7168 560896 230.015 135.507 16271.8 4024.47 20662.2 20662.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 6.4e-05 2048 200 1216 286720 35.6542 28.2703 718.785 837.479 1620.29 1620.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.001024 1024 140 256 17472 0.755264 3.81949 50.0509 54.6675 54.7251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 6.4e-05 2048 450 1344 275968 43.7292 28.2924 759.49 837.578 1669.22 1669.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 6.4e-05 2048 50 1632 215040 58.6131 28.3084 785.523 837.496 1710.1 1710.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 620 3.2e-05 2048 235 1888 258048 198.009 55.2148 1106.77 1655.39 3015.6 3015.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 0.000128 512 300 256 107520 7.8953 3.36726 17.0014 115.172 143.621 143.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 950 0.000128 2048 280 928 109312 24.5649 14.3287 218.831 419.208 677.067 677.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000512 1024 140 896 19712 3.28394 1.59466 18.7274 57.7239 81.4729 81.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000128 2048 190 1440 118272 23.7298 14.3595 291.336 419.204 748.77 748.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 3.2e-05 4096 170 7168 561792 230.216 135.619 13346.4 4014.73 17727.3 17727.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 6.4e-05 2048 200 1216 286272 35.6739 28.3278 586.024 837.281 1487.41 1487.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.001024 1024 140 256 17472 0.75776 3.35309 51.2342 55.3878 55.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 6.4e-05 2048 450 1344 274176 43.9924 28.3955 615.588 837.324 1525.43 1525.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 6.4e-05 2048 50 1632 215040 58.7004 28.3709 640.608 837.334 1565.18 1565.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 620 3.2e-05 2048 235 1888 258048 202.027 55.9846 901.235 1673.53 2833 2833.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 0.000128 512 300 256 107520 7.92026 3.3751 14.0327 115.044 140.56 140.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 950 0.000128 2048 280 928 110208 24.5676 14.3667 178.679 419.248 636.996 637.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000512 1024 140 896 18816 3.34294 1.59978 14.9836 58.6969 78.766 78.8666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000128 2048 190 1440 117120 23.7853 14.3749 491.432 417.592 947.329 947.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 3.2e-05 4096 170 7168 561600 230.593 135.438 23022.1 4018.57 27407.1 27407.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 6.4e-05 2048 200 1216 287520 35.8068 28.3353 1012.86 837.202 1914.31 1914.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.001024 1024 140 256 17640 0.758368 5.38301 51.1689 57.3539 57.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 6.4e-05 2048 450 1344 276480 43.9123 28.3116 1069.59 837.215 1979.16 1979.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 6.4e-05 2048 50 1632 215040 58.6085 28.3015 1104.65 834.657 2026.39 2026.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 620 3.2e-05 2048 235 1888 268800 197.723 55.9568 1613.6 1668.78 3536.29 3536.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 0.000128 512 300 256 115200 7.76387 3.40173 25.0795 121.537 157.97 158.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 950 0.000128 2048 280 928 109440 24.5759 14.3588 305.265 417.595 761.928 762.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000512 1024 140 896 21120 3.29597 1.6343 27.3607 58.4604 90.8932 90.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000128 2048 190 1440 117120 23.7468 14.3935 353.716 418.23 810.227 810.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 3.2e-05 4096 170 7168 560640 230.822 135.904 16126.7 4033.71 20527.5 20527.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 6.4e-05 2048 200 1216 287040 35.6643 28.3977 714.551 838.065 1616.79 1616.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.001024 1024 140 256 17520 0.75776 3.72973 51.1885 55.7197 55.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 6.4e-05 2048 450 1344 274560 43.8329 28.3208 751.448 835.494 1659.23 1659.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 6.4e-05 2048 50 1632 215040 58.4695 28.3092 781.606 835.508 1704.06 1704.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 620 3.2e-05 2048 235 1888 261120 196.288 55.1887 1110.32 1667.31 3029.32 3029.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 0.000128 512 300 256 115200 7.75706 3.40474 18.0179 119.226 148.588 148.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 950 0.000128 2048 280 928 109440 24.5297 14.4343 216.271 418.161 673.524 673.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000512 1024 140 896 21120 3.30288 1.64659 19.9502 59.6033 84.6464 84.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000128 2048 190 1440 115200 24.0374 14.4145 286.456 418.316 743.368 743.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 3.2e-05 4096 170 7168 558720 230.951 135.524 13608.7 4041.61 18017.2 18017.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 6.4e-05 2048 200 1216 286560 35.7499 28.4564 596.003 835.356 1495.67 1495.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.001024 1024 140 256 17280 0.74752 3.14051 49.9584 53.8901 53.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 6.4e-05 2048 450 1344 273600 44.0578 28.418 624.607 835.474 1532.68 1532.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 6.4e-05 2048 50 1632 213120 58.9582 28.4076 644.478 835.494 1567.5 1567.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 620 3.2e-05 2048 235 1888 253440 203.362 56.0737 898.552 1669.62 2827.82 2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 0.000128 512 300 256 103680 8.0768 3.3631 13.9375 119.421 144.984 145.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 950 0.000128 2048 280 928 109440 24.6781 14.3729 181.345 418.308 638.838 638.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000512 1024 140 896 20160 3.26992 1.5872 16.3066 58.4361 79.7377 79.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000128 2048 190 1440 117760 23.644 14.59 497.289 418.311 953.966 954.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 3.2e-05 4096 170 7168 562176 229.999 135.447 22766.2 4026.24 27158.3 27158.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 6.4e-05 2048 200 1216 287744 35.6495 28.3212 1008.17 838.706 1910.95 1911.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.001024 1024 140 256 17664 0.76 5.2312 51.2343 57.2682 57.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 6.4e-05 2048 450 1344 276480 43.7478 28.289 1064.64 838.717 1975.53 1975.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 6.4e-05 2048 50 1632 215040 58.4461 28.2379 1099.43 835.983 2022.26 2022.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 620 3.2e-05 2048 235 1888 270336 197.331 55.8617 1617.82 1689.78 3561.02 3561.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 0.000128 512 300 256 114688 7.9575 3.40979 24.7899 122.055 158.396 158.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 950 0.000128 2048 280 928 109568 24.5332 14.3483 304.275 418.302 761.591 761.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000512 1024 140 896 21504 3.33235 1.67331 28.0049 59.2768 92.4341 92.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000128 2048 190 1440 116736 23.8026 14.3422 334.923 418.201 791.407 791.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 3.2e-05 4096 170 7168 561152 231.053 136.063 15478.7 4035.75 19882 19882.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 6.4e-05 2048 200 1216 286720 35.6088 28.2749 685.014 835.398 1584.4 1584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.001024 1024 140 256 17408 0.749408 3.4263 49.9837 54.2037 54.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 6.4e-05 2048 450 1344 274432 43.8256 28.3626 718.975 835.4 1626.69 1626.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 6.4e-05 2048 50 1632 212992 58.8172 28.3148 739.333 835.612 1662.24 1662.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 620 3.2e-05 2048 235 1888 262144 199.941 55.9108 1066.26 1669.99 2992.32 2992.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 0.000128 512 300 256 114688 7.9649 3.41402 17.2791 118.874 147.713 147.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 950 0.000128 2048 280 928 108544 24.5846 14.3631 204.584 418.24 661.902 662.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000512 1024 140 896 18432 3.26717 1.5657 16.617 56.3852 77.9804 78.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000128 2048 190 1440 113664 23.7059 14.3044 296.091 413.156 747.394 747.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 3.2e-05 4096 170 7168 559104 232.653 136.553 14137.4 4044.19 18551.2 18551.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 6.4e-05 2048 200 1216 287232 35.6568 28.4336 624.175 837.306 1525.68 1525.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.001024 1024 140 256 17280 0.753664 3.40173 49.991 54.189 54.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 6.4e-05 2048 450 1344 273408 43.7926 28.1814 652.107 833.206 1557.43 1557.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 6.4e-05 2048 50 1632 208896 58.3787 27.9165 662.845 824.971 1574.28 1574.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 620 3.2e-05 2048 235 1888 245760 201.505 55.2453 908.869 1648.92 2814.75 2814.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 0.000128 512 300 256 98304 8.17581 3.34922 13.5948 113.737 139.043 139.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 950 0.000128 2048 280 928 107520 24.3208 14.2696 185.276 413.079 637.089 637.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000512 1024 140 896 18432 3.28566 1.57235 14.963 56.1477 76.112 76.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 0.000128 2048 190 1440 117760 23.7568 14.4117 384.464 419.088 841.87 841.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 3.2e-05 4096 170 7160 562176 229.407 135.297 17722.4 4025.6 22113.1 22113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1480 6.4e-05 2048 200 1240 288128 35.6417 28.2911 803.759 845.345 1713.15 1713.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.001024 1024 140 240 17920 0.764896 3.84282 51.2884 55.9402 55.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 6.4e-05 2048 450 1360 275200 43.8736 28.3006 834.065 842.351 1748.73 1748.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 6.4e-05 2048 50 1640 217600 58.2964 28.2919 865.348 842.027 1794.13 1794.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 620 3.2e-05 2048 235 1880 268288 198.983 55.9923 1239.47 1675.64 3170.3 3170.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1180 0.000128 512 300 280 111616 8.1263 3.40582 29.493 123.592 164.805 164.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 950 0.000128 2048 280 920 111872 24.4472 14.3499 412.471 419.207 870.612 870.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000512 1024 140 920 21504 3.31571 1.66643 21.8423 60.1679 87.122 87.2287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 0.000128 2048 190 1440 117760 23.7528 14.4261 247.095 419.581 704.994 705.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 3.2e-05 4096 170 7160 561664 229.785 135.335 11402.7 4030.84 15799.1 15799.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1480 6.4e-05 2048 200 1240 288000 35.8063 28.3924 1231.69 838.624 2134.62 2134.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.001024 1024 140 240 17856 0.763904 2.51024 51.2677 54.5859 54.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1900 6.4e-05 2048 450 1360 274944 44.0927 28.3153 762.014 838.641 1673.19 1673.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 6.4e-05 2048 50 1640 217088 58.4242 28.2874 557.223 838.724 1482.82 1482.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 620 3.2e-05 2048 235 1880 266240 198.736 55.8592 794.272 1671.42 2720.51 2720.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1180 0.000128 512 300 280 110592 8.21194 3.40787 30.5946 123.094 165.494 165.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 950 0.000128 2048 280 920 111616 24.5413 14.3946 418.54 419.759 877.365 877.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000512 1024 140 920 21504 3.32349 1.67053 14.4448 61.6534 81.219 81.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 0.000128 2048 190 1440 117760 23.8601 14.3842 437.753 419.452 895.592 895.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 3.2e-05 4096 170 7160 562240 230.356 135.548 20306.3 4047.74 24720.3 24720.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 6.4e-05 2048 200 1240 288000 35.7899 28.4778 905.953 838.462 1808.79 1808.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.001024 1024 140 240 17920 0.77184 4.40122 51.3195 56.5361 56.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 6.4e-05 2048 450 1360 275200 44.0791 28.4079 948.656 838.479 1859.76 1859.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 6.4e-05 2048 50 1640 217600 58.5123 28.3603 986.599 838.626 1912.27 1912.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 620 3.2e-05 2048 235 1880 268800 198.933 56.1345 1424.14 1676.8 3356.24 3356.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1180 0.000128 512 300 280 111360 8.21645 3.42298 21.8731 120.644 154.343 154.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 950 0.000128 2048 280 920 112000 24.4536 14.3811 442.642 419.479 901.091 901.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000512 1024 140 920 21120 3.32893 1.66502 24.4436 58.9188 88.4861 88.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 0.000128 2048 190 1440 117760 23.7841 14.3852 279.155 419.228 736.685 736.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 3.2e-05 4096 170 7160 561920 229.726 135.482 12809.1 4025.14 17199.9 17200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 6.4e-05 2048 200 1240 288000 35.6857 28.4416 575.411 838.042 1477.68 1477.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.001024 1024 140 240 17840 0.761856 2.80355 51.2463 54.8543 54.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 6.4e-05 2048 450 1360 275200 43.9374 28.3422 601.327 838.237 1511.97 1512.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 6.4e-05 2048 50 1640 217600 58.3697 28.3264 625.608 838.09 1550.56 1550.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 620 3.2e-05 2048 235 1880 266240 199.578 56.062 890.387 1675.54 2821.79 2821.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1180 0.000128 512 300 280 110080 8.30314 3.41606 31.798 122.755 166.46 166.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 950 0.000128 2048 280 920 112000 24.4318 14.3599 455.671 419.292 913.883 913.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000512 1024 140 920 20480 3.32406 1.63226 15.472 58.8409 79.3958 79.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 0.000128 2048 190 1440 117120 23.7657 14.3842 227.198 417.607 683.09 683.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 3.2e-05 4096 170 7160 560640 231.37 135.999 10390.5 4047.58 14805.8 14806.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1480 6.4e-05 2048 200 1240 287520 35.7541 28.3366 468.349 837.212 1369.76 1369.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.001024 1024 140 240 17760 0.743616 2.44154 51.1939 54.4236 54.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1900 6.4e-05 2048 450 1360 274560 44.124 28.3377 585.772 838.491 1496.86 1496.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 6.4e-05 2048 50 1640 215040 58.5646 28.3143 505.065 834.65 1426.76 1426.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 620 3.2e-05 2048 235 1880 261120 200.111 56.066 713.833 1669.01 2639.23 2639.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1180 0.000128 512 300 280 107520 8.21802 3.39866 30.0183 120.43 162.251 162.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 950 0.000128 2048 280 920 111360 24.4367 14.4106 475.242 417.618 931.841 931.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000512 1024 140 920 20160 3.34742 1.63226 12.7308 59.5051 77.3422 77.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000128 2048 190 1440 117504 23.7764 14.4137 402.34 418.439 859.114 859.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 3.2e-05 4096 170 7160 562176 229.731 135.391 18574.4 4042.23 22982.2 22982.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 6.4e-05 2048 200 1240 288000 35.6702 28.3224 831.796 838.04 1733.94 1734.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.001024 1024 140 240 17904 0.765216 3.95245 51.2936 56.0518 56.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 6.4e-05 2048 450 1360 274944 43.9595 28.296 870.078 837.648 1780.11 1780.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 6.4e-05 2048 50 1640 217344 58.3634 28.2949 906.543 836.559 1829.93 1830.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 620 3.2e-05 2048 235 1880 267264 199.008 55.9753 1296.79 1672.61 3224.61 3224.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 0.000128 512 300 280 110592 8.14365 3.41149 20.0162 122.929 154.686 154.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 950 0.000128 2048 280 920 111744 24.3247 14.4095 248.744 418.48 706.086 706.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000512 1024 140 920 21120 3.3239 1.65219 22.5134 58.9788 86.6179 86.7202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000128 2048 190 1440 117504 23.7239 14.3708 264.396 418.915 721.547 721.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 3.2e-05 4096 170 7160 561408 229.848 135.504 12058.7 4048.34 16472.8 16473.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 6.4e-05 2048 200 1240 287616 35.6461 28.3668 541.885 838.394 1444.4 1444.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.001024 1024 140 240 17856 0.763296 2.69328 51.3453 54.8436 54.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 6.4e-05 2048 450 1360 274176 43.9901 28.3464 566.447 837.448 1476.37 1476.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 6.4e-05 2048 50 1640 216576 58.3337 28.2744 589.025 837.442 1513.25 1513.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 620 3.2e-05 2048 235 1880 264192 197.982 55.6728 835.652 1665.89 2755.43 2755.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1180 0.000128 512 300 280 107520 8.17869 3.39555 13.1121 121.249 146.126 146.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 950 0.000128 2048 280 920 111360 24.3512 14.3625 162.278 418.951 620.075 620.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000512 1024 140 920 20736 3.30643 1.63715 14.9377 59.3579 79.3823 79.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 0.000128 2048 190 1440 116352 23.7997 14.4364 214.315 417.724 670.414 670.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 3.2e-05 4096 170 7160 561024 230.687 135.943 9949.7 4031.9 14348.7 14349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 6.4e-05 2048 200 1240 287424 35.6874 28.3535 447.783 837.951 1349.88 1349.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.001024 1024 140 240 17712 0.759264 2.18925 50.1146 53.106 53.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 6.4e-05 2048 450 1360 274176 44.0559 28.3467 467.265 837.95 1377.75 1377.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 6.4e-05 2048 50 1640 216576 58.2592 28.2944 486.049 834.882 1407.66 1407.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 620 3.2e-05 2048 235 1880 258048 198.591 55.4444 672.994 1656.78 2584.03 2584.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1180 0.000128 512 300 280 105984 8.14813 3.38426 25.9191 115.228 152.86 153.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 950 0.000128 2048 280 920 110592 24.4657 14.4662 398.396 417.744 855.208 855.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000512 1024 140 920 19584 3.33011 1.63139 11.6658 58.587 75.3431 75.4448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000128 2048 190 1440 117376 23.8292 14.4341 578.475 418.757 1035.63 1035.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 3.2e-05 4096 170 7160 561792 230.363 135.569 26266.8 4034.04 30667.2 30667.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 6.4e-05 2048 200 1240 287840 35.797 28.4201 1192.51 842.364 2099.2 2099.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.001024 1024 140 240 17864 0.756544 5.99658 51.2635 58.0582 58.1138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 6.4e-05 2048 450 1360 275072 44.0922 28.4156 1247.47 842.879 2163 2163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 6.4e-05 2048 50 1640 216832 58.5237 28.4252 1290.54 845.68 2223.34 2223.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 620 3.2e-05 2048 235 1880 265216 199.447 56.0417 1837.09 1673.88 3766.69 3766.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 0.000128 512 300 280 111104 8.21421 3.41658 28.7285 121.283 161.827 161.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 950 0.000128 2048 280 920 111552 24.4157 14.4427 356.325 427.635 822.95 823.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000512 1024 140 920 21504 3.33763 1.66707 33.3577 59.0198 97.5263 97.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000128 2048 190 1440 117376 23.7826 14.3702 364.641 418.664 821.597 821.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 3.2e-05 4096 170 7160 561792 229.77 135.548 16541.7 4052.02 20959.4 20959.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 6.4e-05 2048 200 1240 287616 35.6622 28.3203 746.596 837.916 1648.6 1648.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.001024 1024 140 240 17808 0.759808 3.78467 51.2473 55.8347 55.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 6.4e-05 2048 450 1360 274176 44.0422 28.3586 779.33 836.721 1688.58 1688.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 6.4e-05 2048 50 1640 216832 58.3775 28.3279 810.656 836.738 1734.27 1734.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 620 3.2e-05 2048 235 1880 265216 199.232 56.0082 1154.44 1673.2 3083.1 3083.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 0.000128 512 300 280 107520 8.22621 3.40173 18.036 121.128 150.98 151.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 950 0.000128 2048 280 920 111104 24.4138 14.3483 223.139 418.597 680.627 680.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000512 1024 140 920 20608 3.32822 1.64214 20.4018 58.4665 83.9831 84.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000128 2048 190 1440 116928 23.8947 14.3965 295.234 419.154 752.82 752.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 3.2e-05 4096 170 7160 560448 231.19 135.838 13469.7 4029.46 17866.6 17867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 6.4e-05 2048 200 1240 286944 35.8453 28.3289 610.328 837.537 1512.14 1512.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.001024 1024 140 240 17640 0.754176 3.09862 50.0623 53.9607 54.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 6.4e-05 2048 450 1360 274176 44.1716 28.3932 637.373 837.542 1547.61 1547.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 6.4e-05 2048 50 1640 215040 58.8277 28.3296 656.695 837.66 1581.67 1581.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 620 3.2e-05 2048 235 1880 258048 201.982 56.1295 915.318 1674.51 2848.15 2848.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 0.000128 512 300 280 107520 8.42198 3.41635 15.0302 104.914 131.97 132.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 950 0.000128 2048 280 920 111552 24.4294 14.3779 183.768 419.194 641.902 642.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000512 1024 140 920 20160 3.26275 1.5872 16.2476 57.3823 78.6265 78.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000128 2048 190 1440 117760 23.7935 14.476 540.34 419.237 997.993 998.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 3.2e-05 4096 170 7160 561664 229.663 135.386 24278 4027.89 28671.3 28671.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 6.4e-05 2048 200 1240 288000 35.6338 28.2952 1106.4 838.046 2008.49 2008.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.001024 1024 140 240 17856 0.760064 5.5255 51.2503 57.5783 57.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 6.4e-05 2048 450 1360 274944 43.9499 28.5 1155.63 838.261 2066.48 2066.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 6.4e-05 2048 50 1640 217088 58.3523 28.4467 1199.09 838.084 2124.15 2124.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 620 3.2e-05 2048 235 1880 266240 198.467 55.9404 1708.35 1670.28 3633.27 3633.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 0.000128 512 300 280 110592 8.19757 3.41155 26.9356 118.734 157.462 157.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 950 0.000128 2048 280 920 111616 24.404 14.358 330.918 419.255 789.068 789.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000512 1024 140 920 21504 3.32035 1.67002 31.1329 58.9923 95.2601 95.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000128 2048 190 1440 116736 23.791 14.3912 341.027 418.26 797.605 797.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 3.2e-05 4096 170 7160 561152 230.316 135.706 15167.3 4036.7 19570.4 19570.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 6.4e-05 2048 200 1240 287744 35.6619 28.2726 713.572 838.607 1616.22 1616.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.001024 1024 140 240 17792 0.76112 3.62496 51.2608 55.6899 55.7491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 6.4e-05 2048 450 1360 274432 44.0216 28.3081 738.361 838.72 1649.54 1649.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 6.4e-05 2048 50 1640 215040 58.4345 28.406 758.363 836.094 1681.46 1681.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 620 3.2e-05 2048 235 1880 262144 199.862 56.0154 1069.64 1671.28 2997.02 2997.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 0.000128 512 300 280 110592 8.22064 3.40858 17.9001 123.096 152.805 152.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 950 0.000128 2048 280 920 110592 24.4077 14.4097 210.194 418.315 667.455 667.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000512 1024 140 920 21504 3.32915 1.67526 19.85 58.9907 83.9917 84.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000128 2048 190 1440 116736 23.6795 14.3742 276.44 416.765 731.394 731.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 3.2e-05 4096 170 7160 560640 230.003 135.405 12354.1 4042.36 16762.3 16762.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 6.4e-05 2048 200 1240 287232 35.6481 28.2729 573.279 836.814 1474.12 1474.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.001024 1024 140 240 17664 0.7544 3.00874 50.1024 53.9096 53.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 6.4e-05 2048 450 1360 273408 44.0822 28.285 595.101 836.827 1504.43 1504.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 6.4e-05 2048 50 1640 215040 58.2298 28.2542 616.407 832.721 1535.77 1535.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 620 3.2e-05 2048 235 1880 258048 197.156 55.3016 858.075 1648.61 2759.36 2759.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 0.000128 512 300 280 104448 8.37139 3.39763 13.4833 117.662 143.098 143.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 950 0.000128 2048 280 920 110592 24.2944 14.3158 171.398 416.703 626.843 626.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000512 1024 140 920 19968 3.35872 1.64214 15.329 58.2383 78.7083 78.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000128 2048 190 1440 117504 23.8509 14.3636 551.827 419.317 1009.5 1009.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 3.2e-05 4096 170 7160 561600 230.604 135.622 25111.8 4026.72 29505.2 29505.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 6.4e-05 2048 200 1240 287712 35.7683 28.3348 1130.02 838.099 2032.33 2032.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.001024 1024 140 240 17856 0.757952 5.41939 51.27 57.4908 57.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 6.4e-05 2048 450 1360 274752 44.0928 28.332 1183.32 838.108 2093.99 2094.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 6.4e-05 2048 50 1640 217728 58.4116 28.348 1233.63 838.125 2158.68 2158.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 620 3.2e-05 2048 235 1880 262656 199.605 55.9206 1734.41 1669.8 3659.95 3660.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 0.000128 512 300 280 108288 8.22019 3.41354 27.2132 120.974 160.004 160.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 950 0.000128 2048 280 920 111744 24.4496 14.377 338.403 419.233 796.593 796.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000512 1024 140 920 20736 3.33578 1.6425 30.8793 58.6099 94.6101 94.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000128 2048 190 1440 116352 23.7987 14.3749 356.601 417.661 812.575 812.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 3.2e-05 4096 170 7160 561024 230.679 135.928 16236 4049.89 20652.9 20653.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 6.4e-05 2048 200 1240 287424 35.6632 28.3317 731.351 837.707 1633.15 1633.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.001024 1024 140 240 17712 0.763904 3.46749 50.1069 54.3829 54.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 6.4e-05 2048 450 1360 274176 44.0174 28.3167 765.146 837.706 1675.32 1675.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 6.4e-05 2048 50 1640 216576 58.2556 28.289 795.47 834.638 1716.81 1716.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 620 3.2e-05 2048 235 1880 258048 198.556 55.3656 1103.19 1656.55 3013.87 3014.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 0.000128 512 300 280 105984 8.1376 3.37715 17.4718 118.666 147.835 147.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 950 0.000128 2048 280 920 110592 24.3661 14.4003 217.684 417.59 674.17 674.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000512 1024 140 920 19584 3.33181 1.61037 18.7151 57.8541 81.6571 81.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.000128 2048 190 1440 115776 23.9469 14.3729 312.486 418.207 769.152 769.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 3.2e-05 4096 170 7160 559872 231.542 136.123 14341.2 4039.67 18749 18749.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 6.4e-05 2048 200 1240 286848 35.7893 28.3464 645.007 837.826 1547.07 1547.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.001024 1024 140 240 17712 0.763552 3.22749 51.2805 55.3141 55.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 6.4e-05 2048 450 1360 273024 44.1043 28.4283 673.484 835.524 1581.67 1581.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 6.4e-05 2048 50 1640 214272 58.7204 28.3459 695.442 835.599 1618.27 1618.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 620 3.2e-05 2048 235 1880 262656 199.62 55.9306 993.84 1670.34 2919.93 2920.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 0.000128 512 300 280 103680 8.31818 3.38746 15.2315 119.555 146.673 146.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 950 0.000128 2048 280 920 110592 24.5001 14.4147 192.665 418.204 649.914 650.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000512 1024 140 920 19008 3.37638 1.61382 16.3788 57.9222 79.4358 79.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000128 2048 190 1440 115200 23.652 14.361 275.981 415.02 729.149 729.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 3.2e-05 4096 170 7160 559872 232.317 136.7 12876.3 4046.58 17292.3 17292.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 6.4e-05 2048 200 1240 286848 35.6076 28.482 576.948 838.204 1479.34 1479.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.001024 1024 140 240 17568 0.755872 3.00714 50.1049 53.9105 53.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 6.4e-05 2048 450 1360 271872 44.0071 28.2548 599.988 835.262 1507.64 1507.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 6.4e-05 2048 50 1640 211968 58.193 27.9846 615.52 828.961 1530.82 1530.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 620 3.2e-05 2048 235 1880 239616 200.475 54.5937 809.792 1632.28 2697.35 2697.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 0.000128 512 300 280 101376 7.98845 3.34653 13.611 113.341 138.467 138.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 950 0.000128 2048 280 920 108288 24.4064 14.3524 168.516 414.947 622.348 622.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000512 1024 140 920 18432 3.2696 1.5641 14.5676 56.219 75.7642 75.8644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000128 2048 190 1440 117760 23.7786 14.3712 519.258 419.208 976.756 976.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 3.2e-05 4096 170 7160 561920 229.753 135.475 23585.6 4024.9 27976.1 27976.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 6.4e-05 2048 200 1240 288000 35.6659 28.3071 1059.05 837.901 1961.03 1961.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.001024 1024 140 240 17840 0.765504 5.20493 51.2453 57.2584 57.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 6.4e-05 2048 450 1360 275200 43.94 28.3238 1109.6 837.909 2019.91 2020.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 6.4e-05 2048 50 1640 217600 58.3512 28.364 1154.89 837.909 2079.68 2079.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 620 3.2e-05 2048 235 1880 266240 199.496 56.0415 1643.94 1675.77 3575.46 3575.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 0.000128 512 300 280 110080 8.28726 3.41757 26.0422 123.803 161.738 161.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 950 0.000128 2048 280 920 112000 24.3616 14.4442 317.556 419.146 775.637 775.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000512 1024 140 920 20480 3.32106 1.63203 28.2322 58.5994 91.9293 92.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000128 2048 190 1440 116480 23.6305 14.3518 349.511 416.013 803.641 803.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 3.2e-05 4096 170 7160 561920 229.372 135.44 16244.1 4026.04 20635.4 20635.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 6.4e-05 2048 200 1240 288000 35.5983 28.3267 727.309 838.085 1629.42 1629.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.001024 1024 140 240 17760 0.763904 3.55619 51.2439 55.6081 55.6626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 6.4e-05 2048 450 1360 275200 43.8819 28.2768 761.557 838.1 1671.95 1672.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 6.4e-05 2048 50 1640 217600 58.2325 28.2995 792.815 838.109 1717.62 1717.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 620 3.2e-05 2048 235 1880 266240 199.17 55.9841 1127.41 1675.8 3058.58 3058.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 0.000128 512 300 280 107520 8.17014 3.39715 17.6104 120.312 149.674 149.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 950 0.000128 2048 280 920 110080 24.2785 14.3094 213.805 415.991 668.515 668.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000512 1024 140 920 20480 3.32122 1.6423 19.7174 58.1957 83.0223 83.1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000128 2048 190 1440 117120 23.7482 14.3853 294.236 418.271 750.782 750.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 3.2e-05 4096 170 7160 560640 230.739 135.951 13553 4034.12 17954.2 17954.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 6.4e-05 2048 200 1240 287040 35.6818 28.3068 607.959 838.151 1510.21 1510.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.001024 1024 140 240 17520 0.75312 3.064 49.9952 53.8557 53.9136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 6.4e-05 2048 450 1360 272640 44.0306 28.3013 631.628 835.586 1539.68 1539.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 6.4e-05 2048 50 1640 215040 58.4567 28.3068 654.313 835.719 1576.96 1577.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 620 3.2e-05 2048 235 1880 245760 201.409 55.1997 871.411 1649.79 2778.04 2778.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 0.000128 512 300 280 107520 8.20646 3.40173 14.838 117.788 144.421 144.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 950 0.000128 2048 280 920 111360 24.3136 14.351 181.392 418.207 638.399 638.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000512 1024 140 920 19200 3.3889 1.64422 16.1123 58.4567 79.7455 79.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.000128 2048 190 1440 115200 23.5503 14.2991 284.447 413.339 735.771 735.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 3.2e-05 4096 170 7160 560640 231.735 136.377 13540.5 4064.18 17973.2 17973.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 6.4e-05 2048 200 1240 286720 35.5516 28.3022 601.116 835.844 1500.92 1501.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.001024 1024 140 240 17600 0.75952 2.86467 51.3162 54.9819 55.0415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 6.4e-05 2048 450 1360 271360 43.8263 28.146 624.898 832.42 1529.42 1529.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 6.4e-05 2048 50 1640 209920 58.1519 27.9634 634.243 825.719 1546.25 1546.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 620 3.2e-05 2048 235 1880 245760 201.54 55.1481 864.158 1650.02 2771.08 2771.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 0.000128 512 300 280 102400 8.48707 3.39763 14.2789 120.336 146.682 146.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 950 0.000128 2048 280 920 107520 24.3086 14.2582 174.85 413.351 626.897 627.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000512 1024 140 920 20480 3.34589 1.65069 16.6646 58.1424 79.9451 80.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000128 2048 190 1440 117504 23.7242 14.3977 487.844 418.843 944.95 945.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 3.2e-05 4096 170 7160 561408 229.826 135.522 22540.9 4047.55 26954.2 26954.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 6.4e-05 2048 200 1240 287616 35.61 28.3853 1001.52 838.217 1903.84 1903.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.001024 1024 140 240 17856 0.757824 5.04784 51.3065 57.1549 57.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 6.4e-05 2048 450 1360 274176 43.9306 28.2922 1045.93 837.194 1955.48 1955.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 6.4e-05 2048 50 1640 216576 58.3167 28.2771 1088.34 837.203 2012.3 2012.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 620 3.2e-05 2048 235 1880 264192 197.798 55.8551 1545.76 1665.59 3465.23 3465.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 0.000128 512 300 280 107520 8.16864 3.39565 24.1275 115.178 151.057 151.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 950 0.000128 2048 280 920 111360 24.3512 14.3747 299.043 418.884 756.782 756.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000512 1024 140 920 20736 3.30851 1.63635 27.3295 58.3797 90.7949 90.8989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000128 2048 190 1440 116736 23.6965 14.4639 347.084 417.165 802.551 802.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 3.2e-05 4096 170 7160 560640 229.963 135.419 15863.4 4030.68 20259.9 20260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 6.4e-05 2048 200 1240 287232 35.6762 28.3715 713.957 837.613 1615.73 1615.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.001024 1024 140 240 17664 0.75472 3.59434 50.1286 54.5202 54.5781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 6.4e-05 2048 450 1360 273408 44.0855 28.287 744.929 837.624 1655.06 1655.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 6.4e-05 2048 50 1640 215040 58.2409 28.1817 771.161 833.51 1691.26 1691.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 620 3.2e-05 2048 235 1880 258048 197.169 55.1314 1077.04 1650.02 2979.58 2979.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 0.000128 512 300 280 104448 8.36934 3.39901 16.4882 115.959 144.401 144.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 950 0.000128 2048 280 920 110592 24.3008 14.3199 213.221 417.101 669.076 669.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000512 1024 140 920 19968 3.35757 1.64269 19.1073 59.4183 83.6681 83.7714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000128 2048 190 1440 115200 23.6703 14.3152 281.949 415.256 735.319 735.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 3.2e-05 4096 170 7160 559872 232.333 136.694 13030.9 4048.97 17449.3 17449.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 6.4e-05 2048 200 1240 286848 35.6023 28.292 588.145 838.695 1490.84 1490.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.001024 1024 140 240 17568 0.757888 3.0399 50.1256 53.967 54.0221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 6.4e-05 2048 450 1360 271872 44.0292 28.3208 609.326 835.754 1517.56 1517.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 6.4e-05 2048 50 1640 211968 58.2059 28.0553 625.825 829.57 1541.82 1541.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 620 3.2e-05 2048 235 1880 239616 200.441 54.8129 823.579 1633.32 2712.37 2712.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 0.000128 512 300 280 101376 7.98294 3.35088 13.6754 109.19 134.387 134.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 950 0.000128 2048 280 920 108288 24.4036 14.299 171.472 415.196 625.503 625.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000512 1024 140 920 18432 3.268 1.56672 14.7634 56.2436 75.9871 76.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000128 2048 190 1440 113664 23.6911 14.2788 262.001 413.053 713.165 713.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 3.2e-05 4096 170 7160 559104 232.567 136.516 12139.2 4043.17 16551.8 16552.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 6.4e-05 2048 200 1240 287232 35.6507 28.3049 549.739 837.217 1451.02 1451.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.001024 1024 140 240 17280 0.748256 2.49856 49.8465 53.1362 53.1939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 6.4e-05 2048 450 1360 270336 44.1568 28.235 566.521 833.005 1472.05 1472.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 6.4e-05 2048 50 1640 208896 58.3566 27.9347 575.534 824.779 1486.77 1486.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 620 3.2e-05 2048 235 1880 245760 201.496 55.145 791.493 1648.45 2696.8 2696.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 0.000128 512 300 280 98304 8.1857 3.34861 12.4125 115.816 139.946 140.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 950 0.000128 2048 280 920 107520 24.3307 14.2984 160.725 412.98 612.466 612.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000512 1024 140 920 18432 3.27846 1.57082 14.7461 56.135 75.8758 75.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000128 2048 190 1440 117600 23.8895 14.3969 506.679 418.892 963.992 964.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 3.2e-05 4096 170 7160 561600 231.516 136.055 23147.6 4031.77 27547.3 27547.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 6.4e-05 2048 200 1240 288000 35.858 28.3914 1045.96 838.347 1948.66 1948.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.001024 1024 140 240 17800 0.760032 4.95533 51.2164 56.9751 57.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 6.4e-05 2048 450 1360 274400 44.2166 28.358 1093.23 837.292 2003.22 2003.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 6.4e-05 2048 50 1640 217600 58.4327 28.3713 1139.91 837.301 2064.17 2064.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 620 3.2e-05 2048 235 1880 262400 199.187 55.8552 1598.15 1665.56 3518.97 3519.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 0.000128 512 300 280 108800 8.12899 3.4049 24.8534 121.226 157.793 157.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 950 0.000128 2048 280 920 111200 24.5604 14.3688 311.572 418.899 769.53 769.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000512 1024 140 920 20800 3.32358 1.63155 28.4856 58.5911 92.1742 92.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000128 2048 190 1440 116800 23.785 14.412 344.528 417.025 799.885 799.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 3.2e-05 4096 170 7160 560000 232.04 136.303 15690.8 4037.66 20097.2 20097.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 6.4e-05 2048 200 1240 287200 35.7884 28.3423 707.175 837.468 1608.88 1608.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.001024 1024 140 240 17600 0.752192 3.40378 50.0328 54.2304 54.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 6.4e-05 2048 450 1360 273600 44.2199 28.3668 738.473 837.479 1648.67 1648.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 6.4e-05 2048 50 1640 214400 58.5201 28.3402 761.634 833.201 1681.86 1681.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 620 3.2e-05 2048 235 1880 256000 198.327 55.1449 1058.73 1648.67 2961.09 2961.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 0.000128 512 300 280 108800 8.13363 3.40378 17.1018 119.841 148.666 148.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 950 0.000128 2048 280 920 110400 24.4239 14.3484 209.685 417.061 665.645 665.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000512 1024 140 920 20800 3.32838 1.63891 19.7481 58.2961 83.1589 83.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.000128 2048 190 1440 115200 23.6694 14.3154 292.987 412.855 743.963 744.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 3.2e-05 4096 170 7160 559200 233.314 136.739 14070.9 4058.88 18500.2 18500.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 6.4e-05 2048 200 1240 286800 35.8662 28.4213 614.178 837.527 1516.09 1516.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.001024 1024 140 240 17400 0.74752 3.21491 49.8957 53.8999 53.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 6.4e-05 2048 450 1360 273600 44.2619 28.3587 642.48 837.47 1552.71 1552.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 6.4e-05 2048 50 1640 216000 58.738 28.3554 667.52 837.479 1592.25 1592.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 620 3.2e-05 2048 235 1880 249600 200.48 55.2946 900.733 1648.37 2805.1 2805.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 0.000128 512 300 280 105600 8.34704 3.40787 15.052 117.02 144.009 144.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 950 0.000128 2048 280 920 108000 24.3866 14.3344 178.834 412.925 630.615 630.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000512 1024 140 920 19200 3.40992 1.64474 16.0772 59.116 80.3917 80.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.000128 2048 190 1440 115200 23.5591 14.2829 269.582 413.543 721.109 721.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 3.2e-05 4096 170 7160 560000 232.189 136.544 12496.4 4043.58 16909.1 16909.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 6.4e-05 2048 200 1240 286400 35.7163 28.3525 561.527 838.753 1464.46 1464.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.001024 1024 140 240 17200 0.748224 2.72589 49.7827 53.303 53.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 6.4e-05 2048 450 1360 272000 43.9938 28.2972 585.997 834.39 1492.81 1492.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 6.4e-05 2048 50 1640 211200 58.0766 27.9842 600.148 825.764 1512.14 1512.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 620 3.2e-05 2048 235 1880 256000 198.077 55.2333 846.117 1650.19 2749.84 2750.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 0.000128 512 300 280 102400 8.49987 3.39738 13.3401 119.012 144.432 144.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 950 0.000128 2048 280 920 108800 24.2374 14.3773 165.945 413.565 618.265 618.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000512 1024 140 920 19200 3.41107 1.66912 15.8061 58.2519 79.2648 79.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 0.000128 2048 190 1440 118016 23.7019 14.3524 416.271 419.078 873.545 873.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 3.2e-05 4096 170 7200 562176 230.1 135.682 19194.8 4025.49 23586.5 23586.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1480 6.4e-05 2048 200 1248 286976 35.6409 28.3914 869.516 838.094 1771.75 1771.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.001024 1024 140 240 17920 0.763904 4.24531 51.2852 56.3389 56.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 6.4e-05 2048 450 1344 276224 43.738 28.2768 894.945 837.849 1804.94 1805.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 6.4e-05 2048 50 1632 216064 58.4573 28.3384 925.744 837.833 1850.54 1850.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 620 3.2e-05 2048 235 1872 268288 198.724 56.0008 1332.39 1675.41 3262.74 3262.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1180 0.000128 512 300 288 111616 8.13974 3.40986 34.4341 124.482 170.652 170.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 950 0.000128 2048 280 960 109056 24.6447 14.3538 456.817 419.092 915.04 915.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000512 1024 140 912 21760 3.30426 1.66435 23.603 59.537 88.2415 88.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 0.000128 2048 190 1440 117760 23.7851 14.4078 267.279 423.284 728.892 729.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 3.2e-05 4096 170 7200 561664 230.905 135.862 12213 4067.5 16647.7 16648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1480 6.4e-05 2048 200 1248 286720 35.8007 28.3167 1332.28 846.118 2242.62 2242.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.001024 1024 140 240 17856 0.761472 2.7607 51.4908 55.0559 55.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1900 6.4e-05 2048 450 1344 275968 43.8993 28.2966 819.753 846.128 1738.2 1738.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 6.4e-05 2048 50 1632 216064 58.4772 28.2679 591.611 846.16 1524.67 1524.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 620 3.2e-05 2048 235 1872 266240 198.472 55.9022 845.565 1686.41 2786.56 2786.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1180 0.000128 512 300 288 110592 8.20739 3.40787 31.3394 123.939 167.076 167.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 950 0.000128 2048 280 960 109056 24.6868 14.3811 465.377 423.262 927.838 927.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000512 1024 140 912 21504 3.32291 1.67344 15.2871 60.2131 80.6202 80.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 0.000128 2048 190 1440 117504 23.7042 14.3713 220.53 418.92 677.666 677.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 3.2e-05 4096 170 7200 561408 230.786 136.03 10101.4 4029.85 14498.5 14498.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1480 6.4e-05 2048 200 1248 286464 35.7138 28.3309 1310.29 838.456 2212.89 2212.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 0.001024 1024 140 240 17856 0.75952 8.69757 51.3089 60.8077 60.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1900 6.4e-05 2048 450 1344 275712 43.7988 28.2802 745.693 837.404 1655.31 1655.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 6.4e-05 2048 50 1632 215040 58.5641 28.33 487.314 837.563 1411.95 1412.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 620 3.2e-05 2048 235 1872 264192 197.814 55.676 694.185 1665.91 2613.79 2613.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1180 0.000128 512 300 288 107520 8.18061 3.39613 34.782 119.314 165.86 166.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 950 0.000128 2048 280 960 108288 24.6565 14.338 460.991 418.931 919.057 919.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000512 1024 140 912 20736 3.30794 1.63699 12.3387 59.9469 77.3583 77.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 0.000128 2048 190 1440 118080 23.8203 14.3924 401.421 419.457 859.224 859.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 3.2e-05 4096 170 7200 562240 231.68 136.032 18589.2 4029.37 22986.7 22987.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 6.4e-05 2048 200 1248 286880 35.8269 28.3455 839.848 838.502 1742.63 1742.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.001024 1024 140 240 17920 0.76224 3.94637 51.3219 56.0756 56.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 6.4e-05 2048 450 1344 276160 43.9895 28.5923 868.218 838.599 1779.53 1779.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 6.4e-05 2048 50 1632 215680 58.8435 28.3443 894.195 838.603 1820.15 1820.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 620 3.2e-05 2048 235 1872 268800 199.086 56.1644 1290.4 1676.89 3222.75 3222.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1180 0.000128 512 300 288 111360 8.21926 3.41872 21.3356 123.983 157.143 157.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 950 0.000128 2048 280 960 108800 24.717 14.3954 253.987 419.584 712.812 712.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000512 1024 140 912 21440 3.31168 1.64762 22.4195 60.3123 87.8357 87.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 0.000128 2048 190 1440 117760 23.791 14.4544 263.009 419.604 721.003 721.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 3.2e-05 4096 170 7200 561920 230.715 135.842 12090.5 4047.06 16504.5 16504.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 6.4e-05 2048 200 1248 286720 35.7162 28.4028 546.393 838.79 1449.41 1449.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.001024 1024 140 240 17840 0.758752 2.66035 51.2679 54.7303 54.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 6.4e-05 2048 450 1344 275840 43.8822 28.3075 564.614 838.817 1475.76 1475.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 6.4e-05 2048 50 1632 215040 58.7353 28.313 581.115 838.819 1507.15 1507.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 620 3.2e-05 2048 235 1872 266240 199.554 56.0484 834.987 1677.04 2767.84 2768.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1180 0.000128 512 300 288 110080 8.30877 3.42221 28.897 119.697 160.513 160.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 950 0.000128 2048 280 960 108800 24.7412 14.562 415.431 419.648 874.515 874.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000512 1024 140 912 21120 3.28547 1.6513 14.7497 59.226 79.041 79.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 0.000128 2048 190 1440 117120 23.7807 14.3854 213.348 417.503 669.155 669.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 3.2e-05 4096 170 7200 560640 232.277 136.356 9908.72 4028.07 14305.8 14306.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1480 6.4e-05 2048 200 1248 286560 35.7822 28.3832 449.407 837.056 1350.73 1350.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.001024 1024 140 240 17760 0.760096 2.18934 51.1868 54.1792 54.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 6.4e-05 2048 450 1344 275520 43.946 28.4117 462.648 837.085 1372.22 1372.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 6.4e-05 2048 50 1632 213120 58.929 28.3955 473.031 834.602 1395.12 1395.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 620 3.2e-05 2048 235 1872 261120 200.088 55.9424 671.97 1668.31 2596.52 2596.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1180 0.000128 512 300 288 107520 8.20851 3.3993 27.61 120.406 159.806 159.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 950 0.000128 2048 280 960 107520 24.8284 14.3892 406.265 417.613 863.228 863.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000512 1024 140 912 21120 3.30032 1.63571 12.4552 59.0719 76.5886 76.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000128 2048 190 1440 117888 23.6835 14.3811 560.477 418.823 1017.5 1017.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 3.2e-05 4096 170 7200 561792 230.448 135.888 25587.1 4031.49 29985.4 29985.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 6.4e-05 2048 200 1248 286848 35.69 28.3112 1165.45 838.767 2068.33 2068.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.001024 1024 140 240 17904 0.765952 5.79088 51.3136 57.9147 57.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 6.4e-05 2048 450 1344 276096 43.7384 28.3153 1205.13 838.317 2115.63 2115.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 6.4e-05 2048 50 1632 215040 58.6372 28.3525 1239.68 837.329 2164.16 2164.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 620 3.2e-05 2048 235 1872 267264 198.469 56.1294 1786.78 1674.22 3715.81 3715.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 0.000128 512 300 288 110592 8.13325 3.40874 29.1921 121.841 162.757 162.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 950 0.000128 2048 280 960 108672 24.6235 14.3729 353.014 418.846 810.987 811.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000512 1024 140 912 21504 3.30586 1.64858 31.7969 58.7621 95.6587 95.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000128 2048 190 1440 117504 23.7304 14.377 352.043 418.963 809.25 809.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 3.2e-05 4096 170 7200 561408 230.828 136.044 16119.7 4048.69 20535.6 20536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 6.4e-05 2048 200 1248 286464 35.6042 28.3509 730.862 838.367 1633.29 1633.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.001024 1024 140 240 17856 0.75872 3.51594 51.3108 55.6289 55.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 6.4e-05 2048 450 1344 275712 43.7682 28.5034 756.132 837.353 1665.89 1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 6.4e-05 2048 50 1632 215040 58.5506 28.3175 777.847 837.357 1702.24 1702.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 620 3.2e-05 2048 235 1872 264192 197.824 55.6595 1110.26 1666.15 3030.11 3030.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 0.000128 512 300 288 107520 8.17072 3.40173 18.5012 120.153 150.411 150.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 950 0.000128 2048 280 960 108288 24.5799 14.336 221.05 418.888 678.983 679.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000512 1024 140 912 20736 3.30608 1.63434 19.4255 58.3168 82.8271 82.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 0.000128 2048 190 1440 117504 23.6665 14.3829 283.28 417.968 739.438 739.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 3.2e-05 4096 170 7200 561024 231.374 136.346 13097.5 4052.72 17518.4 17518.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 6.4e-05 2048 200 1248 286272 35.6713 28.3172 592.924 838.434 1495.45 1495.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.001024 1024 140 240 17712 0.759648 3.09658 50.1252 54.0253 54.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 6.4e-05 2048 450 1344 275328 43.8688 28.4349 612.409 838.329 1523.17 1523.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 6.4e-05 2048 50 1632 214272 58.5669 28.3282 629.965 835.253 1552.27 1552.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 620 3.2e-05 2048 235 1872 258048 198.559 55.378 880.291 1657.66 2792.1 2792.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1180 0.000128 512 300 288 105984 8.15101 3.38032 15.2071 118.63 145.546 145.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 950 0.000128 2048 280 960 108288 24.5903 14.3564 507.39 417.989 964.454 964.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000512 1024 140 912 20736 3.27094 1.63091 16.2043 57.8969 79.1331 79.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 0.000128 2048 190 1440 116736 23.6859 14.3959 238.49 416.735 693.45 693.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 3.2e-05 4096 170 7200 560640 230.87 135.883 11014.3 4031.52 15412.9 15413.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 6.4e-05 2048 200 1248 285696 35.7249 28.2873 499.354 836.897 1400.37 1400.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.001024 1024 140 240 17664 0.75744 2.46579 50.1016 53.3665 53.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 6.4e-05 2048 450 1344 274944 43.9103 28.2972 516.185 836.779 1425.3 1425.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 6.4e-05 2048 50 1632 211968 58.6815 28.1948 525.543 832.669 1445.26 1445.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 620 3.2e-05 2048 235 1872 258048 197.11 55.0824 743.72 1648.27 2644.41 2644.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1180 0.000128 512 300 288 104448 8.37216 3.39664 36.6686 117.662 166.282 166.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 950 0.000128 2048 280 960 107520 24.5767 14.3564 533.125 416.676 988.87 988.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000512 1024 140 912 19968 3.35683 1.64534 13.4806 58.3475 76.9577 77.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000128 2048 190 1440 117824 23.7704 14.3729 518.936 418.839 976.055 976.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 3.2e-05 4096 170 7200 561792 231.525 135.912 23735.5 4045.83 28149.2 28149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 6.4e-05 2048 200 1248 286720 35.8194 28.4296 1085.74 838.438 1988.54 1988.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.001024 1024 140 240 17864 0.759232 5.46698 51.2649 57.5324 57.5923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 6.4e-05 2048 450 1344 275968 43.9543 28.3566 1119.52 838.442 2030.42 2030.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 6.4e-05 2048 50 1632 215040 58.8298 28.3259 1150.66 837.252 2075.24 2075.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 620 3.2e-05 2048 235 1872 265216 199.565 56.0952 1645.93 1674.29 3576.11 3576.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 0.000128 512 300 288 111104 8.21226 3.41734 27.5071 121.366 160.684 160.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 950 0.000128 2048 280 960 108416 24.703 14.4004 328.02 418.781 786.038 786.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000512 1024 140 912 21952 3.31238 1.66912 30.3139 59.3075 94.7479 94.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000128 2048 190 1440 117376 23.774 14.4199 327.335 418.603 784.268 784.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 3.2e-05 4096 170 7200 561792 230.638 135.818 15034.1 4043.08 19444 19444.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1480 6.4e-05 2048 200 1248 286720 35.6942 28.3441 688.34 837.784 1590.26 1590.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.001024 1024 140 240 17808 0.75776 3.41482 51.2446 55.4612 55.5151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 6.4e-05 2048 450 1344 275072 43.8865 28.3361 707.296 836.592 1616.24 1616.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 6.4e-05 2048 50 1632 215040 58.6942 28.3472 727.338 836.593 1651.14 1651.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 620 3.2e-05 2048 235 1872 265216 199.238 56.1395 1037.4 1672.93 2965.93 2966.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 0.000128 512 300 288 107520 8.23248 3.40288 17.7703 121.109 150.699 150.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 950 0.000128 2048 280 960 108416 24.6177 14.4778 208.528 418.528 666.281 666.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000512 1024 140 912 21504 3.28192 1.64122 18.8031 58.4584 82.3268 82.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000128 2048 190 1440 116928 23.9065 14.4056 267.608 419.279 725.338 725.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 3.2e-05 4096 170 7200 560448 231.895 136.386 12318.9 4060.87 16748.5 16748.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 6.4e-05 2048 200 1248 286272 35.8364 28.4262 562.868 837.549 1464.79 1464.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.001024 1024 140 240 17640 0.755232 2.77101 50.0666 53.6352 53.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 6.4e-05 2048 450 1344 275520 43.9663 28.3305 580.919 849.35 1502.7 1502.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 6.4e-05 2048 50 1632 215040 58.8124 28.3307 596.096 849.256 1532.76 1532.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 620 3.2e-05 2048 235 1872 258048 201.986 56.058 829.968 1674.54 2762.77 2762.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 0.000128 512 300 288 107520 8.42746 3.41808 14.7113 122.445 149.185 149.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 950 0.000128 2048 280 960 107520 24.8371 14.3708 169.76 419.099 628.198 628.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000512 1024 140 912 20160 3.26582 1.59334 14.8396 58.443 78.2863 78.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000128 2048 190 1440 116480 23.8428 14.3544 240.493 419.221 698.045 698.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 3.2e-05 4096 170 7200 560896 230.054 135.535 11146 4025.29 15537.3 15537.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 6.4e-05 2048 200 1248 285824 35.6539 28.2995 509.898 851.21 1425.17 1425.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.001024 1024 140 240 17696 0.754656 2.4767 51.2671 54.5402 54.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 6.4e-05 2048 450 1344 274176 43.9386 28.2737 524.037 837.516 1433.89 1434.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 6.4e-05 2048 50 1632 215040 58.6065 28.2838 539.129 837.534 1463.72 1463.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 620 3.2e-05 2048 235 1872 258048 206.861 55.298 752.194 1659.3 2673.87 2674.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1180 0.000128 512 300 288 100352 8.31552 3.36838 12.4516 116.181 140.502 140.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 950 0.000128 2048 280 960 107520 24.7163 14.3399 155.575 427.742 622.505 622.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000512 1024 140 912 19712 3.28387 1.59808 13.1287 57.4532 75.611 75.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000128 2048 190 1440 117760 23.7562 14.3532 501.462 419.489 959.196 959.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 3.2e-05 4096 170 7200 561664 230.748 135.88 22621.9 4048.84 27037.8 27038.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 6.4e-05 2048 200 1248 286720 35.6534 28.3404 1049.22 838.461 1951.79 1951.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.001024 1024 140 240 17856 0.745472 5.14266 51.2658 57.1973 57.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 6.4e-05 2048 450 1344 275968 43.8172 28.2681 1082.91 838.545 1993.68 1993.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 6.4e-05 2048 50 1632 216064 58.4621 28.2931 1116.56 838.535 2042.02 2042.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 620 3.2e-05 2048 235 1872 266240 198.488 55.9268 1593.29 1671.14 3519.06 3519.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 0.000128 512 300 288 110592 8.19674 3.41021 27.1823 123.281 162.248 162.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 950 0.000128 2048 280 960 109056 24.6045 14.3418 318.757 419.518 777.356 777.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000512 1024 140 912 21504 3.31773 1.66541 28.4822 59.0954 92.713 92.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000128 2048 190 1440 116736 23.7951 14.3704 324.56 417.962 780.829 780.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 3.2e-05 4096 170 7200 561152 231.486 136.299 14521.3 4034.64 18924.2 18924.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 6.4e-05 2048 200 1248 286720 35.6498 28.3109 683.664 838.013 1585.74 1585.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.001024 1024 140 240 17792 0.763296 3.42822 51.2629 55.4968 55.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 6.4e-05 2048 450 1344 275456 43.8761 28.2897 702.547 842.668 1617.52 1617.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 6.4e-05 2048 50 1632 215040 58.4371 28.3422 722.366 844.61 1653.93 1654.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 620 3.2e-05 2048 235 1872 262144 199.97 55.8642 1015.37 1670.38 2941.79 2941.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 0.000128 512 300 288 110592 8.2215 3.41373 17.8275 124.075 153.723 153.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 950 0.000128 2048 280 960 108544 24.5795 14.3319 205.954 418.074 663.072 663.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000512 1024 140 912 21504 3.33498 1.67037 18.4564 60.0065 83.6098 83.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000128 2048 190 1440 116736 23.7035 14.3605 270.659 417.12 725.978 726.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 3.2e-05 4096 170 7200 560640 230.886 135.93 12022.3 4027.93 16417.5 16417.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 6.4e-05 2048 200 1248 285696 35.7088 28.2845 569.539 837.699 1471.34 1471.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.001024 1024 140 240 17664 0.757216 2.78 51.2493 54.833 54.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 6.4e-05 2048 450 1344 274944 43.8786 28.3299 585.124 837.641 1495.11 1495.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 6.4e-05 2048 50 1632 211968 58.726 28.2095 593.521 833.469 1514.1 1514.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 620 3.2e-05 2048 235 1872 258048 197.096 55.0941 832.07 1649.67 2734.16 2734.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 0.000128 512 300 288 104448 8.36733 3.39888 14.0011 115.655 141.606 141.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 950 0.000128 2048 280 960 107520 24.574 14.3685 172.058 417.122 628.258 628.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000512 1024 140 912 19968 3.3567 1.6463 14.9917 58.2797 78.4239 78.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 0.000128 2048 190 1440 116736 23.8045 14.4104 238.872 418.699 695.927 696.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 3.2e-05 4096 170 7200 561152 231.605 136.63 10551.1 4058.03 14977.8 14978.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 6.4e-05 2048 200 1248 285696 35.6495 28.2684 501.42 836.521 1401.96 1402.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.001024 1024 140 240 17664 0.757536 2.7095 51.2718 54.7837 54.8422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 6.4e-05 2048 450 1344 274432 43.8074 28.3298 513.223 836.41 1421.9 1422.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 6.4e-05 2048 50 1632 212992 58.7628 28.3812 523.955 836.417 1447.68 1447.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 620 3.2e-05 2048 235 1872 262144 199.854 55.867 742.908 1672.09 2670.94 2671.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 0.000128 512 300 288 106496 8.44771 3.4128 13.1158 116.835 141.996 142.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 950 0.000128 2048 280 960 108544 24.606 14.3978 152.919 418.631 610.687 610.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000512 1024 140 912 18432 3.27683 1.55882 12.3341 56.44 73.7548 73.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000128 2048 190 1440 118080 23.7703 14.377 493.785 419.314 951.383 951.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 3.2e-05 4096 170 7200 561600 231.327 135.899 22954.9 4046.49 27369 27369.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 6.4e-05 2048 200 1248 286560 35.8181 28.3484 1034.21 842.765 1941.25 1941.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.001024 1024 140 240 17856 0.758752 5.1847 51.274 57.2602 57.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 6.4e-05 2048 450 1344 275904 43.9955 28.3832 1070.19 842.674 1985.38 1985.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 6.4e-05 2048 50 1632 215424 58.8493 28.3707 1102.57 838.377 2028.33 2028.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 620 3.2e-05 2048 235 1872 262656 199.678 55.9329 1558.21 1669.85 3483.89 3484.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 0.000128 512 300 288 110592 8.09037 3.40736 26.728 122.085 160.496 160.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 950 0.000128 2048 280 960 108864 24.6803 14.3529 314.803 419.312 773.277 773.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000512 1024 140 912 21312 3.30102 1.64864 28.2796 58.882 92.2544 92.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000128 2048 190 1440 117504 23.6709 14.3805 342.592 417.956 798.741 798.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 3.2e-05 4096 170 7200 561024 231.465 136.363 15809.6 4034.2 20212.1 20212.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 6.4e-05 2048 200 1248 286272 35.6852 28.3402 709.314 838.302 1611.75 1611.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.001024 1024 140 240 17712 0.762496 3.60643 50.1217 54.5351 54.5933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 6.4e-05 2048 450 1344 275328 43.8828 28.3108 732.733 838.317 1643.38 1643.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 6.4e-05 2048 50 1632 214272 58.56 28.3295 752.978 835.236 1675.27 1675.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 620 3.2e-05 2048 235 1872 258048 198.556 55.4169 1052.04 1659.55 2965.78 2965.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 0.000128 512 300 288 105984 8.14928 3.38419 18.0507 114.552 144.317 144.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 950 0.000128 2048 280 960 108288 24.59 14.3478 215.497 417.907 672.473 672.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000512 1024 140 912 20736 3.27056 1.6129 19.3576 57.9017 82.2833 82.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.000128 2048 190 1440 117504 23.7395 14.4466 289.453 418.197 745.969 746.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 3.2e-05 4096 170 7200 559872 232.496 136.522 13335.4 4057.35 17762.2 17762.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 6.4e-05 2048 200 1248 285984 35.7954 28.3672 601.267 837.998 1503.53 1503.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.001024 1024 140 240 17712 0.759808 3.15235 51.2758 55.2304 55.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 6.4e-05 2048 450 1344 274752 43.9505 28.3156 619.257 835.515 1527.17 1527.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 6.4e-05 2048 50 1632 214272 58.7227 28.3232 638.172 835.526 1560.91 1561.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 620 3.2e-05 2048 235 1872 262656 199.595 55.9792 908.498 1670.45 2834.73 2834.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 0.000128 512 300 288 103680 8.30765 3.38541 15.0802 120.603 147.561 147.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 950 0.000128 2048 280 960 107136 24.7792 14.3647 181.617 418.138 639.025 639.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000512 1024 140 912 20736 3.29594 1.61328 16.3343 58.9754 80.3596 80.4578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000128 2048 190 1440 115200 23.6532 14.3677 284.292 415.254 737.704 737.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 3.2e-05 4096 170 7200 559872 232.32 136.697 13314.5 4048.9 17732.8 17733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 6.4e-05 2048 200 1248 285696 35.6627 28.4047 602.755 838.868 1505.79 1505.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.001024 1024 140 240 17568 0.759808 3.0255 50.1226 53.9516 54.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 6.4e-05 2048 450 1344 274176 43.7414 28.293 620.783 835.623 1528.57 1528.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 6.4e-05 2048 50 1632 211968 58.1817 28.0063 634.033 829.46 1549.85 1549.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 620 3.2e-05 2048 235 1872 239616 200.418 54.6621 833.631 1633.24 2722.17 2722.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 0.000128 512 300 288 101376 7.99075 3.34682 14.4499 112.352 138.322 138.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 950 0.000128 2048 280 960 105984 24.5433 14.2978 180.387 415.193 634.553 634.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000512 1024 140 912 18432 3.26883 1.56467 14.9853 57.2968 77.2592 77.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000128 2048 190 1440 117760 23.7791 14.4454 488.346 419.213 945.92 946.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 3.2e-05 4096 170 7200 561920 230.742 135.85 22706.6 4024.84 27098.4 27098.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 6.4e-05 2048 200 1248 286720 35.7029 28.318 1019.12 837.968 1921.22 1921.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.001024 1024 140 240 17840 0.761024 5.06678 51.2449 57.1158 57.1714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 6.4e-05 2048 450 1344 275840 43.8761 28.3077 1053.74 837.985 1964.04 1964.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 6.4e-05 2048 50 1632 215040 58.7426 28.3385 1084.4 838 2009.64 2009.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 620 3.2e-05 2048 235 1872 266240 199.573 56.0249 1554.31 1675.57 3485.7 3485.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 0.000128 512 300 288 110080 8.28349 3.41779 26.0075 123.798 161.692 161.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 950 0.000128 2048 280 960 108800 24.6366 14.363 309.164 419.268 767.564 767.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000512 1024 140 912 21120 3.28682 1.62848 27.1988 58.6015 90.8592 90.9554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000128 2048 190 1440 116480 23.6217 14.3312 346.306 416.38 800.777 800.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 3.2e-05 4096 170 7200 561920 230.364 135.781 16074.1 4029.92 20470.6 20471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 6.4e-05 2048 200 1248 286720 35.6346 28.4201 727.62 838.896 1630.68 1630.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.001024 1024 140 240 17760 0.75936 3.61267 51.2685 55.6863 55.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 6.4e-05 2048 450 1344 275200 43.8801 28.3218 750.493 838.911 1661.74 1661.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 6.4e-05 2048 50 1632 215040 58.6379 28.2911 774.317 838.916 1700.33 1700.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 620 3.2e-05 2048 235 1872 266240 199.211 56.0212 1111.73 1677.35 3044.54 3044.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 0.000128 512 300 288 107520 8.17594 3.4008 18.2676 120.402 150.43 150.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 950 0.000128 2048 280 960 107520 24.5027 14.3121 218.637 424.321 681.901 682.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000512 1024 140 912 20480 3.3279 1.6425 19.0521 58.2576 82.4236 82.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000128 2048 190 1440 117120 23.7547 14.3654 287.909 418.307 744.481 744.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 3.2e-05 4096 170 7200 560640 231.423 136.491 13277.2 4034.55 17680.1 17680.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 6.4e-05 2048 200 1248 286080 35.7035 28.3464 599.903 838.234 1502.29 1502.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.001024 1024 140 240 17520 0.754496 3.05357 50.0004 53.8528 53.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 6.4e-05 2048 450 1344 274560 43.838 28.2828 619.044 835.674 1526.97 1527.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 6.4e-05 2048 50 1632 211200 59.1424 28.3105 626.138 835.809 1549.57 1549.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 620 3.2e-05 2048 235 1872 245760 201.484 55.0953 845.314 1649.96 2752.07 2752.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 0.000128 512 300 288 107520 8.20518 3.3984 15.3884 119.094 146.272 146.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 950 0.000128 2048 280 960 107520 24.6737 14.3464 181.168 418.249 638.569 638.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000512 1024 140 912 21120 3.30893 1.64285 16.5178 58.4664 80.0812 80.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.000128 2048 190 1440 115200 23.5484 14.3156 263.641 412.892 714.532 714.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 3.2e-05 4096 170 7200 560640 231.707 136.407 12232.6 4064.58 16665.7 16666.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 6.4e-05 2048 200 1248 285440 35.6495 28.2994 554.455 844.095 1462.61 1462.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.001024 1024 140 240 17600 0.751808 2.98502 51.2389 55.0184 55.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 6.4e-05 2048 450 1344 271360 43.8019 28.1989 566.754 831.487 1470.37 1470.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 6.4e-05 2048 50 1632 209920 58.1615 27.9898 577.891 824.646 1488.85 1488.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 620 3.2e-05 2048 235 1872 245760 201.442 55.321 786.98 1648.28 2692.23 2692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 0.000128 512 300 288 102400 8.49651 3.39702 13.9948 118.818 144.888 145.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 950 0.000128 2048 280 960 104960 24.5174 14.2676 164.527 412.83 616.269 616.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000512 1024 140 912 20480 3.34483 1.64864 15.5046 58.0896 78.7289 78.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 0.000128 2048 190 1450 116736 23.811 14.4057 437.835 419.061 895.257 895.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 3.2e-05 4096 170 7200 562432 229.938 135.539 20160.1 4027.22 24553.2 24553.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1480 6.4e-05 2048 200 1250 287488 35.6307 28.328 921.694 838.166 1823.93 1824.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.001024 1024 140 250 17856 0.765504 4.60186 51.2899 56.702 56.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 6.4e-05 2048 450 1350 276480 43.7132 28.3384 949.445 837.837 1859.47 1859.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 6.4e-05 2048 50 1650 218112 58.1459 28.3241 993.929 837.852 1918.43 1918.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 620 3.2e-05 2048 235 1900 266240 199.342 56.0026 1393.79 1675.28 3324.63 3324.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1180 0.000128 512 300 250 110592 8.21715 3.40554 29.8935 123.416 165.119 165.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 950 0.000128 2048 280 950 110848 24.5368 14.3667 459.996 419.165 918.201 918.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000512 1024 140 900 21248 3.3233 1.66627 24.033 60.4905 89.6432 89.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 0.000128 2048 190 1450 116736 23.8668 14.3476 278.411 419.122 735.887 736.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 3.2e-05 4096 170 7200 562176 230.451 135.597 12768.5 4039.93 17174.9 17175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1480 6.4e-05 2048 200 1250 287232 35.77 28.4327 1358.91 837.895 2261.11 2261.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.001024 1024 140 250 17792 0.761856 2.95373 51.2469 55.0052 55.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1900 6.4e-05 2048 450 1350 276480 43.8155 28.3601 850.528 837.917 1760.76 1760.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 6.4e-05 2048 50 1650 218112 58.2104 28.2788 627.402 838.005 1552.06 1552.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 620 3.2e-05 2048 235 1900 262144 199.966 55.8428 877.608 1669.74 2803.38 2803.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1180 0.000128 512 300 250 110592 8.21898 3.40973 27.7028 121.912 161.433 161.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 950 0.000128 2048 280 950 110592 24.6075 14.3421 470.069 419.191 928.346 928.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000512 1024 140 900 20992 3.3417 1.66832 15.5657 52.431 73.1323 73.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 0.000128 2048 190 1450 115968 23.869 14.3483 226.351 418.875 683.582 683.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 3.2e-05 4096 170 7200 561408 230.858 136.059 10437.4 4048.8 14853.5 14853.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1480 6.4e-05 2048 200 1250 287232 35.7068 28.3166 1335.89 838.259 2238.27 2238.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1280 0.001024 1024 140 250 17760 0.760672 8.64666 51.2655 60.7156 60.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1900 6.4e-05 2048 450 1350 275712 43.7913 28.2877 774.057 837.269 1683.54 1683.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 6.4e-05 2048 50 1650 216576 58.3105 28.2767 511.606 837.272 1435.64 1435.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 620 3.2e-05 2048 235 1900 258048 199.879 55.801 709.344 1665.84 2631.07 2631.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1180 0.000128 512 300 250 107520 8.1913 3.39392 29.6639 121.242 162.683 162.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 950 0.000128 2048 280 950 110592 24.5292 14.3643 468.482 418.93 926.432 926.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000512 1024 140 900 20736 3.31206 1.63462 12.9007 60.0555 78.033 78.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 0.000128 2048 190 1450 116800 23.9389 14.3974 406.612 419.39 864.475 864.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 3.2e-05 4096 170 7200 562560 231.513 135.881 18672.9 4025.24 23065.9 23066.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 6.4e-05 2048 200 1250 287360 35.8287 28.3361 849.331 838.342 1751.94 1752.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.001024 1024 140 250 17840 0.763904 4.16022 51.2989 56.2657 56.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 6.4e-05 2048 450 1350 276480 43.977 28.3588 879.306 838.414 1790.19 1790.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 6.4e-05 2048 50 1650 218240 58.4114 28.3478 920.885 838.454 1846.27 1846.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 620 3.2e-05 2048 235 1900 266240 199.895 56.1742 1305.52 1676.57 3238.38 3238.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1180 0.000128 512 300 250 111360 8.21366 3.42058 18.642 122.871 153.328 153.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 950 0.000128 2048 280 950 110720 24.6125 14.367 254.95 419.422 713.478 713.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000512 1024 140 900 21120 3.33046 1.64326 22.1575 58.8448 86.1199 86.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 0.000128 2048 190 1450 116480 23.9289 14.3847 261.395 419.209 719.059 719.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 3.2e-05 4096 170 7200 561920 230.71 135.882 11967.9 4024.87 16359.8 16360.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 6.4e-05 2048 200 1250 287360 35.7108 28.3833 544.3 837.894 1446.39 1446.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.001024 1024 140 250 17760 0.763136 2.75069 51.2303 54.7861 54.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 6.4e-05 2048 450 1350 276480 43.7928 28.3518 564.076 838 1474.35 1474.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 6.4e-05 2048 50 1650 217600 58.3435 28.3136 588.167 838.082 1513.08 1513.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 620 3.2e-05 2048 235 1900 266240 199.658 56.1009 837.449 1675.45 2768.88 2769.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1180 0.000128 512 300 250 110080 8.28186 3.41619 24.4618 121.897 158.238 158.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 950 0.000128 2048 280 950 110720 24.6415 14.3548 409.42 419.336 867.885 868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000512 1024 140 900 20480 3.31747 1.65632 14.2328 59.3205 78.6565 78.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 0.000128 2048 190 1450 116160 23.8601 14.3852 216.572 417.949 672.903 673.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 3.2e-05 4096 170 7200 561600 231.437 135.841 9971.76 4041.29 14380.7 14381.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1480 6.4e-05 2048 200 1250 287040 35.8075 28.339 455.06 837.927 1357.24 1357.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.001024 1024 140 250 17760 0.759808 2.26336 51.3016 54.3687 54.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 6.4e-05 2048 450 1350 275520 43.9879 28.4119 469.257 837.972 1379.76 1379.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 6.4e-05 2048 50 1650 216960 58.3841 28.3544 490.44 835.404 1412.75 1412.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 620 3.2e-05 2048 235 1900 261120 200.119 56.0026 687.354 1670.08 2613.77 2613.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1180 0.000128 512 300 250 107520 8.22362 3.39763 24.1222 120.718 156.641 156.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 950 0.000128 2048 280 950 109440 24.6637 14.3749 401.149 418.007 858.333 858.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000512 1024 140 900 20160 3.34502 1.6295 11.8654 51.8551 68.8235 68.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 0.000128 2048 190 1450 115200 23.7399 14.4241 184.883 416.302 639.488 639.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 3.2e-05 4096 170 7200 561920 230.358 135.796 8613.78 4048.41 13028.8 13029.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1480 6.4e-05 2048 200 1250 287360 35.5911 28.2891 390.281 838.733 1293 1293.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.001024 1024 140 250 17600 0.75776 2.11802 50.0869 53.0066 53.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1900 6.4e-05 2048 450 1350 276480 43.7916 28.3116 663.444 838.731 1574.41 1574.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 6.4e-05 2048 50 1650 217600 58.2424 28.3504 421.622 838.8 1347.18 1347.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 620 3.2e-05 2048 235 1900 266240 199.123 55.9861 601.074 1676.9 2533.31 2533.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1180 0.000128 512 300 250 107520 8.19005 3.39715 23.1548 121.111 156.04 156.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 950 0.000128 2048 280 950 108800 24.5493 14.3049 412.791 416.23 868.014 868.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000512 1024 140 900 20480 3.32518 1.63965 10.4869 59.5827 75.1616 75.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000128 2048 190 1450 116352 23.8691 14.3912 552.544 418.441 1009.39 1009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 3.2e-05 4096 170 7200 562176 230.236 135.715 25232.4 4023.56 29622.3 29622.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 6.4e-05 2048 200 1250 287424 35.6717 28.3423 1154.05 841.088 2059.26 2059.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.001024 1024 140 250 17808 0.761408 5.84883 51.2486 57.9022 57.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 6.4e-05 2048 450 1350 276480 43.7752 28.522 1195.11 837.526 2105.07 2105.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 6.4e-05 2048 50 1650 217344 58.307 28.3674 1245.83 836.709 2169.39 2169.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 620 3.2e-05 2048 235 1900 264192 199.522 56.0073 1763.71 1672.61 3692.08 3692.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 0.000128 512 300 250 110592 8.12403 3.40794 24.8819 118.59 155.191 155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 950 0.000128 2048 280 950 110592 24.4885 14.4814 345.791 418.373 803.266 803.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000512 1024 140 900 21120 3.3208 1.65005 30.6921 58.8015 94.6068 94.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000128 2048 190 1450 115968 23.8911 14.3909 344.286 418.686 801.393 801.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 3.2e-05 4096 170 7200 561408 230.814 136.049 15650.1 4055.84 20073.2 20073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 6.4e-05 2048 200 1250 287232 35.6308 28.2972 713.719 837.774 1615.53 1615.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.001024 1024 140 250 17760 0.757984 3.5832 51.2478 55.6324 55.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 6.4e-05 2048 450 1350 275712 43.7666 28.2767 738.567 836.679 1647.42 1647.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 6.4e-05 2048 50 1650 216576 58.2948 28.3345 769.334 836.681 1692.81 1692.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 620 3.2e-05 2048 235 1900 258048 199.574 55.6468 1067.88 1664.91 2988.23 2988.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 0.000128 512 300 250 107520 8.16605 3.39558 15.7236 120.065 147.533 147.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 950 0.000128 2048 280 950 110592 24.4553 14.4636 214.468 418.552 672.068 672.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000512 1024 140 900 20736 3.30502 1.64259 18.9531 58.2782 82.3237 82.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 0.000128 2048 190 1450 115200 23.8899 14.377 278.694 418.062 735.158 735.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 3.2e-05 4096 170 7200 561024 231.419 136.324 12834.8 4053 17255.9 17256.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 6.4e-05 2048 200 1250 286848 35.6372 28.3154 585.282 838.521 1487.86 1487.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.001024 1024 140 250 17712 0.761408 3.10886 51.2738 55.1874 55.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 6.4e-05 2048 450 1350 276480 43.7535 28.3585 607.597 838.699 1518.54 1518.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 6.4e-05 2048 50 1650 216576 58.2627 28.3831 630.179 835.568 1552.56 1552.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 620 3.2e-05 2048 235 1900 258048 198.492 55.4107 874.804 1658.17 2787.09 2787.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1180 0.000128 512 300 250 105984 8.14429 3.3833 12.9501 118.47 143.129 143.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 950 0.000128 2048 280 950 109440 24.5076 14.3649 174.947 418.002 631.949 632.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000512 1024 140 900 19584 3.33098 1.61382 14.4069 57.8309 77.3227 77.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 0.000128 2048 190 1450 115200 23.8553 14.373 236.236 416.71 691.314 691.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 3.2e-05 4096 170 7200 560640 230.904 135.868 10911.1 4023.37 15301.6 15302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 6.4e-05 2048 200 1250 286464 35.6994 28.2729 499.18 836.787 1400.05 1400.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.001024 1024 140 250 17664 0.759808 2.51933 51.2427 54.5649 54.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 6.4e-05 2048 450 1350 274944 43.9098 28.3587 514.851 836.827 1424.09 1424.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 6.4e-05 2048 50 1650 215040 58.227 28.1788 533.801 832.695 1453.08 1453.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 620 3.2e-05 2048 235 1900 245760 201.34 55.038 710.573 1648.07 2615.25 2615.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1180 0.000128 512 300 250 104448 8.37229 3.40227 30.4077 118.713 161.084 161.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 950 0.000128 2048 280 950 109056 24.4871 14.3256 514.579 416.64 970.165 970.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000512 1024 140 900 19968 3.35594 1.6425 13.2493 59.6315 78.009 78.1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000128 2048 190 1450 116480 23.9198 14.3892 507.771 418.8 965.018 965.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 3.2e-05 4096 170 7200 562240 231.003 135.714 23270.6 4022.36 27660.1 27660.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 6.4e-05 2048 200 1250 287168 35.7934 28.3505 1066.91 838.574 1969.73 1969.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.001024 1024 140 250 17808 0.760928 5.53578 51.2818 57.6224 57.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 6.4e-05 2048 450 1350 276416 43.9057 28.3428 1104.13 838.438 2014.95 2015.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 6.4e-05 2048 50 1650 217728 58.3954 28.3234 1150.76 837.245 2074.88 2075.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 620 3.2e-05 2048 235 1900 265216 199.567 56.0389 1634.13 1674.01 3563.96 3564.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 0.000128 512 300 250 111104 8.21072 3.41792 23.3259 122.691 157.83 157.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 950 0.000128 2048 280 950 110208 24.6213 14.369 319.014 418.82 776.953 777.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000512 1024 140 900 21056 3.36038 1.66541 28.4232 59.1116 92.7068 92.8035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.000128 2048 190 1450 116480 23.8536 14.3844 324.668 418.503 781.547 781.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 3.2e-05 4096 170 7200 561792 230.695 135.834 14803.5 4024.41 19194.8 19195.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 6.4e-05 2048 200 1250 287168 35.6718 28.4008 677.575 837.701 1579.46 1579.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.001024 1024 140 250 17696 0.759744 3.51642 51.1765 55.4961 55.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 6.4e-05 2048 450 1350 275968 43.8418 28.4956 700.441 836.5 1609.41 1609.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 6.4e-05 2048 50 1650 216832 58.3695 28.3707 727.289 836.557 1650.75 1650.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 620 3.2e-05 2048 235 1900 265216 199.257 56.0515 1034.46 1672.35 2962.34 2962.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 0.000128 512 300 250 107520 8.22515 3.40589 15.2454 120.032 147.092 147.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 950 0.000128 2048 280 950 110208 24.5422 14.3551 203.333 418.52 660.878 660.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000512 1024 140 900 20608 3.32771 1.64294 17.8733 58.4445 81.434 81.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000128 2048 190 1450 115584 24.0127 14.4162 263.502 419.109 721.18 721.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 3.2e-05 4096 170 7200 560448 231.944 136.373 12087 4047.33 16503.1 16503.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 6.4e-05 2048 200 1250 286272 35.8432 28.3329 553.907 837.543 1455.73 1455.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.001024 1024 140 250 17640 0.757664 2.83034 51.2073 54.8368 54.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 6.4e-05 2048 450 1350 275520 43.9505 28.3646 573.195 837.653 1483.3 1483.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 6.4e-05 2048 50 1650 217728 58.4022 28.329 598.422 837.515 1522.85 1522.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 620 3.2e-05 2048 235 1900 258048 201.997 56.0427 825.942 1674.33 2758.54 2758.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 0.000128 512 300 250 107520 8.43219 3.42029 12.5986 122.425 147.063 147.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 950 0.000128 2048 280 950 110208 24.6174 14.3734 167.415 419.034 625.576 625.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000512 1024 140 900 18816 3.33539 1.58765 13.4323 57.3839 75.8842 75.9849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 0.000128 2048 190 1450 116480 23.8337 14.3489 238.49 418.906 695.717 695.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 3.2e-05 4096 170 7200 560896 230.046 135.51 10882.2 4039.34 15287.5 15287.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 6.4e-05 2048 200 1250 286720 35.6605 28.2947 499.815 836.911 1400.79 1400.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.001024 1024 140 250 17472 0.752064 2.49238 49.978 53.266 53.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 6.4e-05 2048 450 1350 275968 43.7433 28.2993 517.851 836.972 1427 1427.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 6.4e-05 2048 50 1650 215040 58.6146 28.3094 533.116 836.992 1457.19 1457.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 620 3.2e-05 2048 235 1900 258048 197.902 55.3165 743.578 1653.97 2650.99 2651.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1180 0.000128 512 300 250 100352 8.31299 3.9977 10.5161 117.372 140.381 140.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 950 0.000128 2048 280 950 109312 24.545 14.4524 151.019 418.923 609.076 609.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000512 1024 140 900 19712 3.28362 1.59334 12.9227 57.4166 75.3578 75.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000128 2048 190 1450 116736 23.8564 14.3872 505.019 419.078 962.485 962.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 3.2e-05 4096 170 7200 562176 230.426 135.599 22735.6 4020.96 27123 27123.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 6.4e-05 2048 200 1250 287232 35.6604 28.2931 1051.63 837.65 1953.34 1953.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.001024 1024 140 250 17792 0.762944 5.2777 51.241 57.3247 57.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 6.4e-05 2048 450 1350 276480 43.769 28.3214 1090.83 837.756 2000.81 2000.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 6.4e-05 2048 50 1650 218112 58.2185 28.2752 1139.7 837.768 2064.13 2064.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 620 3.2e-05 2048 235 1900 262144 199.969 55.949 1591.15 1669.66 3516.95 3517.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 0.000128 512 300 250 110592 8.19626 3.408 23.465 122.959 158.218 158.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 950 0.000128 2048 280 950 110592 24.5263 14.3303 315.612 419.142 773.743 773.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000512 1024 140 900 20992 3.34349 1.67117 27.6576 59.2513 92.0682 92.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000128 2048 190 1450 115712 23.8881 14.3374 324.177 417.857 780.4 780.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 3.2e-05 4096 170 7200 562176 230.633 135.808 14753.1 4022.68 19142.7 19143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 6.4e-05 2048 200 1250 287232 35.651 28.3724 682.658 837.951 1584.73 1584.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.001024 1024 140 250 17664 0.758976 3.59424 50.0998 54.4956 54.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 6.4e-05 2048 450 1350 276480 43.7837 28.289 703.177 837.96 1613.34 1613.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 6.4e-05 2048 50 1650 217088 58.1295 28.3155 732.718 835.198 1654.52 1654.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 620 3.2e-05 2048 235 1900 262144 199.809 55.9118 1028 1669.75 2953.69 2953.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 0.000128 512 300 250 110592 8.21606 3.41123 15.4071 122.936 150.159 150.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 950 0.000128 2048 280 950 109568 24.512 14.3269 204.046 417.852 660.863 660.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000512 1024 140 900 20480 3.38214 1.67062 17.8946 58.942 82.0349 82.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000128 2048 190 1450 115200 23.8561 14.3608 275.014 416.82 730.188 730.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 3.2e-05 4096 170 7200 560640 230.898 135.868 12284.7 4025.21 16677.1 16677.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 6.4e-05 2048 200 1250 286464 35.6984 28.2706 578.234 837.062 1479.37 1479.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.001024 1024 140 250 17664 0.758592 2.89997 51.2462 54.9476 55.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 6.4e-05 2048 450 1350 274944 43.9107 28.4904 595.52 836.941 1505 1505.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 6.4e-05 2048 50 1650 215040 58.2193 28.2876 615.647 832.84 1535.16 1535.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 620 3.2e-05 2048 235 1900 245760 201.348 55.278 814.629 1648.61 2720.07 2720.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 0.000128 512 300 250 104448 8.36787 3.39706 12.2923 118.74 142.981 143.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 950 0.000128 2048 280 950 109056 24.4413 14.4658 172.686 416.754 628.475 628.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000512 1024 140 900 19968 3.35818 1.64323 15.1875 58.2492 78.5805 78.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 0.000128 2048 190 1450 114688 23.9936 14.3542 241.966 418.703 699.156 699.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 3.2e-05 4096 170 7200 561152 231.595 136.64 10790.9 4057.13 15216.7 15217.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 6.4e-05 2048 200 1250 285696 35.6485 28.3487 512.732 836.501 1413.34 1413.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.001024 1024 140 250 17408 0.749184 2.48173 49.9603 53.2344 53.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 6.4e-05 2048 450 1350 274432 43.8246 28.2947 526.981 836.42 1435.65 1435.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 6.4e-05 2048 50 1650 217088 58.166 28.3013 552.924 836.482 1476.04 1476.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 620 3.2e-05 2048 235 1900 262144 199.882 55.9759 769.961 1672 2698.04 2698.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 0.000128 512 300 250 106496 8.44688 3.41197 11.7561 122.093 145.898 146.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 950 0.000128 2048 280 950 108544 24.6064 14.4267 152.969 418.634 610.769 610.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000512 1024 140 900 18432 3.27302 1.56368 12.6395 56.4491 74.0679 74.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000128 2048 190 1450 116352 23.9839 14.3862 515.37 419.014 972.897 973.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 3.2e-05 4096 170 7200 561600 231.376 135.88 23767.4 4039.2 28174.2 28174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 6.4e-05 2048 200 1250 287136 35.812 28.3341 1072.23 837.518 1974.01 1974.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.001024 1024 140 250 17784 0.759744 5.51322 51.2434 57.5594 57.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 6.4e-05 2048 450 1350 276480 43.9199 28.3516 1111.42 837.513 2021.34 2021.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 6.4e-05 2048 50 1650 217728 58.417 28.3711 1160.48 837.532 2084.97 2085.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 620 3.2e-05 2048 235 1900 262656 199.711 55.98 1630.38 1668.67 3554.96 3555.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 0.000128 512 300 250 108288 8.2305 3.41363 23.4351 122.012 157.271 157.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 950 0.000128 2048 280 950 110592 24.5875 14.3677 321.911 418.946 779.947 780.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000512 1024 140 900 20736 3.33453 1.64227 28.2801 58.8463 92.2464 92.3486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000128 2048 190 1450 115200 23.8951 14.4408 365.059 417.651 821.185 821.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 3.2e-05 4096 170 7200 561024 231.378 136.322 16868.9 4031.22 21268.3 21268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 6.4e-05 2048 200 1250 286848 35.6594 28.3134 763.135 837.689 1664.9 1664.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.001024 1024 140 250 17712 0.760672 3.97325 51.2419 56.0202 56.0783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 6.4e-05 2048 450 1350 276480 43.7683 28.3336 792.828 837.695 1702.75 1702.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 6.4e-05 2048 50 1650 216576 58.2537 28.2624 822.708 834.617 1744 1744.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 620 3.2e-05 2048 235 1900 258048 198.684 55.3716 1143.78 1656.66 3054.71 3054.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 0.000128 512 300 250 105984 8.14694 3.38445 16.7234 120.52 148.961 149.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 950 0.000128 2048 280 950 109440 24.5215 14.5366 227.749 417.584 684.515 684.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000512 1024 140 900 19584 3.33066 1.61024 18.7097 57.7794 81.5738 81.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.000128 2048 190 1450 115776 23.9565 14.3897 300.281 417.913 756.676 756.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 3.2e-05 4096 170 7200 559872 232.598 136.542 13869.2 4053.85 18292.6 18292.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 6.4e-05 2048 200 1250 286848 35.7925 28.3695 630.733 837.236 1532.24 1532.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.001024 1024 140 250 17496 0.755712 2.99651 49.9993 53.795 53.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 6.4e-05 2048 450 1350 274752 43.9653 28.4073 650.81 834.926 1558.24 1558.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 6.4e-05 2048 50 1650 214272 58.7567 28.3382 671.258 834.943 1593.46 1593.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 620 3.2e-05 2048 235 1900 262656 199.653 55.9878 960.142 1669.42 2885.42 2885.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 0.000128 512 300 250 103680 8.31606 3.3896 13.8391 115.53 141.255 141.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 950 0.000128 2048 280 950 108864 24.6426 14.4206 187.305 417.937 644.436 644.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000512 1024 140 900 19008 3.37907 1.61389 15.6353 57.882 78.6588 78.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000128 2048 190 1450 112896 23.884 14.3382 281.419 414.93 734.711 734.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 3.2e-05 4096 170 7200 559872 232.329 136.726 12997.5 4045.83 17412.8 17413.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 6.4e-05 2048 200 1250 286848 35.6285 28.289 593.657 838.024 1495.71 1495.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.001024 1024 140 250 17568 0.759808 3.1167 51.2471 55.167 55.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 6.4e-05 2048 450 1350 274176 43.739 28.2724 610.045 835.07 1517.26 1517.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 6.4e-05 2048 50 1650 211968 58.207 27.9845 628.049 828.797 1543.21 1543.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 620 3.2e-05 2048 235 1900 239616 200.486 54.6058 826.687 1632.02 2714.02 2714.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 0.000128 512 300 250 101376 7.99395 3.34643 12.4286 114.372 138.327 138.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 950 0.000128 2048 280 950 108288 24.4037 14.3667 177.304 414.867 631.073 631.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000512 1024 140 900 18432 3.2719 1.55853 14.4972 56.2047 75.6834 75.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 0.000128 2048 190 1450 115200 24.0389 14.3907 262.681 418.298 719.547 719.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 3.2e-05 4096 170 7200 558720 231.677 136.569 11924.9 4023.74 16317.3 16317.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 6.4e-05 2048 200 1250 285120 35.7815 28.3451 542.788 835.424 1442.44 1442.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.001024 1024 140 250 17280 0.745792 2.86515 49.8995 53.5522 53.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 6.4e-05 2048 450 1350 273600 44.056 28.4377 559.907 835.316 1467.85 1467.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 6.4e-05 2048 50 1650 213120 58.9286 28.3894 579.755 835.342 1502.58 1502.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 620 3.2e-05 2048 235 1900 253440 203.291 55.966 804.152 1669.54 2733.17 2733.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 0.000128 512 300 250 103680 8.07389 3.36752 12.5186 118.072 142.217 142.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 950 0.000128 2048 280 950 109440 24.6744 14.3738 164.28 418.231 621.693 621.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000512 1024 140 900 17280 3.4048 1.58589 13.5548 57.3082 75.9973 76.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000128 2048 190 1450 116480 23.9204 14.3822 500.499 419.211 958.158 958.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 3.2e-05 4096 170 7200 561920 230.636 135.864 22970.3 4024.77 27362 27362.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 6.4e-05 2048 200 1250 287360 35.6993 28.3097 1049.87 837.878 1951.87 1951.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.001024 1024 140 250 17760 0.761856 5.21709 51.2304 57.2525 57.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 6.4e-05 2048 450 1350 276480 43.7999 28.3008 1086.08 837.895 1996.21 1996.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 6.4e-05 2048 50 1650 217600 58.3437 28.3339 1134 837.91 2058.75 2058.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 620 3.2e-05 2048 235 1900 266240 199.596 56.1131 1613.73 1675.55 3545.21 3545.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 0.000128 512 300 250 110080 8.27984 3.41411 23.2228 123.798 158.899 159.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 950 0.000128 2048 280 950 110720 24.5301 14.3545 315.084 419.136 773.237 773.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000512 1024 140 900 20480 3.32378 1.63226 27.0162 58.6006 90.7114 90.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.000128 2048 190 1450 115200 23.7641 14.338 342.187 415.931 796.353 796.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 3.2e-05 4096 170 7200 561920 230.361 135.796 15666.1 4026.26 20059 20059.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 6.4e-05 2048 200 1250 287360 35.6031 28.3191 713.787 837.97 1615.78 1615.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.001024 1024 140 250 17600 0.75984 3.68794 50.0641 54.5564 54.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 6.4e-05 2048 450 1350 276480 43.7102 28.2927 739.387 837.975 1649.5 1649.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 6.4e-05 2048 50 1650 217600 58.2463 28.3949 770.818 837.991 1695.61 1695.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 620 3.2e-05 2048 235 1900 266240 199.313 55.9943 1102.3 1675.57 3033.39 3033.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 0.000128 512 300 250 107520 8.17558 3.3951 15.5452 122.137 149.434 149.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 950 0.000128 2048 280 950 108800 24.4577 14.3073 210.076 416.03 664.999 665.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000512 1024 140 900 20480 3.32803 1.64381 18.5479 58.1122 81.7722 81.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000128 2048 190 1450 115200 23.9355 14.3932 289.517 417.986 745.97 746.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 3.2e-05 4096 170 7200 560640 231.381 136.558 13579.4 4032.22 17980 17980.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 6.4e-05 2048 200 1250 287040 35.6788 28.3382 608.85 837.601 1510.57 1510.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.001024 1024 140 250 17520 0.75376 3.22794 50.0634 54.0886 54.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 6.4e-05 2048 450 1350 274560 43.825 28.3498 627.616 835.033 1534.97 1535.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 6.4e-05 2048 50 1650 215040 58.4503 28.3036 652.097 835.043 1574.06 1574.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 620 3.2e-05 2048 235 1900 245760 201.421 55.1547 869.387 1648.76 2774.94 2775.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 0.000128 512 300 250 107520 8.19914 3.40019 13.5025 119.819 145.11 145.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 950 0.000128 2048 280 950 109440 24.5572 14.3585 181.097 417.923 638.063 638.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000512 1024 140 900 19200 3.39501 1.6425 15.6195 58.424 79.2249 79.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.000128 2048 190 1450 112640 23.7763 14.2684 261.753 413.236 713.171 713.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 3.2e-05 4096 170 7200 560640 231.722 136.383 12331.6 4045.67 16745.8 16746.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 6.4e-05 2048 200 1250 285440 35.6705 28.2843 558.982 835.79 1458.83 1458.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.001024 1024 140 250 17280 0.743424 2.67469 49.8694 53.3319 53.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 6.4e-05 2048 450 1350 273920 43.526 28.1773 577.905 832.355 1482.1 1482.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 6.4e-05 2048 50 1650 209920 58.1715 27.9071 587.789 825.489 1499.52 1499.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 620 3.2e-05 2048 235 1900 245760 201.535 55.2018 802.764 1649.64 2709.36 2709.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 0.000128 512 300 250 102400 8.49734 3.39968 12.0401 118.923 143.047 143.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 950 0.000128 2048 280 950 107520 24.3189 14.2729 164.34 413.236 616.298 616.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000512 1024 140 900 20480 3.34141 1.64902 15.5842 58.1345 78.8535 78.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.000128 2048 190 1450 112000 23.8731 14.2909 249.532 413.097 700.933 701.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 3.2e-05 4096 170 7200 560000 232.167 136.552 11867.4 4039.24 16275.8 16276.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 6.4e-05 2048 200 1250 286400 35.7045 28.378 538.891 837.726 1440.81 1440.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.001024 1024 140 250 17200 0.750464 3.12963 49.8467 53.7707 53.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 6.4e-05 2048 450 1350 272000 43.9732 28.246 552.921 833.389 1458.66 1458.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 6.4e-05 2048 50 1650 211200 58.0628 27.9752 569.387 824.882 1480.48 1480.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 620 3.2e-05 2048 235 1900 256000 198.118 55.1645 802.073 1648.53 2704.1 2704.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 0.000128 512 300 250 102400 8.51379 3.40013 11.7034 116.778 140.581 140.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 950 0.000128 2048 280 950 105600 24.4836 14.3276 155.421 413.09 607.452 607.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000512 1024 140 900 19200 3.41168 1.66502 14.7192 59.2527 79.1759 79.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 0.000128 2048 190 1440 117760 23.733 14.5138 402.05 419.025 859.457 859.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 3.2e-05 4096 170 7200 562176 230.163 135.711 18535.4 4024.99 22926.7 22927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1480 6.4e-05 2048 200 1260 286848 35.6419 28.3813 852.139 837.983 1754.25 1754.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.001024 1024 140 240 17920 0.76192 3.92397 51.2929 56.0207 56.0745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 6.4e-05 2048 450 1380 274176 44.0104 28.3131 881.751 837.834 1792.04 1792.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 6.4e-05 2048 50 1620 218112 58.1621 28.3932 892.011 837.759 1816.49 1816.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 620 3.2e-05 2048 235 1920 268288 198.759 55.9927 1319.82 1675.09 3249.89 3250.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1180 0.000128 512 300 300 103424 8.61274 3.40758 29.3307 122.686 164.222 164.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 950 0.000128 2048 280 960 110592 24.5792 14.3729 420.497 419.044 878.625 878.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000512 1024 140 900 20480 3.3657 1.66502 21.4851 60.58 87.226 87.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 0.000128 2048 190 1440 117760 23.7731 14.3708 264.17 419.114 721.568 721.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 3.2e-05 4096 170 7200 561664 230.809 135.884 12059.5 4045.29 16471.9 16472.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1480 6.4e-05 2048 200 1260 286720 35.6795 28.3771 555.576 849.478 1469.22 1469.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.001024 1024 140 240 17856 0.761408 2.66816 51.2427 54.7138 54.7705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1900 6.4e-05 2048 450 1380 273920 44.122 28.3388 654.662 838.005 1565.26 1565.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 6.4e-05 2048 50 1620 218112 58.2216 28.4129 582.318 837.884 1507 1507.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 620 3.2e-05 2048 235 1920 266240 198.589 55.9189 855.507 1669.69 2779.92 2780.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1180 0.000128 512 300 300 102400 8.68179 3.41094 27.1139 124.014 163.404 163.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 950 0.000128 2048 280 960 110592 24.6553 14.3852 426.465 419.249 884.886 884.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000512 1024 140 900 20480 3.37043 1.66816 14.3956 61.5674 81.1303 81.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 0.000128 2048 190 1440 117504 23.7062 14.3707 213.157 418.949 670.32 670.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 3.2e-05 4096 170 7200 561408 230.892 136.047 9811.28 4031.09 14209.7 14210.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1480 6.4e-05 2048 200 1260 286464 35.7493 28.2818 1226.33 838.537 2129 2129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1280 0.001024 1024 140 240 17856 0.76048 6.60237 51.3106 58.7171 58.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1900 6.4e-05 2048 450 1380 273408 44.1151 28.3116 713.105 854.243 1639.92 1640.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 6.4e-05 2048 50 1620 216576 58.305 28.3801 470.648 837.473 1394.98 1395.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 620 3.2e-05 2048 235 1920 264192 197.886 55.6181 690.183 1666.05 2609.95 2610.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1180 0.000128 512 300 300 101376 8.54141 3.39696 29.4782 119.378 160.978 161.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 950 0.000128 2048 280 960 109824 24.6228 14.4207 424.615 418.988 882.784 882.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000512 1024 140 900 19968 3.34339 1.63373 11.6042 59.9558 76.6616 76.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 0.000128 2048 190 1440 116736 23.7824 14.3572 184.134 418.358 640.767 640.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 3.2e-05 4096 170 7200 561152 231.525 136.274 8486.82 4056.94 12911.9 12912.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1480 6.4e-05 2048 200 1260 286720 35.8088 28.2952 1212.23 838.929 2115.36 2115.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 0.001024 1024 140 240 17792 0.763552 7.07994 51.2695 59.1549 59.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1900 6.4e-05 2048 450 1380 273408 44.1977 28.3197 656.57 838.904 1568.12 1568.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 6.4e-05 2048 50 1620 217088 58.1081 28.3661 407.746 836.182 1330.58 1330.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 620 3.2e-05 2048 235 1920 262144 199.839 55.8558 592.209 1671.65 2519.77 2519.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1180 0.000128 512 300 300 102400 8.68182 3.40838 29.1651 121.997 163.433 163.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 950 0.000128 2048 280 960 109568 24.6308 14.3237 417.34 418.348 874.775 874.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000512 1024 140 900 20480 3.38512 1.67203 10.5585 60.4652 76.2086 76.3167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 0.000128 2048 190 1440 117760 23.8557 14.6022 556.823 419.414 1014.83 1014.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 3.2e-05 4096 170 7200 562240 231.476 136.053 25307.9 4028.85 29704.7 29705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 6.4e-05 2048 200 1260 286720 35.778 28.4201 1159.11 838.381 2061.79 2061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.001024 1024 140 240 17920 0.763904 5.64224 51.3154 57.7658 57.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 6.4e-05 2048 450 1380 274240 44.1785 28.4631 1209.72 838.397 2120.89 2121.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 6.4e-05 2048 50 1620 218240 58.3563 28.35 1227.51 838.43 2152.81 2152.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 620 3.2e-05 2048 235 1920 266240 199.488 56.1186 1801.3 1676.65 3733.77 3733.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1180 0.000128 512 300 300 103680 8.64528 3.41517 27.0171 122.734 161.994 162.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 950 0.000128 2048 280 960 110720 24.5916 14.4041 349.649 419.343 808.116 808.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000512 1024 140 900 20160 3.36896 1.64886 29.5846 59.7874 94.5339 94.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 0.000128 2048 190 1440 117760 23.783 14.3933 347.717 419.512 805.542 805.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 3.2e-05 4096 170 7200 561920 230.628 135.924 15716.5 4046.23 20129.7 20130.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 6.4e-05 2048 200 1260 286720 35.6862 28.3696 718.553 838.495 1621.21 1621.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.001024 1024 140 240 17840 0.762912 3.5673 51.2675 55.6386 55.6951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 6.4e-05 2048 450 1380 273920 44.0771 28.3382 749.219 838.511 1660.27 1660.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 6.4e-05 2048 50 1620 217600 58.3229 28.3177 757.829 838.518 1683.15 1683.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 620 3.2e-05 2048 235 1920 266240 199.436 56.035 1117.77 1676.73 3050.18 3050.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1180 0.000128 512 300 300 102400 8.70989 3.42035 17.2628 121.699 151.278 151.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 950 0.000128 2048 280 960 110720 24.5527 14.3688 563.172 419.442 1021.66 1021.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000512 1024 140 900 19840 3.35254 1.64864 18.016 58.4786 81.6221 81.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 0.000128 2048 190 1440 117120 23.7711 14.4469 280.575 417.9 736.828 736.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 3.2e-05 4096 170 7200 560640 232.251 136.358 12861.1 4032.5 17262.7 17263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 6.4e-05 2048 200 1260 286080 35.775 28.3519 589.279 837.735 1491.25 1491.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.001024 1024 140 240 17760 0.75616 2.80371 51.205 54.8097 54.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 6.4e-05 2048 450 1380 273600 44.2198 28.3693 614.082 849.846 1536.65 1536.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 6.4e-05 2048 50 1620 216960 58.3245 28.4216 620.483 835.186 1542.58 1542.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 620 3.2e-05 2048 235 1920 261120 200.125 55.9516 898.536 1674.4 2829.23 2829.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1180 0.000128 512 300 300 99840 8.63814 3.40157 37.4779 120.5 170.202 170.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 950 0.000128 2048 280 960 109440 24.5891 14.4464 551.599 417.829 1008.6 1008.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000512 1024 140 900 19200 3.3967 1.63379 14.7234 58.4901 78.3735 78.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 0.000128 2048 190 1440 116480 23.6007 14.3612 236.646 416.047 690.796 690.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 3.2e-05 4096 170 7200 561920 230.266 135.785 10909.2 4026.68 15302.4 15302.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1480 6.4e-05 2048 200 1260 286720 35.6102 28.297 500.37 838.286 1402.67 1402.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.001024 1024 140 240 17760 0.759584 2.51206 51.243 54.5583 54.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 6.4e-05 2048 450 1380 273920 43.9938 28.322 521.235 838.227 1431.91 1432.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 6.4e-05 2048 50 1620 217600 58.2457 28.3324 528.28 838.24 1453.26 1453.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 620 3.2e-05 2048 235 1920 266240 199.204 56.0026 774.485 1676.05 2705.95 2706.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1180 0.000128 512 300 300 97280 8.76061 3.39354 34.1398 121.047 167.527 167.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 950 0.000128 2048 280 960 108800 24.4831 14.2971 520.087 415.984 974.984 975.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000512 1024 140 900 19200 3.38304 1.64454 12.884 58.2704 76.3115 76.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.000128 2048 190 1440 117504 23.7586 14.3696 508.586 418.491 965.344 965.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 3.2e-05 4096 170 7200 562176 230.317 135.723 23330.9 4024.22 27721.6 27721.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 6.4e-05 2048 200 1260 286656 35.704 28.3429 1068.92 838.162 1971.23 1971.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.001024 1024 140 240 17904 0.766368 5.16915 51.2893 57.2684 57.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 6.4e-05 2048 450 1380 273792 44.0824 28.3907 1114.24 837.661 2024.51 2024.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 6.4e-05 2048 50 1620 217344 58.3028 28.3036 1127.21 836.637 2050.61 2050.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 620 3.2e-05 2048 235 1920 267264 198.57 56.0003 1668.45 1672.84 3596.08 3596.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 0.000128 512 300 300 102912 8.59424 3.41008 24.5359 123.049 159.782 159.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 950 0.000128 2048 280 960 110208 24.5296 14.3537 320.003 418.51 777.525 777.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000512 1024 140 900 20352 3.36458 1.65258 27.4716 58.7882 91.4226 91.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 0.000128 2048 190 1440 117504 23.7198 14.3483 319.899 418.617 776.724 776.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 3.2e-05 4096 170 7200 561408 230.936 136.039 14580.1 4026.93 18974.5 18974.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 6.4e-05 2048 200 1260 286464 35.6395 28.2788 668.889 837.706 1570.61 1570.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.001024 1024 140 240 17856 0.76 3.23584 51.2857 55.3239 55.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 6.4e-05 2048 450 1380 273408 44.0364 28.2956 697.407 836.676 1606.55 1606.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 6.4e-05 2048 50 1620 216576 58.3289 28.2767 703.932 836.691 1627.39 1627.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 620 3.2e-05 2048 235 1920 264192 197.906 55.6385 1033.47 1664.84 2952.07 2952.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 0.000128 512 300 300 101376 8.52442 3.39558 16.2269 121.179 149.509 149.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 950 0.000128 2048 280 960 109824 24.5348 14.383 200.651 418.756 658.454 658.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000512 1024 140 900 19968 3.34483 1.65683 17.0895 58.2755 80.4967 80.5976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 0.000128 2048 190 1440 116352 23.788 14.6896 259.923 417.713 716.252 716.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 3.2e-05 4096 170 7200 561024 231.326 136.339 12022.4 4050.22 16440.7 16441.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 6.4e-05 2048 200 1260 286272 35.6904 28.3064 549.386 837.992 1451.48 1451.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.001024 1024 140 240 17712 0.759808 2.84128 50.1056 53.7521 53.8105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 6.4e-05 2048 450 1380 273024 44.1732 28.3131 571.109 837.96 1481.68 1481.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 6.4e-05 2048 50 1620 216576 58.2487 28.2829 577.864 834.874 1499.44 1499.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 620 3.2e-05 2048 235 1920 258048 198.535 55.3574 828.401 1656.58 2739.09 2739.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1180 0.000128 512 300 300 96768 8.68112 3.38272 12.5766 119.438 144.262 144.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 950 0.000128 2048 280 960 109440 24.5202 14.3511 164.258 417.879 621.145 621.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000512 1024 140 900 19584 3.32854 1.60973 13.7449 58.8411 77.6703 77.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 0.000128 2048 190 1440 116736 23.6913 14.3478 236.013 417.114 691.3 691.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 3.2e-05 4096 170 7200 560640 230.928 135.891 10810.3 4027.36 15204.9 15205.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 6.4e-05 2048 200 1260 285696 35.6972 28.3177 493.825 837.543 1395.49 1395.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.001024 1024 140 240 17664 0.753792 2.48813 50.1276 53.4128 53.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 6.4e-05 2048 450 1380 273408 44.0705 28.287 516.756 837.54 1426.79 1426.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 6.4e-05 2048 50 1620 215040 58.2404 28.1761 517.66 833.429 1437.67 1437.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 620 3.2e-05 2048 235 1920 258048 197.094 55.1465 746.922 1649.87 2649.24 2649.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1180 0.000128 512 300 300 98304 8.70438 3.39763 11.6052 116.71 140.598 140.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 950 0.000128 2048 280 960 109056 24.4876 14.359 487.885 417.055 943.927 944.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000512 1024 140 900 19968 3.36282 1.6601 12.7801 59.5232 77.4532 77.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 0.000128 2048 190 1440 117120 23.7503 14.4445 204.877 418.271 661.482 661.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 3.2e-05 4096 170 7200 560640 231.414 136.49 9375.28 4035.04 13778.6 13779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 6.4e-05 2048 200 1260 286080 35.6966 28.347 430.324 838.216 1332.69 1332.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.001024 1024 140 240 17520 0.753664 2.28058 49.999 53.0769 53.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 6.4e-05 2048 450 1380 272640 44.035 28.3363 445.892 835.72 1354.12 1354.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 6.4e-05 2048 50 1620 215040 58.4524 28.3678 447.731 847.68 1382.4 1382.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 620 3.2e-05 2048 235 1920 245760 201.33 55.1734 615.015 1649.78 2521.52 2521.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1180 0.000128 512 300 300 99840 8.65043 3.40582 32.9257 104.445 149.61 149.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 950 0.000128 2048 280 960 109440 24.5951 14.356 488.458 432.276 959.822 959.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000512 1024 140 900 19200 3.39498 1.64659 11.1523 52.0207 68.3426 68.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.000128 2048 190 1440 117376 23.8443 14.3774 486.755 418.51 943.63 943.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 3.2e-05 4096 170 7200 561792 231.44 135.941 22256.4 4024.31 26648.5 26648.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 6.4e-05 2048 200 1260 286496 35.8062 28.332 1017.57 837.769 1919.59 1919.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.001024 1024 140 240 17864 0.757856 4.82624 51.2509 56.8781 56.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 6.4e-05 2048 450 1380 274176 44.174 28.3457 1061.46 837.851 1971.96 1972.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 6.4e-05 2048 50 1620 217728 58.3846 28.3433 1075.05 836.669 1998.62 1998.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 620 3.2e-05 2048 235 1920 265216 199.495 56.0805 1575.51 1672.87 3504.18 3504.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 0.000128 512 300 300 102144 8.71318 3.41485 24.1364 122.539 158.986 159.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 950 0.000128 2048 280 960 110208 24.6306 14.3885 305.408 418.527 763.088 763.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000512 1024 140 900 20160 3.39827 1.67034 25.9137 59.0597 90.1854 90.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.000128 2048 190 1440 117376 23.778 14.5435 310.348 418.665 767.471 767.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 3.2e-05 4096 170 7200 561792 230.701 135.874 14117.9 4041.84 18526.7 18527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 6.4e-05 2048 200 1260 286272 35.7152 28.3566 646.36 850.316 1560.86 1560.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.001024 1024 140 240 17808 0.761856 3.27565 51.2491 55.3291 55.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 6.4e-05 2048 450 1380 273280 44.1467 28.3214 671.482 836.837 1580.92 1581.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 6.4e-05 2048 50 1620 216832 58.3955 28.4099 677.518 836.841 1601.33 1601.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 620 3.2e-05 2048 235 1920 265216 199.374 56.044 996.518 1672.99 2925.14 2925.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 0.000128 512 300 300 100352 8.64256 3.40144 15.4729 122.235 149.936 150.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 950 0.000128 2048 280 960 110208 24.5453 14.3868 194.592 418.69 652.347 652.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000512 1024 140 900 19712 3.37155 1.6641 16.2882 58.4622 79.9194 80.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.000128 2048 190 1440 116928 23.9046 14.506 258.613 418.757 715.918 716.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 3.2e-05 4096 170 7200 560448 231.915 136.365 11877.2 4025.4 16271.3 16271.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 6.4e-05 2048 200 1260 285600 35.8355 28.3332 544.725 836.866 1445.86 1445.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.001024 1024 140 240 17640 0.753664 2.86902 50.0775 53.744 53.8046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 6.4e-05 2048 450 1380 272832 44.3054 28.421 566.172 836.827 1475.86 1475.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 6.4e-05 2048 50 1620 217728 58.4187 28.3321 573.798 836.821 1497.55 1497.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 620 3.2e-05 2048 235 1920 258048 202.02 56.0315 819.234 1672.91 2750.41 2750.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 0.000128 512 300 300 102144 8.72934 3.41626 13.4278 121.284 147.043 147.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 950 0.000128 2048 280 960 110208 24.624 14.4644 165.779 418.754 623.752 623.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000512 1024 140 900 18816 3.33267 1.60563 13.4094 57.3385 75.8158 75.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 0.000128 2048 190 1440 116480 23.81 14.3422 226.928 418.917 684.133 684.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 3.2e-05 4096 170 7200 560896 230.01 135.509 10409.2 4022.87 14798 14798.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 6.4e-05 2048 200 1260 285824 35.6687 28.2911 480.05 836.905 1381.01 1381.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.001024 1024 140 240 17696 0.762048 2.38051 51.2471 54.4339 54.4922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 6.4e-05 2048 450 1380 272384 44.1504 28.2731 496.946 836.91 1406.41 1406.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 6.4e-05 2048 50 1620 215040 58.6052 28.2772 497.858 837.065 1421.97 1422.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 620 3.2e-05 2048 235 1920 258048 197.863 55.1739 718.91 1653.89 2626.05 2626.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 0.000128 512 300 300 93184 8.7143 3.36781 11.305 118.221 141.793 141.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 950 0.000128 2048 280 960 109312 24.5579 14.3319 144.367 418.964 602.346 602.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000512 1024 140 900 17920 3.37539 1.59539 11.4628 58.4747 75.0543 75.1566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 0.000128 2048 190 1440 114240 23.9359 14.3749 196.819 415.756 651.024 651.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 3.2e-05 4096 170 7200 560000 230.749 135.45 9181.71 4020.73 13569.1 13569.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 6.4e-05 2048 200 1260 285600 35.775 28.3239 425.587 836.51 1326.29 1326.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.001024 1024 140 240 17640 0.755648 2.13258 51.2642 54.1957 54.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 6.4e-05 2048 450 1380 273280 44.1478 28.3842 442.671 836.61 1351.94 1352.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 6.4e-05 2048 50 1620 215040 58.1567 28.1108 441.605 830.481 1358.52 1358.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 620 3.2e-05 2048 235 1920 250880 197.819 54.9674 617.691 1636 2506.69 2506.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1180 0.000128 512 300 300 98560 8.63402 3.39104 10.2946 113.717 136.217 136.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 950 0.000128 2048 280 960 107520 24.6057 14.3893 126.863 415.689 581.677 581.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000512 1024 140 900 17920 3.44221 1.62202 10.6004 57.8503 73.6595 73.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.000128 2048 190 1440 117760 23.7742 14.3821 462.17 419.168 919.638 919.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 3.2e-05 4096 170 7200 561664 230.839 135.879 20736.1 4045.97 25149.2 25149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 6.4e-05 2048 200 1260 286720 35.7045 28.342 977.59 837.944 1879.68 1879.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.001024 1024 140 240 17856 0.761856 4.78662 51.2432 56.8346 56.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 6.4e-05 2048 450 1380 273920 44.0835 28.3382 1015.55 837.926 1926.03 1926.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 6.4e-05 2048 50 1620 218112 58.2432 28.2681 1030.42 837.938 1955.04 1955.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 620 3.2e-05 2048 235 1920 266240 198.635 55.9148 1505.05 1670.03 3429.84 3430.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 0.000128 512 300 300 102400 8.64634 3.40787 23.2823 118.776 154.297 154.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 950 0.000128 2048 280 960 110592 24.5134 14.3653 294.194 419.17 752.375 752.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000512 1024 140 900 20480 3.37446 1.67331 25.3143 59.2634 89.7716 89.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.000128 2048 190 1440 116736 23.7799 14.3872 313.177 417.888 769.37 769.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 3.2e-05 4096 170 7200 561152 231.512 136.291 13983.4 4033.3 18384.9 18385.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 6.4e-05 2048 200 1260 286720 35.678 28.3542 665.453 838.002 1567.59 1567.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.001024 1024 140 240 17792 0.758624 3.40992 51.2429 55.4543 55.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 6.4e-05 2048 450 1380 273408 44.135 28.2828 687.42 837.991 1597.96 1598.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 6.4e-05 2048 50 1620 217088 58.1483 28.2657 694.649 835.25 1616.48 1616.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 620 3.2e-05 2048 235 1920 262144 199.956 55.978 1001.41 1669.78 2927.34 2927.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 0.000128 512 300 300 102400 8.66806 3.40928 16.1095 123.001 151.37 151.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 950 0.000128 2048 280 960 109568 24.5175 14.377 197.69 417.944 654.658 654.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000512 1024 140 900 20480 3.38547 1.69731 17.2988 58.9459 81.4542 81.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.000128 2048 190 1440 116736 23.6973 14.4158 260.506 417.112 715.87 715.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 3.2e-05 4096 170 7200 560640 230.901 135.901 11554.1 4027.38 15948.7 15949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 6.4e-05 2048 200 1260 285696 35.7133 28.3425 548.769 837.515 1450.44 1450.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.001024 1024 140 240 17664 0.755712 2.80397 50.1287 53.731 53.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 6.4e-05 2048 450 1380 273408 44.1062 28.4018 571.668 837.663 1481.97 1482.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 6.4e-05 2048 50 1620 215040 58.2218 28.2238 570.092 833.548 1490.25 1490.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 620 3.2e-05 2048 235 1920 258048 197.124 55.1618 818.464 1649.74 2720.71 2720.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 0.000128 512 300 300 98304 8.70758 3.3927 12.9097 119.864 145.057 145.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 950 0.000128 2048 280 960 109056 24.4478 14.3174 165.286 417.123 621.308 621.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000512 1024 140 900 19968 3.36582 1.64438 14.0037 59.3597 78.5206 78.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.000128 2048 190 1440 116736 23.8178 14.4561 240.605 418.202 697.219 697.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 3.2e-05 4096 170 7200 561152 231.593 136.641 10466.1 4035.73 14870.5 14870.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 6.4e-05 2048 200 1260 285696 35.6508 28.242 510.748 837.257 1412.01 1412.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.001024 1024 140 240 17664 0.753664 2.79837 51.2368 54.8311 54.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 6.4e-05 2048 450 1380 272384 44.0372 28.259 526.911 835.472 1434.81 1434.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 6.4e-05 2048 50 1620 217088 58.1553 28.2419 530.672 835.553 1452.8 1452.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 620 3.2e-05 2048 235 1920 262144 199.923 55.9104 763.079 1670 2689.13 2689.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 0.000128 512 300 300 98304 8.91683 3.41405 12.3709 119.876 144.766 144.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 950 0.000128 2048 280 960 108544 24.5935 14.3503 152.072 418.199 609.345 609.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000512 1024 140 900 18432 3.27056 1.56262 12.6363 56.3853 73.9972 74.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 0.000128 2048 190 1440 115200 23.5394 14.3401 218.037 412.978 669.033 669.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 3.2e-05 4096 170 7200 560640 231.741 136.434 9566.92 4043.28 13978.8 13979.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 6.4e-05 2048 200 1260 285440 35.6534 28.2721 464.185 835.292 1363.51 1363.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.001024 1024 140 240 17600 0.757824 2.59862 51.2901 54.69 54.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 6.4e-05 2048 450 1380 271360 43.8034 28.1128 477.919 831.815 1381.78 1381.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 6.4e-05 2048 50 1620 209920 58.1659 27.904 470.793 824.83 1381.86 1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 620 3.2e-05 2048 235 1920 245760 201.459 55.0703 653.151 1648.63 2558.52 2558.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 0.000128 512 300 300 92160 9.0833 3.39187 11.0119 118.952 142.619 142.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 950 0.000128 2048 280 960 107520 24.311 14.2725 137.839 413.052 589.604 589.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000512 1024 140 900 17920 3.46544 1.64822 11.7639 57.8945 74.9191 75.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 0.000128 2048 190 1472 117504 23.7725 14.3878 398.606 419.128 856.029 856.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 3.2e-05 4096 170 7168 561920 229.68 135.535 18134.3 4038.66 22538.6 22538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1480 6.4e-05 2048 200 1216 288128 35.6167 28.3109 808.251 838.232 1710.51 1710.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.001024 1024 140 256 17824 0.76736 4.15389 51.3057 56.27 56.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 6.4e-05 2048 450 1344 275200 43.8667 28.2895 844.34 837.913 1754.54 1754.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 6.4e-05 2048 50 1664 215040 58.6415 28.2849 890.347 837.956 1815.4 1815.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 620 3.2e-05 2048 235 1920 262144 200.685 55.9651 1264.96 1675.58 3197.41 3197.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1180 0.000128 512 300 256 108544 8.32451 3.41174 26.3372 119.335 157.595 157.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 950 0.000128 2048 280 960 108288 24.7356 14.3312 399.802 419.112 858.113 858.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000512 1024 140 896 19456 3.41661 1.66298 20.5554 52.3947 78.16 78.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 0.000128 2048 190 1472 117248 23.8121 14.3463 256.337 419.219 713.852 713.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 3.2e-05 4096 170 7168 561664 229.948 135.576 11621.4 4027.89 16015.3 16015.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1480 6.4e-05 2048 200 1216 288000 35.6431 28.3349 520.316 847.264 1431.67 1431.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.001024 1024 140 256 17792 0.763904 2.77654 51.3029 54.8897 54.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1900 6.4e-05 2048 450 1344 274944 44.003 28.287 615.23 838.046 1525.7 1525.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 6.4e-05 2048 50 1664 215040 58.6973 28.285 571.082 838.051 1496.28 1496.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 620 3.2e-05 2048 235 1920 258048 201.443 55.9006 799.127 1670.25 2726.93 2727.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1180 0.000128 512 300 256 108544 8.32179 3.40618 24.2277 124.293 160.435 160.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 950 0.000128 2048 280 960 108032 24.815 14.3442 409.207 419.355 867.855 867.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000512 1024 140 896 19456 3.42189 1.66694 13.4488 61.6078 80.2747 80.3799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 0.000128 2048 190 1472 116736 23.7842 14.3956 209.904 418.627 666.855 666.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 3.2e-05 4096 170 7168 561408 229.792 135.558 9598.02 4045.7 14009.5 14009.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1480 6.4e-05 2048 200 1216 287616 35.737 28.3031 1141.3 837.926 2043.37 2043.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.001024 1024 140 256 17760 0.758016 2.28352 51.3005 54.3858 54.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1900 6.4e-05 2048 450 1344 274176 44.0356 28.287 676.157 837.02 1585.64 1585.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 6.4e-05 2048 50 1664 213504 58.8465 28.2705 470.663 836.905 1394.85 1394.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 620 3.2e-05 2048 235 1920 258048 199.843 55.7076 662.371 1664.75 2582.9 2583.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1180 0.000128 512 300 256 104448 8.36915 3.39485 26.0326 120.402 158.386 158.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 950 0.000128 2048 280 960 107520 24.7924 14.3462 406.505 418.781 864.559 864.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000512 1024 140 896 18432 3.41405 1.63485 10.7968 60.9612 76.9342 77.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 0.000128 2048 190 1472 116736 23.7674 14.4445 181.989 417.954 638.297 638.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 3.2e-05 4096 170 7168 561152 231.057 135.998 8288.59 4052.39 12708.4 12708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1480 6.4e-05 2048 200 1216 287744 35.8108 28.3025 1126.32 838.007 2028.55 2028.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 0.001024 1024 140 256 17664 0.75984 7.02006 51.214 59.0369 59.0944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1900 6.4e-05 2048 450 1344 274432 44.1085 28.2945 623.511 838.196 1534.24 1534.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 6.4e-05 2048 50 1664 212992 58.7885 28.3654 404.326 835.386 1327.04 1327.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 620 3.2e-05 2048 235 1920 253952 203.21 55.8951 560.604 1670.19 2490.12 2490.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1180 0.000128 512 300 256 106496 8.4609 3.40803 26.4368 122.114 160.606 160.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 950 0.000128 2048 280 960 107520 24.7722 14.3384 402.933 417.973 860.15 860.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000512 1024 140 896 19456 3.43197 1.67117 9.95741 60.7681 75.9604 76.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000128 2048 190 1472 117440 23.8733 14.4304 539.535 419.102 997.081 997.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 3.2e-05 4096 170 7168 561920 230.828 135.844 24259.9 4033.8 28660.8 28661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 6.4e-05 2048 200 1216 288000 35.7643 28.4888 1074.81 842.238 1988.69 1988.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.001024 1024 140 256 17800 0.76064 5.80592 51.2777 57.8876 57.9449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 6.4e-05 2048 450 1344 275200 44.0545 28.3878 1130.57 842.289 2045.43 2045.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 6.4e-05 2048 50 1664 215040 58.8507 28.3635 1195.72 842.615 2125.72 2125.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 620 3.2e-05 2048 235 1920 263680 200.388 56.1176 1707.55 1675.33 3645.95 3646.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1180 0.000128 512 300 256 108800 8.3689 3.41978 24.5325 121.602 158.108 158.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 950 0.000128 2048 280 960 108160 24.7713 14.3883 333.217 421.111 793.623 793.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000512 1024 140 896 19200 3.41139 1.64547 27.211 57.6496 90.0599 90.1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 0.000128 2048 190 1472 117120 23.861 14.4025 329.187 419.271 786.861 786.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 3.2e-05 4096 170 7168 561280 230.392 135.826 14704.7 4050.85 19122.2 19122.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 6.4e-05 2048 200 1216 288000 35.6618 28.298 654.036 838.077 1556.18 1556.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.001024 1024 140 256 17760 0.760992 3.69869 51.2773 55.7799 55.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 6.4e-05 2048 450 1344 275200 43.9543 28.3157 689.249 838.092 1599.75 1599.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 6.4e-05 2048 50 1664 215040 58.7301 28.3377 728.709 838.088 1654.03 1654.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 620 3.2e-05 2048 235 1920 261120 201.101 56.0318 1029.6 1675.81 2962.77 2962.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1180 0.000128 512 300 256 107520 8.42224 3.41606 15.8196 121.929 149.766 149.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 950 0.000128 2048 280 960 108160 24.7147 14.3494 532.589 419.274 991.07 991.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000512 1024 140 896 18560 3.4055 1.64736 16.5292 58.7086 80.4188 80.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 0.000128 2048 190 1472 116160 23.873 14.499 270.363 417.899 726.771 726.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 3.2e-05 4096 170 7168 560640 231.314 135.977 12192.9 4050.21 16610.9 16611.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 6.4e-05 2048 200 1216 287520 35.7572 28.3524 540.193 837.75 1442.16 1442.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.001024 1024 140 256 17640 0.755872 2.83645 51.1896 54.8232 54.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 6.4e-05 2048 450 1344 274560 44.1189 28.4385 568.57 837.877 1479.14 1479.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 6.4e-05 2048 50 1664 213120 58.93 28.3156 597.693 835.301 1520.41 1520.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 620 3.2e-05 2048 235 1920 261120 200.161 56.1627 851.558 1669.95 2778.05 2778.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1180 0.000128 512 300 256 103680 8.4224 3.40173 32.2621 117.352 161.616 161.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 950 0.000128 2048 280 960 107520 24.7691 14.4157 522.851 417.835 980.012 980.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000512 1024 140 896 18240 3.4409 1.63411 13.4413 59.7711 78.4163 78.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 0.000128 2048 190 1472 115200 23.754 14.3237 229.601 415.935 683.754 683.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 3.2e-05 4096 170 7168 560640 231.511 136.35 10461.9 4039.56 14869.7 14870.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1480 6.4e-05 2048 200 1216 288000 35.5846 28.3788 465.891 837.988 1367.94 1368.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.001024 1024 140 256 17600 0.759232 2.59642 51.1632 54.5609 54.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 6.4e-05 2048 450 1344 275200 43.8725 28.3303 490.801 837.991 1401.13 1401.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 6.4e-05 2048 50 1664 215040 58.632 28.2871 518.148 838.009 1443.24 1443.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 620 3.2e-05 2048 235 1920 256000 202.869 55.994 718.058 1675.61 2652.75 2652.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1180 0.000128 512 300 256 102400 8.46742 3.39354 29.4843 118.916 160.448 160.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 950 0.000128 2048 280 960 106240 24.6991 14.3194 499.568 415.98 954.705 954.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000512 1024 140 896 17920 3.45293 1.64454 11.8358 58.1966 75.2596 75.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 0.000128 2048 190 1472 115200 23.9204 14.375 209.767 416.842 665.044 665.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 3.2e-05 4096 170 7168 560000 232.003 136.325 9567.58 4055.25 13991.6 13991.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1480 6.4e-05 2048 200 1216 287200 35.7828 28.3345 426.269 837.111 1327.6 1327.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.001024 1024 140 256 17600 0.754016 2.49091 51.2139 54.5017 54.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1900 6.4e-05 2048 450 1344 273600 44.2245 28.3546 794.55 837.274 1704.54 1704.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 6.4e-05 2048 50 1664 211200 59.1703 28.3669 467.306 837.705 1392.71 1392.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 620 3.2e-05 2048 235 1920 243200 202.461 55.4086 623.581 1659.01 2554.37 2554.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1180 0.000128 512 300 256 102400 8.50995 3.40339 31.8046 117.643 161.543 161.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 950 0.000128 2048 280 960 107200 27.6484 14.351 567.083 416.77 1025.99 1026.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000512 1024 140 896 17600 3.47683 1.64122 10.6011 58.5815 74.4264 74.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000128 2048 190 1472 117120 23.785 14.3722 494.688 418.502 951.489 951.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 3.2e-05 4096 170 7168 561792 230.065 135.68 22382.4 4046.8 26795.4 26795.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 6.4e-05 2048 200 1216 288000 35.6681 28.332 993.85 838.083 1896.04 1896.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.001024 1024 140 256 17808 0.763904 5.3032 51.2971 57.4079 57.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 6.4e-05 2048 450 1344 274944 43.9561 28.3192 1045 837.577 1954.98 1955.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 6.4e-05 2048 50 1664 214272 58.7928 28.2752 1102.76 836.567 2026.56 2026.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 620 3.2e-05 2048 235 1920 261120 200.523 56.0046 1565.31 1672.9 3494.96 3495.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 0.000128 512 300 256 107520 8.31891 3.40758 22.736 117.76 152.408 152.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 950 0.000128 2048 280 960 107904 24.6705 14.3954 306.872 418.435 764.507 764.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000512 1024 140 896 19200 3.41405 1.6496 25.5071 58.7744 89.495 89.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 0.000128 2048 190 1472 116736 23.7896 14.3956 308.849 418.567 765.745 765.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 3.2e-05 4096 170 7168 561408 229.771 135.486 14053.1 4027.29 18446.1 18446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 6.4e-05 2048 200 1216 287616 35.6163 28.2972 624.425 840.326 1528.77 1528.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.001024 1024 140 256 17760 0.761856 3.33619 51.2963 55.4377 55.4976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 6.4e-05 2048 450 1344 274176 43.9904 28.2777 653.29 836.701 1562.39 1562.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 6.4e-05 2048 50 1664 213504 58.848 28.2612 688.711 836.697 1612.69 1612.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 620 3.2e-05 2048 235 1920 258048 199.751 55.7056 969.517 1664.57 2889.76 2889.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 0.000128 512 300 256 104448 8.35466 3.39558 14.5153 121.17 147.621 147.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 950 0.000128 2048 280 960 107520 24.6829 14.3361 193.208 418.607 650.969 651.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000512 1024 140 896 18432 3.41875 1.63622 15.5504 59.3204 80.0681 80.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 0.000128 2048 190 1472 116352 23.797 14.3794 252.814 418.008 709.14 709.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 3.2e-05 4096 170 7168 561024 230.643 135.957 11524.1 4034.73 15925.8 15926.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 6.4e-05 2048 200 1216 287424 35.6558 28.3546 510.245 838.416 1412.78 1412.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.001024 1024 140 256 17712 0.762624 2.90851 51.3219 55.0376 55.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 6.4e-05 2048 450 1344 274176 44.0473 28.373 535.931 840.075 1448.57 1448.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 6.4e-05 2048 50 1664 211968 59.0276 28.3873 561.259 835.444 1484.29 1484.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 620 3.2e-05 2048 235 1920 248832 201.889 55.4394 768.205 1657.83 2683.59 2683.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1180 0.000128 512 300 256 101376 8.4185 3.38669 11.8428 119.506 143.336 143.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 950 0.000128 2048 280 960 107136 24.6934 14.3503 157.748 417.943 614.866 614.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000512 1024 140 896 18432 3.3801 1.61382 13.0341 57.8224 75.9957 76.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 0.000128 2048 190 1472 115200 23.8365 14.4814 223.24 416.825 678.523 678.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 3.2e-05 4096 170 7168 560640 229.888 135.406 10160.8 4043.23 14569.7 14570.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 6.4e-05 2048 200 1216 287232 35.6598 28.3136 449.53 837.005 1350.61 1350.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.001024 1024 140 256 17664 0.76192 2.51904 51.2987 54.623 54.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 6.4e-05 2048 450 1344 273408 44.0792 28.2771 471.649 836.961 1381.1 1381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 6.4e-05 2048 50 1664 211968 58.6815 28.1764 496.164 832.837 1416.03 1416.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 620 3.2e-05 2048 235 1920 245760 201.33 55.1118 670.036 1648.63 2575.34 2575.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1180 0.000128 512 300 256 104448 8.37126 3.39715 10.2819 116.632 138.865 139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 950 0.000128 2048 280 960 105984 24.7815 14.4361 460.147 416.752 916.258 916.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000512 1024 140 896 18432 3.42909 1.66093 11.6326 59.5644 76.4156 76.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 0.000128 2048 190 1472 115200 23.9404 14.3786 195.483 417.956 651.904 652.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 3.2e-05 4096 170 7168 560640 230.738 135.946 8985 4033.18 13385.3 13385.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 6.4e-05 2048 200 1216 287040 35.6593 28.3384 398.338 842.366 1304.8 1304.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.001024 1024 140 256 17520 0.756896 2.34973 58.5278 61.6787 61.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 6.4e-05 2048 450 1344 272640 44.05 28.36 415.737 838.36 1326.65 1326.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 6.4e-05 2048 50 1664 211200 59.1404 28.4262 435.746 835.142 1358.62 1358.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 620 3.2e-05 2048 235 1920 245760 201.394 55.1233 591.554 1648.52 2496.81 2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1180 0.000128 512 300 256 99840 8.63542 3.40003 27.2825 117.706 157.213 157.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 950 0.000128 2048 280 960 107520 24.705 14.3637 465.129 418.006 922.338 922.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000512 1024 140 896 17280 3.48906 1.64506 10.0487 58.8596 74.1711 74.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000128 2048 190 1472 116928 23.8775 14.4755 466.137 418.459 923.089 923.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 3.2e-05 4096 170 7168 561344 230.82 135.775 20954.5 4028.66 25350.2 25350.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 6.4e-05 2048 200 1216 287840 35.7901 28.3475 930.815 837.739 1832.79 1832.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.001024 1024 140 256 17752 0.760448 4.9623 51.2336 57.0018 57.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 6.4e-05 2048 450 1344 275072 44.0806 28.4692 978.752 837.748 1889.18 1889.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 6.4e-05 2048 50 1664 214144 58.9999 28.3364 1032.01 836.571 1956.08 1956.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 620 3.2e-05 2048 235 1920 261632 200.846 56.0334 1468.32 1672.75 3398.16 3398.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 0.000128 512 300 256 109312 8.32656 3.41878 22.1808 124.431 158.54 158.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 950 0.000128 2048 280 960 107968 24.746 14.3759 288.353 418.453 746.059 746.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000512 1024 140 896 19264 3.44422 1.6704 24.0477 59.2613 88.5638 88.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.000128 2048 190 1472 116480 23.8589 14.364 294.631 418.574 751.562 751.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 3.2e-05 4096 170 7168 560896 230.952 136.065 13407.3 4052.38 17827.1 17827.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 6.4e-05 2048 200 1216 287616 35.6867 28.4621 596.68 837.906 1498.84 1498.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.001024 1024 140 256 17696 0.763904 3.33574 51.2373 55.3812 55.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 6.4e-05 2048 450 1344 274176 44.0484 28.2926 622.74 836.73 1531.94 1532.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 6.4e-05 2048 50 1664 213248 59.0138 28.3816 652.906 836.653 1577.12 1577.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 620 3.2e-05 2048 235 1920 258048 201.96 56.1252 921.525 1672.64 2852.47 2852.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 0.000128 512 300 256 107520 8.23485 3.39984 14.7012 120.104 146.63 146.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 950 0.000128 2048 280 960 107520 24.7119 14.3838 185.022 418.697 642.944 643.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000512 1024 140 896 18816 3.40483 1.64698 15.2523 58.4508 78.9033 79.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000128 2048 190 1472 116928 23.8694 14.4216 250.756 419.15 708.334 708.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 3.2e-05 4096 170 7168 560448 231.252 135.847 11327.2 4045.99 15740.7 15741.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 6.4e-05 2048 200 1216 286944 35.8342 28.3429 503.357 837.707 1405.35 1405.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.001024 1024 140 256 17640 0.744096 2.90694 51.2604 54.9566 55.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 6.4e-05 2048 450 1344 274176 44.1837 28.4958 527.864 837.671 1438.35 1438.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 6.4e-05 2048 50 1664 212352 59.2757 28.4084 552.917 837.557 1478.33 1478.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 620 3.2e-05 2048 235 1920 258048 201.997 56.1757 782.081 1674.5 2714.98 2715.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 0.000128 512 300 256 107520 8.42842 3.41616 12.3429 122.438 146.811 146.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 950 0.000128 2048 280 960 107520 24.8228 14.3846 157.747 419.087 616.175 616.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000512 1024 140 896 17472 3.39808 1.58938 12.1023 57.3891 74.6246 74.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 0.000128 2048 190 1472 116480 23.8387 14.4014 219.74 419.255 677.373 677.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 3.2e-05 4096 170 7168 559104 231.806 136.321 9868.82 4044.28 14281.7 14282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 6.4e-05 2048 200 1216 286720 35.6574 28.2933 442.509 837.65 1344.21 1344.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.001024 1024 140 256 17472 0.752 2.45088 50.0513 53.2981 53.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 6.4e-05 2048 450 1344 274176 43.9801 28.4603 462.895 837.994 1373.46 1373.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 6.4e-05 2048 50 1664 211456 59.168 28.3139 481.211 837.791 1406.65 1406.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 620 3.2e-05 2048 235 1920 243712 202.865 55.2105 645.985 1655.24 2559.53 2559.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 0.000128 512 300 256 100352 8.30627 3.36506 10.38 116.191 138.423 138.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 950 0.000128 2048 280 960 107520 24.706 14.3299 139.095 419.275 597.538 597.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000512 1024 140 896 17920 3.36781 1.59363 11.2578 57.4544 73.8206 73.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 0.000128 2048 190 1472 114240 23.9279 14.3864 190.856 415.735 645.043 645.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 3.2e-05 4096 170 7168 557760 232.9 136.587 8744.87 4044.5 13159.3 13159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 6.4e-05 2048 200 1216 286720 35.7559 28.3509 398.225 836.475 1298.91 1299.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.001024 1024 140 256 17360 0.751808 2.17539 49.9774 52.949 53.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 6.4e-05 2048 450 1344 273280 44.1372 28.3259 412.69 836.411 1321.7 1321.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 6.4e-05 2048 50 1664 210560 58.8067 28.1375 426.616 830.409 1344.14 1344.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 620 3.2e-05 2048 235 1920 232960 203.531 54.8557 549.558 1636.18 2444.35 2444.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1180 0.000128 512 300 256 98560 8.63069 3.39072 9.19446 117.922 139.317 139.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 950 0.000128 2048 280 960 105280 24.7934 14.377 122.312 415.663 577.274 577.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000512 1024 140 896 17920 3.43635 1.62461 10.3058 57.8528 73.3676 73.4638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.000128 2048 190 1472 117248 23.8203 14.4568 460.99 419.417 918.823 918.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 3.2e-05 4096 170 7168 561664 230.042 135.548 20451.8 4044.92 24862.7 24863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 6.4e-05 2048 200 1216 288000 35.6456 28.4283 933.489 838.341 1836.01 1836.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.001024 1024 140 256 17792 0.764096 5.04643 51.3175 57.1725 57.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 6.4e-05 2048 450 1344 274944 43.9637 28.3566 977.698 838.543 1888.7 1888.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 6.4e-05 2048 50 1664 215040 58.6836 28.2605 1032.54 838.412 1958.06 1958.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 620 3.2e-05 2048 235 1920 258048 201.371 55.9174 1437.89 1671.11 3366.52 3366.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 0.000128 512 300 256 108544 8.32291 3.40595 22.2726 121.984 156.169 156.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 950 0.000128 2048 280 960 108032 24.701 14.3989 287.147 419.34 745.719 745.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000512 1024 140 896 19456 3.41565 1.67018 24.0025 59.0173 88.2468 88.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.000128 2048 190 1472 116736 23.7903 14.4013 309.788 417.847 765.961 766.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 3.2e-05 4096 170 7168 561152 231.058 135.983 13542.8 4051.27 17961.5 17961.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 6.4e-05 2048 200 1216 287744 35.6508 28.3525 626.384 838.147 1528.63 1528.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.001024 1024 140 256 17664 0.763904 3.51427 51.2057 55.5266 55.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 6.4e-05 2048 450 1344 274432 44.0238 28.3839 653.721 837.903 1564.17 1564.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 6.4e-05 2048 50 1664 212992 58.7828 28.2788 683.595 835.191 1606.01 1606.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 620 3.2e-05 2048 235 1920 253952 203.18 55.941 942.558 1669.61 2871.51 2871.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 0.000128 512 300 256 106496 8.44256 3.40944 14.8748 123.142 150.054 150.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 950 0.000128 2048 280 960 107520 24.6661 14.4094 193.763 417.969 650.937 651.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000512 1024 140 896 19456 3.43456 1.67427 16.2348 58.9409 80.4272 80.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.000128 2048 190 1472 115200 23.8431 14.3417 252.687 416.756 707.765 707.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 3.2e-05 4096 170 7168 560640 229.966 135.365 11157.3 4024.67 15547.7 15548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 6.4e-05 2048 200 1216 287232 35.674 28.4807 518.201 836.814 1419.27 1419.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.001024 1024 140 256 17664 0.758752 2.92733 51.2964 55.0262 55.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 6.4e-05 2048 450 1344 273408 44.0914 28.4447 539.407 836.816 1448.89 1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 6.4e-05 2048 50 1664 211968 58.6886 28.1559 564.49 832.852 1484.35 1484.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 620 3.2e-05 2048 235 1920 245760 201.277 55.0888 756.116 1648.46 2661.15 2661.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 0.000128 512 300 256 104448 8.36406 3.39718 11.7864 114.516 138.247 138.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 950 0.000128 2048 280 960 105984 24.7482 14.4268 159.702 416.779 615.785 615.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000512 1024 140 896 18432 3.42662 1.64426 13.0528 58.244 76.5104 76.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.000128 2048 190 1472 116736 23.8073 14.3707 237.187 418.358 693.864 693.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 3.2e-05 4096 170 7168 561152 230.966 136.089 10136 4055.6 14559 14559.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 6.4e-05 2048 200 1216 286720 35.585 28.2419 476.768 835.787 1376.49 1376.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.001024 1024 140 256 17408 0.749568 2.38989 49.9855 53.1671 53.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 6.4e-05 2048 450 1344 272384 44.0186 28.2617 495.292 835.714 1403.42 1403.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 6.4e-05 2048 50 1664 212992 58.7798 28.2911 521.36 835.722 1444.32 1444.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 620 3.2e-05 2048 235 1920 245760 204.933 55.9588 695.17 1670.66 2626.95 2627.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 0.000128 512 300 256 106496 8.44646 3.41402 11.8955 120.952 144.893 145.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 950 0.000128 2048 280 960 106496 24.7668 14.3481 147.894 418.283 605.421 605.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000512 1024 140 896 16384 3.36266 1.5641 11.228 57.4579 73.7551 73.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 0.000128 2048 190 1472 112640 23.7863 14.2957 210.472 413.041 661.738 661.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 3.2e-05 4096 170 7168 560640 231.677 136.399 9278.6 4062.34 13709.4 13709.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 6.4e-05 2048 200 1216 286720 35.5803 28.2538 441.062 835.231 1340.23 1340.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.001024 1024 140 256 17280 0.747232 2.63686 49.905 53.3313 53.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 6.4e-05 2048 450 1344 271360 43.8326 28.0939 452.531 831.941 1356.53 1356.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 6.4e-05 2048 50 1664 209920 58.1753 27.902 473.198 825.083 1384.53 1384.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 620 3.2e-05 2048 235 1920 245760 201.452 55.1972 639.104 1648.85 2544.82 2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 0.000128 512 300 256 102400 8.49878 3.39562 10.5047 117.813 140.39 140.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 950 0.000128 2048 280 960 104960 24.5172 14.3515 134.766 413.08 586.841 586.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000512 1024 140 896 17920 3.46522 1.64813 11.6469 57.8976 74.8045 74.9056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 0.000128 2048 190 1472 113664 23.6923 14.2713 200.848 413.453 652.403 652.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 3.2e-05 4096 170 7168 559104 232.611 136.505 8666.15 4047.16 13082.8 13083.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 6.4e-05 2048 200 1216 287232 35.6558 28.3391 419.575 837.918 1321.59 1321.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.001024 1024 140 256 17280 0.751616 2.35136 50.0078 53.1535 53.2129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 6.4e-05 2048 450 1344 270336 44.1561 28.2212 429.341 833.911 1335.76 1335.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 6.4e-05 2048 50 1664 208896 58.3797 27.945 443.272 825.699 1355.46 1355.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 620 3.2e-05 2048 235 1920 245760 201.462 55.0922 602.826 1649.96 2509.55 2509.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 0.000128 512 300 256 98304 8.18678 3.34762 9.97891 114.863 136.562 136.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 950 0.000128 2048 280 960 104448 24.5779 14.2723 125.313 413.481 577.77 577.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000512 1024 140 896 15360 3.43312 1.5673 9.55264 55.9061 70.6047 70.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 840 0.000128 2048 190 1536 113280 24.3288 14.3833 674.057 423.05 1135.96 1136.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1220 3.2e-05 4096 170 7168 560512 231.835 136.42 18049.3 4081.83 22499.8 22500.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1480 6.4e-05 2048 200 1280 286272 35.946 28.3624 1476.69 846.092 2387.2 2387.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.001024 1024 140 256 17840 0.765312 6.88106 51.5404 59.2295 59.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1900 6.4e-05 2048 450 1408 274944 44.2345 28.3709 1509.73 846.104 2428.57 2428.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 380 6.4e-05 2048 50 1664 214528 58.9276 28.3361 1373.73 845.765 2306.92 2307.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 620 3.2e-05 2048 235 1920 245760 206.286 56.0108 1842.98 1691.4 3796.9 3797.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1180 0.000128 512 300 256 92672 9.27814 3.41238 26.1374 125.229 164.243 164.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 950 0.000128 2048 280 1024 104704 25.153 14.3467 435.44 422.984 898.055 898.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 550 0.000512 1024 140 896 18304 3.4936 1.66909 30.4918 61.4597 97.246 97.3536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 0.000128 2048 190 1536 113152 24.2217 14.4007 457.164 419.204 915.129 915.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 3.2e-05 4096 170 7168 560384 231.286 136.412 20152.2 4044.85 24565.2 24565.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1480 6.4e-05 2048 200 1280 286208 35.6716 28.2853 938.801 838.234 1841.1 1841.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.001024 1024 140 256 17824 0.763488 4.87338 51.2991 56.979 57.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1900 6.4e-05 2048 450 1408 274688 43.9242 28.3229 974.624 837.903 1884.91 1885.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 380 6.4e-05 2048 50 1664 214528 58.7165 28.2868 1003.72 837.988 1928.89 1929.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 620 3.2e-05 2048 235 1920 245760 205.316 56.021 1326.45 1675.38 3263.38 3263.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1180 0.000128 512 300 256 92160 9.25181 3.40826 24.0647 118.11 155.021 155.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 950 0.000128 2048 280 1024 104704 25.049 14.3941 443.624 419.03 902.237 902.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000512 1024 140 896 18176 3.47264 1.6617 22.3055 59.3178 86.888 86.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 840 0.000128 2048 190 1536 113152 24.2714 14.4488 295.728 419.158 753.749 753.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 3.2e-05 4096 170 7168 560128 231.609 136.414 13067.9 4058.01 17494.4 17494.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1480 6.4e-05 2048 200 1280 285952 35.7136 28.3294 605.226 837.958 1507.34 1507.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.001024 1024 140 256 17792 0.768096 3.30493 51.2987 55.413 55.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1900 6.4e-05 2048 450 1408 274432 43.9935 28.3326 630.07 837.971 1540.5 1540.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 380 6.4e-05 2048 50 1664 214016 60.7896 28.2972 649.801 842.329 1581.39 1581.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 620 3.2e-05 2048 235 1920 241664 206.23 55.87 845.526 1669.9 2777.74 2777.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1180 0.000128 512 300 256 92160 9.26355 3.40835 22.0852 119.761 154.702 154.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 950 0.000128 2048 280 1024 104448 25.0989 14.3465 430.144 429.382 899.113 899.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000512 1024 140 896 17920 3.49421 1.67078 14.6153 59.5292 79.4387 79.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 840 0.000128 2048 190 1536 112896 24.2106 14.3492 240.195 418.466 697.358 697.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 3.2e-05 4096 170 7168 559872 231.277 136.338 10631 4042.07 15041.1 15041.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1480 6.4e-05 2048 200 1280 285696 35.6558 28.304 497.219 837.478 1398.76 1398.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.001024 1024 140 256 17760 0.757728 2.68083 51.2917 54.7726 54.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1900 6.4e-05 2048 450 1408 274176 43.9775 28.3681 512.921 836.376 1421.77 1421.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 380 6.4e-05 2048 50 1664 213504 58.8083 28.333 528.273 836.388 1451.97 1452.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 620 3.2e-05 2048 235 1920 239616 205.616 55.6301 684.059 1664.43 2609.96 2610.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1180 0.000128 512 300 256 89088 9.236 3.39562 20.7769 116.88 150.473 150.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 950 0.000128 2048 280 1024 104448 25.0425 14.3544 425.195 418.521 883.251 883.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000512 1024 140 896 17664 3.46112 1.63539 12.1509 59.0541 76.4308 76.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 840 0.000128 2048 190 1536 112640 24.2089 14.3699 215.278 418.42 672.417 672.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 3.2e-05 4096 170 7168 560128 232.061 136.446 9509.31 4048.61 13926.9 13927.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1480 6.4e-05 2048 200 1280 285696 35.7067 28.2814 446.291 838.797 1349.18 1349.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.001024 1024 140 256 17664 0.763904 2.63882 51.2299 54.6767 54.7354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1900 6.4e-05 2048 450 1408 274432 44.0515 28.3108 545.358 838.873 1456.74 1456.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 380 6.4e-05 2048 50 1664 212992 58.7851 28.2434 471.883 836.166 1395.25 1395.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 620 3.2e-05 2048 235 1920 237568 207.751 55.8813 605.46 1671.83 2541.15 2541.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1180 0.000128 512 300 256 90112 9.40112 3.4263 20.7803 120.947 154.742 154.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 950 0.000128 2048 280 1024 103424 25.0861 14.3305 437.442 418.378 895.372 895.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000512 1024 140 896 17408 3.53062 1.66966 10.3509 60.1534 75.8294 75.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 840 0.000128 2048 190 1536 111360 24.1574 14.3528 194.008 416.05 648.711 648.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 3.2e-05 4096 170 7168 559360 232.738 136.834 8690.87 4054.28 13115.1 13115.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1480 6.4e-05 2048 200 1280 286080 35.7628 28.3036 1251.49 838.229 2153.89 2153.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.001024 1024 140 256 17600 0.758304 2.43098 51.1672 54.4009 54.4564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1900 6.4e-05 2048 450 1408 273920 44.0593 28.3443 670.269 838.245 1581.05 1581.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 380 6.4e-05 2048 50 1664 212480 59.0495 28.2885 432.364 838.239 1358.11 1358.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 620 3.2e-05 2048 235 1920 245760 205.455 56.0271 575.151 1676.11 2512.96 2513.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1180 0.000128 512 300 256 87040 9.368 3.39558 19.4682 120.002 152.416 152.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 950 0.000128 2048 280 1024 102400 25.0158 14.3474 435.462 416.038 891.003 891.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000512 1024 140 896 16640 3.50954 1.64864 10.1169 59.3861 74.7892 74.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 840 0.000128 2048 190 1536 112128 24.1492 14.3508 181.871 417.154 637.665 637.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 3.2e-05 4096 170 7168 559104 231.611 136.25 8038.53 4044.23 12451 12451.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1480 6.4e-05 2048 200 1280 284928 35.8339 28.3047 1239.86 842.313 2146.42 2146.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.001024 1024 140 256 17664 0.76096 2.03584 51.3186 54.1562 54.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1900 6.4e-05 2048 450 1408 273408 44.1733 28.2795 637.531 842.246 1552.37 1552.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 380 6.4e-05 2048 50 1664 211968 58.7152 28.1506 399.587 837.765 1324.38 1324.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 620 3.2e-05 2048 235 1920 233472 205.064 55.143 505.915 1649.84 2422.93 2423.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1180 0.000128 512 300 256 86016 9.42928 3.39962 22.2118 118.904 154.128 154.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 950 0.000128 2048 280 1024 102912 25.0901 14.3171 436.678 421.766 897.983 898.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000512 1024 140 896 16896 3.50352 1.64624 9.15546 51.9615 66.394 66.5031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 840 0.000128 2048 190 1536 112896 24.2169 14.3571 172.455 419.257 630.423 630.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 3.2e-05 4096 170 7168 559104 231.834 136.319 7529.91 4044.33 11942.8 11943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1480 6.4e-05 2048 200 1280 284928 35.7961 28.3303 1234.25 837.665 2136.14 2136.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1280 0.001024 1024 140 256 17472 0.759904 7.58227 50.0546 58.4414 58.4969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1900 6.4e-05 2048 450 1408 274176 43.9796 28.3156 627.503 837.663 1537.6 1537.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 380 6.4e-05 2048 50 1664 211456 59.145 28.3284 373.438 837.693 1298.78 1298.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 620 3.2e-05 2048 235 1920 229376 206.965 55.3137 465.548 1655.26 2383.31 2383.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1180 0.000128 512 300 256 86016 9.13088 3.36787 22.5229 114.091 149.3 149.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 950 0.000128 2048 280 1024 103936 25.0778 14.3353 440.944 419.2 899.692 899.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000512 1024 140 896 16128 3.45722 1.59334 8.65286 58.5552 72.386 72.4992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 840 0.000128 2048 190 1536 112640 24.2506 14.4463 164.485 418.299 621.623 621.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 3.2e-05 4096 170 7168 559104 233.094 136.888 7176.62 4057.64 11604.7 11605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1480 6.4e-05 2048 200 1280 284672 35.7642 28.2537 1226.74 835.707 2126.58 2126.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1280 0.001024 1024 140 256 17408 0.74976 7.47587 49.9877 58.2597 58.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1900 6.4e-05 2048 450 1408 272384 44.1113 28.3049 604.645 846.588 1523.79 1523.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 380 6.4e-05 2048 50 1664 212992 58.7754 28.3132 357.641 854.257 1299.17 1299.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 620 3.2e-05 2048 235 1920 229376 209.963 55.9833 444.333 1670.39 2380.88 2381.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1180 0.000128 512 300 256 90112 9.41795 3.41363 23.6681 123.049 159.734 159.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 950 0.000128 2048 280 1024 102400 25.1751 14.3303 430.838 418.23 888.703 888.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000512 1024 140 896 14336 3.46634 1.56336 7.78765 57.5736 70.52 70.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 840 0.000128 2048 190 1440 116480 23.9269 14.4261 659.593 418.964 1117.05 1117.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1220 3.2e-05 4096 170 7200 560896 230.029 135.52 7016.99 4041.58 11424.5 11424.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1480 6.4e-05 2048 200 1260 285824 35.8113 28.3279 1460.54 837.001 2361.8 2361.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.001024 1024 140 240 17696 0.75856 7.04989 51.2542 59.1106 59.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1900 6.4e-05 2048 450 1380 272384 44.3254 28.33 1492.67 837.163 2402.63 2402.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 6.4e-05 2048 50 1620 215040 58.7368 28.2851 1169.98 837.172 2094.35 2094.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 620 3.2e-05 2048 235 1920 258048 198.649 55.3415 1649.73 1654.09 3558.04 3558.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1180 0.000128 512 300 300 93184 8.72771 3.36381 29.4987 117.167 158.948 159.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 950 0.000128 2048 280 960 109312 24.6511 14.3524 433.259 419.078 891.477 891.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 550 0.000512 1024 140 900 17920 3.3671 1.59539 12.9171 60.4957 78.5071 78.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 840 0.000128 2048 190 1472 116480 23.9095 14.3667 608.252 418.894 1065.57 1065.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1220 3.2e-05 4096 170 7168 559104 231.773 136.343 6825.51 4040.69 11234.7 11235.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1480 6.4e-05 2048 200 1216 286720 35.8131 28.2904 1351.98 836.883 2253.08 2253.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.001024 1024 140 256 17472 0.753216 6.95501 50.0343 57.7848 57.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1900 6.4e-05 2048 450 1344 274176 44.1765 28.4099 1407.03 836.981 2316.74 2316.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 6.4e-05 2048 50 1664 211456 59.2876 28.2984 1150.55 838.565 2076.87 2077.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 620 3.2e-05 2048 235 1920 243712 203.627 55.209 1496.99 1653.83 3409.88 3410.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1180 0.000128 512 300 256 100352 8.31962 3.36685 27.6218 119.316 158.815 158.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 950 0.000128 2048 280 960 107520 24.8339 14.3581 417.464 418.972 875.766 875.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 550 0.000512 1024 140 896 17920 3.36797 1.59354 13.158 60.3343 78.5817 78.6924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 840 0.000128 2048 190 1450 114240 24.0291 14.5454 626.429 415.969 1081.12 1081.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1220 3.2e-05 4096 170 7200 560000 230.726 135.496 7045.42 4021 11433.1 11433.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1480 6.4e-05 2048 200 1250 285600 35.9455 28.3494 1465.39 838.049 2367.85 2367.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.001024 1024 140 250 17360 0.747904 6.99504 49.9321 57.7156 57.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1900 6.4e-05 2048 450 1350 275520 44.1462 28.375 1515.24 836.544 2424.45 2424.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 6.4e-05 2048 50 1650 215040 58.2916 28.0698 1232.22 830.541 2149.29 2149.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 620 3.2e-05 2048 235 1900 250880 198.458 54.819 1636.49 1636.21 3526.2 3526.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1180 0.000128 512 300 250 107520 8.10278 3.38845 29.7509 114.979 156.406 156.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 950 0.000128 2048 280 950 107520 24.731 14.3462 429.42 415.731 884.369 884.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 550 0.000512 1024 140 900 20160 3.33261 1.62406 14.4177 59.7185 79.2232 79.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 840 0.000128 2048 190 1440 116480 23.81 14.4171 671.377 415.797 1125.54 1125.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1220 3.2e-05 4096 170 7200 560000 230.74 135.454 6991.88 4021.14 11379.6 11380
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1480 6.4e-05 2048 200 1248 285600 35.9364 28.3197 1468.18 836.54 2369.09 2369.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.001024 1024 140 240 17640 0.757504 7.04566 51.2658 59.1123 59.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1900 6.4e-05 2048 450 1344 273280 44.3866 28.3402 1499.92 836.552 2409.34 2409.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 6.4e-05 2048 50 1632 210560 58.9464 28.0672 1196.19 830.629 2114 2114.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 620 3.2e-05 2048 235 1872 250880 198.346 54.9233 1617.98 1636.15 3507.63 3507.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1180 0.000128 512 300 288 107520 8.10746 3.56547 34.4404 114.428 160.728 160.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 950 0.000128 2048 280 960 105280 24.9208 14.354 433.538 415.819 888.766 888.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 550 0.000512 1024 140 912 20160 3.33501 1.62653 14.1042 59.5814 78.7695 78.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 840 0.000128 2048 190 1440 117760 23.7773 14.3612 656.627 417.887 1112.8 1112.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1220 3.2e-05 4096 170 7168 562176 230.037 135.475 8095.3 4041.42 12502.6 12503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1480 6.4e-05 2048 200 1216 287744 35.8717 28.2788 1385.92 837.863 2288.05 2288.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.001024 1024 140 256 17664 0.761728 7.3089 51.211 59.3279 59.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1900 6.4e-05 2048 450 1344 276480 44.0273 28.2931 1452.53 837.951 2362.94 2363.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 6.4e-05 2048 50 1632 215040 58.6042 28.2419 1191.79 835.205 2114.01 2114.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 620 3.2e-05 2048 235 1888 270336 198.049 56.021 1722.24 1669.78 3646.31 3646.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1180 0.000128 512 300 256 114688 7.9719 3.40822 32.0941 120.057 163.713 163.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 950 0.000128 2048 280 928 109568 24.6634 14.4036 416.771 417.921 873.893 874.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 0.000512 1024 140 896 21504 3.33018 1.6681 15.7049 60.9845 81.8164 81.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 840 0.000128 2048 190 1440 115200 23.5642 14.2725 888.47 413.758 1340.2 1340.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1220 3.2e-05 4096 170 7168 556800 232.713 136.774 12034.4 4048.21 16452.5 16452.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1480 6.4e-05 2048 200 1216 286080 35.5919 28.2596 1978.56 836.314 2878.83 2878.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.001024 1024 140 256 17280 0.757664 11.0449 51.1898 63.0356 63.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1900 6.4e-05 2048 450 1344 272640 43.9768 28.2912 2072.03 836.417 2980.85 2980.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 380 6.4e-05 2048 50 1632 207360 58.6419 27.9101 1651.32 826.056 2564.09 2564.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 620 3.2e-05 2048 235 1888 245760 201.274 55.0625 788.329 1650.44 2695.32 2695.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1180 0.000128 512 300 256 107520 8.20058 3.39907 42.7047 120.09 174.579 174.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 950 0.000128 2048 280 928 107520 24.3429 14.3073 592.277 413.695 1044.75 1044.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000512 1024 140 896 19200 3.41754 1.6616 19.6606 58.7041 83.5716 83.6813
