# Generated SystemVerilog files, but not files in testbench/
*.sv

# Binaries
 *.hs
!ArrowExamplesSV.hs
