m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/u/home/clab/st161569
T_opt
!s110 1715697404
VWm8CHK`>A6zC^jg3[UoH_2
Z2 04 6 6 work top_tb struct 1
=1-a8a159d0b5d5-664376fc-7936d-eda
R0
Z3 !s12b OEM100
Z4 !s124 OEM100
Z5 o-quiet -work RISCV_Processor_lib -L RISCV_Processor_lib
Z6 tCvgOpt 0
n@_opt
Z7 OL;O;2022.4_2;75
R1
T_opt1
!s110 1715694812
VI30TOeVZX6[GgcQhm04UF3
R2
=5-a8a159d0b5d5-66436cdc-8df31-7100
R0
R3
R4
o-quiet +acc -auto_acc_if_foreign -work RISCV_Processor_lib -L RISCV_Processor_lib
R6
n@_opt1
R7
R1
T_opt2
!s110 1715701064
VW4bP<4>kHC=4^>PJZoLW_3
R2
=6-a8a159d0b5d5-66438548-6bb96-23f3
R0
R3
R4
R5
R6
n@_opt2
R7
Eaddress_gen
Z8 w1715690989
Z9 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z10 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z11 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 0
Z12 d/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
l0
Z13 L13 1
V9eAkL_?Po7U4cLL1dh;gC0
!s100 :YfH73gZ7MfY60BJfld@o2
Z14 OL;C;2022.4_2;75
33
Z15 !s110 1715690990
!i10b 1
Z16 !s108 1715690989.000000
Z17 !s90 -work|RISCV_Processor_lib|-nologo|-2008|-f|/tmp/Files0|
Z18 !s107 /u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/riscv_types_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
Z19 o-nologo -work RISCV_Processor_lib -2008
Z20 tExplicit 1 CvgOpt 0
Asim
R9
R10
R11
DEx4 work 11 address_gen 0 22 9eAkL_?Po7U4cLL1dh;gC0
!i122 0
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
l13
L10 10
V^^_WFdFAIk`d`R63IiglF0
!s100 dAJcj<6oD15V[8SPWM_c61
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Ealu
Z21 w1715690513
Z22 DPx19 riscv_processor_lib 5 types 0 22 =SMez]5_4kWk>@RJaC[OB0
R9
R10
R11
!i122 18
Z23 d/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
l0
Z24 L15 1
VTS2Bl03jGh>Y0iF60CXLZ2
!s100 I@Gh=HYRO0PRJ5nE^V3eS0
R14
33
Z25 !s110 1715700403
!i10b 1
Z26 !s108 1715700403.000000
R17
Z27 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|
!i113 0
R19
R20
Abehav
w1715691276
R9
DEx4 work 3 alu 0 22 TS2Bl03jGh>Y0iF60CXLZ2
R10
R11
R22
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
l15
L13 41
V[dPW6=feB5baF6?QZ=ch[0
!s100 ?lLmA=3hCF2iXjAJTZ9@l1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eclk_res_gen
R8
R9
R10
R11
!i122 0
R12
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
l0
R13
Vc@mV2NZDRS;UgY0VPfaMN3
!s100 HQTITM=Ndl=GmJ`Lz_azM0
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Abehav
R9
R10
R11
DEx4 work 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
!i122 0
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
l13
L10 21
VYo[<mo5AS6AjI3Jl?nA3N0
!s100 eISXGojH_KlgO^Cb9LdWR1
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Ecpu
Z28 w1715697284
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
l0
R13
VTSSGNHJ5k@H@BkhANAZ4Q1
!s100 eeB:G@[`J?gFbQ;Z78D6=1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Astruct
Z29 w1715701062
DEx19 riscv_processor_lib 15 rs2_multiplexer 0 22 mf6[Q]E>ImYO0@K0fg6_:0
DEx19 riscv_processor_lib 3 rom 0 22 Y]C<nR>bG03<YnjT:DOe>1
DEx19 riscv_processor_lib 13 register_file 0 22 g]k7j3DmhY4E<XhQF;^U90
DEx19 riscv_processor_lib 18 pf_if_pipeline_reg 0 22 3:HBo5]8Ac6`4DN0M`]3l3
DEx19 riscv_processor_lib 6 pc_inc 0 22 CzEE?GKHCjDIHPQO@==^60
DEx19 riscv_processor_lib 19 mem_wb_pipeline_reg 0 22 4QDCD?SXe8R6mi6C=XmNW2
DEx19 riscv_processor_lib 18 if_dc_pipeline_reg 0 22 XcVCN]4e`a>@5H==E77aB1
DEx19 riscv_processor_lib 19 ex_mem_pipeline_reg 0 22 zPdjb5OOM>SjXP9LG[h7i3
DEx19 riscv_processor_lib 7 decoder 0 22 T:dc:YF:jF2[Pok8h5F;R3
DEx19 riscv_processor_lib 18 dc_ex_pipeline_reg 0 22 G:E?^0Bj5o0Q1YDn]U0031
DEx19 riscv_processor_lib 3 alu 0 22 TS2Bl03jGh>Y0iF60CXLZ2
DEx4 work 3 cpu 0 22 TSSGNHJ5k@H@BkhANAZ4Q1
R22
R9
R10
R11
!i122 20
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
l172
L17 255
VjQlU;WmJXF@4d``j>QnHC0
!s100 IA4d[JeSnO;K9N32hG<Y@3
R14
33
Z30 !s110 1715701063
!i10b 1
Z31 !s108 1715701063.000000
R17
Z32 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|
!i113 0
R19
R20
Edc_ex_pipeline_reg
Z33 w1715693205
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
l0
R24
VG:E?^0Bj5o0Q1YDn]U0031
!s100 _K>f3ST[O7WED<dfnV;Ba1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 18 dc_ex_pipeline_reg 0 22 G:E?^0Bj5o0Q1YDn]U0031
R10
R11
R22
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
l14
L13 23
V]O@:Rb<0Tz9;S^EHM9>[K2
!s100 MdeZM`NaT_EFWalG4o3a?3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Edecoder
R33
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
l0
R24
VT:dc:YF:jF2[Pok8h5F;R3
!s100 gc39A0M61FejDf?z8[<420
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 7 decoder 0 22 T:dc:YF:jF2[Pok8h5F;R3
Z34 DPx19 riscv_processor_lib 11 isa_defines 0 22 aPZ>YB28gVcaTSBAJ`0aU2
R10
R11
R22
!i122 19
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
l24
L17 49
V[1eJn0=R9R[=:oEi_2?_C0
!s100 OOoCHG=J]aL<]?[ce1TRV1
R14
33
Z35 !s110 1715701042
!i10b 1
Z36 !s108 1715701042.000000
R17
Z37 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|
!i113 0
R19
R20
Eex_mem_pipeline_reg
R21
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
l0
R24
VzPdjb5OOM>SjXP9LG[h7i3
!s100 2U_VNoNZH>=O2cGLdbCJ>3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715692136
R9
DEx4 work 19 ex_mem_pipeline_reg 0 22 zPdjb5OOM>SjXP9LG[h7i3
R10
R11
R22
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
l14
Z38 L13 15
Vb2>VB[lIT:KD5oEF1coN>1
!s100 2eNb7WgOGEQ[_a9gZZOiM0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eif_dc_pipeline_reg
R21
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
l0
R24
VXcVCN]4e`a>@5H==E77aB1
!s100 Qi^4zTSN^Mc7Am_TkAnon0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715692181
R9
DEx4 work 18 if_dc_pipeline_reg 0 22 XcVCN]4e`a>@5H==E77aB1
R10
R11
R22
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
l14
Z39 L13 13
VoV8ngD99FQ2E]`ES<zZZ10
!s100 ^@l>>2:GfGihFVz>Wo]<e0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Pisa_defines
R22
R10
R11
!i122 19
w1715700991
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
l0
L15 26
VaPZ>YB28gVcaTSBAJ`0aU2
!s100 _6BJQYLZ@iIlcDOi1HYKi3
R14
33
R35
!i10b 1
R36
R17
R37
!i113 0
R19
R20
Emem_wb_pipeline_reg
R21
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
l0
R24
V4QDCD?SXe8R6mi6C=XmNW2
!s100 dl67L<DGOdXfJIRlX8dUn1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715692207
R9
DEx4 work 19 mem_wb_pipeline_reg 0 22 4QDCD?SXe8R6mi6C=XmNW2
R10
R11
R22
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
l14
R38
Vb@V3ocm@Si?YZ5d3DcMRY3
!s100 7Ef=eFdTFNmkE;PEM;XlP2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Epc_inc
R28
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
l0
R24
VCzEE?GKHCjDIHPQO@==^60
!s100 NMomILcAz_1AA9e^hgBDa3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715697355
R22
DEx4 work 6 pc_inc 0 22 CzEE?GKHCjDIHPQO@==^60
R9
R10
R11
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
l15
L14 7
VSfQbaJXX:^dVJWY58O`WU0
!s100 0nXW1Y@D8NeFTVOjDCQMN2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Epf_if_pipeline_reg
R28
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
l0
R24
V3:HBo5]8Ac6`4DN0M`]3l3
!s100 ;j8nJc9hkGW]lk?@biX4k0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 18 pf_if_pipeline_reg 0 22 3:HBo5]8Ac6`4DN0M`]3l3
R10
R11
R22
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
l14
R39
V=81W=bJXSdzQEROil^zeK1
!s100 3H0Tj4Wd?d6NOOT^:D@aM3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eregister_file
w1715692349
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
l0
R24
Vg]k7j3DmhY4E<XhQF;^U90
!s100 ]Be_kU5oUVffVIoGUP?kW0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715700700
DEx4 work 13 register_file 0 22 g]k7j3DmhY4E<XhQF;^U90
R22
R9
Z40 DPx4 ieee 15 std_logic_arith 0 22 B[jVX6I8iRX2o6WYW0BB>3
Z41 DPx4 ieee 18 std_logic_unsigned 0 22 o4hn5gYc0WVo72BSL@Ta50
R10
R11
!i122 19
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
l21
L17 27
V6CCUfE3m4?nU0ba]HZD;d0
!s100 9_OX:UnNb<8X72?CEce[T2
R14
33
!s110 1715700850
!i10b 1
!s108 1715700850.000000
R17
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|
!i113 0
R19
R20
Erom
R28
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
l0
R24
VY]C<nR>bG03<YnjT:DOe>1
!s100 TeXdA_A@Lg3AgjjD[I_8c0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715701060
DEx4 work 3 rom 0 22 Y]C<nR>bG03<YnjT:DOe>1
R34
R22
R40
R41
R9
R10
R11
!i122 20
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
l91
L19 85
VnT8T>AMHaE]RR836:Om`l0
!s100 kS;X<><ScU5lzhR7e;7fY0
R14
33
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Ers2_multiplexer
R33
R22
R9
R10
R11
!i122 18
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
l0
R24
Vmf6[Q]E>ImYO0@K0fg6_:0
!s100 =AI:X?XAj98l6zBVJ_TCM3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R22
R9
R10
R11
DEx4 work 15 rs2_multiplexer 0 22 mf6[Q]E>ImYO0@K0fg6_:0
!i122 18
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
l11
L10 12
V6[fmn[U:3hU@;TT^z^^Fm3
!s100 c:X_e9QF>3YF3PzEUWS:L3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Etop_tb
R8
R9
R10
R11
!i122 16
R12
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd
l0
R13
VoBRM8hI=mA:Ha=PZQf:PP3
!s100 KYmZ;>MQCAH_BGSG:WTUg2
R14
33
!s110 1715697284
!i10b 1
!s108 1715697284.000000
R17
!s107 /u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R19
R20
Astruct
R29
DEx19 riscv_processor_lib 3 cpu 0 22 TSSGNHJ5k@H@BkhANAZ4Q1
DEx19 riscv_processor_lib 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
DEx4 work 6 top_tb 0 22 oBRM8hI=mA:Ha=PZQf:PP3
R9
R10
R11
!i122 20
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
l46
L16 45
VEF<n=^:3ie>5?zdW]cmlT1
!s100 TI>mi4T3=;Z=M;71S@nWT1
R14
33
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Ptypes
R10
R11
!i122 18
w1715700398
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
l0
L12 18
V=SMez]5_4kWk>@RJaC[OB0
!s100 jDVRBLdEOj;6>;^`EIk2k3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
