I 000049 55 944           1467556653219 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467556653220 2016.07.03 11:37:33)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code e1e2e4b2b6b6e0f7e3e4f0bab4e7e4e7b4e7e0e7e2)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000055 55 812           1467556653773 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467556653774 2016.07.03 11:37:33)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 14171e13464315031141054e411242131612161242)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000059 55 828           1467556653738 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467556653739 2016.07.03 11:37:33)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code e5e6eeb6b6b2e4f2e0b0f4bfb0e3b3e2e7e3ece3b0)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000064 55 1356          1467556653403 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467556653404 2016.07.03 11:37:33)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 9d9e9e92cccbca8bcfcedbc7cf9b999b989a9e9bce)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000049 55 762           1467556653126 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467556653127 2016.07.03 11:37:33)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 8487868a85d2d392d682c2ded68285828082d28386)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467556653251 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467556653252 2016.07.03 11:37:33)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 01020207055756175352475b530700070507570603)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000052 55 1718          1467517482308 DualRegFile
(_unit VHDL (dualregfile 0 25(dualregfile 0 41))
	(_version vd0)
	(_time 1467517482309 2016.07.03 00:44:42)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 87d0808885d0d291d7d195ddd381808181818e81d4)
	(_ent
		(_time 1467514540947)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 32(_ent(_in))))
		(_port (_int dadoinb 0 0 33(_ent(_in))))
		(_port (_int enda 0 0 34(_ent(_in))))
		(_port (_int endb 0 0 35(_ent(_in))))
		(_port (_int dadoouta 0 0 36(_ent(_out))))
		(_port (_int dadooutb 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -2 ((_dto i 4 i 0)))))
		(_type (_int ram_type 0 44(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 51(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 51(_arch(_uni))))
		(_sig (_int endb_reg 3 0 52(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 58(_prcs (_simple)(_trgt(7)(8)(9))(_sens(0))(_mon)(_read(1)(2)(3)(4)))))
			(line__74(_arch 1 0 74(_assignment (_trgt(5))(_sens(7)(8))(_mon))))
			(line__76(_arch 2 0 76(_assignment (_trgt(6))(_sens(7)(9))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . DualRegFile 3 -1)
)
I 000049 55 8540          1467556653479 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 57))
	(_version vd0)
	(_time 1467556653480 2016.07.03 11:37:33)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code ebe8e9b9babdbbfdbfedfcb1b3edbde8e9edeeece8)
	(_ent
		(_time 1467531526026)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 63(_ent (_in))))
				(_port (_int saida 2 0 64(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 76(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 77(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 81(_ent (_in))))
				(_port (_int dadoinb 4 0 82(_ent (_in))))
				(_port (_int enda 4 0 83(_ent (_in))))
				(_port (_int endb 4 0 84(_ent (_in))))
				(_port (_int reset -1 0 85(_ent (_in))))
				(_port (_int we -1 0 86(_ent (_in))))
				(_port (_int dadoouta 4 0 87(_ent (_out))))
				(_port (_int dadooutb 4 0 88(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 100(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 101(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 102(_ent (_in))))
				(_port (_int ctrlULA -1 0 103(_ent (_in))))
				(_port (_int entrada32bits 5 0 104(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 105(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 106(_ent (_in))))
				(_port (_int entradaPC 5 0 107(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 108(_ent (_in))))
				(_port (_int ex -1 0 109(_ent (_in))))
				(_port (_int m -1 0 110(_ent (_in))))
				(_port (_int wb -1 0 111(_ent (_in))))
				(_port (_int exsaida -1 0 112(_ent (_out))))
				(_port (_int msaida -1 0 113(_ent (_out))))
				(_port (_int saida2016 6 0 114(_ent (_out))))
				(_port (_int saida2521 6 0 115(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 116(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 117(_ent (_out))))
				(_port (_int saidaPC 5 0 118(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 119(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 120(_ent (_out))))
				(_port (_int sctrlULA -1 0 121(_ent (_out))))
				(_port (_int wbsaida -1 0 122(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 127(_ent (_in))))
				(_port (_int B 7 0 128(_ent (_in))))
				(_port (_int C 7 0 129(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 93(_ent (_in))))
				(_port (_int S -1 0 94(_ent (_in))))
				(_port (_int O -1 0 95(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 183(_comp regestagio2)
		(_port
			((clock)(Dangling_Input_Signal))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp mux1bitx)
		(_port
			((I0)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 34(_ent(_in))))
		(_port (_int ctrlULA -1 0 35(_ent(_in))))
		(_port (_int hazardCtrl -1 0 36(_ent(_in))))
		(_port (_int we -1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 38(_ent(_in))))
		(_port (_int endb 0 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 40(_ent(_in))))
		(_port (_int entradaPC 1 0 41(_ent(_in))))
		(_port (_int exsaida -1 0 42(_ent(_out))))
		(_port (_int msaida -1 0 43(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 44(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 45(_ent(_out))))
		(_port (_int sctrlULA -1 0 46(_ent(_out))))
		(_port (_int wbsaida -1 0 47(_ent(_out))))
		(_port (_int saida2016 0 0 48(_ent(_out))))
		(_port (_int saida2521 0 0 49(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 50(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 51(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 52(_ent(_out))))
		(_port (_int saidaPC 1 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 105(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 127(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int Input4 -1 0 138(_arch(_uni))))
		(_sig (_int NET51 -1 0 139(_arch(_uni))))
		(_sig (_int NET71 -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 141(_arch(_uni))))
		(_sig (_int BUS417 8 0 142(_arch(_uni))))
		(_sig (_int BUS439 8 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 144(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 144(_arch(_uni))))
		(_sig (_int BUS715 9 0 145(_arch(_uni))))
		(_sig (_int C 8 0 146(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(25))(_sens(0)(6)))))
			(line__234(_arch 1 0 234(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(24))(_sens(1)))))
			(line__235(_arch 2 0 235(_assignment (_alias((B)(entradaPC)))(_trgt(27))(_sens(11)))))
			(line__238(_arch 3 0 238(_assignment (_alias((saidaEstagio2)(C)))(_trgt(20))(_sens(32)))))
			(line__243(_arch 4 0 243(_assignment (_trgt(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000049 55 3500          1467556653667 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467556653668 2016.07.03 11:37:33)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code a7a4aaf1a3f1f7b1a3a4b0fdffa1f1a4a4a1a2a0a4)
	(_ent
		(_time 1467532560702)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000049 55 2917          1467556653805 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467556653806 2016.07.03 11:37:33)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 33303f3733656325343624696b3565303635363430)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux5bits
			(_object
				(_port (_int e1 1 0 61(_ent (_in))))
				(_port (_int e2 1 0 62(_ent (_in))))
				(_port (_int op -1 0 63(_ent (_in))))
				(_port (_int saida 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U3 0 86(_comp mux5bits)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlMux5))
			((saida)(saidaEstagio2e3))
		)
		(_use (_implicit)
			(_port
				((e1)(e1))
				((e2)(e2))
				((op)(op))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 94(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 101(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 78(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_trgt(8))(_sens(1)))))
			(line__112(_arch 1 0 112(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__113(_arch 2 0 113(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__118(_arch 3 0 118(_assignment (_trgt(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 4 -1)
)
I 000044 55 2180          1467556653630 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467556653631 2016.07.03 11:37:33)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 787b7778702e2e6e7b7a68232b7e7f7f787f7a7e7f)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000048 55 658           1467556653541 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467556653542 2016.07.03 11:37:33)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 2a29762f7e7c76392a7e3870722d2e2c7e2d2f2d22)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000049 55 663           1467556653601 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467556653602 2016.07.03 11:37:33)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 686b3469653e347b683f7a32306f6c6f606e3c6f6d)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 955           1467556653157 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467556653158 2016.07.03 11:37:33)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code a3a0f1f5a5f5ffb0a1a6b1f9f0a5aaa4a7a4a0a5f7)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000044 55 913           1467556653909 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467556653910 2016.07.03 11:37:33)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 9192cc9f95c7cd82939089cec197c5969496999292)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000044 55 759           1467556653839 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467556653840 2016.07.03 11:37:33)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 52510f5055040e41565040080a5556555154065557)
	(_ent
		(_time 1467556653837)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000045 55 931           1467556670916 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467556670917 2016.07.03 11:37:50)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 09060e0e055f551a0d091b53510e0d0e0a0f5d0e0c)
	(_ent
		(_time 1467556653941)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000049 55 740           1467556653871 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467556653872 2016.07.03 11:37:33)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 72712f7275242e61762560282a7576757a74267577)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
V 000054 55 395           1467556653470 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467556653471 2016.07.03 11:37:33)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code dbd9dc89808d8fcdde88988183dd8edddedcdfdd8d)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 894           1467556653439 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467556653440 2016.07.03 11:37:33)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code bcbeb9e8eaebefaab8eaafe7e9babdbabbbab5baea)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 1835          1467556653510 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 32))
	(_version vd0)
	(_time 1467556653511 2016.07.03 11:37:33)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 0a08000c5e5d591c0c0c19515f0c0b0c0d0c030c5c)
	(_ent
		(_time 1467531216745)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int clock -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 13(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 15(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 16(_ent(_in))))
		(_port (_int entrada32bits 0 0 17(_ent(_in))))
		(_port (_int saidaGPR2521 1 0 18(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 19(_ent(_out))))
		(_port (_int saida2521 1 0 20(_ent(_out))))
		(_port (_int saida2016 1 0 21(_ent(_out))))
		(_port (_int saidaPC 0 0 22(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 23(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 24(_ent(_out))))
		(_port (_int sctrlULA -1 0 25(_ent(_out))))
		(_port (_int wbsaida -1 0 26(_ent(_out))))
		(_port (_int msaida -1 0 27(_ent(_out))))
		(_port (_int exsaida -1 0 28(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 34(_prcs (_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(6)(0)(1)(2)(3)(4)(5)(7)(9)(10)(11(d_20_16))(11(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg2 1 -1)
)
I 000044 55 1241          1467556959742 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467556959743 2016.07.03 11:42:39)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 45424347451216534241561e1043444342434c4313)
	(_ent
		(_time 1467556959740)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 17(_ent(_in))))
		(_port (_int Q5 1 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000045 55 1119          1467556653705 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467556653706 2016.07.03 11:37:33)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code c6c4cc93c59195d0c297d59d93c0c7c0c1c0cfc090)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000044 55 706           1467556653364 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467556653365 2016.07.03 11:37:33)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 6e6c6b6e3e393d796f6b7d353d686b6869696e686d)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000051 55 743           1467556653572 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467556653573 2016.07.03 11:37:33)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 494b424b161e495f494b5a161a4f4b4f404e4d4e4a)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000048 55 781           1467556653324 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467556653325 2016.07.03 11:37:33)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 4f4d4b4d4f184f594f485f151d4c4b484c4919491b)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000047 55 4399          1467556653288 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467556653289 2016.07.03 11:37:33)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 3032333535666727333f256b623734363537333734)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000049 55 769           1467556653188 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467556653189 2016.07.03 11:37:33)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code c2c0c197939597d5c6c3819892c5c7c491c4c3c5c7)
	(_ent
		(_time 1467410329784)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000053 55 772           1467557328058 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 11))
	(_version vd0)
	(_time 1467557328059 2016.07.03 11:48:48)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code fdaafbadacabaaebaffbbba7aff8abfafefbf5fbfc)
	(_ent
		(_time 1467557328056)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . desloc_shamt 1 -1)
)
I 000053 55 1353          1467558015052 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467558015053 2016.07.03 12:00:15)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 8681d78885d0d190d081c0dcd483d08185808e8087)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000049 55 380           1467558648555 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 31))
	(_version vd0)
	(_time 1467558648556 2016.07.03 12:10:48)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 31643d35336761273062266b693767323237343632)
	(_ent
		(_time 1467558648553)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 932           1467559085020 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467559085021 2016.07.03 12:18:05)
	(_source (\./../src/mux3x15bits.vhd\))
	(_parameters tan)
	(_code 1617401015404a051216044c4e1112111515151040)
	(_ent
		(_time 1467559085018)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000049 55 767           1467559156784 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467559156785 2016.07.03 12:19:16)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 6c63386c6c3b397b686d2f363c6b696a3f6a6d6b69)
	(_ent
		(_time 1467559156782)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 1155          1467559621034 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467559621035 2016.07.03 12:27:01)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code e6e8b2b5e5b1b5f0e1e2f5bdb3e0e7e0e1e0efe0b0)
	(_ent
		(_time 1467559621032)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_port (_int D5 0 0 17(_ent(_in))))
		(_port (_int Q5 0 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000044 55 1155          1467559875481 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467559875482 2016.07.03 12:31:15)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code dbd4d8898c8c88cddcdfc8808edddadddcddd2dd8d)
	(_ent
		(_time 1467559621031)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_port (_int D5 0 0 17(_ent(_in))))
		(_port (_int Q5 0 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000044 55 1320          1467559881224 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467559881225 2016.07.03 12:31:21)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 414f4b43451612574643521a144740474647484717)
	(_ent
		(_time 1467559881222)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_port (_int D5 0 0 17(_ent(_in))))
		(_port (_int Q5 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D6 1 0 19(_ent(_in))))
		(_port (_int Q6 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000049 55 8463          1467560036338 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 57))
	(_version vd0)
	(_time 1467560036339 2016.07.03 12:33:56)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 36663532336066206339216c6e3060353530333135)
	(_ent
		(_time 1467560036336)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 5 0 77(_ent (_in))))
				(_port (_int p1 6 0 78(_ent (_in))))
				(_port (_int p2 6 0 79(_ent (_in))))
				(_port (_int p3 6 0 80(_ent (_in))))
				(_port (_int saida 6 0 81(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 8 0 94(_ent (_in))))
				(_port (_int e_2521 8 0 95(_ent (_in))))
				(_port (_int s_op0 -1 0 96(_ent (_in))))
				(_port (_int saida 8 0 97(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 70(_ent (_in))))
				(_port (_int S -1 0 71(_ent (_in))))
				(_port (_int O -1 0 72(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 102(_ent (_in))))
				(_port (_int D2 -1 0 103(_ent (_in))))
				(_port (_int D3 9 0 104(_ent (_in))))
				(_port (_int D4 9 0 105(_ent (_in))))
				(_port (_int D5 9 0 106(_ent (_in))))
				(_port (_int D6 10 0 107(_ent (_in))))
				(_port (_int UCctrl -1 0 108(_ent (_in))))
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int hazardctrl -1 0 110(_ent (_in))))
				(_port (_int Q1 -1 0 111(_ent (_out))))
				(_port (_int Q2 -1 0 112(_ent (_out))))
				(_port (_int Q3 9 0 113(_ent (_out))))
				(_port (_int Q4 9 0 114(_ent (_out))))
				(_port (_int Q5 9 0 115(_ent (_out))))
				(_port (_int Q6 10 0 116(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 63(_ent (_in))))
				(_port (_int shamt 4 0 64(_ent (_in))))
				(_port (_int saida 3 0 65(_ent (_out))))
			)
		)
	)
	(_inst U14 0 142(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2480))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 151(_comp ula)
		(_port
			((e_2016)(BUS2480))
			((e_2521)(BUS2307))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 159(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 166(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 173(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U20 0 181(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2449))
			((D4)(BUS2480))
			((D5)(BUS2457))
			((D6)(BUS2580))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((Q6)(Q6))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
				((D6)(D6))
				((Q6)(Q6))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2580))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U9 0 211(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p3))
			((p3)(p2))
			((saida)(BUS2307))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ULAestagio4 0 0 39(_ent(_in))))
		(_port (_int WBestagio5 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 2 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 2 0 45(_ent(_in))))
		(_port (_int i2016 0 0 46(_ent(_in))))
		(_port (_int i2521 0 0 47(_ent(_in))))
		(_port (_int m_out -1 0 48(_ent(_out))))
		(_port (_int wb_out -1 0 49(_ent(_out))))
		(_port (_int saidaDeslocamento 1 0 50(_ent(_out))))
		(_port (_int saidaMux 0 0 51(_ent(_out))))
		(_port (_int saidaMuxImediato 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 78(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 94(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 107(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 122(_arch(_uni))))
		(_sig (_int NET2509 -1 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 124(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2307 11 0 124(_arch(_uni))))
		(_sig (_int BUS2449 11 0 125(_arch(_uni))))
		(_sig (_int BUS2457 11 0 126(_arch(_uni))))
		(_sig (_int BUS2480 11 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 128(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2580 12 0 128(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 129(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 13 0 129(_arch(_uni))))
		(_sig (_int p1 11 0 130(_arch(_uni))))
		(_sig (_int p2 11 0 131(_arch(_uni))))
		(_sig (_int p3 11 0 132(_arch(_uni))))
		(_sig (_int Q3 11 0 133(_arch(_uni))))
		(_sig (_int Q4 11 0 134(_arch(_uni))))
		(_sig (_int Q5 11 0 135(_arch(_uni))))
		(_sig (_int Q6 12 0 136(_arch(_uni))))
		(_prcs
			(line__224(_arch 0 0 224(_assignment (_alias((p2)(ULAestagio4)))(_trgt(33))(_sens(9)))))
			(line__225(_arch 1 0 225(_assignment (_alias((p3)(WBestagio5)))(_trgt(34))(_sens(10)))))
			(line__226(_arch 2 0 226(_assignment (_alias((p1)(gpr2016)))(_trgt(32))(_sens(12)))))
			(line__227(_arch 3 0 227(_assignment (_alias((p1)(gpr2521)))(_trgt(32))(_sens(13)))))
			(line__228(_arch 4 0 228(_assignment (_alias((op)(hazardCtrl1)))(_trgt(31))(_sens(14)))))
			(line__229(_arch 5 0 229(_assignment (_alias((op)(hazardCtrl2)))(_trgt(31))(_sens(15)))))
			(line__232(_arch 6 0 232(_assignment (_alias((saidaDeslocamento)(Q6)))(_trgt(20))(_sens(38)))))
			(line__233(_arch 7 0 233(_assignment (_alias((saidaMux)(Q4)))(_trgt(21))(_sens(36)))))
			(line__234(_arch 8 0 234(_assignment (_alias((saidaMuxImediato)(Q5)))(_trgt(22))(_sens(37)))))
			(line__235(_arch 9 0 235(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 3500          1467560749901 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467560749902 2016.07.03 12:45:49)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 91c39d9f93c7c187959286cbc997c7929297949692)
	(_ent
		(_time 1467560749899)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000049 55 762           1467560757501 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467560757502 2016.07.03 12:45:57)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 3b6b383e6c6d6c2d693d7d61693d3a3d3f3d6d3c39)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467560757536 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467560757537 2016.07.03 12:45:57)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 5a0a09580e0c0649585f4800095c535d5e5d595c0e)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 767           1467560757569 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467560757570 2016.07.03 12:45:57)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 79287b78232e2c6e7d783a23297e7c7f2a7f787e7c)
	(_ent
		(_time 1467559156781)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467560757601 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467560757602 2016.07.03 12:45:57)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code a8f8acfff6ffa9beaaadb9f3fdaeadaefdaea9aeab)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467560757636 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467560757637 2016.07.03 12:45:57)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code c797c492c59190d19594819d95c1c6c1c3c191c0c5)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467560757675 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467560757676 2016.07.03 12:45:57)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code e7b6e4b4e5b1b0f0e4e8f2bcb5e0e3e1e2e0e4e0e3)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467560757706 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467560757707 2016.07.03 12:45:57)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 06570d00565106100601165c540502010500500052)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467560757735 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467560757736 2016.07.03 12:45:57)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 25742f21257276322420367e762320232222252326)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1356          1467560757764 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467560757765 2016.07.03 12:45:57)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 44144846451213521617021e164240424143474217)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467560757794 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467560757795 2016.07.03 12:45:57)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 64356e64653337726032773f3162656263626d6232)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467560757825 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467560757826 2016.07.03 12:45:57)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 83d28b8d89d5d79586d0c0d9db85d68586848785d5)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8540          1467560757831 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 57))
	(_version vd0)
	(_time 1467560757832 2016.07.03 12:45:57)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 83d38e8c83d5d395d78594d9db85d5808185868480)
	(_ent
		(_time 1467531526026)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 63(_ent (_in))))
				(_port (_int saida 2 0 64(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 76(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 77(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 81(_ent (_in))))
				(_port (_int dadoinb 4 0 82(_ent (_in))))
				(_port (_int enda 4 0 83(_ent (_in))))
				(_port (_int endb 4 0 84(_ent (_in))))
				(_port (_int reset -1 0 85(_ent (_in))))
				(_port (_int we -1 0 86(_ent (_in))))
				(_port (_int dadoouta 4 0 87(_ent (_out))))
				(_port (_int dadooutb 4 0 88(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 100(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 101(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 102(_ent (_in))))
				(_port (_int ctrlULA -1 0 103(_ent (_in))))
				(_port (_int entrada32bits 5 0 104(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 105(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 106(_ent (_in))))
				(_port (_int entradaPC 5 0 107(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 108(_ent (_in))))
				(_port (_int ex -1 0 109(_ent (_in))))
				(_port (_int m -1 0 110(_ent (_in))))
				(_port (_int wb -1 0 111(_ent (_in))))
				(_port (_int exsaida -1 0 112(_ent (_out))))
				(_port (_int msaida -1 0 113(_ent (_out))))
				(_port (_int saida2016 6 0 114(_ent (_out))))
				(_port (_int saida2521 6 0 115(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 116(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 117(_ent (_out))))
				(_port (_int saidaPC 5 0 118(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 119(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 120(_ent (_out))))
				(_port (_int sctrlULA -1 0 121(_ent (_out))))
				(_port (_int wbsaida -1 0 122(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 127(_ent (_in))))
				(_port (_int B 7 0 128(_ent (_in))))
				(_port (_int C 7 0 129(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 93(_ent (_in))))
				(_port (_int S -1 0 94(_ent (_in))))
				(_port (_int O -1 0 95(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 183(_comp regestagio2)
		(_port
			((clock)(Dangling_Input_Signal))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp mux1bitx)
		(_port
			((I0)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 34(_ent(_in))))
		(_port (_int ctrlULA -1 0 35(_ent(_in))))
		(_port (_int hazardCtrl -1 0 36(_ent(_in))))
		(_port (_int we -1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 38(_ent(_in))))
		(_port (_int endb 0 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 40(_ent(_in))))
		(_port (_int entradaPC 1 0 41(_ent(_in))))
		(_port (_int exsaida -1 0 42(_ent(_out))))
		(_port (_int msaida -1 0 43(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 44(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 45(_ent(_out))))
		(_port (_int sctrlULA -1 0 46(_ent(_out))))
		(_port (_int wbsaida -1 0 47(_ent(_out))))
		(_port (_int saida2016 0 0 48(_ent(_out))))
		(_port (_int saida2521 0 0 49(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 50(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 51(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 52(_ent(_out))))
		(_port (_int saidaPC 1 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 105(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 127(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int Input4 -1 0 138(_arch(_uni))))
		(_sig (_int NET51 -1 0 139(_arch(_uni))))
		(_sig (_int NET71 -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 141(_arch(_uni))))
		(_sig (_int BUS417 8 0 142(_arch(_uni))))
		(_sig (_int BUS439 8 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 144(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 144(_arch(_uni))))
		(_sig (_int BUS715 9 0 145(_arch(_uni))))
		(_sig (_int C 8 0 146(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(25))(_sens(0)(6)))))
			(line__234(_arch 1 0 234(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(24))(_sens(1)))))
			(line__235(_arch 2 0 235(_assignment (_alias((B)(entradaPC)))(_trgt(27))(_sens(11)))))
			(line__238(_arch 3 0 238(_assignment (_alias((saidaEstagio2)(C)))(_trgt(20))(_sens(32)))))
			(line__243(_arch 4 0 243(_assignment (_trgt(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000045 55 1835          1467560757862 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 32))
	(_version vd0)
	(_time 1467560757863 2016.07.03 12:45:57)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code a2f3a8f5a5f5f1b4a4a4b1f9f7a4a3a4a5a4aba4f4)
	(_ent
		(_time 1467531216745)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int clock -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 13(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 15(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 16(_ent(_in))))
		(_port (_int entrada32bits 0 0 17(_ent(_in))))
		(_port (_int saidaGPR2521 1 0 18(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 19(_ent(_out))))
		(_port (_int saida2521 1 0 20(_ent(_out))))
		(_port (_int saida2016 1 0 21(_ent(_out))))
		(_port (_int saidaPC 0 0 22(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 23(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 24(_ent(_out))))
		(_port (_int sctrlULA -1 0 25(_ent(_out))))
		(_port (_int wbsaida -1 0 26(_ent(_out))))
		(_port (_int msaida -1 0 27(_ent(_out))))
		(_port (_int exsaida -1 0 28(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 34(_prcs (_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(6)(0)(1)(2)(3)(4)(5)(7)(9)(10)(11(d_20_16))(11(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg2 1 -1)
)
I 000048 55 658           1467560757892 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467560757893 2016.07.03 12:45:57)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code c1919d95c5979dd2c195d39b99c6c5c795c6c4c6c9)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467560757920 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467560757921 2016.07.03 12:45:57)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code e1b0eab2b6b6e1f7e1e3f2beb2e7e3e7e8e6e5e6e2)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000049 55 663           1467560757949 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467560757950 2016.07.03 12:45:57)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 00505d0705565c130057125a580704070806540705)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 2180          1467560757979 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467560757980 2016.07.03 12:45:57)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 1f4f1119494949091c1d0f444c1918181f181d1918)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467560758012 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467560758013 2016.07.03 12:45:58)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 3e6e323a68686e283a3d29646638683d3d383b393d)
	(_ent
		(_time 1467560749898)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467560758042 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467560758043 2016.07.03 12:45:58)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 5e0f555d0e090d485a0f4d050b585f585958575808)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467560758072 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467560758073 2016.07.03 12:45:58)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 7d2d777c7f2a7c6a78286c27287b2b7a7f7b747b28)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467560758102 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467560758103 2016.07.03 12:45:58)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 9ccc969399cb9d8b99c98dc6c99aca9b9e9a9e9aca)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 2917          1467560758133 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467560758134 2016.07.03 12:45:58)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code bbebb7eeeaedebadbcbeace1e3bdedb8bebdbebcb8)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux5bits
			(_object
				(_port (_int e1 1 0 61(_ent (_in))))
				(_port (_int e2 1 0 62(_ent (_in))))
				(_port (_int op -1 0 63(_ent (_in))))
				(_port (_int saida 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U3 0 86(_comp mux5bits)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlMux5))
			((saida)(saidaEstagio2e3))
		)
		(_use (_implicit)
			(_port
				((e1)(e1))
				((e2)(e2))
				((op)(op))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 94(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 101(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 78(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_trgt(8))(_sens(1)))))
			(line__112(_arch 1 0 112(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__113(_arch 2 0 113(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__118(_arch 3 0 118(_assignment (_trgt(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 4 -1)
)
I 000044 55 759           1467560758164 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467560758165 2016.07.03 12:45:58)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code db8b86888c8d87c8dfd9c98183dcdfdcd8dd8fdcde)
	(_ent
		(_time 1467560758162)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 8463          1467560758195 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 57))
	(_version vd0)
	(_time 1467560758196 2016.07.03 12:45:58)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code faaaf6aba8acaaecaff5eda0a2fcacf9f9fcfffdf9)
	(_ent
		(_time 1467560758193)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 5 0 77(_ent (_in))))
				(_port (_int p1 6 0 78(_ent (_in))))
				(_port (_int p2 6 0 79(_ent (_in))))
				(_port (_int p3 6 0 80(_ent (_in))))
				(_port (_int saida 6 0 81(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 8 0 94(_ent (_in))))
				(_port (_int e_2521 8 0 95(_ent (_in))))
				(_port (_int s_op0 -1 0 96(_ent (_in))))
				(_port (_int saida 8 0 97(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 70(_ent (_in))))
				(_port (_int S -1 0 71(_ent (_in))))
				(_port (_int O -1 0 72(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 102(_ent (_in))))
				(_port (_int D2 -1 0 103(_ent (_in))))
				(_port (_int D3 9 0 104(_ent (_in))))
				(_port (_int D4 9 0 105(_ent (_in))))
				(_port (_int D5 9 0 106(_ent (_in))))
				(_port (_int D6 10 0 107(_ent (_in))))
				(_port (_int UCctrl -1 0 108(_ent (_in))))
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int hazardctrl -1 0 110(_ent (_in))))
				(_port (_int Q1 -1 0 111(_ent (_out))))
				(_port (_int Q2 -1 0 112(_ent (_out))))
				(_port (_int Q3 9 0 113(_ent (_out))))
				(_port (_int Q4 9 0 114(_ent (_out))))
				(_port (_int Q5 9 0 115(_ent (_out))))
				(_port (_int Q6 10 0 116(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 63(_ent (_in))))
				(_port (_int shamt 4 0 64(_ent (_in))))
				(_port (_int saida 3 0 65(_ent (_out))))
			)
		)
	)
	(_inst U14 0 142(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2480))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 151(_comp ula)
		(_port
			((e_2016)(BUS2480))
			((e_2521)(BUS2307))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 159(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 166(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 173(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U20 0 181(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2449))
			((D4)(BUS2480))
			((D5)(BUS2457))
			((D6)(BUS2580))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((Q6)(Q6))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
				((D6)(D6))
				((Q6)(Q6))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2580))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U9 0 211(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p3))
			((p3)(p2))
			((saida)(BUS2307))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ULAestagio4 0 0 39(_ent(_in))))
		(_port (_int WBestagio5 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 2 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 2 0 45(_ent(_in))))
		(_port (_int i2016 0 0 46(_ent(_in))))
		(_port (_int i2521 0 0 47(_ent(_in))))
		(_port (_int m_out -1 0 48(_ent(_out))))
		(_port (_int wb_out -1 0 49(_ent(_out))))
		(_port (_int saidaDeslocamento 1 0 50(_ent(_out))))
		(_port (_int saidaMux 0 0 51(_ent(_out))))
		(_port (_int saidaMuxImediato 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 78(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 94(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 107(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 122(_arch(_uni))))
		(_sig (_int NET2509 -1 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 124(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2307 11 0 124(_arch(_uni))))
		(_sig (_int BUS2449 11 0 125(_arch(_uni))))
		(_sig (_int BUS2457 11 0 126(_arch(_uni))))
		(_sig (_int BUS2480 11 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 128(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2580 12 0 128(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 129(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 13 0 129(_arch(_uni))))
		(_sig (_int p1 11 0 130(_arch(_uni))))
		(_sig (_int p2 11 0 131(_arch(_uni))))
		(_sig (_int p3 11 0 132(_arch(_uni))))
		(_sig (_int Q3 11 0 133(_arch(_uni))))
		(_sig (_int Q4 11 0 134(_arch(_uni))))
		(_sig (_int Q5 11 0 135(_arch(_uni))))
		(_sig (_int Q6 12 0 136(_arch(_uni))))
		(_prcs
			(line__224(_arch 0 0 224(_assignment (_alias((p2)(ULAestagio4)))(_trgt(33))(_sens(9)))))
			(line__225(_arch 1 0 225(_assignment (_alias((p3)(WBestagio5)))(_trgt(34))(_sens(10)))))
			(line__226(_arch 2 0 226(_assignment (_alias((p1)(gpr2016)))(_trgt(32))(_sens(12)))))
			(line__227(_arch 3 0 227(_assignment (_alias((p1)(gpr2521)))(_trgt(32))(_sens(13)))))
			(line__228(_arch 4 0 228(_assignment (_alias((op)(hazardCtrl1)))(_trgt(31))(_sens(14)))))
			(line__229(_arch 5 0 229(_assignment (_alias((op)(hazardCtrl2)))(_trgt(31))(_sens(15)))))
			(line__232(_arch 6 0 232(_assignment (_alias((saidaDeslocamento)(Q6)))(_trgt(20))(_sens(38)))))
			(line__233(_arch 7 0 233(_assignment (_alias((saidaMux)(Q4)))(_trgt(21))(_sens(36)))))
			(line__234(_arch 8 0 234(_assignment (_alias((saidaMuxImediato)(Q5)))(_trgt(22))(_sens(37)))))
			(line__235(_arch 9 0 235(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 740           1467560758227 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467560758228 2016.07.03 12:45:58)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 19491c1f154f450a1d4e0b43411e1d1e111f4d1e1c)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 913           1467560758256 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467560758257 2016.07.03 12:45:58)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 29792c2c257f753a2b283176792f7d2e2c2e212a2a)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 931           1467560758288 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467560758289 2016.07.03 12:45:58)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 48184d4b451e145b4c485a12104f4c4f4b4e1c4f4d)
	(_ent
		(_time 1467560758286)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1320          1467560758318 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467560758319 2016.07.03 12:45:58)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 67363467653034716065743c3261666160616e6131)
	(_ent
		(_time 1467559881221)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_port (_int D5 0 0 17(_ent(_in))))
		(_port (_int Q5 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D6 1 0 19(_ent(_in))))
		(_port (_int Q6 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467560758349 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467560758350 2016.07.03 12:45:58)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 86d6d38885d0d190d081c0dcd483d08185808e8087)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 932           1467560758386 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467560758387 2016.07.03 12:45:58)
	(_source (\./../src/mux3x15bits.vhd\))
	(_parameters tan)
	(_code b5e5b0e0b5e3e9a6b1b5a7efedb2b1b2b6b6b6b3e3)
	(_ent
		(_time 1467559085017)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 759           1467560787904 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467560787905 2016.07.03 12:46:27)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 0101000605575d120503135b590605060207550604)
	(_ent
		(_time 1467560787902)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 8463          1467562122990 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 57))
	(_version vd0)
	(_time 1467562122991 2016.07.03 13:08:42)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 27727622237177317228307d7f2171242421222024)
	(_ent
		(_time 1467560758192)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 5 0 77(_ent (_in))))
				(_port (_int p1 6 0 78(_ent (_in))))
				(_port (_int p2 6 0 79(_ent (_in))))
				(_port (_int p3 6 0 80(_ent (_in))))
				(_port (_int saida 6 0 81(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 8 0 94(_ent (_in))))
				(_port (_int e_2521 8 0 95(_ent (_in))))
				(_port (_int s_op0 -1 0 96(_ent (_in))))
				(_port (_int saida 8 0 97(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 70(_ent (_in))))
				(_port (_int S -1 0 71(_ent (_in))))
				(_port (_int O -1 0 72(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 102(_ent (_in))))
				(_port (_int D2 -1 0 103(_ent (_in))))
				(_port (_int D3 9 0 104(_ent (_in))))
				(_port (_int D4 9 0 105(_ent (_in))))
				(_port (_int D5 9 0 106(_ent (_in))))
				(_port (_int D6 10 0 107(_ent (_in))))
				(_port (_int UCctrl -1 0 108(_ent (_in))))
				(_port (_int clock -1 0 109(_ent (_in))))
				(_port (_int hazardctrl -1 0 110(_ent (_in))))
				(_port (_int Q1 -1 0 111(_ent (_out))))
				(_port (_int Q2 -1 0 112(_ent (_out))))
				(_port (_int Q3 9 0 113(_ent (_out))))
				(_port (_int Q4 9 0 114(_ent (_out))))
				(_port (_int Q5 9 0 115(_ent (_out))))
				(_port (_int Q6 10 0 116(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 63(_ent (_in))))
				(_port (_int shamt 4 0 64(_ent (_in))))
				(_port (_int saida 3 0 65(_ent (_out))))
			)
		)
	)
	(_inst U14 0 142(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2480))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 151(_comp ula)
		(_port
			((e_2016)(BUS2480))
			((e_2521)(BUS2307))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 159(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 166(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 173(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U20 0 181(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2449))
			((D4)(BUS2480))
			((D5)(BUS2457))
			((D6)(BUS2580))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((Q6)(Q6))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
				((D6)(D6))
				((Q6)(Q6))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2580))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U9 0 211(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p3))
			((p3)(p2))
			((saida)(BUS2307))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ULAestagio4 0 0 39(_ent(_in))))
		(_port (_int WBestagio5 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 2 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 2 0 45(_ent(_in))))
		(_port (_int i2016 0 0 46(_ent(_in))))
		(_port (_int i2521 0 0 47(_ent(_in))))
		(_port (_int m_out -1 0 48(_ent(_out))))
		(_port (_int wb_out -1 0 49(_ent(_out))))
		(_port (_int saidaDeslocamento 1 0 50(_ent(_out))))
		(_port (_int saidaMux 0 0 51(_ent(_out))))
		(_port (_int saidaMuxImediato 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 78(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 94(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 107(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 122(_arch(_uni))))
		(_sig (_int NET2509 -1 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 124(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2307 11 0 124(_arch(_uni))))
		(_sig (_int BUS2449 11 0 125(_arch(_uni))))
		(_sig (_int BUS2457 11 0 126(_arch(_uni))))
		(_sig (_int BUS2480 11 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 128(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2580 12 0 128(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 129(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 13 0 129(_arch(_uni))))
		(_sig (_int p1 11 0 130(_arch(_uni))))
		(_sig (_int p2 11 0 131(_arch(_uni))))
		(_sig (_int p3 11 0 132(_arch(_uni))))
		(_sig (_int Q3 11 0 133(_arch(_uni))))
		(_sig (_int Q4 11 0 134(_arch(_uni))))
		(_sig (_int Q5 11 0 135(_arch(_uni))))
		(_sig (_int Q6 12 0 136(_arch(_uni))))
		(_prcs
			(line__224(_arch 0 0 224(_assignment (_alias((p2)(ULAestagio4)))(_trgt(33))(_sens(9)))))
			(line__225(_arch 1 0 225(_assignment (_alias((p3)(WBestagio5)))(_trgt(34))(_sens(10)))))
			(line__226(_arch 2 0 226(_assignment (_alias((p1)(gpr2016)))(_trgt(32))(_sens(12)))))
			(line__227(_arch 3 0 227(_assignment (_alias((p1)(gpr2521)))(_trgt(32))(_sens(13)))))
			(line__228(_arch 4 0 228(_assignment (_alias((op)(hazardCtrl1)))(_trgt(31))(_sens(14)))))
			(line__229(_arch 5 0 229(_assignment (_alias((op)(hazardCtrl2)))(_trgt(31))(_sens(15)))))
			(line__232(_arch 6 0 232(_assignment (_alias((saidaDeslocamento)(Q6)))(_trgt(20))(_sens(38)))))
			(line__233(_arch 7 0 233(_assignment (_alias((saidaMux)(Q4)))(_trgt(21))(_sens(36)))))
			(line__234(_arch 8 0 234(_assignment (_alias((saidaMuxImediato)(Q5)))(_trgt(22))(_sens(37)))))
			(line__235(_arch 9 0 235(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000044 55 685           1467562538913 bev
(_unit VHDL (regepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467562538914 2016.07.03 13:15:38)
	(_source (\./../src/reg32bits.vhd\))
	(_parameters tan)
	(_code e9eceebae5bebaffecb8f9b3bbeeebefecefeeefec)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 8928          1467562560245 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 59))
	(_version vd0)
	(_time 1467562560246 2016.07.03 13:16:00)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 3938353d336f692f6d382e63613f6f3a3a3f3c3e3a)
	(_ent
		(_time 1467562560217)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 5 0 79(_ent (_in))))
				(_port (_int p1 6 0 80(_ent (_in))))
				(_port (_int p2 6 0 81(_ent (_in))))
				(_port (_int p3 6 0 82(_ent (_in))))
				(_port (_int saida 6 0 83(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 9 0 102(_ent (_in))))
				(_port (_int e_2521 9 0 103(_ent (_in))))
				(_port (_int s_op0 -1 0 104(_ent (_in))))
				(_port (_int saida 9 0 105(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 72(_ent (_in))))
				(_port (_int S -1 0 73(_ent (_in))))
				(_port (_int O -1 0 74(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 88(_ent (_in))))
				(_port (_int In2 7 0 89(_ent (_in))))
				(_port (_int S -1 0 90(_ent (_in))))
				(_port (_int O 7 0 91(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 110(_ent (_in))))
				(_port (_int D2 -1 0 111(_ent (_in))))
				(_port (_int D3 10 0 112(_ent (_in))))
				(_port (_int D4 10 0 113(_ent (_in))))
				(_port (_int D5 10 0 114(_ent (_in))))
				(_port (_int D6 11 0 115(_ent (_in))))
				(_port (_int UCctrl -1 0 116(_ent (_in))))
				(_port (_int clock -1 0 117(_ent (_in))))
				(_port (_int hazardctrl -1 0 118(_ent (_in))))
				(_port (_int Q1 -1 0 119(_ent (_out))))
				(_port (_int Q2 -1 0 120(_ent (_out))))
				(_port (_int Q3 10 0 121(_ent (_out))))
				(_port (_int Q4 10 0 122(_ent (_out))))
				(_port (_int Q5 10 0 123(_ent (_out))))
				(_port (_int Q6 11 0 124(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 65(_ent (_in))))
				(_port (_int shamt 4 0 66(_ent (_in))))
				(_port (_int saida 3 0 67(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 96(_ent (_in))))
				(_port (_int saidaepc 8 0 97(_ent (_out))))
			)
		)
	)
	(_inst U14 0 150(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2480))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 159(_comp ula)
		(_port
			((e_2016)(BUS2480))
			((e_2521)(BUS2307))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 167(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 174(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 181(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U20 0 189(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2449))
			((D4)(BUS2480))
			((D5)(BUS2457))
			((D6)(BUS2580))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((Q6)(Q6))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
				((D6)(D6))
				((Q6)(Q6))
			)
		)
	)
	(_inst U21 0 208(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2580))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 219(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U9 0 225(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p3))
			((p3)(p2))
			((saida)(BUS2307))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ULAestagio4 0 0 39(_ent(_in))))
		(_port (_int WBestagio5 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaepc 1 0 42(_ent(_in))))
		(_port (_int gpr2016 0 0 43(_ent(_in))))
		(_port (_int gpr2521 0 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 45(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 2 0 45(_ent(_in))))
		(_port (_int hazardCtrl2 2 0 46(_ent(_in))))
		(_port (_int i2016 0 0 47(_ent(_in))))
		(_port (_int i2521 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaDeslocamento 1 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaMuxImediato 0 0 53(_ent(_out))))
		(_port (_int saidaULA 0 0 54(_ent(_out))))
		(_port (_int saidaepc 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 80(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 88(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 102(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 112(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 115(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 130(_arch(_uni))))
		(_sig (_int NET2509 -1 0 131(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2307 12 0 132(_arch(_uni))))
		(_sig (_int BUS2449 12 0 133(_arch(_uni))))
		(_sig (_int BUS2457 12 0 134(_arch(_uni))))
		(_sig (_int BUS2480 12 0 135(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 136(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2580 13 0 136(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 137(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 14 0 137(_arch(_uni))))
		(_sig (_int p1 12 0 138(_arch(_uni))))
		(_sig (_int p2 12 0 139(_arch(_uni))))
		(_sig (_int p3 12 0 140(_arch(_uni))))
		(_sig (_int Q3 12 0 141(_arch(_uni))))
		(_sig (_int Q4 12 0 142(_arch(_uni))))
		(_sig (_int Q5 12 0 143(_arch(_uni))))
		(_sig (_int Q6 13 0 144(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((p2)(ULAestagio4)))(_trgt(35))(_sens(9)))))
			(line__239(_arch 1 0 239(_assignment (_alias((p3)(WBestagio5)))(_trgt(36))(_sens(10)))))
			(line__240(_arch 2 0 240(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(13)))))
			(line__241(_arch 3 0 241(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(14)))))
			(line__242(_arch 4 0 242(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(15)))))
			(line__243(_arch 5 0 243(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(16)))))
			(line__246(_arch 6 0 246(_assignment (_alias((saidaDeslocamento)(Q6)))(_trgt(21))(_sens(40)))))
			(line__247(_arch 7 0 247(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__248(_arch 8 0 248(_assignment (_alias((saidaMuxImediato)(Q5)))(_trgt(23))(_sens(39)))))
			(line__249(_arch 9 0 249(_assignment (_alias((saidaULA)(Q3)))(_trgt(24))(_sens(37)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000044 55 714           1467562909855 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467562909856 2016.07.03 13:21:49)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code e2b6b5b1e5b5b1f4e7b3f2b8b0e5e0e4e7e4e5e4e7)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 8524          1467562950302 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 57))
	(_version vd0)
	(_time 1467562950303 2016.07.03 13:22:30)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code e7e7b1b5e3b1b7f1b3e1f0bdbfe1b1e4e5e1e2e0e4)
	(_ent
		(_time 1467531526026)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 63(_ent (_in))))
				(_port (_int saida 2 0 64(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 76(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 77(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 81(_ent (_in))))
				(_port (_int dadoinb 4 0 82(_ent (_in))))
				(_port (_int enda 4 0 83(_ent (_in))))
				(_port (_int endb 4 0 84(_ent (_in))))
				(_port (_int reset -1 0 85(_ent (_in))))
				(_port (_int we -1 0 86(_ent (_in))))
				(_port (_int dadoouta 4 0 87(_ent (_out))))
				(_port (_int dadooutb 4 0 88(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 100(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 101(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 102(_ent (_in))))
				(_port (_int ctrlULA -1 0 103(_ent (_in))))
				(_port (_int entrada32bits 5 0 104(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 105(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 106(_ent (_in))))
				(_port (_int entradaPC 5 0 107(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 108(_ent (_in))))
				(_port (_int ex -1 0 109(_ent (_in))))
				(_port (_int m -1 0 110(_ent (_in))))
				(_port (_int wb -1 0 111(_ent (_in))))
				(_port (_int exsaida -1 0 112(_ent (_out))))
				(_port (_int msaida -1 0 113(_ent (_out))))
				(_port (_int saida2016 6 0 114(_ent (_out))))
				(_port (_int saida2521 6 0 115(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 116(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 117(_ent (_out))))
				(_port (_int saidaPC 5 0 118(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 119(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 120(_ent (_out))))
				(_port (_int sctrlULA -1 0 121(_ent (_out))))
				(_port (_int wbsaida -1 0 122(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 127(_ent (_in))))
				(_port (_int B 7 0 128(_ent (_in))))
				(_port (_int C 7 0 129(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 93(_ent (_in))))
				(_port (_int S -1 0 94(_ent (_in))))
				(_port (_int O -1 0 95(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 183(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp mux1bitx)
		(_port
			((I0)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 34(_ent(_in))))
		(_port (_int ctrlULA -1 0 35(_ent(_in))))
		(_port (_int hazardCtrl -1 0 36(_ent(_in))))
		(_port (_int we -1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 38(_ent(_in))))
		(_port (_int endb 0 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 40(_ent(_in))))
		(_port (_int entradaPC 1 0 41(_ent(_in))))
		(_port (_int exsaida -1 0 42(_ent(_out))))
		(_port (_int msaida -1 0 43(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 44(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 45(_ent(_out))))
		(_port (_int sctrlULA -1 0 46(_ent(_out))))
		(_port (_int wbsaida -1 0 47(_ent(_out))))
		(_port (_int saida2016 0 0 48(_ent(_out))))
		(_port (_int saida2521 0 0 49(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 50(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 51(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 52(_ent(_out))))
		(_port (_int saidaPC 1 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 105(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 127(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int Input4 -1 0 138(_arch(_uni))))
		(_sig (_int NET51 -1 0 139(_arch(_uni))))
		(_sig (_int NET71 -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 141(_arch(_uni))))
		(_sig (_int BUS417 8 0 142(_arch(_uni))))
		(_sig (_int BUS439 8 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 144(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 144(_arch(_uni))))
		(_sig (_int BUS715 9 0 145(_arch(_uni))))
		(_sig (_int C 8 0 146(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(25))(_sens(0)(6)))))
			(line__234(_arch 1 0 234(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(24))(_sens(1)))))
			(line__235(_arch 2 0 235(_assignment (_alias((B)(entradaPC)))(_trgt(27))(_sens(11)))))
			(line__238(_arch 3 0 238(_assignment (_alias((saidaEstagio2)(C)))(_trgt(20))(_sens(32)))))
			(line__243(_arch 4 0 243(_assignment (_trgt(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000049 55 762           1467562971507 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467562971508 2016.07.03 13:22:51)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code baeee8eeeeecedace8bcfce0e8bcbbbcbebcecbdb8)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467562971529 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467562971530 2016.07.03 13:22:51)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code ca9ec89e9e9c96d9c8cfd89099ccc3cdcecdc9cc9e)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 767           1467562971560 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467562971561 2016.07.03 13:22:51)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code e9bcbabab3bebcfeede8aab3b9eeecefbaefe8eeec)
	(_ent
		(_time 1467559156781)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467562971596 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467562971597 2016.07.03 13:22:51)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 085d0b0e565f091e0a0d19535d0e0d0e5d0e090e0b)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467562971629 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467562971630 2016.07.03 13:22:51)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 287d2c2c257e7f3e7a7b6e727a2e292e2c2e7e2f2a)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467562971660 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467562971661 2016.07.03 13:22:51)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 47134345451110504448521c154043414240444043)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467562971703 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467562971704 2016.07.03 13:22:51)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 76227577262176607671662c247572717570207022)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467562971729 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467562971730 2016.07.03 13:22:51)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 95c1979a95c2c682949086cec69390939292959396)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1356          1467562971760 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467562971761 2016.07.03 13:22:51)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code b4e1b0e0b5e2e3a2e6e7f2eee6b2b0b2b1b3b7b2e7)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467562971791 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467562971792 2016.07.03 13:22:51)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code d480d686d58387c2d082c78f81d2d5d2d3d2ddd282)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467562971826 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467562971827 2016.07.03 13:22:51)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code f3a7f3a3f9a5a7e5f6a0b0a9abf5a6f5f6f4f7f5a5)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8524          1467562971832 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 57))
	(_version vd0)
	(_time 1467562971833 2016.07.03 13:22:51)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code f3a6f6a2f3a5a3e5a7f5e4a9abf5a5f0f1f5f6f4f0)
	(_ent
		(_time 1467531526026)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 63(_ent (_in))))
				(_port (_int saida 2 0 64(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 76(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 77(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 81(_ent (_in))))
				(_port (_int dadoinb 4 0 82(_ent (_in))))
				(_port (_int enda 4 0 83(_ent (_in))))
				(_port (_int endb 4 0 84(_ent (_in))))
				(_port (_int reset -1 0 85(_ent (_in))))
				(_port (_int we -1 0 86(_ent (_in))))
				(_port (_int dadoouta 4 0 87(_ent (_out))))
				(_port (_int dadooutb 4 0 88(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 100(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 101(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 102(_ent (_in))))
				(_port (_int ctrlULA -1 0 103(_ent (_in))))
				(_port (_int entrada32bits 5 0 104(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 105(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 106(_ent (_in))))
				(_port (_int entradaPC 5 0 107(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 108(_ent (_in))))
				(_port (_int ex -1 0 109(_ent (_in))))
				(_port (_int m -1 0 110(_ent (_in))))
				(_port (_int wb -1 0 111(_ent (_in))))
				(_port (_int exsaida -1 0 112(_ent (_out))))
				(_port (_int msaida -1 0 113(_ent (_out))))
				(_port (_int saida2016 6 0 114(_ent (_out))))
				(_port (_int saida2521 6 0 115(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 116(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 117(_ent (_out))))
				(_port (_int saidaPC 5 0 118(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 119(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 120(_ent (_out))))
				(_port (_int sctrlULA -1 0 121(_ent (_out))))
				(_port (_int wbsaida -1 0 122(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 127(_ent (_in))))
				(_port (_int B 7 0 128(_ent (_in))))
				(_port (_int C 7 0 129(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 93(_ent (_in))))
				(_port (_int S -1 0 94(_ent (_in))))
				(_port (_int O -1 0 95(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 183(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp mux1bitx)
		(_port
			((I0)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 34(_ent(_in))))
		(_port (_int ctrlULA -1 0 35(_ent(_in))))
		(_port (_int hazardCtrl -1 0 36(_ent(_in))))
		(_port (_int we -1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 38(_ent(_in))))
		(_port (_int endb 0 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 40(_ent(_in))))
		(_port (_int entradaPC 1 0 41(_ent(_in))))
		(_port (_int exsaida -1 0 42(_ent(_out))))
		(_port (_int msaida -1 0 43(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 44(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 45(_ent(_out))))
		(_port (_int sctrlULA -1 0 46(_ent(_out))))
		(_port (_int wbsaida -1 0 47(_ent(_out))))
		(_port (_int saida2016 0 0 48(_ent(_out))))
		(_port (_int saida2521 0 0 49(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 50(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 51(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 52(_ent(_out))))
		(_port (_int saidaPC 1 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 105(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 127(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int Input4 -1 0 138(_arch(_uni))))
		(_sig (_int NET51 -1 0 139(_arch(_uni))))
		(_sig (_int NET71 -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 141(_arch(_uni))))
		(_sig (_int BUS417 8 0 142(_arch(_uni))))
		(_sig (_int BUS439 8 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 144(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 144(_arch(_uni))))
		(_sig (_int BUS715 9 0 145(_arch(_uni))))
		(_sig (_int C 8 0 146(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(25))(_sens(0)(6)))))
			(line__234(_arch 1 0 234(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(24))(_sens(1)))))
			(line__235(_arch 2 0 235(_assignment (_alias((B)(entradaPC)))(_trgt(27))(_sens(11)))))
			(line__238(_arch 3 0 238(_assignment (_alias((saidaEstagio2)(C)))(_trgt(20))(_sens(32)))))
			(line__243(_arch 4 0 243(_assignment (_trgt(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000045 55 1835          1467562971862 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 32))
	(_version vd0)
	(_time 1467562971863 2016.07.03 13:22:51)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 1246111515454104141401494714131415141b1444)
	(_ent
		(_time 1467531216745)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int clock -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 13(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 15(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 16(_ent(_in))))
		(_port (_int entrada32bits 0 0 17(_ent(_in))))
		(_port (_int saidaGPR2521 1 0 18(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 19(_ent(_out))))
		(_port (_int saida2521 1 0 20(_ent(_out))))
		(_port (_int saida2016 1 0 21(_ent(_out))))
		(_port (_int saidaPC 0 0 22(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 23(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 24(_ent(_out))))
		(_port (_int sctrlULA -1 0 25(_ent(_out))))
		(_port (_int wbsaida -1 0 26(_ent(_out))))
		(_port (_int msaida -1 0 27(_ent(_out))))
		(_port (_int exsaida -1 0 28(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 34(_prcs (_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(6)(0)(1)(2)(3)(4)(5)(7)(9)(10)(11(d_20_16))(11(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg2 1 -1)
)
I 000048 55 658           1467562971893 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467562971894 2016.07.03 13:22:51)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 3164643535676d223165236b693635376536343639)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467562971913 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467562971914 2016.07.03 13:22:51)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 41154343161641574143521e124743474846454642)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000049 55 663           1467562971945 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467562971946 2016.07.03 13:22:51)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 6035356165363c736037723a386764676866346765)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 2180          1467562971976 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467562971977 2016.07.03 13:22:51)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 7f2a797f292929697c7d6f242c7978787f787d7978)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467562972013 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467562972014 2016.07.03 13:22:52)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code aefbaaf8f8f8feb8aaadb9f4f6a8f8adada8aba9ad)
	(_ent
		(_time 1467562972011)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467562972045 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467562972046 2016.07.03 13:22:52)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code ce9acd9b9e999dd8ca9fdd959bc8cfc8c9c8c7c898)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467562972076 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467562972077 2016.07.03 13:22:52)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code edb8efbeefbaecfae8b8fcb7b8ebbbeaefebe4ebb8)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467562972114 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467562972115 2016.07.03 13:22:52)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 0c590d0a095b0d1b09591d56590a5a0b0e0a0e0a5a)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 2923          1467562972145 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467562972146 2016.07.03 13:22:52)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 2b7e2c2e7a7d7b3d2c2e3c71732d7d282e2d2e2c28)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux5bits
			(_object
				(_port (_int e1 1 0 61(_ent (_in))))
				(_port (_int e2 1 0 62(_ent (_in))))
				(_port (_int op -1 0 63(_ent (_in))))
				(_port (_int saida 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U3 0 86(_comp mux5bits)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlMux5))
			((saida)(saidaEstagio2e3))
		)
		(_use (_ent . mux5bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 94(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 101(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 78(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_trgt(8))(_sens(1)))))
			(line__112(_arch 1 0 112(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__113(_arch 2 0 113(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__118(_arch 3 0 118(_assignment (_trgt(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 4 -1)
)
I 000044 55 759           1467562972176 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467562972177 2016.07.03 13:22:52)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 4b1e1d481c1d17584f495911134c4f4c484d1f4c4e)
	(_ent
		(_time 1467560787901)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 8928          1467562972216 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 59))
	(_version vd0)
	(_time 1467562972217 2016.07.03 13:22:52)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 792c7e79732f296f2d786e23217f2f7a7a7f7c7e7a)
	(_ent
		(_time 1467562972214)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 5 0 79(_ent (_in))))
				(_port (_int p1 6 0 80(_ent (_in))))
				(_port (_int p2 6 0 81(_ent (_in))))
				(_port (_int p3 6 0 82(_ent (_in))))
				(_port (_int saida 6 0 83(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 9 0 102(_ent (_in))))
				(_port (_int e_2521 9 0 103(_ent (_in))))
				(_port (_int s_op0 -1 0 104(_ent (_in))))
				(_port (_int saida 9 0 105(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 72(_ent (_in))))
				(_port (_int S -1 0 73(_ent (_in))))
				(_port (_int O -1 0 74(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 88(_ent (_in))))
				(_port (_int In2 7 0 89(_ent (_in))))
				(_port (_int S -1 0 90(_ent (_in))))
				(_port (_int O 7 0 91(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 110(_ent (_in))))
				(_port (_int D2 -1 0 111(_ent (_in))))
				(_port (_int D3 10 0 112(_ent (_in))))
				(_port (_int D4 10 0 113(_ent (_in))))
				(_port (_int D5 10 0 114(_ent (_in))))
				(_port (_int D6 11 0 115(_ent (_in))))
				(_port (_int UCctrl -1 0 116(_ent (_in))))
				(_port (_int clock -1 0 117(_ent (_in))))
				(_port (_int hazardctrl -1 0 118(_ent (_in))))
				(_port (_int Q1 -1 0 119(_ent (_out))))
				(_port (_int Q2 -1 0 120(_ent (_out))))
				(_port (_int Q3 10 0 121(_ent (_out))))
				(_port (_int Q4 10 0 122(_ent (_out))))
				(_port (_int Q5 10 0 123(_ent (_out))))
				(_port (_int Q6 11 0 124(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 65(_ent (_in))))
				(_port (_int shamt 4 0 66(_ent (_in))))
				(_port (_int saida 3 0 67(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 96(_ent (_in))))
				(_port (_int saidaepc 8 0 97(_ent (_out))))
			)
		)
	)
	(_inst U14 0 150(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2480))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 159(_comp ula)
		(_port
			((e_2016)(BUS2480))
			((e_2521)(BUS2307))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 167(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 174(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 181(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U20 0 189(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2449))
			((D4)(BUS2480))
			((D5)(BUS2457))
			((D6)(BUS2580))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
			((Q6)(Q6))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
				((D6)(D6))
				((Q6)(Q6))
			)
		)
	)
	(_inst U21 0 208(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2580))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 219(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U9 0 225(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p3))
			((p3)(p2))
			((saida)(BUS2307))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ULAestagio4 0 0 39(_ent(_in))))
		(_port (_int WBestagio5 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaepc 1 0 42(_ent(_in))))
		(_port (_int gpr2016 0 0 43(_ent(_in))))
		(_port (_int gpr2521 0 0 44(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 45(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 2 0 45(_ent(_in))))
		(_port (_int hazardCtrl2 2 0 46(_ent(_in))))
		(_port (_int i2016 0 0 47(_ent(_in))))
		(_port (_int i2521 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaDeslocamento 1 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaMuxImediato 0 0 53(_ent(_out))))
		(_port (_int saidaULA 0 0 54(_ent(_out))))
		(_port (_int saidaepc 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 80(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 88(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 102(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 112(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 115(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int NET2501 -1 0 130(_arch(_uni))))
		(_sig (_int NET2509 -1 0 131(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 132(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2307 12 0 132(_arch(_uni))))
		(_sig (_int BUS2449 12 0 133(_arch(_uni))))
		(_sig (_int BUS2457 12 0 134(_arch(_uni))))
		(_sig (_int BUS2480 12 0 135(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 136(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2580 13 0 136(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 137(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 14 0 137(_arch(_uni))))
		(_sig (_int p1 12 0 138(_arch(_uni))))
		(_sig (_int p2 12 0 139(_arch(_uni))))
		(_sig (_int p3 12 0 140(_arch(_uni))))
		(_sig (_int Q3 12 0 141(_arch(_uni))))
		(_sig (_int Q4 12 0 142(_arch(_uni))))
		(_sig (_int Q5 12 0 143(_arch(_uni))))
		(_sig (_int Q6 13 0 144(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((p2)(ULAestagio4)))(_trgt(35))(_sens(9)))))
			(line__239(_arch 1 0 239(_assignment (_alias((p3)(WBestagio5)))(_trgt(36))(_sens(10)))))
			(line__240(_arch 2 0 240(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(13)))))
			(line__241(_arch 3 0 241(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(14)))))
			(line__242(_arch 4 0 242(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(15)))))
			(line__243(_arch 5 0 243(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(16)))))
			(line__246(_arch 6 0 246(_assignment (_alias((saidaDeslocamento)(Q6)))(_trgt(21))(_sens(40)))))
			(line__247(_arch 7 0 247(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__248(_arch 8 0 248(_assignment (_alias((saidaMuxImediato)(Q5)))(_trgt(23))(_sens(39)))))
			(line__249(_arch 9 0 249(_assignment (_alias((saidaULA)(Q3)))(_trgt(24))(_sens(37)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 740           1467562972250 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467562972251 2016.07.03 13:22:52)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 99cccf9795cfc58a9dce8bc3c19e9d9e919fcd9e9c)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 913           1467562972283 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467562972284 2016.07.03 13:22:52)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code b8edeeedb5eee4abbab9a0e7e8beecbfbdbfb0bbbb)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 931           1467562972324 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467562972325 2016.07.03 13:22:52)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code e7b2b1b5e5b1bbf4e3e7f5bdbfe0e3e0e4e1b3e0e2)
	(_ent
		(_time 1467562972322)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1320          1467562972359 reg
(_unit VHDL (regestagio3 0 4(reg 0 24))
	(_version vd0)
	(_time 1467562972360 2016.07.03 13:22:52)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 06520700055155100104155d5300070001000f0050)
	(_ent
		(_time 1467559881221)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_port (_int D5 0 0 17(_ent(_in))))
		(_port (_int Q5 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D6 1 0 19(_ent(_in))))
		(_port (_int Q6 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 26(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467562972393 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467562972394 2016.07.03 13:22:52)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 25702221257372337322637f7720732226232d2324)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 932           1467562972431 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467562972432 2016.07.03 13:22:52)
	(_source (\./../src/mux3x15bits.vhd\))
	(_parameters tan)
	(_code 54010356550208475054460e0c5350535757575202)
	(_ent
		(_time 1467559085017)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 714           1467562972462 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467562972463 2016.07.03 13:22:52)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code 732772727524206576226329217471757675747576)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000044 55 1320          1467565104734 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467565104735 2016.07.03 13:58:24)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 9d9ecc92cccace8b9a9f8ec6c89b9c9b9a9b949bcb)
	(_ent
		(_time 1467559881221)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_port (_int D5 0 0 17(_ent(_in))))
		(_port (_int Q5 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D6 1 0 19(_ent(_in))))
		(_port (_int Q6 1 0 20(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000044 55 1241          1467565109601 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467565109602 2016.07.03 13:58:29)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 989acc9795cfcb8e9f9c8bc3cd9e999e9f9e919ece)
	(_ent
		(_time 1467565109599)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 17(_ent(_in))))
		(_port (_int Q5 1 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000049 55 769           1467565216364 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467565216365 2016.07.03 14:00:16)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code a6a1a3f1f3f1f3b1a2a7e5fcf6a1a3a0f5a0a7a1a3)
	(_ent
		(_time 1467565216362)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000045 55 934           1467565257655 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467565257656 2016.07.03 14:00:57)
	(_source (\./../src/mux3x15bits.vhd\))
	(_parameters tan)
	(_code f7a0a2a6f5a1abe4f3f7e5adaff0f3f0f4f4f4f1a1)
	(_ent
		(_time 1467565257653)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000049 55 9509          1467565637806 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467565637807 2016.07.03 14:07:17)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code f3f3a3a2f3a5a3e5a4a6e4a9abf5a5f0f0f5f6f4f0)
	(_ent
		(_time 1467565637803)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U14 0 161(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 170(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 178(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 185(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 9509          1467565646583 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467565646584 2016.07.03 14:07:26)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 313e3535336761276664266b693767323237343632)
	(_ent
		(_time 1467565637802)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U14 0 161(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 170(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 178(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 185(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 762           1467565818142 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467565818143 2016.07.03 14:10:18)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 5b5f09580c0d0c4d095d1d01095d5a5d5f5d0d5c59)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467565818175 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467565818176 2016.07.03 14:10:18)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 7b7f797b2c2d2768797e6921287d727c7f7c787d2f)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 769           1467565818207 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467565818208 2016.07.03 14:10:18)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 9a9fc99598cdcf8d9e9bd9c0ca9d9f9cc99c9b9d9f)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467565818241 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467565818242 2016.07.03 14:10:18)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code c9cd9c9c969ec8dfcbccd8929ccfcccf9ccfc8cfca)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467565818276 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467565818277 2016.07.03 14:10:18)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code e8ecbabbe5bebffebabbaeb2baeee9eeeceebeefea)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467565818323 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467565818324 2016.07.03 14:10:18)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 17131310154140001418024c451013111210141013)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467565818359 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467565818360 2016.07.03 14:10:18)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 36323533666136203631266c643532313530603062)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467565818392 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467565818393 2016.07.03 14:10:18)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 55515756550206425450460e065350535252555356)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1356          1467565818431 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467565818432 2016.07.03 14:10:18)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 8481808a85d2d392d6d7c2ded682808281838782d7)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467565818468 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467565818469 2016.07.03 14:10:18)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code a3a7a1f4a5f4f0b5a7f5b0f8f6a5a2a5a4a5aaa5f5)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467565818500 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467565818501 2016.07.03 14:10:18)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code c3c7c396c99597d5c69080999bc596c5c6c4c7c595)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 8524          1467565818506 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 57))
	(_version vd0)
	(_time 1467565818507 2016.07.03 14:10:18)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code c3c6c697c39593d597c5d4999bc595c0c1c5c6c4c0)
	(_ent
		(_time 1467531526026)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 63(_ent (_in))))
				(_port (_int saida 2 0 64(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 76(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 77(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 81(_ent (_in))))
				(_port (_int dadoinb 4 0 82(_ent (_in))))
				(_port (_int enda 4 0 83(_ent (_in))))
				(_port (_int endb 4 0 84(_ent (_in))))
				(_port (_int reset -1 0 85(_ent (_in))))
				(_port (_int we -1 0 86(_ent (_in))))
				(_port (_int dadoouta 4 0 87(_ent (_out))))
				(_port (_int dadooutb 4 0 88(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 100(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 101(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 102(_ent (_in))))
				(_port (_int ctrlULA -1 0 103(_ent (_in))))
				(_port (_int entrada32bits 5 0 104(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 105(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 106(_ent (_in))))
				(_port (_int entradaPC 5 0 107(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 108(_ent (_in))))
				(_port (_int ex -1 0 109(_ent (_in))))
				(_port (_int m -1 0 110(_ent (_in))))
				(_port (_int wb -1 0 111(_ent (_in))))
				(_port (_int exsaida -1 0 112(_ent (_out))))
				(_port (_int msaida -1 0 113(_ent (_out))))
				(_port (_int saida2016 6 0 114(_ent (_out))))
				(_port (_int saida2521 6 0 115(_ent (_out))))
				(_port (_int saidaGPR2016 6 0 116(_ent (_out))))
				(_port (_int saidaGPR2521 6 0 117(_ent (_out))))
				(_port (_int saidaPC 5 0 118(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 119(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 120(_ent (_out))))
				(_port (_int sctrlULA -1 0 121(_ent (_out))))
				(_port (_int wbsaida -1 0 122(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 127(_ent (_in))))
				(_port (_int B 7 0 128(_ent (_in))))
				(_port (_int C 7 0 129(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 69(_ent (_in))))
				(_port (_int saida 3 0 70(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 93(_ent (_in))))
				(_port (_int S -1 0 94(_ent (_in))))
				(_port (_int O -1 0 95(_ent (_out))))
			)
		)
	)
	(_inst U1 0 155(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 163(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U5 0 183(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016)(saidaGPR2016))
			((saidaGPR2521)(saidaGPR2521))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 210(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 217(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 223(_comp mux1bitx)
		(_port
			((I0)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 34(_ent(_in))))
		(_port (_int ctrlULA -1 0 35(_ent(_in))))
		(_port (_int hazardCtrl -1 0 36(_ent(_in))))
		(_port (_int we -1 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 38(_ent(_in))))
		(_port (_int endb 0 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 40(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 40(_ent(_in))))
		(_port (_int entradaPC 1 0 41(_ent(_in))))
		(_port (_int exsaida -1 0 42(_ent(_out))))
		(_port (_int msaida -1 0 43(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 44(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 45(_ent(_out))))
		(_port (_int sctrlULA -1 0 46(_ent(_out))))
		(_port (_int wbsaida -1 0 47(_ent(_out))))
		(_port (_int saida2016 0 0 48(_ent(_out))))
		(_port (_int saida2521 0 0 49(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 50(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 51(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 52(_ent(_out))))
		(_port (_int saidaPC 1 0 53(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 105(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 127(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int Input4 -1 0 138(_arch(_uni))))
		(_sig (_int NET51 -1 0 139(_arch(_uni))))
		(_sig (_int NET71 -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 141(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 141(_arch(_uni))))
		(_sig (_int BUS417 8 0 142(_arch(_uni))))
		(_sig (_int BUS439 8 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 144(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 144(_arch(_uni))))
		(_sig (_int BUS715 9 0 145(_arch(_uni))))
		(_sig (_int C 8 0 146(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 149(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment (_trgt(25))(_sens(0)(6)))))
			(line__234(_arch 1 0 234(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(24))(_sens(1)))))
			(line__235(_arch 2 0 235(_assignment (_alias((B)(entradaPC)))(_trgt(27))(_sens(11)))))
			(line__238(_arch 3 0 238(_assignment (_alias((saidaEstagio2)(C)))(_trgt(20))(_sens(32)))))
			(line__243(_arch 4 0 243(_assignment (_trgt(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000045 55 1835          1467565818537 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 32))
	(_version vd0)
	(_time 1467565818538 2016.07.03 14:10:18)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code e2e6e0b1e5b5b1f4e4e4f1b9b7e4e3e4e5e4ebe4b4)
	(_ent
		(_time 1467531216745)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int clock -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 13(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 15(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 16(_ent(_in))))
		(_port (_int entrada32bits 0 0 17(_ent(_in))))
		(_port (_int saidaGPR2521 1 0 18(_ent(_out))))
		(_port (_int saidaGPR2016 1 0 19(_ent(_out))))
		(_port (_int saida2521 1 0 20(_ent(_out))))
		(_port (_int saida2016 1 0 21(_ent(_out))))
		(_port (_int saidaPC 0 0 22(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 23(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 24(_ent(_out))))
		(_port (_int sctrlULA -1 0 25(_ent(_out))))
		(_port (_int wbsaida -1 0 26(_ent(_out))))
		(_port (_int msaida -1 0 27(_ent(_out))))
		(_port (_int exsaida -1 0 28(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 34(_prcs (_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(6)(0)(1)(2)(3)(4)(5)(7)(9)(10)(11(d_20_16))(11(d_25_21)))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg2 1 -1)
)
I 000048 55 658           1467565818568 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467565818569 2016.07.03 14:10:18)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 0104540605575d120155135b590605075506040609)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467565818599 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467565818600 2016.07.03 14:10:18)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 20242224767720362022337f732622262927242723)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000049 55 663           1467565818630 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467565818631 2016.07.03 14:10:18)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 4045154345161c534017521a184744474846144745)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 2180          1467565818665 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467565818666 2016.07.03 14:10:18)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 6f6a696e393939796c6d7f343c6968686f686d6968)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467565818706 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467565818707 2016.07.03 14:10:18)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 8e8b8a81d8d8de988a8d99d4d688d88d8d888b898d)
	(_ent
		(_time 1467565818704)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467565818738 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467565818739 2016.07.03 14:10:18)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code ada9aefafcfafebba9fcbef6f8abacabaaaba4abfb)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467565818770 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467565818771 2016.07.03 14:10:18)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code ccc9ce99c99bcddbc999dd9699ca9acbcecac5ca99)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467565818800 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467565818801 2016.07.03 14:10:18)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code ece9eebfe9bbedfbe9b9fdb6b9eabaebeeeaeeeaba)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 2917          1467565818831 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467565818832 2016.07.03 14:10:18)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 0b0e0c0c5a5d5b1d0c0e1c51530d5d080e0d0e0c08)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux5bits
			(_object
				(_port (_int e1 1 0 61(_ent (_in))))
				(_port (_int e2 1 0 62(_ent (_in))))
				(_port (_int op -1 0 63(_ent (_in))))
				(_port (_int saida 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U3 0 86(_comp mux5bits)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlMux5))
			((saida)(saidaEstagio2e3))
		)
		(_use (_implicit)
			(_port
				((e1)(e1))
				((e2)(e2))
				((op)(op))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 94(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 101(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 78(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_trgt(8))(_sens(1)))))
			(line__112(_arch 1 0 112(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__113(_arch 2 0 113(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__118(_arch 3 0 118(_assignment (_trgt(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 4 -1)
)
I 000044 55 759           1467565818862 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467565818863 2016.07.03 14:10:18)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 2a2f7c2f7e7c76392e283870722d2e2d292c7e2d2f)
	(_ent
		(_time 1467565818860)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 9509          1467565818894 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467565818895 2016.07.03 14:10:18)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 494c4e4a431f195f1e1c5e13114f1f4a4a4f4c4e4a)
	(_ent
		(_time 1467565818892)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U14 0 161(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 170(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 178(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 185(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 740           1467565818928 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467565818929 2016.07.03 14:10:18)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 696c3f68653f357a6d3e7b33316e6d6e616f3d6e6c)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 913           1467565818958 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467565818959 2016.07.03 14:10:18)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 888dde8785ded49b8a8990d7d88edc8f8d8f808b8b)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 931           1467565818990 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467565818991 2016.07.03 14:10:18)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code a7a2f1f1a5f1fbb4a3a7b5fdffa0a3a0a4a1f3a0a2)
	(_ent
		(_time 1467565818988)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1241          1467565819021 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467565819022 2016.07.03 14:10:19)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code c6c2c693c59195d0c1c2d59d93c0c7c0c1c0cfc090)
	(_ent
		(_time 1467565109598)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 17(_ent(_in))))
		(_port (_int Q5 1 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467565819054 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467565819055 2016.07.03 14:10:19)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code f5f0f3a5f5a3a2e3a3f2b3afa7f0a3f2f6f3fdf3f4)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 934           1467565819090 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467565819091 2016.07.03 14:10:19)
	(_source (\./../src/mux3x15bits.vhd\))
	(_parameters tan)
	(_code 14114312154248071014064e4c1310131717171242)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 714           1467565819121 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467565819122 2016.07.03 14:10:19)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code 34303531356367223165246e663336323132333231)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000045 55 2051          1467566175005 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467566175006 2016.07.03 14:16:15)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 57015454550004415156440c0251565150515e5101)
	(_ent
		(_time 1467566175003)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000049 55 762           1467566377936 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467566377937 2016.07.03 14:19:37)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 10444517154647064216564a421611161416461712)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467566377974 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467566377975 2016.07.03 14:19:37)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 2f7b2a2a7c79733c2d2a3d757c2926282b282c297b)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 769           1467566378009 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467566378010 2016.07.03 14:19:38)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 5e0b0a5d58090b495a5f1d040e595b580d585f595b)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467566378044 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467566378045 2016.07.03 14:19:38)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 7e2a2c7f7d297f687c7b6f252b787b782b787f787d)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467566378086 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467566378087 2016.07.03 14:19:38)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code acf8f9fbfafafbbafeffeaf6feaaadaaa8aafaabae)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467566378130 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467566378131 2016.07.03 14:19:38)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code cc9999999a9a9bdbcfc3d9979ecbc8cac9cbcfcbc8)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467566378171 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467566378172 2016.07.03 14:19:38)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code fbaea9abffacfbedfbfceba1a9f8fffcf8fdadfdaf)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467566378200 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467566378201 2016.07.03 14:19:38)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 1a4f4a1d4e4d490d1b1f0941491c1f1c1d1d1a1c19)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000064 55 1356          1467566378232 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467566378233 2016.07.03 14:19:38)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 396d6f3c356f6e2f6b6a7f636b3f3d3f3c3e3a3f6a)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467566378263 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467566378264 2016.07.03 14:19:38)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 580d085b550f0b4e5c0e4b030d5e595e5f5e515e0e)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467566378295 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467566378296 2016.07.03 14:19:38)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 782d2a79792e2c6e7d2b3b22207e2d7e7d7f7c7e2e)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 15761         1467566378306 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467566378307 2016.07.03 14:19:38)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 87d3d08883d1d791868085d59edd808485818280848083)
	(_ent
		(_time 1467566378299)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 103(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 105(_ent (_in))))
				(_port (_int ctrlULA -1 0 106(_ent (_in))))
				(_port (_int entrada32bits 5 0 107(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 108(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 109(_ent (_in))))
				(_port (_int entradaPC 5 0 110(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 111(_ent (_in))))
				(_port (_int ex -1 0 112(_ent (_in))))
				(_port (_int m -1 0 113(_ent (_in))))
				(_port (_int wb -1 0 114(_ent (_in))))
				(_port (_int exsaida -1 0 115(_ent (_out))))
				(_port (_int msaida -1 0 116(_ent (_out))))
				(_port (_int saida2016 6 0 117(_ent (_out))))
				(_port (_int saida2521 6 0 118(_ent (_out))))
				(_port (_int saida32bits 5 0 119(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 121(_ent (_out))))
				(_port (_int saidaPC 5 0 122(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 123(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 125(_ent (_out))))
				(_port (_int sctrlULA -1 0 126(_ent (_out))))
				(_port (_int wbsaida -1 0 127(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 132(_ent (_in))))
				(_port (_int B 7 0 133(_ent (_in))))
				(_port (_int C 7 0 134(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 95(_ent (_in))))
				(_port (_int S -1 0 96(_ent (_in))))
				(_port (_int O -1 0 97(_ent (_out))))
			)
		)
	)
	(_inst U1 0 216(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 224(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 244(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 335(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 342(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 348(_comp mux1bitx)
		(_port
			((I0)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 107(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 132(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 139(_arch((i 4)))))
		(_sig (_int Input4 -1 0 143(_arch(_uni))))
		(_sig (_int NET51 -1 0 144(_arch(_uni))))
		(_sig (_int NET71 -1 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 146(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 146(_arch(_uni))))
		(_sig (_int BUS417 8 0 147(_arch(_uni))))
		(_sig (_int BUS439 8 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 149(_arch(_uni))))
		(_sig (_int BUS715 9 0 150(_arch(_uni))))
		(_sig (_int C 8 0 151(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 154(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 157(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 210(_arch(_uni))))
		(_prcs
			(line__222(_arch 0 0 222(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__359(_arch 1 0 359(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__360(_arch 2 0 360(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__363(_arch 3 0 363(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__368(_arch 4 0 368(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000045 55 2051          1467566378340 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467566378341 2016.07.03 14:19:38)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code a6f3f6f1a5f1f5b0a0a7b5fdf3a0a7a0a1a0afa0f0)
	(_ent
		(_time 1467566175002)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
I 000048 55 658           1467566378371 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467566378372 2016.07.03 14:19:38)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code c692c092c5909ad5c692d49c9ec1c2c092c1c3c1ce)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467566378402 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467566378403 2016.07.03 14:19:38)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code e5b0b4b6b6b2e5f3e5e7f6bab6e3e7e3ece2e1e2e6)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
V 000049 55 663           1467566378434 mux1bitx
(_unit VHDL (mux1bitx 0 25(mux1bitx 0 33))
	(_version vd0)
	(_time 1467566378435 2016.07.03 14:19:38)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 04500303055258170453165e5c0300030c02500301)
	(_ent
		(_time 1467556595036)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 2180          1467566378465 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467566378466 2016.07.03 14:19:38)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 237777262075753520213378702524242324212524)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467566378501 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467566378502 2016.07.03 14:19:38)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 4317154043151355474054191b4515404045464440)
	(_ent
		(_time 1467566378499)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467566378533 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467566378534 2016.07.03 14:19:38)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 6237336265353174663371393764636465646b6434)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467566378565 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467566378566 2016.07.03 14:19:38)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 81d5d18fd6d6809684d490dbd487d78683878887d4)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467566378596 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467566378597 2016.07.03 14:19:38)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code a0f4f0f7f6f7a1b7a5f5b1faf5a6f6a7a2a6a2a6f6)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 2917          1467566378628 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467566378629 2016.07.03 14:19:38)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code c0949694c39690d6c7c5d79a98c696c3c5c6c5c7c3)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux5bits
			(_object
				(_port (_int e1 1 0 61(_ent (_in))))
				(_port (_int e2 1 0 62(_ent (_in))))
				(_port (_int op -1 0 63(_ent (_in))))
				(_port (_int saida 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U3 0 86(_comp mux5bits)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlMux5))
			((saida)(saidaEstagio2e3))
		)
		(_use (_implicit)
			(_port
				((e1)(e1))
				((e2)(e2))
				((op)(op))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 94(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 101(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 78(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_trgt(8))(_sens(1)))))
			(line__112(_arch 1 0 112(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__113(_arch 2 0 113(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__118(_arch 3 0 118(_assignment (_trgt(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 4 -1)
)
I 000044 55 759           1467566378660 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467566378661 2016.07.03 14:19:38)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code df8bd88c8c8983ccdbddcd8587d8dbd8dcd98bd8da)
	(_ent
		(_time 1467566378658)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 9509          1467566378694 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467566378695 2016.07.03 14:19:38)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 0e5a5f0958585e18595b19545608580d0d080b090d)
	(_ent
		(_time 1467566378692)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U14 0 161(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 170(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 178(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 185(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 740           1467566378730 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467566378731 2016.07.03 14:19:38)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 2d792d287c7b713e297a3f77752a292a252b792a28)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 913           1467566378761 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467566378762 2016.07.03 14:19:38)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 4c184c4f1a1a105f4e4d54131c4a184b494b444f4f)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
I 000045 55 931           1467566378792 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467566378793 2016.07.03 14:19:38)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 6c386c6d3a3a307f686c7e36346b686b6f6a386b69)
	(_ent
		(_time 1467566378790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1241          1467566378827 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467566378828 2016.07.03 14:19:38)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 8bdedd85dcdcd89d8c8f98d0de8d8a8d8c8d828ddd)
	(_ent
		(_time 1467565109598)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 17(_ent(_in))))
		(_port (_int Q5 1 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467566378860 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467566378861 2016.07.03 14:19:38)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code aafefafdfefcfdbcfcadecf0f8affcada9aca2acab)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 934           1467566378898 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467566378899 2016.07.03 14:19:38)
	(_source (\./../src/mux3x15bits.vhd\))
	(_parameters tan)
	(_code c99dc99dc59f95dacdc9db9391cecdcecacacacf9f)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 714           1467566378928 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467566378929 2016.07.03 14:19:38)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code e9bcbfbae5bebaffecb8f9b3bbeeebefecefeeefec)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 9509          1467567862417 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467567862418 2016.07.03 14:44:22)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code d5d5d086d38385c38280c28f8dd383d6d6d3d0d2d6)
	(_ent
		(_time 1467566378691)
	)
	(_comp
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int I0 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U14 0 161(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 170(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U17 0 178(_comp mux1bitx)
		(_port
			((I0)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U18 0 185(_comp mux1bitx)
		(_port
			((I0)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_implicit)
			(_port
				((I0)(I0))
				((S)(S))
				((O)(O))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000051 55 669           1467568001517 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467568001518 2016.07.03 14:46:41)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 2a247e2f7e7c7639297c32757a2d7b2c2f2d282c7c)
	(_ent
		(_time 1467568001515)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000051 55 669           1467568003073 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467568003074 2016.07.03 14:46:43)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 454b17464513195646135d1a154214434042474313)
	(_ent
		(_time 1467568001514)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int In2 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000051 55 625           1467568556003 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467568556004 2016.07.03 14:55:56)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 1f4f4d194c49430c1c4907404f184e191a181d1949)
	(_ent
		(_time 1467568556001)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000051 55 625           1467568558347 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467568558348 2016.07.03 14:55:58)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 4616444545101a5545105e19164117404341444010)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000051 55 625           1467568609398 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467568609399 2016.07.03 14:56:49)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code bde8efe8ecebe1aebeeba5e2edbaecbbb8babfbbeb)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000049 55 9538          1467568695097 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467568695098 2016.07.03 14:58:15)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 74737474732224622321632e2c7222777772717377)
	(_ent
		(_time 1467566378691)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 184(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 762           1467568716024 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467568716025 2016.07.03 14:58:36)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code 3e3e3d3b6e6869286c3878646c383f383a3868393c)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000044 55 955           1467568716059 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467568716060 2016.07.03 14:58:36)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code 5d5d0e5f0c0b014e5f584f070e5b545a595a5e5b09)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
I 000049 55 769           1467568716094 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467568716095 2016.07.03 14:58:36)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 7c7d7e7d7c2b296b787d3f262c7b797a2f7a7d7b79)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
I 000049 55 944           1467568716131 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467568716132 2016.07.03 14:58:36)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 9c9c989399cb9d8a9e998dc7c99a999ac99a9d9a9f)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
I 000064 55 1388          1467568716175 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467568716176 2016.07.03 14:58:36)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code cbcbc89e9c9d9cdd99988d9199cdcacdcfcd9dccc9)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000047 55 4399          1467568716222 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467568716223 2016.07.03 14:58:36)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code f9f8faa9f5afaeeefaf6eca2abfefdfffcfefafefd)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
I 000048 55 781           1467568716257 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467568716258 2016.07.03 14:58:36)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code 2829232c767f283e282f38727a2b2c2f2b2e7e2e7c)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
I 000044 55 706           1467568716294 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467568716295 2016.07.03 14:58:36)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code 4849424a451f1b5f494d5b131b4e4d4e4f4f484e4b)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000064 55 1356          1467568716331 deslocador_combinatorio
(_unit VHDL (desloc 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467568716332 2016.07.03 14:58:36)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 67676b67653130713534213d356163616260646134)
	(_ent
		(_time 1467484436069)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000044 55 894           1467568716370 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467568716371 2016.07.03 14:58:36)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 96979c9995c1c58092c085cdc390979091909f90c0)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467568716407 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467568716408 2016.07.03 14:58:36)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code b5b4bde1b9e3e1a3b0e6f6efedb3e0b3b0b2b1b3e3)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000049 55 15882         1467568716428 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467568716429 2016.07.03 14:58:36)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code c5c5c891c39395d3c4c2c795dc9fc2c6c7c3c0c2c6c2c1)
	(_ent
		(_time 1467566378298)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 95(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 96(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 97(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 98(_ent (_in))))
				(_port (_int ctrlULA -1 0 99(_ent (_in))))
				(_port (_int entrada32bits 5 0 100(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 101(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 102(_ent (_in))))
				(_port (_int entradaPC 5 0 103(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 104(_ent (_in))))
				(_port (_int ex -1 0 105(_ent (_in))))
				(_port (_int m -1 0 106(_ent (_in))))
				(_port (_int wb -1 0 107(_ent (_in))))
				(_port (_int exsaida -1 0 108(_ent (_out))))
				(_port (_int msaida -1 0 109(_ent (_out))))
				(_port (_int saida2016 6 0 110(_ent (_out))))
				(_port (_int saida2521 6 0 111(_ent (_out))))
				(_port (_int saida32bits 5 0 112(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 113(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 114(_ent (_out))))
				(_port (_int saidaPC 5 0 115(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 116(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 117(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 118(_ent (_out))))
				(_port (_int sctrlULA -1 0 119(_ent (_out))))
				(_port (_int wbsaida -1 0 120(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 125(_ent (_in))))
				(_port (_int B 7 0 126(_ent (_in))))
				(_port (_int C 7 0 127(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
		(mux1bitx
			(_object
				(_port (_int In1 -1 0 132(_ent (_in))))
				(_port (_int In2 -1 0 133(_ent (_in))))
				(_port (_int S -1 0 134(_ent (_in))))
				(_port (_int O -1 0 135(_ent (_out))))
			)
		)
	)
	(_inst U1 0 217(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 225(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 245(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U6 0 336(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 343(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_inst U8 0 349(_comp mux1bitx)
		(_port
			((In1)(Dangling_Input_Signal))
			((In2)(Dangling_Input_Signal))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux1bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 100(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 101(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 125(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 140(_arch((i 4)))))
		(_sig (_int Input4 -1 0 144(_arch(_uni))))
		(_sig (_int NET51 -1 0 145(_arch(_uni))))
		(_sig (_int NET71 -1 0 146(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 147(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 147(_arch(_uni))))
		(_sig (_int BUS417 8 0 148(_arch(_uni))))
		(_sig (_int BUS439 8 0 149(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 150(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 150(_arch(_uni))))
		(_sig (_int BUS715 9 0 151(_arch(_uni))))
		(_sig (_int C 8 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 210(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 211(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__361(_arch 1 0 361(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__362(_arch 2 0 362(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__365(_arch 3 0 365(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__370(_arch 4 0 370(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000045 55 2051          1467568716476 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467568716477 2016.07.03 14:58:36)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 0302080505545015050210585605020504050a0555)
	(_ent
		(_time 1467566175002)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
V 000048 55 658           1467568716528 mux1bit
(_unit VHDL (mux1bit 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467568716529 2016.07.03 14:58:36)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 32326f3635646e21326620686a353634663537353a)
	(_ent
		(_time 1467517482205)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000051 55 743           1467568716573 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467568716574 2016.07.03 14:58:36)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code 61606b61363661776163723e326763676866656662)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
I 000051 55 625           1467568716607 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467568716608 2016.07.03 14:58:36)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code 8080dd8f85d6dc9383d698dfd087d18685878286d6)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
I 000044 55 2180          1467568716648 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467568716649 2016.07.03 14:58:36)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code afafa1f9f9f9f9b9acadbff4fca9a8a8afa8ada9a8)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467568716691 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467568716692 2016.07.03 14:58:36)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code cecec29a98989ed8cacdd99496c898cdcdc8cbc9cd)
	(_ent
		(_time 1467568716689)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
I 000045 55 1119          1467568716731 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467568716732 2016.07.03 14:58:36)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code fdfcf6adacaaaeebf9aceea6a8fbfcfbfafbf4fbab)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
I 000059 55 828           1467568716765 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467568716766 2016.07.03 14:58:36)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 1c1c4e1b194b1d0b19490d46491a4a1b1e1a151a49)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
I 000055 55 812           1467568716796 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467568716797 2016.07.03 14:58:36)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code 3c3c6e39396b3d2b39692d66693a6a3b3e3a3e3a6a)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(3)(2))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
I 000049 55 2917          1467568716827 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467568716828 2016.07.03 14:58:36)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 5b5b0f590a0d0b4d5c5e4c01035d0d585e5d5e5c58)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux5bits
			(_object
				(_port (_int e1 1 0 61(_ent (_in))))
				(_port (_int e2 1 0 62(_ent (_in))))
				(_port (_int op -1 0 63(_ent (_in))))
				(_port (_int saida 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U3 0 86(_comp mux5bits)
		(_port
			((e1)(e1))
			((e2)(e2))
			((op)(ctrlMux5))
			((saida)(saidaEstagio2e3))
		)
		(_use (_implicit)
			(_port
				((e1)(e1))
				((e2)(e2))
				((op)(op))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 94(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 101(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 78(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_trgt(8))(_sens(1)))))
			(line__112(_arch 1 0 112(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__113(_arch 2 0 113(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__118(_arch 3 0 118(_assignment (_trgt(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 4 -1)
)
I 000044 55 759           1467568716860 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467568716861 2016.07.03 14:58:36)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code 7a7a7f7a2e2c26697e786820227d7e7d797c2e7d7f)
	(_ent
		(_time 1467568716858)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
I 000049 55 9538          1467568716893 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467568716894 2016.07.03 14:58:36)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 9999cd9793cfc98fcecc8ec3c19fcf9a9a9f9c9e9a)
	(_ent
		(_time 1467568716891)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(mux5bitx
			(_object
				(_port (_int In1 7 0 86(_ent (_in))))
				(_port (_int In2 7 0 87(_ent (_in))))
				(_port (_int S -1 0 88(_ent (_in))))
				(_port (_int O 7 0 89(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(regEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 5 0 78(_ent (_in))))
				(_port (_int e2 5 0 79(_ent (_in))))
				(_port (_int op 6 0 80(_ent (_in))))
				(_port (_int saida 5 0 81(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 184(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U19 0 192(_comp mux5bitx)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux5bitx)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U21 0 200(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U3 0 211(_comp regEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . regEPC)
		)
	)
	(_inst U4 0 217(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 226(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 86(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
V 000049 55 740           1467568716927 mux1bitx
(_unit VHDL (mux5bitx 0 5(mux1bitx 0 13))
	(_version vd0)
	(_time 1467568716928 2016.07.03 14:58:36)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code b9b9bcecb5efe5aabdeeabe3e1bebdbeb1bfedbebc)
	(_ent
		(_time 1467556595475)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bitx 1 -1)
)
I 000044 55 913           1467568716959 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467568716960 2016.07.03 14:58:36)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code d8d8dd8bd58e84cbdad9c08788de8cdfdddfd0dbdb)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
V 000045 55 931           1467568716990 mux3
(_unit VHDL (mux5bits 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467568716991 2016.07.03 14:58:36)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code f7f7f2a6f5a1abe4f3f7e5adaff0f3f0f4f1a3f0f2)
	(_ent
		(_time 1467568716988)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
I 000044 55 1241          1467568717021 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467568717022 2016.07.03 14:58:37)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code 16174611154145001112054d4310171011101f1040)
	(_ent
		(_time 1467565109598)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 17(_ent(_in))))
		(_port (_int Q5 1 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
I 000053 55 1353          1467568717055 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467568717056 2016.07.03 14:58:37)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code 45451347451312531342031f1740134246434d4344)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
I 000045 55 962           1467568717096 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467568717097 2016.07.03 14:58:37)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 64646265653238776064763e3c6360636767676232)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 714           1467568717128 bev
(_unit VHDL (regepc 0 4(bev 1 11))
	(_version vd0)
	(_time 1467568717129 2016.07.03 14:58:37)
	(_source (\./../src/reg32bits.vhd\(\./../src/reg32bitsEPC.vhd\)))
	(_parameters tan)
	(_code 8485d48a85d3d79281d594ded68386828182838281)
	(_ent
		(_time 1467562482489)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000064 55 1359          1467568803037 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467568803038 2016.07.03 15:00:03)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code 26727022257071302476607c742070207220242022)
	(_ent
		(_time 1467568803035)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
I 000048 55 661           1467568835627 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467568835628 2016.07.03 15:00:35)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code 686d6d69653e347b683c7a32306f6c6b6a6f606b69)
	(_ent
		(_time 1467568835625)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
I 000053 55 752           1467568916232 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467568916233 2016.07.03 15:01:56)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 4948184a451f155a4a1f5116194c1f4a4c4f4b4f40)
	(_ent
		(_time 1467568916230)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
I 000044 55 694           1467568954767 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467568954768 2016.07.03 15:02:34)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code cccb9c999a9b9fdfcf99de969fcac5cbc8cbcfcac9)
	(_ent
		(_time 1467568954765)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
I 000049 55 15777         1467569052402 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467569052403 2016.07.03 15:04:12)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 353b393133636523343237672c6f323637333032363231)
	(_ent
		(_time 1467566378298)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 103(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 105(_ent (_in))))
				(_port (_int ctrlULA -1 0 106(_ent (_in))))
				(_port (_int entrada32bits 5 0 107(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 108(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 109(_ent (_in))))
				(_port (_int entradaPC 5 0 110(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 111(_ent (_in))))
				(_port (_int ex -1 0 112(_ent (_in))))
				(_port (_int m -1 0 113(_ent (_in))))
				(_port (_int wb -1 0 114(_ent (_in))))
				(_port (_int exsaida -1 0 115(_ent (_out))))
				(_port (_int msaida -1 0 116(_ent (_out))))
				(_port (_int saida2016 6 0 117(_ent (_out))))
				(_port (_int saida2521 6 0 118(_ent (_out))))
				(_port (_int saida32bits 5 0 119(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 121(_ent (_out))))
				(_port (_int saidaPC 5 0 122(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 123(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 125(_ent (_out))))
				(_port (_int sctrlULA -1 0 126(_ent (_out))))
				(_port (_int wbsaida -1 0 127(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 95(_ent (_in))))
				(_port (_int S -1 0 96(_ent (_in))))
				(_port (_int O -1 0 97(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 132(_ent (_in))))
				(_port (_int B 7 0 133(_ent (_in))))
				(_port (_int C 7 0 134(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 216(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 224(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 244(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 335(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 342(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 349(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 107(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 132(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 139(_arch((i 4)))))
		(_sig (_int Input4 -1 0 143(_arch(_uni))))
		(_sig (_int NET51 -1 0 144(_arch(_uni))))
		(_sig (_int NET71 -1 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 146(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 146(_arch(_uni))))
		(_sig (_int BUS417 8 0 147(_arch(_uni))))
		(_sig (_int BUS439 8 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 149(_arch(_uni))))
		(_sig (_int BUS715 9 0 150(_arch(_uni))))
		(_sig (_int C 8 0 151(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 154(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 157(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 210(_arch(_uni))))
		(_prcs
			(line__222(_arch 0 0 222(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__359(_arch 1 0 359(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__360(_arch 2 0 360(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__363(_arch 3 0 363(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__368(_arch 4 0 368(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
I 000049 55 9567          1467569089920 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467569089921 2016.07.03 15:04:49)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code c1c69695c39791d79694d69b99c797c2c2c7c4c6c2)
	(_ent
		(_time 1467568716890)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 86(_ent (_in))))
				(_port (_int e2 6 0 87(_ent (_in))))
				(_port (_int op 7 0 88(_ent (_in))))
				(_port (_int saida 6 0 89(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 78(_ent (_in))))
				(_port (_int In2 5 0 79(_ent (_in))))
				(_port (_int S -1 0 80(_ent (_in))))
				(_port (_int O 5 0 81(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 184(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 192(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 203(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 212(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 229(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 237(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 78(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 86(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
I 000049 55 3044          1467569154549 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467569154550 2016.07.03 15:05:54)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code 32353f3633646224353325686a3464313734373531)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
I 000045 55 934           1467569185025 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467569185026 2016.07.03 15:06:25)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 4648444545101a554246541c1e414241454545414e)
	(_ent
		(_time 1467569185023)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000049 55 762           1467569481865 behavior
(_unit VHDL (deslocador2 0 5(behavior 0 11))
	(_version vd0)
	(_time 1467569481866 2016.07.03 15:11:21)
	(_source (\./../src/deslocador2.vhd\))
	(_parameters tan)
	(_code c2c5c097c59495d490c4849890c4c3c4c6c494c5c0)
	(_ent
		(_time 1467410329320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_alias((saida)(entrada(d_29_0))(entrada(d_31_30))))(_trgt(1))(_sens(0(d_31_30))(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000044 55 955           1467569481899 bev
(_unit VHDL (mux32bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467569481900 2016.07.03 15:11:21)
	(_source (\./../src/mux32bits.vhd\))
	(_parameters tan)
	(_code f1f6a3a0f5a7ade2f3f4e3aba2f7f8f6f5f6f2f7a5)
	(_ent
		(_time 1467486612961)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(33686019 33686018 33686018 33686018 33686018 50463234 33686019 33686018)
	)
	(_model . bev 1 -1)
)
V 000049 55 769           1467569481932 behavior
(_unit VHDL (ula 0 5(behavior 0 13))
	(_version vd0)
	(_time 1467569481933 2016.07.03 15:11:21)
	(_source (\./../src/ula.vhd\))
	(_parameters tan)
	(_code 10161217434745071411534a401715164316111715)
	(_ent
		(_time 1467565216361)
	)
	(_object
		(_port (_int s_op0 -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e_2521 0 0 7(_ent(_in))))
		(_port (_int e_2016 0 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(ulas(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavior 1 -1)
)
V 000049 55 944           1467569481966 behavior
(_unit VHDL (concatena 0 5(behavior 0 10))
	(_version vd0)
	(_time 1467569481967 2016.07.03 15:11:21)
	(_source (\./../src/concatena.vhd\))
	(_parameters tan)
	(_code 2f282b2b2f782e392d2a3e747a292a297a292e292c)
	(_ent
		(_time 1467417575230)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 12(_prcs (_simple)(_trgt(1))(_sens(0(d_31_26)))(_read(0(d_15_0))(0(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 515)
		(33686018 771)
		(33686018 514)
		(50463234 514)
		(50463234 770)
		(33686019 771)
		(33751555 771)
		(33751554 514)
		(33751554 515)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavior 1 -1)
)
V 000064 55 1388          1467569482003 deslocador_combinatorio
(_unit VHDL (deslocador_combinatorio 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467569482004 2016.07.03 15:11:22)
	(_source (\./../src/deslocador_combinatorio.vhd\))
	(_parameters tan)
	(_code 4f484c4d1c1918591d1c09151d494e494b4919484d)
	(_ent
		(_time 1467417023355)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(4)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000047 55 4399          1467569482050 testes
(_unit VHDL (testes 0 28(testes 1 43))
	(_version vd0)
	(_time 1467569482051 2016.07.03 15:11:22)
	(_source (\./../compile/testes.vhd\(\./../compile/estagio1.vhd\)))
	(_parameters tan)
	(_code 7e787d7f2e2829697d716b252c797a787b797d797a)
	(_ent
		(_time 1467486156389)
	)
	(_comp
		(somapc4
			(_object
				(_port (_int A 6 1 78(_ent (_in))))
				(_port (_int C 6 1 79(_ent (_out))))
			)
		)
		(regpc
			(_object
				(_gen (_int NumeroBits -2 1 68(_ent((i 32)))))
				(_port (_int D 5 1 71(_ent (_in))))
				(_port (_int hazardctrl -1 1 72(_ent (_in))))
				(_port (_int Q 5 1 73(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 2 1 49(_ent (_in))))
				(_port (_int e2 2 1 50(_ent (_in))))
				(_port (_int op 3 1 51(_ent (_in))))
				(_port (_int saida 2 1 52(_ent (_out))))
			)
		)
		(regestagio1
			(_object
				(_port (_int D1 4 1 57(_ent (_in))))
				(_port (_int D2 4 1 58(_ent (_in))))
				(_port (_int UCctrl -1 1 59(_ent (_in))))
				(_port (_int clock -1 1 60(_ent (_in))))
				(_port (_int hazardctrl -1 1 61(_ent (_in))))
				(_port (_int Q1 4 1 62(_ent (_out))))
				(_port (_int Q2 4 1 63(_ent (_out))))
			)
		)
	)
	(_inst U1 1 97(_comp somapc4)
		(_port
			((A)(A))
			((C)(BUS332))
		)
		(_use (_ent . somapc4)
		)
	)
	(_inst U2 1 103(_comp regpc)
		(_port
			((D)(BUS269))
			((hazardctrl)(hazardctrlPC))
			((Q)(A))
		)
		(_use (_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((D)(D))
				((hazardctrl)(hazardctrl))
				((Q)(Q))
			)
		)
	)
	(_inst U3 1 110(_comp mux32bits)
		(_port
			((e1)(BUS332))
			((e2)(e2))
			((op)(op))
			((saida)(BUS269))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U4 1 118(_comp regestagio1)
		(_port
			((D1)(BUS332))
			((D2)(D2))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(Q1))
			((Q2)(Q2))
		)
		(_use (_ent . regestagio1)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
			)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int hazardctrl -1 0 32(_ent(_in))))
		(_port (_int hazardctrlPC -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entEstagio2 0 0 34(_ent(_in))))
		(_port (_int entradaCache 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 1 0 36(_ent(_in))))
		(_port (_int endereco 0 0 37(_ent(_out))))
		(_port (_int instrucao 0 0 38(_ent(_out))))
		(_port (_int saidaCache 0 0 39(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 49(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 78(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 85(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int A 7 1 85(_arch(_uni))))
		(_sig (_int BUS269 7 1 86(_arch(_uni))))
		(_sig (_int BUS332 7 1 87(_arch(_uni))))
		(_sig (_int D2 7 1 88(_arch(_uni))))
		(_sig (_int e2 7 1 89(_arch(_uni))))
		(_sig (_int Q1 7 1 90(_arch(_uni))))
		(_sig (_int Q2 7 1 91(_arch(_uni))))
		(_prcs
			(line__133(_arch 0 1 133(_assignment (_alias((e2)(entEstagio2)))(_trgt(14))(_sens(4)))))
			(line__134(_arch 1 1 134(_assignment (_alias((D2)(entradaCache)))(_trgt(13))(_sens(5)))))
			(line__137(_arch 2 1 137(_assignment (_alias((endereco)(Q1)))(_trgt(7))(_sens(15)))))
			(line__138(_arch 3 1 138(_assignment (_alias((instrucao)(Q2)))(_trgt(8))(_sens(16)))))
			(line__139(_arch 4 1 139(_assignment (_alias((saidaCache)(A)))(_trgt(9))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testes 5 -1)
)
V 000048 55 781           1467569482090 somapc4
(_unit VHDL (somapc4 0 6(somapc4 0 13))
	(_version vd0)
	(_time 1467569482091 2016.07.03 15:11:22)
	(_source (\./../src/somapc4.vhd\))
	(_parameters tan)
	(_code acaaa8fba9fbacbaacabbcf6feafa8abafaafaaaf8)
	(_ent
		(_time 1467482857223)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int C 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131587)
	)
	(_model . somapc4 1 -1)
)
V 000044 55 706           1467569482129 reg
(_unit VHDL (regpc 0 4(reg 0 12))
	(_version vd0)
	(_time 1467569482130 2016.07.03 15:11:22)
	(_source (\./../src/regpc.vhd\))
	(_parameters tan)
	(_code cccac9999a9b9fdbcdc9df979fcac9cacbcbcccacf)
	(_ent
		(_time 1467483594764)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D 0 0 7(_ent(_in))))
		(_port (_int Q 0 0 8(_ent(_out))))
		(_prcs
			(registrar(_arch 0 0 14(_prcs (_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000064 55 1359          1467569482173 deslocador_combinatorio
(_unit VHDL (desc_comb 0 25(deslocador_combinatorio 0 37))
	(_version vd0)
	(_time 1467569482174 2016.07.03 15:11:22)
	(_source (\./../src/des_comb.vhd\))
	(_parameters tan)
	(_code fbfcf8abacadacedf9abbda1a9fdadfdaffdf9fdff)
	(_ent
		(_time 1467568803034)
	)
	(_object
		(_gen (_int Tprop -1 0 27 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -2 ((_dto i 4 i 0)))))
		(_port (_int NBD_v 0 0 30(_ent(_in))))
		(_port (_int DE -2 0 31(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -2 ((_dto i 31 i 0)))))
		(_port (_int I 1 0 32(_ent(_in))))
		(_port (_int O 1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -2 ((_dto i 31 i 0)))))
		(_cnst (_int Zer 2 0 40(_arch((_others(i 2))))))
		(_sig (_int NBD -3 0 41(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment (_trgt(4))(_sens(0))(_mon))))
			(line__46(_arch 1 0 46(_assignment (_trgt(3))(_sens(1)(2)(4)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . deslocador_combinatorio 2 -1)
)
V 000044 55 894           1467569482218 reg
(_unit VHDL (regestagio1 0 4(reg 0 16))
	(_version vd0)
	(_time 1467569482219 2016.07.03 15:11:22)
	(_source (\./../src/regestagio1.vhd\))
	(_parameters tan)
	(_code 292f232d257e7a3f2d7f3a727c2f282f2e2f202f7f)
	(_ent
		(_time 1467484930528)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D1 0 0 9(_ent(_in))))
		(_port (_int Q1 0 0 10(_ent(_out))))
		(_port (_int D2 0 0 11(_ent(_in))))
		(_port (_int Q2 0 0 12(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 18(_prcs (_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000054 55 395           1467569482262 pipelineTotal
(_unit VHDL (pipelinetotal 0 28(pipelinetotal 0 31))
	(_version vd0)
	(_time 1467569482263 2016.07.03 15:11:22)
	(_source (\./../compile/pipelineTotal.vhd\))
	(_parameters tan)
	(_code 585e505b590e0c4e5d0b1b02005e0d5e5d5f5c5e0e)
	(_ent
		(_time 1467485345850)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000049 55 15777         1467569482282 estagio2
(_unit VHDL (estagio2 0 28(estagio2 0 59))
	(_version vd0)
	(_time 1467569482283 2016.07.03 15:11:22)
	(_source (\./../compile/estagio2.vhd\))
	(_parameters tan)
	(_code 686f6569633e387e696f6a3a71326f6b6a6e6d6f6b6f6c)
	(_ent
		(_time 1467566378298)
	)
	(_comp
		(concatena
			(_object
				(_port (_int entrada 2 0 65(_ent (_in))))
				(_port (_int saida 2 0 66(_ent (_out))))
			)
		)
		(gpr
			(_object
				(_gen (_int Tread -2 0 78(_ent((ns 4617315517961601024)))))
				(_gen (_int Twrite -2 0 79(_ent((ns 4617315517961601024)))))
				(_port (_int dadoina 4 0 83(_ent (_in))))
				(_port (_int dadoinb 4 0 84(_ent (_in))))
				(_port (_int enda 4 0 85(_ent (_in))))
				(_port (_int endb 4 0 86(_ent (_in))))
				(_port (_int reset -1 0 87(_ent (_in))))
				(_port (_int we -1 0 88(_ent (_in))))
				(_port (_int dadoouta 4 0 89(_ent (_out))))
				(_port (_int dadooutb 4 0 90(_ent (_out))))
			)
		)
		(regestagio2
			(_object
				(_port (_int clock -1 0 102(_ent (_in))))
				(_port (_int ctrlMux3 -1 0 103(_ent (_in))))
				(_port (_int ctrlMux32 -1 0 104(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 105(_ent (_in))))
				(_port (_int ctrlULA -1 0 106(_ent (_in))))
				(_port (_int entrada32bits 5 0 107(_ent (_in))))
				(_port (_int entradaGPR2016 6 0 108(_ent (_in))))
				(_port (_int entradaGPR2521 6 0 109(_ent (_in))))
				(_port (_int entradaPC 5 0 110(_ent (_in))))
				(_port (_int entradaSignExtend 5 0 111(_ent (_in))))
				(_port (_int ex -1 0 112(_ent (_in))))
				(_port (_int m -1 0 113(_ent (_in))))
				(_port (_int wb -1 0 114(_ent (_in))))
				(_port (_int exsaida -1 0 115(_ent (_out))))
				(_port (_int msaida -1 0 116(_ent (_out))))
				(_port (_int saida2016 6 0 117(_ent (_out))))
				(_port (_int saida2521 6 0 118(_ent (_out))))
				(_port (_int saida32bits 5 0 119(_ent (_out))))
				(_port (_int saidaGPR2016 5 0 120(_ent (_out))))
				(_port (_int saidaGPR2521 5 0 121(_ent (_out))))
				(_port (_int saidaPC 5 0 122(_ent (_out))))
				(_port (_int sctrlMux3 -1 0 123(_ent (_out))))
				(_port (_int sctrlMux32 -1 0 124(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 125(_ent (_out))))
				(_port (_int sctrlULA -1 0 126(_ent (_out))))
				(_port (_int wbsaida -1 0 127(_ent (_out))))
			)
		)
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 95(_ent (_in))))
				(_port (_int S -1 0 96(_ent (_in))))
				(_port (_int O -1 0 97(_ent (_out))))
			)
		)
		(soma32bits
			(_object
				(_port (_int A 7 0 132(_ent (_in))))
				(_port (_int B 7 0 133(_ent (_in))))
				(_port (_int C 7 0 134(_ent (_out))))
			)
		)
		(deslocador2
			(_object
				(_port (_int entrada 3 0 71(_ent (_in))))
				(_port (_int saida 3 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 216(_comp concatena)
		(_port
			((entrada)(entrada))
			((saida)(BUS439))
		)
		(_use (_ent . concatena)
		)
	)
	(_inst U3 0 224(_comp gpr)
		(_port
			((dadoina(4))(entrada(25)))
			((dadoina(3))(entrada(24)))
			((dadoina(2))(entrada(23)))
			((dadoina(1))(entrada(22)))
			((dadoina(0))(entrada(21)))
			((dadoinb(4))(entrada(20)))
			((dadoinb(3))(entrada(19)))
			((dadoinb(2))(entrada(18)))
			((dadoinb(1))(entrada(17)))
			((dadoinb(0))(entrada(16)))
			((enda)(enda))
			((endb)(endb))
			((reset)(Dangling_Input_Signal))
			((we)(we))
			((dadoouta)(BUS678))
			((dadooutb)(BUS715))
		)
		(_use (_ent . gpr)
			(_port
				((we)(we))
				((reset)(reset))
				((dadoina)(dadoina))
				((dadoinb)(dadoinb))
				((enda)(enda))
				((endb)(endb))
				((dadoouta)(dadoouta))
				((dadooutb)(dadooutb))
			)
		)
	)
	(_inst U4 0 244(_comp regestagio2)
		(_port
			((clock)(clock))
			((ctrlMux3)(ctrlMux3))
			((ctrlMux32)(ctrlMux32))
			((ctrlMux5)(ctrlMux5))
			((ctrlULA)(ctrlULA))
			((entrada32bits)(entrada))
			((entradaGPR2016)(BUS715))
			((entradaGPR2521)(BUS678))
			((entradaPC)(B))
			((entradaSignExtend)(BUS439))
			((ex)(NET71))
			((m)(NET71))
			((wb)(NET71))
			((exsaida)(exsaida))
			((msaida)(msaida))
			((saida2016)(saida2016))
			((saida2521)(saida2521))
			((saidaGPR2016(31))(saidaGPR2016(4)))
			((saidaGPR2016(30))(saidaGPR2016(3)))
			((saidaGPR2016(29))(saidaGPR2016(2)))
			((saidaGPR2016(28))(saidaGPR2016(1)))
			((saidaGPR2016(27))(saidaGPR2016(0)))
			((saidaGPR2016(26))(DANGLING_U4_saidaGPR2016_26))
			((saidaGPR2016(25))(DANGLING_U4_saidaGPR2016_25))
			((saidaGPR2016(24))(DANGLING_U4_saidaGPR2016_24))
			((saidaGPR2016(23))(DANGLING_U4_saidaGPR2016_23))
			((saidaGPR2016(22))(DANGLING_U4_saidaGPR2016_22))
			((saidaGPR2016(21))(DANGLING_U4_saidaGPR2016_21))
			((saidaGPR2016(20))(DANGLING_U4_saidaGPR2016_20))
			((saidaGPR2016(19))(DANGLING_U4_saidaGPR2016_19))
			((saidaGPR2016(18))(DANGLING_U4_saidaGPR2016_18))
			((saidaGPR2016(17))(DANGLING_U4_saidaGPR2016_17))
			((saidaGPR2016(16))(DANGLING_U4_saidaGPR2016_16))
			((saidaGPR2016(15))(DANGLING_U4_saidaGPR2016_15))
			((saidaGPR2016(14))(DANGLING_U4_saidaGPR2016_14))
			((saidaGPR2016(13))(DANGLING_U4_saidaGPR2016_13))
			((saidaGPR2016(12))(DANGLING_U4_saidaGPR2016_12))
			((saidaGPR2016(11))(DANGLING_U4_saidaGPR2016_11))
			((saidaGPR2016(10))(DANGLING_U4_saidaGPR2016_10))
			((saidaGPR2016(9))(DANGLING_U4_saidaGPR2016_9))
			((saidaGPR2016(8))(DANGLING_U4_saidaGPR2016_8))
			((saidaGPR2016(7))(DANGLING_U4_saidaGPR2016_7))
			((saidaGPR2016(6))(DANGLING_U4_saidaGPR2016_6))
			((saidaGPR2016(5))(DANGLING_U4_saidaGPR2016_5))
			((saidaGPR2016(4))(DANGLING_U4_saidaGPR2016_4))
			((saidaGPR2016(3))(DANGLING_U4_saidaGPR2016_3))
			((saidaGPR2016(2))(DANGLING_U4_saidaGPR2016_2))
			((saidaGPR2016(1))(DANGLING_U4_saidaGPR2016_1))
			((saidaGPR2016(0))(DANGLING_U4_saidaGPR2016_0))
			((saidaGPR2521(31))(saidaGPR2521(4)))
			((saidaGPR2521(30))(saidaGPR2521(3)))
			((saidaGPR2521(29))(saidaGPR2521(2)))
			((saidaGPR2521(28))(saidaGPR2521(1)))
			((saidaGPR2521(27))(saidaGPR2521(0)))
			((saidaGPR2521(26))(DANGLING_U4_saidaGPR2521_26))
			((saidaGPR2521(25))(DANGLING_U4_saidaGPR2521_25))
			((saidaGPR2521(24))(DANGLING_U4_saidaGPR2521_24))
			((saidaGPR2521(23))(DANGLING_U4_saidaGPR2521_23))
			((saidaGPR2521(22))(DANGLING_U4_saidaGPR2521_22))
			((saidaGPR2521(21))(DANGLING_U4_saidaGPR2521_21))
			((saidaGPR2521(20))(DANGLING_U4_saidaGPR2521_20))
			((saidaGPR2521(19))(DANGLING_U4_saidaGPR2521_19))
			((saidaGPR2521(18))(DANGLING_U4_saidaGPR2521_18))
			((saidaGPR2521(17))(DANGLING_U4_saidaGPR2521_17))
			((saidaGPR2521(16))(DANGLING_U4_saidaGPR2521_16))
			((saidaGPR2521(15))(DANGLING_U4_saidaGPR2521_15))
			((saidaGPR2521(14))(DANGLING_U4_saidaGPR2521_14))
			((saidaGPR2521(13))(DANGLING_U4_saidaGPR2521_13))
			((saidaGPR2521(12))(DANGLING_U4_saidaGPR2521_12))
			((saidaGPR2521(11))(DANGLING_U4_saidaGPR2521_11))
			((saidaGPR2521(10))(DANGLING_U4_saidaGPR2521_10))
			((saidaGPR2521(9))(DANGLING_U4_saidaGPR2521_9))
			((saidaGPR2521(8))(DANGLING_U4_saidaGPR2521_8))
			((saidaGPR2521(7))(DANGLING_U4_saidaGPR2521_7))
			((saidaGPR2521(6))(DANGLING_U4_saidaGPR2521_6))
			((saidaGPR2521(5))(DANGLING_U4_saidaGPR2521_5))
			((saidaGPR2521(4))(DANGLING_U4_saidaGPR2521_4))
			((saidaGPR2521(3))(DANGLING_U4_saidaGPR2521_3))
			((saidaGPR2521(2))(DANGLING_U4_saidaGPR2521_2))
			((saidaGPR2521(1))(DANGLING_U4_saidaGPR2521_1))
			((saidaGPR2521(0))(DANGLING_U4_saidaGPR2521_0))
			((saidaPC)(saidaPC))
			((sctrlMux3)(sctrlMux3))
			((sctrlMux32)(sctrlMux32))
			((sctrlMux5)(sctrlMux5))
			((sctrlULA)(sctrlULA))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio2)
			(_port
				((wb)(wb))
				((m)(m))
				((ex)(ex))
				((ctrlMux3)(ctrlMux3))
				((ctrlMux5)(ctrlMux5))
				((ctrlULA)(ctrlULA))
				((ctrlMux32)(ctrlMux32))
				((clock)(clock))
				((entradaPC)(entradaPC))
				((entradaSignExtend)(entradaSignExtend))
				((entradaGPR2521)(entradaGPR2521))
				((entradaGPR2016)(entradaGPR2016))
				((entrada32bits)(entrada32bits))
				((saidaGPR2521)(saidaGPR2521))
				((saidaGPR2016)(saidaGPR2016))
				((saida2521)(saida2521))
				((saida2016)(saida2016))
				((saidaPC)(saidaPC))
				((saida32bits)(saida32bits))
				((sctrlMux3)(sctrlMux3))
				((sctrlMux5)(sctrlMux5))
				((sctrlULA)(sctrlULA))
				((sctrlMux32)(sctrlMux32))
				((wbsaida)(wbsaida))
				((msaida)(msaida))
				((exsaida)(exsaida))
			)
		)
	)
	(_inst U5 0 335(_comp mux2x1zero)
		(_port
			((In1)(Input4))
			((S)(NET51))
			((O)(NET71))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U6 0 342(_comp soma32bits)
		(_port
			((A)(BUS417))
			((B)(B))
			((C)(C))
		)
		(_use (_ent . soma32bits)
		)
	)
	(_inst U7 0 349(_comp deslocador2)
		(_port
			((entrada)(BUS439))
			((saida)(BUS417))
		)
		(_use (_ent . deslocador2)
		)
	)
	(_object
		(_port (_int UCCtrl -1 0 30(_ent(_in))))
		(_port (_int UCCtrl2 -1 0 31(_ent(_in))))
		(_port (_int clock -1 0 32(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 33(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 34(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 35(_ent(_in))))
		(_port (_int ctrlULA -1 0 36(_ent(_in))))
		(_port (_int hazardCtrl -1 0 37(_ent(_in))))
		(_port (_int we -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 39(_array -1 ((_dto i 4 i 0)))))
		(_port (_int enda 0 0 39(_ent(_in))))
		(_port (_int endb 0 0 40(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 41(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 1 0 41(_ent(_in))))
		(_port (_int entradaPC 1 0 42(_ent(_in))))
		(_port (_int exsaida -1 0 43(_ent(_out))))
		(_port (_int msaida -1 0 44(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 45(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 46(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 47(_ent(_out))))
		(_port (_int sctrlULA -1 0 48(_ent(_out))))
		(_port (_int wbsaida -1 0 49(_ent(_out))))
		(_port (_int saida2016 0 0 50(_ent(_out))))
		(_port (_int saida2521 0 0 51(_ent(_out))))
		(_port (_int saidaEstagio2 1 0 52(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 53(_ent(_out))))
		(_port (_int saidaGPR2521 0 0 54(_ent(_out))))
		(_port (_int saidaPC 1 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 107(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 108(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 132(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 139(_arch((i 4)))))
		(_sig (_int Input4 -1 0 143(_arch(_uni))))
		(_sig (_int NET51 -1 0 144(_arch(_uni))))
		(_sig (_int NET71 -1 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 146(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int B 8 0 146(_arch(_uni))))
		(_sig (_int BUS417 8 0 147(_arch(_uni))))
		(_sig (_int BUS439 8 0 148(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 149(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS678 9 0 149(_arch(_uni))))
		(_sig (_int BUS715 9 0 150(_arch(_uni))))
		(_sig (_int C 8 0 151(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 154(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_26 -1 0 157(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_25 -1 0 158(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_24 -1 0 159(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_23 -1 0 160(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_22 -1 0 161(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_21 -1 0 162(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_20 -1 0 163(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_19 -1 0 164(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_18 -1 0 165(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_17 -1 0 166(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_16 -1 0 167(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_15 -1 0 168(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_14 -1 0 169(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_13 -1 0 170(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_12 -1 0 171(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_11 -1 0 172(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_10 -1 0 173(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_9 -1 0 174(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_8 -1 0 175(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_7 -1 0 176(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_6 -1 0 177(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_5 -1 0 178(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_4 -1 0 179(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_3 -1 0 180(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_2 -1 0 181(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_1 -1 0 182(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2016_0 -1 0 183(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_26 -1 0 184(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_25 -1 0 185(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_24 -1 0 186(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_23 -1 0 187(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_22 -1 0 188(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_21 -1 0 189(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_20 -1 0 190(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_19 -1 0 191(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_18 -1 0 192(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_17 -1 0 193(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_16 -1 0 194(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_15 -1 0 195(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_14 -1 0 196(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_13 -1 0 197(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_12 -1 0 198(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_11 -1 0 199(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_10 -1 0 200(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_9 -1 0 201(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_8 -1 0 202(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_7 -1 0 203(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_6 -1 0 204(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_5 -1 0 205(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_4 -1 0 206(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_3 -1 0 207(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_2 -1 0 208(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_1 -1 0 209(_arch(_uni))))
		(_sig (_int DANGLING_U4_saidaGPR2521_0 -1 0 210(_arch(_uni))))
		(_prcs
			(line__222(_arch 0 0 222(_assignment (_trgt(27))(_sens(0)(7)))))
			(line__359(_arch 1 0 359(_assignment (_alias((Input4)(UCCtrl2)))(_simpleassign BUF)(_trgt(26))(_sens(1)))))
			(line__360(_arch 2 0 360(_assignment (_alias((B)(entradaPC)))(_trgt(29))(_sens(12)))))
			(line__363(_arch 3 0 363(_assignment (_alias((saidaEstagio2)(C)))(_trgt(22))(_sens(34)))))
			(line__368(_arch 4 0 368(_assignment (_trgt(35)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio2 5 -1)
)
V 000045 55 2051          1467569482322 reg2
(_unit VHDL (regestagio2 0 4(reg2 0 35))
	(_version vd0)
	(_time 1467569482323 2016.07.03 15:11:22)
	(_source (\./../src/regestagio2.vhd\))
	(_parameters tan)
	(_code 97919d9895c0c481919684ccc291969190919e91c1)
	(_ent
		(_time 1467566175002)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int m -1 0 7(_ent(_in))))
		(_port (_int ex -1 0 8(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 9(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 10(_ent(_in))))
		(_port (_int ctrlULA -1 0 11(_ent(_in))))
		(_port (_int ctrlMux32 -1 0 12(_ent(_in))))
		(_port (_int clock -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaPC 0 0 14(_ent(_in))))
		(_port (_int entradaSignExtend 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaGPR2521 1 0 16(_ent(_in))))
		(_port (_int entradaGPR2016 1 0 17(_ent(_in))))
		(_port (_int entrada32bits 0 0 18(_ent(_in))))
		(_port (_int saidaGPR2521 0 0 19(_ent(_out))))
		(_port (_int saidaGPR2016 0 0 20(_ent(_out))))
		(_port (_int saida2521 1 0 21(_ent(_out))))
		(_port (_int saida2016 1 0 22(_ent(_out))))
		(_port (_int saidaPC 0 0 23(_ent(_out))))
		(_port (_int saida32bits 0 0 24(_ent(_out))))
		(_port (_int sctrlMux3 -1 0 25(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 26(_ent(_out))))
		(_port (_int sctrlULA -1 0 27(_ent(_out))))
		(_port (_int sctrlMux32 -1 0 28(_ent(_out))))
		(_port (_int wbsaida -1 0 29(_ent(_out))))
		(_port (_int msaida -1 0 30(_ent(_out))))
		(_port (_int exsaida -1 0 31(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 37(_prcs (_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(7)(0)(1)(2)(3)(4)(5)(6)(8)(10)(11)(12))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . reg2 1 -1)
)
V 000048 55 661           1467569482363 mux1bit
(_unit VHDL (mux1bit2x1 0 25(mux1bit 0 34))
	(_version vd0)
	(_time 1467569482364 2016.07.03 15:11:22)
	(_source (\./../src/mux1bit2x1.vhd\))
	(_parameters tan)
	(_code b6b1eae3b5e0eaa5b6e2a4eceeb1b2b5b4b1beb5b7)
	(_ent
		(_time 1467568835624)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int I0 -1 0 28(_ent(_in))))
		(_port (_int I1 -1 0 29(_ent(_in))))
		(_port (_int O -1 0 30(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 37(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux1bit 1 -1)
)
V 000051 55 743           1467569482397 soma32bits
(_unit VHDL (soma32bits 0 6(soma32bits 0 14))
	(_version vd0)
	(_time 1467569482398 2016.07.03 15:11:22)
	(_source (\./../src/som32bits.vhd\))
	(_parameters tan)
	(_code d5d3de878682d5c3d5d7c68a86d3d7d3dcd2d1d2d6)
	(_ent
		(_time 1467492697637)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 9(_ent(_in))))
		(_port (_int C 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . soma32bits 1 -1)
)
V 000051 55 625           1467569482428 mux2x1zero
(_unit VHDL (mux2x1zero 0 25(mux2x1zero 0 33))
	(_version vd0)
	(_time 1467569482429 2016.07.03 15:11:22)
	(_source (\./../src/mux2x1zero.vhd\))
	(_parameters tan)
	(_code f5f2a9a4f5a3a9e6f6a3edaaa5f2a4f3f0f2f7f3a3)
	(_ent
		(_time 1467568556000)
	)
	(_object
		(_port (_int S -1 0 27(_ent(_in))))
		(_port (_int In1 -1 0 28(_ent(_in))))
		(_port (_int O -1 0 29(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 36(_prcs (_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1zero 1 -1)
)
V 000044 55 2180          1467569482459 gpr
(_unit VHDL (gpr 0 25(gpr 0 42))
	(_version vd0)
	(_time 1467569482460 2016.07.03 15:11:22)
	(_source (\./../src/gpr.vhd\))
	(_parameters tan)
	(_code 23242d262075753520213378702524242324212524)
	(_ent
		(_time 1467529641026)
	)
	(_object
		(_gen (_int Tread -1 0 27 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_gen (_int Twrite -1 0 28 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int we -2 0 31(_ent(_in))))
		(_port (_int reset -2 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -2 ((_dto i 4 i 0)))))
		(_port (_int dadoina 0 0 33(_ent(_in))))
		(_port (_int dadoinb 0 0 34(_ent(_in))))
		(_port (_int enda 0 0 35(_ent(_in))))
		(_port (_int endb 0 0 36(_ent(_in))))
		(_port (_int dadoouta 0 0 37(_ent(_out))))
		(_port (_int dadooutb 0 0 38(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int ram_type 0 45(_array 1 ((_to i 0 i 31)))))
		(_sig (_int ram 2 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int enda_reg 3 0 52(_arch(_uni))))
		(_sig (_int endb_reg 3 0 53(_arch(_uni))))
		(_prcs
			(RegisterMemory(_arch 0 0 59(_prcs (_simple)(_trgt(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(8)(9)(10))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)))))
			(line__85(_arch 1 0 85(_assignment (_trgt(6))(_sens(8)(9))(_mon))))
			(line__87(_arch 2 0 87(_assignment (_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33686018 33686018 33686018 33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50529026 50529027 50529027 50529027 50529027)
	)
	(_model . gpr 3 -1)
)
I 000049 55 3500          1467569482495 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 48))
	(_version vd0)
	(_time 1467569482496 2016.07.03 15:11:22)
	(_source (\./../compile/estagio4.vhd\))
	(_parameters tan)
	(_code 43444f4043151355474054191b4515404045464440)
	(_ent
		(_time 1467569482493)
	)
	(_comp
		(regestagio4
			(_object
				(_port (_int clock -1 0 54(_ent (_in))))
				(_port (_int ctrlMux5 -1 0 55(_ent (_in))))
				(_port (_int entrada3 1 0 56(_ent (_in))))
				(_port (_int entradaResULA 1 0 57(_ent (_in))))
				(_port (_int entradacache 1 0 58(_ent (_in))))
				(_port (_int wb -1 0 59(_ent (_in))))
				(_port (_int saida3 1 0 60(_ent (_out))))
				(_port (_int saidaResULA 1 0 61(_ent (_out))))
				(_port (_int saidacache 1 0 62(_ent (_out))))
				(_port (_int sctrlMux5 -1 0 63(_ent (_out))))
				(_port (_int wbsaida -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst U1 0 77(_comp regestagio4)
		(_port
			((clock)(clock))
			((ctrlMux5)(ctrlMux5))
			((entrada3)(entrada3))
			((entradaResULA)(entradaResULA))
			((entradacache)(entradacache))
			((wb)(NET269))
			((saida3)(saida3))
			((saidaResULA)(saidaResULA))
			((saidacache)(saidacache))
			((sctrlMux5)(sctrlMux5))
			((wbsaida)(wbsaida))
		)
		(_use (_ent . regestagio4)
			(_port
				((wb)(wb))
				((clock)(clock))
				((ctrlMux5)(ctrlMux5))
				((entradacache)(entradacache))
				((entradaResULA)(entradaResULA))
				((entrada3)(entrada3))
				((saidacache)(saidacache))
				((saidaResULA)(saidaResULA))
				((saida3)(saida3))
				((sctrlMux5)(sctrlMux5))
				((wbsaida)(wbsaida))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 30(_ent(_in))))
		(_port (_int ctrlMux5 -1 0 31(_ent(_in))))
		(_port (_int wb -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaResULA 0 0 33(_ent(_in))))
		(_port (_int entradacache 0 0 34(_ent(_in))))
		(_port (_int resMUX 0 0 35(_ent(_in))))
		(_port (_int sctrlMux5 -1 0 36(_ent(_out))))
		(_port (_int wbFowarding -1 0 37(_ent(_out))))
		(_port (_int wbsaida -1 0 38(_ent(_out))))
		(_port (_int ResULACache 0 0 39(_ent(_out))))
		(_port (_int ResULAEstagio3 0 0 40(_ent(_out))))
		(_port (_int muxFowarding 0 0 41(_ent(_out))))
		(_port (_int saida3 0 0 42(_ent(_out))))
		(_port (_int saidaResULA 0 0 43(_ent(_out))))
		(_port (_int saidacache 0 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NET269 -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 71(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int entrada3 2 0 71(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment (_alias((entrada3)(resMUX)))(_trgt(16))(_sens(5)))))
			(line__97(_arch 1 0 97(_assignment (_alias((NET269)(wb)))(_simpleassign BUF)(_trgt(15))(_sens(2)))))
			(line__100(_arch 2 0 100(_assignment (_alias((ResULACache)(entradaResULA)))(_trgt(9))(_sens(3)))))
			(line__101(_arch 3 0 101(_assignment (_alias((ResULAEstagio3)(entradaResULA)))(_trgt(10))(_sens(3)))))
			(line__102(_arch 4 0 102(_assignment (_alias((muxFowarding)(entrada3)))(_trgt(11))(_sens(16)))))
			(line__103(_arch 5 0 103(_assignment (_alias((wbFowarding)(NET269)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 6 -1)
)
V 000045 55 1119          1467569482527 reg4
(_unit VHDL (regestagio4 0 4(reg4 0 20))
	(_version vd0)
	(_time 1467569482528 2016.07.03 15:11:22)
	(_source (\./../src/regestagio4.vhd\))
	(_parameters tan)
	(_code 6264696265353174663371393764636465646b6434)
	(_ent
		(_time 1467531729898)
	)
	(_object
		(_port (_int wb -1 0 6(_ent(_in))))
		(_port (_int clock -1 0 7(_ent(_in)(_event))))
		(_port (_int ctrlMux5 -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradacache 0 0 9(_ent(_in))))
		(_port (_int entradaResULA 0 0 10(_ent(_in))))
		(_port (_int entrada3 0 0 11(_ent(_in))))
		(_port (_int saidacache 0 0 12(_ent(_out))))
		(_port (_int saidaResULA 0 0 13(_ent(_out))))
		(_port (_int saida3 0 0 14(_ent(_out))))
		(_port (_int sctrlMux5 -1 0 15(_ent(_out))))
		(_port (_int wbsaida -1 0 16(_ent(_out))))
		(_prcs
			(reg(_arch 0 0 22(_prcs (_trgt(6)(7)(8)(9)(10))(_sens(1)(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg4 1 -1)
)
V 000059 55 828           1467569482566 contadorInstrucoes
(_unit VHDL (contadorinstrucoes 0 6(contadorinstrucoes 0 14))
	(_version vd0)
	(_time 1467569482567 2016.07.03 15:11:22)
	(_source (\./../src/contadorInstrucoes.vhd\))
	(_parameters tan)
	(_code 81868b8fd6d6809684d490dbd487d78683878887d4)
	(_ent
		(_time 1467516670561)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorInstrucoes 1 -1)
)
V 000055 55 812           1467569482602 contadorBolhas
(_unit VHDL (contadorbolhas 0 6(contadorbolhas 0 14))
	(_version vd0)
	(_time 1467569482603 2016.07.03 15:11:22)
	(_source (\./../src/contadorBolhas.vhd\))
	(_parameters tan)
	(_code b0b7bae4e6e7b1a7b5e5a1eae5b6e6b7b2b6b2b6e6)
	(_ent
		(_time 1467516734682)
	)
	(_object
		(_port (_int inst -1 0 8(_ent(_in)(_event))))
		(_port (_int reset -1 0 9(_ent(_in))))
		(_port (_int cont -2 0 10(_ent(_out))))
		(_sig (_int contar -2 0 15(_arch(_uni))))
		(_prcs
			(contagem(_arch 0 0 17(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_read(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . contadorBolhas 1 -1)
)
V 000049 55 3044          1467569482641 estagio5
(_unit VHDL (estagio5 0 28(estagio5 0 41))
	(_version vd0)
	(_time 1467569482642 2016.07.03 15:11:22)
	(_source (\./../compile/estagio5.vhd\))
	(_parameters tan)
	(_code cfc8c39b9a999fd9c8ced89597c999cccac9cac8cc)
	(_ent
		(_time 1467532083798)
	)
	(_comp
		(mux2x1_5bits
			(_object
				(_port (_int In1 1 0 61(_ent (_in))))
				(_port (_int In2 1 0 62(_ent (_in))))
				(_port (_int S -1 0 63(_ent (_in))))
				(_port (_int O 1 0 64(_ent (_out))))
			)
		)
		(contadorBolhas
			(_object
				(_port (_int inst -1 0 47(_ent (_in))))
				(_port (_int reset -1 0 48(_ent (_in))))
				(_port (_int cont -2 0 49(_ent (_out))))
			)
		)
		(contadorInstrucoes
			(_object
				(_port (_int inst -1 0 54(_ent (_in))))
				(_port (_int reset -1 0 55(_ent (_in))))
				(_port (_int cont -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst U2 0 87(_comp mux2x1_5bits)
		(_port
			((In1)(e1))
			((In2)(e2))
			((S)(ctrlMux5))
			((O)(O))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U4 0 95(_comp contadorBolhas)
		(_port
			((inst)(Dangling_Input_Signal))
			((reset)(reset))
			((cont)(contBolha))
		)
		(_use (_ent . contadorBolhas)
		)
	)
	(_inst U5 0 102(_comp contadorInstrucoes)
		(_port
			((inst)(inst))
			((reset)(reset))
			((cont)(contInst))
		)
		(_use (_ent . contadorInstrucoes)
		)
	)
	(_object
		(_port (_int ctrlMux5 -1 0 30(_ent(_in))))
		(_port (_int inst -1 0 31(_ent(_in))))
		(_port (_int reset -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1 ((_dto i 4 i 0)))))
		(_port (_int entradaCache 0 0 33(_ent(_in))))
		(_port (_int entradaULA 0 0 34(_ent(_in))))
		(_port (_int contBolha -2 0 35(_ent(_out))))
		(_port (_int contInst -2 0 36(_ent(_out))))
		(_port (_int saidaEstagio2e3 0 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 61(_array -1 ((_dto i 4 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 69(_arch((i 4)))))
		(_sig (_int NET77 -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 74(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int e1 2 0 74(_arch(_uni))))
		(_sig (_int e2 2 0 75(_arch(_uni))))
		(_sig (_int O 2 0 76(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 79(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(8))(_sens(1)))))
			(line__113(_arch 1 0 113(_assignment (_alias((e1)(entradaCache)))(_trgt(9))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_alias((e2)(entradaULA)))(_trgt(10))(_sens(4)))))
			(line__117(_arch 3 0 117(_assignment (_alias((saidaEstagio2e3)(O)))(_trgt(7))(_sens(11)))))
			(line__122(_arch 4 0 122(_assignment (_trgt(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio5 5 -1)
)
V 000044 55 759           1467569482678 bev
(_unit VHDL (mux5bits 0 4(bev 0 11))
	(_version vd0)
	(_time 1467569482679 2016.07.03 15:11:22)
	(_source (\./../src/mux5bits.vhd\))
	(_parameters tan)
	(_code efe8b2bdbcb9b3fcebedfdb5b7e8ebe8ece9bbe8ea)
	(_ent
		(_time 1467569482676)
	)
	(_object
		(_port (_int op -1 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int e1 0 0 6(_ent(_in))))
		(_port (_int e2 0 0 6(_ent(_in))))
		(_port (_int saida 0 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . bev 1 -1)
)
V 000049 55 9567          1467569482718 estagio3
(_unit VHDL (estagio3 0 28(estagio3 0 58))
	(_version vd0)
	(_time 1467569482719 2016.07.03 15:11:22)
	(_source (\./../compile/estagio3.vhd\))
	(_parameters tan)
	(_code 1d1a491b4a4b4d0b4a480a47451b4b1e1e1b181a1e)
	(_ent
		(_time 1467569482716)
	)
	(_comp
		(mux2x1zero
			(_object
				(_port (_int In1 -1 0 71(_ent (_in))))
				(_port (_int S -1 0 72(_ent (_in))))
				(_port (_int O -1 0 73(_ent (_out))))
			)
		)
		(mux5bits3op
			(_object
				(_port (_int op 12 0 125(_ent (_in))))
				(_port (_int p1 13 0 126(_ent (_in))))
				(_port (_int p2 13 0 127(_ent (_in))))
				(_port (_int p3 13 0 128(_ent (_in))))
				(_port (_int saida 13 0 129(_ent (_out))))
			)
		)
		(ula
			(_object
				(_port (_int e_2016 11 0 117(_ent (_in))))
				(_port (_int e_2521 11 0 118(_ent (_in))))
				(_port (_int s_op0 -1 0 119(_ent (_in))))
				(_port (_int saida 11 0 120(_ent (_out))))
			)
		)
		(desloc_shamt
			(_object
				(_port (_int entrada 3 0 64(_ent (_in))))
				(_port (_int shamt 4 0 65(_ent (_in))))
				(_port (_int saida 3 0 66(_ent (_out))))
			)
		)
		(mux32bits
			(_object
				(_port (_int e1 6 0 86(_ent (_in))))
				(_port (_int e2 6 0 87(_ent (_in))))
				(_port (_int op 7 0 88(_ent (_in))))
				(_port (_int saida 6 0 89(_ent (_out))))
			)
		)
		(regestagio3
			(_object
				(_port (_int D1 -1 0 100(_ent (_in))))
				(_port (_int D2 -1 0 101(_ent (_in))))
				(_port (_int D3 9 0 102(_ent (_in))))
				(_port (_int D4 9 0 103(_ent (_in))))
				(_port (_int D5 10 0 104(_ent (_in))))
				(_port (_int UCctrl -1 0 105(_ent (_in))))
				(_port (_int clock -1 0 106(_ent (_in))))
				(_port (_int hazardctrl -1 0 107(_ent (_in))))
				(_port (_int Q1 -1 0 108(_ent (_out))))
				(_port (_int Q2 -1 0 109(_ent (_out))))
				(_port (_int Q3 9 0 110(_ent (_out))))
				(_port (_int Q4 9 0 111(_ent (_out))))
				(_port (_int Q5 10 0 112(_ent (_out))))
			)
		)
		(mux2x1_5bits
			(_object
				(_port (_int In1 5 0 78(_ent (_in))))
				(_port (_int In2 5 0 79(_ent (_in))))
				(_port (_int S -1 0 80(_ent (_in))))
				(_port (_int O 5 0 81(_ent (_out))))
			)
		)
		(reg32bitsEPC
			(_object
				(_port (_int entradaepc 8 0 94(_ent (_in))))
				(_port (_int saidaepc 8 0 95(_ent (_out))))
			)
		)
	)
	(_inst U10 0 161(_comp mux2x1zero)
		(_port
			((In1)(wb_in))
			((S)(wb_ctrl))
			((O)(NET2509))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U11 0 168(_comp mux2x1zero)
		(_port
			((In1)(m_in))
			((S)(m_ctrl))
			((O)(NET2501))
		)
		(_use (_ent . mux2x1zero)
			(_port
				((S)(S))
				((In1)(In1))
				((O)(O))
			)
		)
	)
	(_inst U14 0 175(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS3024))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_inst U16 0 184(_comp ula)
		(_port
			((e_2016)(BUS3024))
			((e_2521)(BUS2989))
			((s_op0)(ula_ctrl))
			((saida)(BUS2449))
		)
		(_use (_ent . ula)
			(_port
				((s_op0)(s_op0))
				((e_2521)(e_2521))
				((e_2016)(e_2016))
				((saida)(saida))
			)
		)
	)
	(_inst U21 0 192(_comp desloc_shamt)
		(_port
			((entrada)(entrada))
			((shamt(4))(entrada(10)))
			((shamt(3))(entrada(9)))
			((shamt(2))(entrada(8)))
			((shamt(1))(entrada(7)))
			((shamt(0))(entrada(6)))
			((saida)(BUS2954))
		)
		(_use (_ent . desloc_shamt)
			(_port
				((entrada)(entrada))
				((shamt)(shamt))
				((saida)(saida))
			)
		)
	)
	(_inst U4 0 203(_comp mux32bits)
		(_port
			((e1)(BUS2449))
			((e2)(BUS2954))
			((op(1))(Dangling_Input_Signal))
			((op(0))(Dangling_Input_Signal))
			((saida)(BUS2843))
		)
		(_use (_ent . mux32bits)
			(_port
				((op)(op))
				((e1)(e1))
				((e2)(e2))
				((saida)(saida))
			)
		)
	)
	(_inst U5 0 212(_comp regestagio3)
		(_port
			((D1)(NET2509))
			((D2)(NET2501))
			((D3)(BUS2843))
			((D4)(BUS3024))
			((D5)(BUS2457))
			((UCctrl)(UCctrl))
			((clock)(clock))
			((hazardctrl)(hazardctrl))
			((Q1)(wb_out))
			((Q2)(m_out))
			((Q3)(Q3))
			((Q4)(Q4))
			((Q5)(Q5))
		)
		(_use (_ent . regestagio3)
			(_port
				((hazardctrl)(hazardctrl))
				((UCctrl)(UCctrl))
				((clock)(clock))
				((D1)(D1))
				((Q1)(Q1))
				((D2)(D2))
				((Q2)(Q2))
				((D3)(D3))
				((Q3)(Q3))
				((D4)(D4))
				((Q4)(Q4))
				((D5)(D5))
				((Q5)(Q5))
			)
		)
	)
	(_inst U6 0 229(_comp mux2x1_5bits)
		(_port
			((In1)(i2521))
			((In2)(i2016))
			((S)(ctrlMux3))
			((O)(BUS2457))
		)
		(_use (_ent . mux2x1_5bits)
			(_port
				((S)(S))
				((In1)(In1))
				((In2)(In2))
				((O)(O))
			)
		)
	)
	(_inst U7 0 237(_comp reg32bitsEPC)
		(_port
			((entradaepc)(entradaepc))
			((saidaepc)(saidaepc))
		)
		(_use (_ent . reg32bitsEPC)
		)
	)
	(_inst U9 0 243(_comp mux5bits3op)
		(_port
			((op)(op))
			((p1)(p1))
			((p2)(p2))
			((p3)(p3))
			((saida)(BUS2989))
		)
		(_use (_ent . mux5bits3op)
		)
	)
	(_object
		(_port (_int UCctrl -1 0 30(_ent(_in))))
		(_port (_int clock -1 0 31(_ent(_in))))
		(_port (_int ctrlMux3 -1 0 32(_ent(_in))))
		(_port (_int hazardctrl -1 0 33(_ent(_in))))
		(_port (_int m_ctrl -1 0 34(_ent(_in))))
		(_port (_int m_in -1 0 35(_ent(_in))))
		(_port (_int ula_ctrl -1 0 36(_ent(_in))))
		(_port (_int wb_ctrl -1 0 37(_ent(_in))))
		(_port (_int wb_in -1 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Ulaestagio4 0 0 39(_ent(_in))))
		(_port (_int entrada 0 0 40(_ent(_in))))
		(_port (_int entradaepc 0 0 41(_ent(_in))))
		(_port (_int gpr2016 0 0 42(_ent(_in))))
		(_port (_int gpr2521 0 0 43(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44(_array -1 ((_dto i 1 i 0)))))
		(_port (_int hazardCtrl1 1 0 44(_ent(_in))))
		(_port (_int hazardCtrl2 1 0 45(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 46(_array -1 ((_dto i 4 i 0)))))
		(_port (_int i2016 2 0 46(_ent(_in))))
		(_port (_int i2521 2 0 47(_ent(_in))))
		(_port (_int muxEstagio5 0 0 48(_ent(_in))))
		(_port (_int m_out -1 0 49(_ent(_out))))
		(_port (_int wb_out -1 0 50(_ent(_out))))
		(_port (_int saidaImediato 2 0 51(_ent(_out))))
		(_port (_int saidaMux 0 0 52(_ent(_out))))
		(_port (_int saidaULA 0 0 53(_ent(_out))))
		(_port (_int saidaepc 0 0 54(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 65(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 78(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 86(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 94(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 102(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 104(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 117(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 125(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 126(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 134(_arch((i 4)))))
		(_sig (_int NET2501 -1 0 138(_arch(_uni))))
		(_sig (_int NET2509 -1 0 139(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 140(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int BUS2449 14 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 141(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int BUS2457 15 0 141(_arch(_uni))))
		(_sig (_int BUS2843 14 0 142(_arch(_uni))))
		(_sig (_int BUS2954 14 0 143(_arch(_uni))))
		(_sig (_int BUS2989 14 0 144(_arch(_uni))))
		(_sig (_int BUS3024 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int op 16 0 146(_arch(_uni))))
		(_sig (_int p1 14 0 147(_arch(_uni))))
		(_sig (_int p2 14 0 148(_arch(_uni))))
		(_sig (_int p3 14 0 149(_arch(_uni))))
		(_sig (_int Q3 14 0 150(_arch(_uni))))
		(_sig (_int Q4 14 0 151(_arch(_uni))))
		(_sig (_int Q5 15 0 152(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 155(_arch(_uni))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment (_alias((p2)(Ulaestagio4)))(_trgt(35))(_sens(9)))))
			(line__257(_arch 1 0 257(_assignment (_alias((p1)(gpr2016)))(_trgt(34))(_sens(12)))))
			(line__258(_arch 2 0 258(_assignment (_alias((p1)(gpr2521)))(_trgt(34))(_sens(13)))))
			(line__259(_arch 3 0 259(_assignment (_alias((op)(hazardCtrl1)))(_trgt(33))(_sens(14)))))
			(line__260(_arch 4 0 260(_assignment (_alias((op)(hazardCtrl2)))(_trgt(33))(_sens(15)))))
			(line__261(_arch 5 0 261(_assignment (_alias((p3)(muxEstagio5)))(_trgt(36))(_sens(18)))))
			(line__264(_arch 6 0 264(_assignment (_alias((saidaImediato)(Q5)))(_trgt(21))(_sens(39)))))
			(line__265(_arch 7 0 265(_assignment (_alias((saidaMux)(Q4)))(_trgt(22))(_sens(38)))))
			(line__266(_arch 8 0 266(_assignment (_alias((saidaULA)(Q3)))(_trgt(23))(_sens(37)))))
			(line__271(_arch 9 0 271(_assignment (_trgt(40)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . estagio3 10 -1)
)
V 000053 55 752           1467569482756 mux2x1_5bits
(_unit VHDL (mux2x1_5bits 0 5(mux2x1_5bits 0 13))
	(_version vd0)
	(_time 1467569482757 2016.07.03 15:11:22)
	(_source (\./../src/mux2x1 5bits.vhd\))
	(_parameters tan)
	(_code 3d3a38396c6b612e3e6b25626d386b3e383b3f3b34)
	(_ent
		(_time 1467568916229)
	)
	(_object
		(_port (_int S -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int In1 0 0 8(_ent(_in))))
		(_port (_int In2 0 0 8(_ent(_in))))
		(_port (_int O 0 0 9(_ent(_out))))
		(_prcs
			(sel(_arch 0 0 16(_prcs (_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . mux2x1_5bits 1 -1)
)
V 000044 55 913           1467569482790 bev
(_unit VHDL (mux3x1 0 4(bev 0 11))
	(_version vd0)
	(_time 1467569482791 2016.07.03 15:11:22)
	(_source (\./../src/mux3x1.vhd\))
	(_parameters tan)
	(_code 6c6b696d3a3a307f6e6d74333c6a386b696b646f6f)
	(_ent
		(_time 1467556595522)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int e1 1 0 6(_ent(_in))))
		(_port (_int e2 1 0 6(_ent(_in))))
		(_port (_int e3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
	)
	(_model . bev 1 -1)
)
V 000045 55 934           1467569482833 mux3
(_unit VHDL (mux5bits3x1 0 4(mux3 0 11))
	(_version vd0)
	(_time 1467569482834 2016.07.03 15:11:22)
	(_source (\./../src/mux5bits(3-1).vhd\))
	(_parameters tan)
	(_code 8b8c8e84dcddd7988f8b99d1d38c8f8c8888888c83)
	(_ent
		(_time 1467569185022)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 0 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 1241          1467569482879 reg
(_unit VHDL (regestagio3 0 4(reg 0 22))
	(_version vd0)
	(_time 1467569482880 2016.07.03 15:11:22)
	(_source (\./../src/regestagio3.vhd\))
	(_parameters tan)
	(_code babce9eeeeede9acbdbea9e1efbcbbbcbdbcb3bcec)
	(_ent
		(_time 1467565109598)
	)
	(_object
		(_port (_int hazardctrl -1 0 6(_ent(_in))))
		(_port (_int UCctrl -1 0 7(_ent(_in))))
		(_port (_int clock -1 0 8(_ent(_in)(_event))))
		(_port (_int D1 -1 0 9(_ent(_in))))
		(_port (_int Q1 -1 0 10(_ent(_out))))
		(_port (_int D2 -1 0 11(_ent(_in))))
		(_port (_int Q2 -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1 ((_dto i 31 i 0)))))
		(_port (_int D3 0 0 13(_ent(_in))))
		(_port (_int Q3 0 0 14(_ent(_out))))
		(_port (_int D4 0 0 15(_ent(_in))))
		(_port (_int Q4 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D5 1 0 17(_ent(_in))))
		(_port (_int Q5 1 0 18(_ent(_out))))
		(_prcs
			(regist(_arch 0 0 24(_prcs (_trgt(4)(6)(8)(10)(12))(_sens(0)(1)(2)(3)(5)(7)(9)(11))(_dssslsensitivity 3))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . reg 1 -1)
)
V 000053 55 1353          1467569482929 desloc_shamt
(_unit VHDL (desloc_shamt 0 5(desloc_shamt 0 12))
	(_version vd0)
	(_time 1467569482930 2016.07.03 15:11:22)
	(_source (\./../src/desloc_shamt.vhd\))
	(_parameters tan)
	(_code f8ffada8f5aeafeeaeffbea2aafdaefffbfef0fef9)
	(_ent
		(_time 1467558005615)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int shamt 1 0 7(_ent(_in))))
		(_port (_int saida 0 0 8(_ent(_out))))
		(_prcs
			(desloca_shamt(_arch 0 0 14(_prcs (_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(50463491 2)
		(50463491 3)
		(33751811 2)
		(33751811 3)
		(50529027 2)
	)
	(_model . desloc_shamt 1 -1)
)
V 000045 55 962           1467569482979 mux3
(_unit VHDL (mux5bits3op 0 4(mux3 1 11))
	(_version vd0)
	(_time 1467569482980 2016.07.03 15:11:22)
	(_source (\./../src/mux3x15bits.vhd\(\./../src/mux5bits3op.vhd\)))
	(_parameters tan)
	(_code 2720212225717b342327357d7f2023202424242171)
	(_ent
		(_time 1467565257652)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1 ((_dto i 1 i 0)))))
		(_port (_int op 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int p1 1 0 6(_ent(_in))))
		(_port (_int p2 1 0 6(_ent(_in))))
		(_port (_int p3 1 0 6(_ent(_in))))
		(_port (_int saida 1 0 7(_ent(_out))))
		(_prcs
			(escolhe(_arch 0 1 13(_prcs (_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . mux3 1 -1)
)
V 000044 55 694           1467569483020 bev
(_unit VHDL (reg32bitsepc 0 4(bev 0 11))
	(_version vd0)
	(_time 1467569483021 2016.07.03 15:11:23)
	(_source (\./../src/reg32bitsEPC.vhd\))
	(_parameters tan)
	(_code 46401644451115554513541c15404f414241454043)
	(_ent
		(_time 1467568954764)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int entradaepc 0 0 6(_ent(_in))))
		(_port (_int saidaepc 0 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_alias((saidaepc)(entradaepc)))(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . bev 1 -1)
)
