\hypertarget{group__Peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group__Peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM7\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM12\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM13\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM14\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} $\ast$) WWDG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) UART4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) UART5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{structCAN__TypeDef}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{structCAN__TypeDef}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}{BKP}}~((\mbox{\hyperlink{structBKP__TypeDef}{BKP\+\_\+\+Type\+Def}} $\ast$) BKP\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{CEC}}~((\mbox{\hyperlink{structCEC__TypeDef}{CEC\+\_\+\+Type\+Def}} $\ast$) CEC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga582e09473429414015b1de90cf767fa8}{AFIO}}~((\mbox{\hyperlink{structAFIO__TypeDef}{AFIO\+\_\+\+Type\+Def}} $\ast$) AFIO\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM8\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM15\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM16\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM17\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM9\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM10\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM11\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{structSDIO__TypeDef}{SDIO\+\_\+\+Type\+Def}} $\ast$) SDIO\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}{OB}}~((\mbox{\hyperlink{structOB__TypeDef}{OB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{structETH__TypeDef}{ETH\+\_\+\+Type\+Def}} $\ast$) ETH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{structFSMC__Bank1__TypeDef}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{structFSMC__Bank1E__TypeDef}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}{FSMC\+\_\+\+Bank2}}~((\mbox{\hyperlink{structFSMC__Bank2__TypeDef}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}{FSMC\+\_\+\+Bank3}}~((\mbox{\hyperlink{structFSMC__Bank3__TypeDef}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{structFSMC__Bank4__TypeDef}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group__Peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01415}{1415}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group__Peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC2}{ADC2}}
{\footnotesize\ttfamily \#define ADC2~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01416}{1416}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group__Peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC3}{ADC3}}
{\footnotesize\ttfamily \#define ADC3~((\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01421}{1421}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga582e09473429414015b1de90cf767fa8}\label{group__Peripheral__declaration_ga582e09473429414015b1de90cf767fa8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!AFIO@{AFIO}}
\index{AFIO@{AFIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{AFIO}{AFIO}}
{\footnotesize\ttfamily \#define AFIO~((\mbox{\hyperlink{structAFIO__TypeDef}{AFIO\+\_\+\+Type\+Def}} $\ast$) AFIO\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01406}{1406}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}\label{group__Peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BKP@{BKP}}
\index{BKP@{BKP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BKP}{BKP}}
{\footnotesize\ttfamily \#define BKP~((\mbox{\hyperlink{structBKP__TypeDef}{BKP\+\_\+\+Type\+Def}} $\ast$) BKP\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01402}{1402}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group__Peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN1}{CAN1}}
{\footnotesize\ttfamily \#define CAN1~((\mbox{\hyperlink{structCAN__TypeDef}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01400}{1400}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\label{group__Peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN2}{CAN2}}
{\footnotesize\ttfamily \#define CAN2~((\mbox{\hyperlink{structCAN__TypeDef}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01401}{1401}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}\label{group__Peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CEC@{CEC}}
\index{CEC@{CEC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CEC}{CEC}}
{\footnotesize\ttfamily \#define CEC~((\mbox{\hyperlink{structCEC__TypeDef}{CEC\+\_\+\+Type\+Def}} $\ast$) CEC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01405}{1405}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group__Peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01444}{1444}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group__Peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC}{DAC}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01404}{1404}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group__Peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01453}{1453}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group__Peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01429}{1429}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group__Peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01431}{1431}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group__Peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01432}{1432}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group__Peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01433}{1433}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group__Peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01434}{1434}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group__Peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01435}{1435}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group__Peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01436}{1436}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group__Peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01437}{1437}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group__Peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01430}{1430}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group__Peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01438}{1438}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group__Peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01439}{1439}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group__Peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01440}{1440}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group__Peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01441}{1441}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group__Peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01442}{1442}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group__Peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ETH}{ETH}}
{\footnotesize\ttfamily \#define ETH~((\mbox{\hyperlink{structETH__TypeDef}{ETH\+\_\+\+Type\+Def}} $\ast$) ETH\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01447}{1447}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group__Peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01407}{1407}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group__Peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01445}{1445}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\label{group__Peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{structFSMC__Bank1__TypeDef}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01448}{1448}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\label{group__Peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{structFSMC__Bank1E__TypeDef}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01449}{1449}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}\label{group__Peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2@{FSMC\_Bank2}}
\index{FSMC\_Bank2@{FSMC\_Bank2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank2}{FSMC\_Bank2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank2~((\mbox{\hyperlink{structFSMC__Bank2__TypeDef}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01450}{1450}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}\label{group__Peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank3@{FSMC\_Bank3}}
\index{FSMC\_Bank3@{FSMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank3}{FSMC\_Bank3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank3~((\mbox{\hyperlink{structFSMC__Bank3__TypeDef}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01451}{1451}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\label{group__Peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{structFSMC__Bank4__TypeDef}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01452}{1452}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group__Peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01408}{1408}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group__Peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01409}{1409}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group__Peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01410}{1410}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group__Peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \#define GPIOD~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01411}{1411}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group__Peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \#define GPIOE~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOE\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01412}{1412}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group__Peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \#define GPIOF~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOF\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01413}{1413}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group__Peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \#define GPIOG~((\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01414}{1414}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group__Peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01398}{1398}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group__Peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01399}{1399}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group__Peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG}{IWDG}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01391}{1391}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}\label{group__Peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OB@{OB}}
\index{OB@{OB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OB}{OB}}
{\footnotesize\ttfamily \#define OB~((\mbox{\hyperlink{structOB__TypeDef}{OB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group__Peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01446}{1446}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group__Peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01403}{1403}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01443}{1443}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01389}{1389}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\label{group__Peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SDIO}{SDIO}}
{\footnotesize\ttfamily \#define SDIO~((\mbox{\hyperlink{structSDIO__TypeDef}{SDIO\+\_\+\+Type\+Def}} $\ast$) SDIO\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01428}{1428}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group__Peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01418}{1418}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group__Peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \#define SPI2~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01392}{1392}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group__Peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01393}{1393}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01417}{1417}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\label{group__Peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM10}{TIM10}}
{\footnotesize\ttfamily \#define TIM10~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM10\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01426}{1426}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\label{group__Peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM11}{TIM11}}
{\footnotesize\ttfamily \#define TIM11~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM11\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01427}{1427}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group__Peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM12}{TIM12}}
{\footnotesize\ttfamily \#define TIM12~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM12\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01386}{1386}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group__Peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM13}{TIM13}}
{\footnotesize\ttfamily \#define TIM13~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM13\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01387}{1387}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group__Peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM14}{TIM14}}
{\footnotesize\ttfamily \#define TIM14~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM14\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01388}{1388}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group__Peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM15}{TIM15}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM15\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01422}{1422}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group__Peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM16}{TIM16}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM16\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01423}{1423}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}\label{group__Peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM17@{TIM17}}
\index{TIM17@{TIM17}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM17}{TIM17}}
{\footnotesize\ttfamily \#define TIM17~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM17\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01424}{1424}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01380}{1380}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group__Peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \#define TIM3~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01381}{1381}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group__Peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \#define TIM4~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01382}{1382}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group__Peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \#define TIM5~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01383}{1383}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group__Peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01384}{1384}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group__Peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM7\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01385}{1385}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group__Peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM8}{TIM8}}
{\footnotesize\ttfamily \#define TIM8~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM8\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01419}{1419}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\label{group__Peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM9}{TIM9}}
{\footnotesize\ttfamily \#define TIM9~((\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM9\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01425}{1425}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group__Peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART4}{UART4}}
{\footnotesize\ttfamily \#define UART4~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) UART4\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01396}{1396}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group__Peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART5}{UART5}}
{\footnotesize\ttfamily \#define UART5~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) UART5\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01397}{1397}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group__Peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01420}{1420}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group__Peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01394}{1394}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group__Peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART3}{USART3}}
{\footnotesize\ttfamily \#define USART3~((\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01395}{1395}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

\mbox{\Hypertarget{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group__Peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} $\ast$) WWDG\+\_\+\+BASE)}



Definition at line \mbox{\hyperlink{stm32f10x_8h_source_l01390}{1390}} of file \mbox{\hyperlink{stm32f10x_8h_source}{stm32f10x.\+h}}.

