
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1025.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:121]
INFO: [Synth 8-6157] synthesizing module 'reaction_time_measurement' [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'reaction_time_measurement' (1#1) [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:22]
ERROR: [Synth 8-448] named port connection 'stop' does not exist for instance 'rtm' of module 'reaction_time_measurement' [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:141]
INFO: [Synth 8-6157] synthesizing module 'reaction_time_average' [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:54]
ERROR: [Synth 8-6156] failed synthesizing module 'reaction_time_average' [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:54]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [C:/EE 214/project 12/project 12.srcs/sources_1/new/P12_R2.v:121]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.023 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 02:00:42 2024...
