
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.462741                       # Number of seconds simulated
sim_ticks                                2462740747000                       # Number of ticks simulated
final_tick                               2462740747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 486555                       # Simulator instruction rate (inst/s)
host_op_rate                                   779376                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1286127243                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661020                       # Number of bytes of host memory used
host_seconds                                  1914.85                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        95726592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95749056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       996160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          996160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1495728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1496079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               9122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38869943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38879064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          9122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          404492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               404492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          404492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              9122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38869943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39283557                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4925481494                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4925481494                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.916733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.916733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180048                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180048                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322229                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899790                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899790                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106554                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20269                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126823                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 573689019000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 573689019000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3638906000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3638906000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 577327925000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 577327925000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 577327925000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 577327925000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 184670.544597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 184670.544597                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 179530.613252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 179530.613252                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 184637.226028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 184637.226028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 184637.226028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 184637.226028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       156349                       # number of writebacks
system.cpu.dcache.writebacks::total            156349                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20269                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126823                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 570582465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 570582465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3618637000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3618637000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 574201102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 574201102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 574201102000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 574201102000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 183670.544597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 183670.544597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 178530.613252                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 178530.613252                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 183637.226028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 183637.226028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 183637.226028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 183637.226028                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126310                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.956285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.299145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.956285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455307                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57728000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57728000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57728000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57728000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57728000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 164467.236467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 164467.236467                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 164467.236467                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 164467.236467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 164467.236467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 164467.236467                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57377000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57377000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57377000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57377000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 163467.236467                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 163467.236467                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 163467.236467                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 163467.236467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 163467.236467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 163467.236467                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.910004                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710860                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.405785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.497712                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999468                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739052                       # Number of tag accesses
system.l2.tags.data_accesses                 51739052                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       156349                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           156349                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3273                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413057                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416330                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416330                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416330                       # number of overall hits
system.l2.overall_hits::total                 1416330                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710492                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710843                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            1710492                       # number of overall misses
system.l2.overall_misses::total               1710843                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3553856500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3553856500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56849500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 551085535500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 551085535500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  554639392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     554696241500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56849500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 554639392000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    554696241500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       156349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       156349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127173                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127173                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547089                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547089                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 209111.885849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 209111.885849                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 161964.387464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 161964.387464                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 325412.761582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 325412.761582                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 161964.387464                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 324257.226576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 324223.930250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 161964.387464                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 324257.226576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 324223.930250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               231530                       # number of writebacks
system.l2.writebacks::total                    231530                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710843                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710843                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3383906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3383906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53339500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53339500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 534150565500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 534150565500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53339500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 537534472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 537587811500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53339500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 537534472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 537587811500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547089                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 199111.885849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 199111.885849                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 151964.387464                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 151964.387464                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 315412.761582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 315412.761582                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 151964.387464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 314257.226576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 314223.930250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 151964.387464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 314257.226576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 314223.930250                       # average overall mshr miss latency
system.l2.replacements                        1708812                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2046.836145                       # Cycle average of tags in use
system.l3.tags.total_refs                     1942395                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1511834                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.284794                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       52.990312                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         82.632575                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1911.213258                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.025874                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.040348                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.933210                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999432                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1536                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  15189294                       # Number of tag accesses
system.l3.tags.data_accesses                 15189294                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       231530                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           231530                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         214763                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            214763                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                214764                       # number of demand (read+write) hits
system.l3.demand_hits::total                   214764                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               214764                       # number of overall hits
system.l3.overall_hits::total                  214764                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1478734                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1479085                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1495728                       # number of demand (read+write) misses
system.l3.demand_misses::total                1496079                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data            1495728                       # number of overall misses
system.l3.overall_misses::total               1496079                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3196951000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3196951000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49478500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 513261558000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 513311036500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49478500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  516458509000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     516507987500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49478500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 516458509000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    516507987500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       231530                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       231530                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693848                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710843                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710843                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.873184                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.873210                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.874443                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.874469                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.874443                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.874469                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 188122.337296                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 188122.337296                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 140964.387464                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 347095.257159                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 347046.340474                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 140964.387464                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 345289.055898                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 345241.118617                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 140964.387464                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 345289.055898                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 345241.118617                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                15565                       # number of writebacks
system.l3.writebacks::total                     15565                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1476970                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1476970                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1478734                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1479085                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1495728                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1496079                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1495728                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1496079                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3027011000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3027011000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45968500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 498474218000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 498520186500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45968500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 501501229000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 501547197500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45968500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 501501229000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 501547197500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.873184                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.873210                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.874443                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.874469                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.874443                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.874469                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 178122.337296                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 178122.337296                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 130964.387464                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 337095.257159                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 337046.340474                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 130964.387464                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 335289.055898                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 335241.118617                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 130964.387464                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 335289.055898                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 335241.118617                       # average overall mshr miss latency
system.l3.replacements                        1509786                       # number of replacements
system.membus.snoop_filter.tot_requests       2989241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1493162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1479085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15565                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1476970                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1479085                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4484693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4484693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4484693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     96745216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     96745216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                96745216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1496079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1496079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1496079                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3051515500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7480396500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1070684                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1070684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       387879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5941463                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    210122944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210147968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3203032                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14817920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6330206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5259522     83.09%     83.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1070684     16.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6330206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3283151000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690233500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3419367                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1708522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1494220                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1494220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2462740747000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693848                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       247095                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2971213                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693848                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130208                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    124311872                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1509786                       # Total snoops (count)
system.tol3bus.snoopTraffic                    996160                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3220631                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.463953                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.498699                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1726411     53.60%     53.60% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1494220     46.40%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3220631                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1941214498                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566264502                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
