<profile>

<section name = "Vitis HLS Report for 'chunkProcessor'" level="0">
<item name = "Date">Tue Jul 22 20:45:30 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">sha224Accel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aspartan7</item>
<item name = "Target device">xa7s6-cpga196-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.547 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">272, 272, 2.720 us, 2.720 us, 272, 272, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147">chunkProcessor_Pipeline_VITIS_LOOP_7_1, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155">chunkProcessor_Pipeline_VITIS_LOOP_22_1, 10, 10, 0.100 us, 0.100 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163">chunkProcessor_Pipeline_VITIS_LOOP_10_2, 99, 99, 0.990 us, 0.990 us, 98, 98, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168">chunkProcessor_Pipeline_VITIS_LOOP_25_2, 132, 132, 1.320 us, 1.320 us, 130, 130, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193">chunkProcessor_Pipeline_VITIS_LOOP_32_4, 10, 10, 0.100 us, 0.100 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, -, 563, 1441, -</column>
<column name="Memory">4, -, 64, 4, 0</column>
<column name="Multiplexer">-, -, 0, 367, -</column>
<column name="Register">-, -, 275, -, -</column>
<specialColumn name="Available">10, 10, 7500, 3750, 0</specialColumn>
<specialColumn name="Utilization (%)">50, 0, 12, 48, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163">chunkProcessor_Pipeline_VITIS_LOOP_10_2, 0, 0, 129, 408, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155">chunkProcessor_Pipeline_VITIS_LOOP_22_1, 0, 0, 11, 64, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168">chunkProcessor_Pipeline_VITIS_LOOP_25_2, 1, 0, 399, 801, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193">chunkProcessor_Pipeline_VITIS_LOOP_32_4, 0, 0, 11, 103, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147">chunkProcessor_Pipeline_VITIS_LOOP_7_1, 0, 0, 13, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="wValues_U">chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W, 4, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="wvars_U">chunkProcessor_wvars_RAM_AUTO_1R1W, 0, 64, 4, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="wvars_we0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">61, 15, 1, 15</column>
<column name="input_r_address0">15, 3, 3, 9</column>
<column name="input_r_ce0">15, 3, 1, 3</column>
<column name="wValues_address0">21, 4, 6, 24</column>
<column name="wValues_ce0">21, 4, 1, 4</column>
<column name="wValues_ce1">9, 2, 1, 2</column>
<column name="wValues_ce2">9, 2, 1, 2</column>
<column name="wValues_d0">15, 3, 32, 96</column>
<column name="wValues_we0">15, 3, 1, 3</column>
<column name="wvars_address0">15, 3, 3, 9</column>
<column name="wvars_address0_local">42, 9, 3, 27</column>
<column name="wvars_address1_local">42, 9, 3, 27</column>
<column name="wvars_ce0">15, 3, 1, 3</column>
<column name="wvars_d0">9, 2, 32, 64</column>
<column name="wvars_d0_local">27, 5, 32, 160</column>
<column name="wvars_d1_local">27, 5, 32, 160</column>
<column name="wvars_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147_ap_start_reg">1, 0, 1, 0</column>
<column name="wvars_load_1_reg_307">32, 0, 32, 0</column>
<column name="wvars_load_2_reg_322">32, 0, 32, 0</column>
<column name="wvars_load_3_reg_327">32, 0, 32, 0</column>
<column name="wvars_load_4_reg_342">32, 0, 32, 0</column>
<column name="wvars_load_5_reg_347">32, 0, 32, 0</column>
<column name="wvars_load_6_reg_352">32, 0, 32, 0</column>
<column name="wvars_load_7_reg_357">32, 0, 32, 0</column>
<column name="wvars_load_reg_302">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, chunkProcessor, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, chunkProcessor, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, chunkProcessor, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, chunkProcessor, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, chunkProcessor, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, chunkProcessor, return value</column>
<column name="input_r_address0">out, 3, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="message_address0">out, 4, ap_memory, message, array</column>
<column name="message_ce0">out, 1, ap_memory, message, array</column>
<column name="message_q0">in, 32, ap_memory, message, array</column>
<column name="output_r_address0">out, 3, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
