{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733245128170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733245128170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 17:58:47 2024 " "Processing started: Tue Dec 03 17:58:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733245128170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245128170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_first_fpga -c my_first_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_first_fpga -c my_first_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245128170 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "counter_bus_mux.qip " "Tcl Script File counter_bus_mux.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE counter_bus_mux.qip " "set_global_assignment -name QIP_FILE counter_bus_mux.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1733245128249 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1733245128249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733245128352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733245128352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_first_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_first_fpga " "Found entity 1: my_first_fpga" {  } { { "my_first_fpga.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simple_counter.v " "Can't analyze file -- file simple_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733245134061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_first_fpga " "Elaborating entity \"my_first_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733245134092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcddriver.vhd 2 1 " "Using design file lcddriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddriver-communicate " "Found design unit 1: lcddriver-communicate" {  } { { "lcddriver.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcddriver.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134347 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddriver " "Found entity 1: lcddriver" {  } { { "lcddriver.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcddriver.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddriver lcddriver:inst9 " "Elaborating entity \"lcddriver\" for hierarchy \"lcddriver:inst9\"" {  } { { "my_first_fpga.bdf" "inst9" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 40 2392 2656 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.vhd 2 1 " "Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/fifo.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134356 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/fifo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO lcddriver:inst9\|FIFO:MAP_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\"" {  } { { "lcddriver.vhd" "MAP_FIFO" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcddriver.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/fifo.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/fifo.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family APEX20KE " "Parameter \"intended_device_family\" = \"APEX20KE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134472 ""}  } { { "fifo.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/fifo.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733245134472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so01 " "Found entity 1: scfifo_so01" {  } { { "db/scfifo_so01.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/scfifo_so01.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so01 lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated " "Elaborating entity \"scfifo_so01\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3v01 " "Found entity 1: a_dpfifo_3v01" {  } { { "db/a_dpfifo_3v01.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3v01 lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo " "Elaborating entity \"a_dpfifo_3v01\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\"" {  } { { "db/scfifo_so01.tdf" "dpfifo" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/scfifo_so01.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpb1 " "Found entity 1: altsyncram_rpb1" {  } { { "db/altsyncram_rpb1.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/altsyncram_rpb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpb1 lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram " "Elaborating entity \"altsyncram_rpb1\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\"" {  } { { "db/a_dpfifo_3v01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/cmpr_is8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3v01.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_3v01.tdf" "three_comparison" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/cntr_vnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3v01.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/cntr_co7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_3v01.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"lcddriver:inst9\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_3v01.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/a_dpfifo_3v01.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "my_first_fpga.bdf" "inst1" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { -16 200 480 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245134659 ""}  } { { "pll.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733245134659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdsteuerung.vhd 2 1 " "Using design file lcdsteuerung.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDsteuerung-a " "Found design unit 1: LCDsteuerung-a" {  } { { "lcdsteuerung.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcdsteuerung.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDsteuerung " "Found entity 1: LCDsteuerung" {  } { { "lcdsteuerung.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcdsteuerung.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDsteuerung LCDsteuerung:inst8 " "Elaborating entity \"LCDsteuerung\" for hierarchy \"LCDsteuerung:inst8\"" {  } { { "my_first_fpga.bdf" "inst8" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 72 2080 2368 280 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DCF_Enable_in lcdsteuerung.vhd(274) " "VHDL Process Statement warning at lcdsteuerung.vhd(274): signal \"DCF_Enable_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdsteuerung.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcdsteuerung.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733245134696 "|my_first_fpga|LCDsteuerung:inst8"}
{ "Warning" "WSGN_SEARCH_FILE" "genclockdcf.v 1 1 " "Using design file genclockdcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GenClockDCF " "Found entity 1: GenClockDCF" {  } { { "genclockdcf.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/genclockdcf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenClockDCF GenClockDCF:inst3 " "Elaborating entity \"GenClockDCF\" for hierarchy \"GenClockDCF:inst3\"" {  } { { "my_first_fpga.bdf" "inst3" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 160 512 808 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DCF_SIGNAL_out genclockdcf.v(34) " "Verilog HDL or VHDL warning at genclockdcf.v(34): object \"DCF_SIGNAL_out\" assigned a value but never read" {  } { { "genclockdcf.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/genclockdcf.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733245134702 "|my_first_fpga|GenClockDCF:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.sv 1 1 " "Using design file control_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst22 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst22\"" {  } { { "my_first_fpga.bdf" "inst22" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 136 1616 1976 344 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dcf77_decoder.v 1 1 " "Using design file dcf77_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dcf77_decoder " "Found entity 1: dcf77_decoder" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcf77_decoder dcf77_decoder:inst " "Elaborating entity \"dcf77_decoder\" for hierarchy \"dcf77_decoder:inst\"" {  } { { "my_first_fpga.bdf" "inst" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 144 864 1120 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minute_parity_ok dcf77_decoder.v(38) " "Verilog HDL or VHDL warning at dcf77_decoder.v(38): object \"minute_parity_ok\" assigned a value but never read" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hour_parity_ok dcf77_decoder.v(38) " "Verilog HDL or VHDL warning at dcf77_decoder.v(38): object \"hour_parity_ok\" assigned a value but never read" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "date_parity_ok dcf77_decoder.v(38) " "Verilog HDL or VHDL warning at dcf77_decoder.v(38): object \"date_parity_ok\" assigned a value but never read" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dcf77_decoder.v(59) " "Verilog HDL assignment warning at dcf77_decoder.v(59): truncated value with size 32 to match size of target (6)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dcf77_decoder.v(90) " "Verilog HDL assignment warning at dcf77_decoder.v(90): truncated value with size 32 to match size of target (1)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeAndDate_out dcf77_decoder.v(40) " "Verilog HDL Always Construct warning at dcf77_decoder.v(40): inferring latch(es) for variable \"timeAndDate_out\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[0\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[0\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[1\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[1\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[2\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[2\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[3\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[3\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[4\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[4\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[5\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[5\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[6\] dcf77_decoder.v(40) " "Inferred latch for \"timeAndDate_out\[6\]\" at dcf77_decoder.v(40)" {  } { { "dcf77_decoder.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/dcf77_decoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245134722 "|my_first_fpga|dcf77_decoder:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "timeanddateclock.v 1 1 " "Using design file timeanddateclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timeAndDateClock " "Found entity 1: timeAndDateClock" {  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeAndDateClock timeAndDateClock:inst5 " "Elaborating entity \"timeAndDateClock\" for hierarchy \"timeAndDateClock:inst5\"" {  } { { "my_first_fpga.bdf" "inst5" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 96 1240 1536 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timezone timeanddateclock.v(41) " "Verilog HDL or VHDL warning at timeanddateclock.v(41): object \"timezone\" assigned a value but never read" {  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733245134729 "|my_first_fpga|timeAndDateClock:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timeanddateclock.v(45) " "Verilog HDL assignment warning at timeanddateclock.v(45): truncated value with size 32 to match size of target (8)" {  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733245134729 "|my_first_fpga|timeAndDateClock:inst5"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "setclock.v(274) " "Verilog HDL information at setclock.v(274): always construct contains both blocking and non-blocking assignments" {  } { { "setclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/setclock.v" 274 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733245134734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "setclock.v 1 1 " "Using design file setclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 setClock " "Found entity 1: setClock" {  } { { "setclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/setclock.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245134734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733245134734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setClock setClock:inst7 " "Elaborating entity \"setClock\" for hierarchy \"setClock:inst7\"" {  } { { "my_first_fpga.bdf" "inst7" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 320 536 832 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245134735 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nReset setclock.v(148) " "Verilog HDL Always Construct warning at setclock.v(148): variable \"nReset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "setclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/setclock.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733245134737 "|my_first_fpga|setClock:inst7"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timeAndDateClock:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timeAndDateClock:inst5\|Mod0\"" {  } { { "timeanddateclock.v" "Mod0" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733245135351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timeAndDateClock:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timeAndDateClock:inst5\|Mod1\"" {  } { { "timeanddateclock.v" "Mod1" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733245135351 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timeAndDateClock:inst5\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timeAndDateClock:inst5\|Mod2\"" {  } { { "timeanddateclock.v" "Mod2" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733245135351 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733245135351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timeAndDateClock:inst5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"timeAndDateClock:inst5\|lpm_divide:Mod0\"" {  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245135372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timeAndDateClock:inst5\|lpm_divide:Mod0 " "Instantiated megafunction \"timeAndDateClock:inst5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135372 ""}  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733245135372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/lpm_divide_p9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timeAndDateClock:inst5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"timeAndDateClock:inst5\|lpm_divide:Mod1\"" {  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245135467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timeAndDateClock:inst5\|lpm_divide:Mod1 " "Instantiated megafunction \"timeAndDateClock:inst5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135467 ""}  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733245135467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r9m " "Found entity 1: lpm_divide_r9m" {  } { { "db/lpm_divide_r9m.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/lpm_divide_r9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/sign_div_unsign_hkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/alt_u_div_m4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timeAndDateClock:inst5\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"timeAndDateClock:inst5\|lpm_divide:Mod2\"" {  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245135509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timeAndDateClock:inst5\|lpm_divide:Mod2 " "Instantiated megafunction \"timeAndDateClock:inst5\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733245135509 ""}  } { { "timeanddateclock.v" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/timeanddateclock.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733245135509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g9m " "Found entity 1: lpm_divide_g9m" {  } { { "db/lpm_divide_g9m.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/lpm_divide_g9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u3f " "Found entity 1: alt_u_div_u3f" {  } { { "db/alt_u_div_u3f.tdf" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/db/alt_u_div_u3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733245135544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245135544 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcdsteuerung.vhd" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/lcdsteuerung.vhd" 612 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733245135758 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733245135758 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst22\|current_state\[3\] control_unit:inst22\|current_state\[3\]~_emulated control_unit:inst22\|current_state\[3\]~1 " "Register \"control_unit:inst22\|current_state\[3\]\" is converted into an equivalent circuit using register \"control_unit:inst22\|current_state\[3\]~_emulated\" and latch \"control_unit:inst22\|current_state\[3\]~1\"" {  } { { "control_unit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/control_unit.sv" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733245135758 "|my_first_fpga|control_unit:inst22|current_state[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst22\|current_state\[2\] control_unit:inst22\|current_state\[2\]~_emulated control_unit:inst22\|current_state\[2\]~5 " "Register \"control_unit:inst22\|current_state\[2\]\" is converted into an equivalent circuit using register \"control_unit:inst22\|current_state\[2\]~_emulated\" and latch \"control_unit:inst22\|current_state\[2\]~5\"" {  } { { "control_unit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/control_unit.sv" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733245135758 "|my_first_fpga|control_unit:inst22|current_state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst22\|current_state\[1\] control_unit:inst22\|current_state\[1\]~_emulated control_unit:inst22\|current_state\[1\]~9 " "Register \"control_unit:inst22\|current_state\[1\]\" is converted into an equivalent circuit using register \"control_unit:inst22\|current_state\[1\]~_emulated\" and latch \"control_unit:inst22\|current_state\[1\]~9\"" {  } { { "control_unit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/control_unit.sv" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733245135758 "|my_first_fpga|control_unit:inst22|current_state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst22\|current_state\[0\] control_unit:inst22\|current_state\[0\]~_emulated control_unit:inst22\|current_state\[0\]~13 " "Register \"control_unit:inst22\|current_state\[0\]\" is converted into an equivalent circuit using register \"control_unit:inst22\|current_state\[0\]~_emulated\" and latch \"control_unit:inst22\|current_state\[0\]~13\"" {  } { { "control_unit.sv" "" { Text "C:/intelFPGA_lite/FPGA Lab/Lab 5/control_unit.sv" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733245135758 "|my_first_fpga|control_unit:inst22|current_state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1733245135758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_Contrast GND " "Pin \"LCD_Contrast\" is stuck at GND" {  } { { "my_first_fpga.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA Lab/Lab 5/my_first_fpga.bdf" { { 112 2688 2864 128 "LCD_Contrast" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733245136068 "|my_first_fpga|LCD_Contrast"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733245136068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733245136131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733245136709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/FPGA Lab/Lab 5/output_files/my_first_fpga.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/FPGA Lab/Lab 5/output_files/my_first_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245136770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733245136875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733245136875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1195 " "Implemented 1195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733245136950 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733245136950 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733245136950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1160 " "Implemented 1160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733245136950 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733245136950 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733245136950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733245136950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733245136965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 17:58:56 2024 " "Processing ended: Tue Dec 03 17:58:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733245136965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733245136965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733245136965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733245136965 ""}
