// Seed: 878478168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5, \id_6 ;
  assign id_3 = 1;
  wire id_7;
  initial @(-1) id_4 = {-1{1 - \id_6 }};
  wire id_8;
  assign id_1 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    output tri id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_5 = 0;
endmodule
