Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Mar 14 16:32:50 2024
| Host              : MSI running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file Gyro_Test_clock_utilization_routed.rpt
| Design            : Gyro_Test
| Device            : 7a35ti-cpg236
| Speed File        : -1L  PRODUCTION 1.23 2018-06-13
| Temperature Grade : I
| Design State      : Routed
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+-----------------------------+-------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin                  | Net                           |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+-----------------------------+-------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |          99 |               0 |              |             | FSM_onehot_PS_reg[90]_i_2/O | FSM_onehot_PS_reg[90]_i_2_n_0 |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 1 |          42 |               0 |       10.000 | sys_clk_pin | CLK_IBUF_BUFG_inst/O        | CLK_IBUF_BUFG                 |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+-----------------------------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------+--------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin               | Net                      |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------+--------------------------+
| src0      | g0        | FDRE/Q          | None       | SLICE_X37Y47 | X1Y0         |           1 |               2 |                     |              | Gyro_Reader/slwClk_reg/Q | Gyro_Reader/slwClk_reg_0 |
| src1      | g1        | IBUF/O          | IOB_X1Y26  | IOB_X1Y26    | X1Y0         |           1 |               0 |              10.000 | sys_clk_pin  | CLK_IBUF_inst/O          | CLK_IBUF                 |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------+--------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                          | Net                          |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+------------------------------||
| 0        | FDRE/Q          | None       | SLICE_X37Y44/AFF  | X1Y0         |          16 |              13 |              |       | Gyro_Reader/FSM_onehot_PS_reg[0]/Q  | Gyro_Reader/holdCount_0      - Static -
| 1        | FDRE/Q          | None       | SLICE_X46Y46/AFF  | X1Y0         |          13 |               1 |              |       | SSG_DISP/CathMod/s_clk_500_reg/Q    | SSG_DISP/CathMod/s_clk_500   - Static -
| 2        | FDRE/Q          | None       | SLICE_X38Y45/C5FF | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[87]/Q | Gyro_Reader/storeData__0[0]  - Static -
| 3        | FDRE/Q          | None       | SLICE_X42Y46/AFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[75]/Q | Gyro_Reader/storeData__0[10] - Static -
| 4        | FDRE/Q          | None       | SLICE_X38Y45/AFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[74]/Q | Gyro_Reader/storeData__0[11] - Static -
| 5        | FDRE/Q          | None       | SLICE_X38Y44/A5FF | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[73]/Q | Gyro_Reader/storeData__0[12] - Static -
| 6        | FDRE/Q          | None       | SLICE_X38Y44/DFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[72]/Q | Gyro_Reader/storeData__0[13] - Static -
| 7        | FDRE/Q          | None       | SLICE_X38Y44/CFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[71]/Q | Gyro_Reader/storeData__0[14] - Static -
| 8        | FDRE/Q          | None       | SLICE_X40Y42/DFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[70]/Q | Gyro_Reader/storeData__0[15] - Static -
| 9        | FDRE/Q          | None       | SLICE_X38Y45/B5FF | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[86]/Q | Gyro_Reader/storeData__0[1]  - Static -
| 10       | FDRE/Q          | None       | SLICE_X38Y45/A5FF | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[85]/Q | Gyro_Reader/storeData__0[2]  - Static -
| 11       | FDRE/Q          | None       | SLICE_X42Y46/DFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[84]/Q | Gyro_Reader/storeData__0[3]  - Static -
| 12       | FDRE/Q          | None       | SLICE_X44Y45/DFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[83]/Q | Gyro_Reader/storeData__0[4]  - Static -
| 13       | FDRE/Q          | None       | SLICE_X44Y45/CFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[82]/Q | Gyro_Reader/storeData__0[5]  - Static -
| 14       | FDRE/Q          | None       | SLICE_X42Y46/CFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[81]/Q | Gyro_Reader/storeData__0[6]  - Static -
| 15       | FDRE/Q          | None       | SLICE_X38Y45/DFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[80]/Q | Gyro_Reader/storeData__0[7]  - Static -
| 16       | FDRE/Q          | None       | SLICE_X44Y45/BFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[77]/Q | Gyro_Reader/storeData__0[8]  - Static -
| 17       | FDRE/Q          | None       | SLICE_X42Y46/BFF  | X1Y0         |           1 |               3 |              |       | Gyro_Reader/FSM_onehot_PS_reg[76]/Q | Gyro_Reader/storeData__0[9]  - Static -
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------+------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  154 |  1500 |   49 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1500 |    0 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  2 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------+
| g0        | BUFG/O          | n/a               |       |             |               |          99 |        0 |              0 |        0 | FSM_onehot_PS_reg[90]_i_2_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |   0 |                     - |
| Y0 |  0 |  99 |                     0 |
+----+----+-----+-----------------------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g1        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |          42 |        0 |              0 |        0 | CLK_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |   0 |                     - |
| Y0 |  0 |  42 |                     0 |
+----+----+-----+-----------------------+


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------+
| g0        | n/a   | BUFG/O          | None       |          99 |               0 | 99 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | FSM_onehot_PS_reg[90]_i_2_n_0 |
| g1        | n/a   | BUFG/O          | None       |          42 |               0 | 42 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------+
* Clock Loads column represents the clock pin loads (pin count). Internal cell leaf pins are not counted
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells FSM_onehot_PS_reg[90]_i_2]
set_property LOC BUFGCTRL_X0Y1 [get_cells CLK_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports CLK]

# Clock net "FSM_onehot_PS_reg[90]_i_2_n_0" driven by instance "FSM_onehot_PS_reg[90]_i_2" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_FSM_onehot_PS_reg[90]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_FSM_onehot_PS_reg[90]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="FSM_onehot_PS_reg[90]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_FSM_onehot_PS_reg[90]_i_2_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_CLK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
