// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DispatchQueue(
  input         clock,
  input         reset,
  output        io_enq_canAccept,
  input         io_enq_needAlloc_0,
  input         io_enq_needAlloc_1,
  input         io_enq_needAlloc_2,
  input         io_enq_needAlloc_3,
  input         io_enq_needAlloc_4,
  input         io_enq_needAlloc_5,
  input         io_enq_req_0_valid,
  input         io_enq_req_0_bits_preDecodeInfo_valid,
  input         io_enq_req_0_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_enq_req_0_bits_preDecodeInfo_brType,
  input         io_enq_req_0_bits_preDecodeInfo_isCall,
  input         io_enq_req_0_bits_preDecodeInfo_isRet,
  input         io_enq_req_0_bits_pred_taken,
  input         io_enq_req_0_bits_ftqPtr_flag,
  input  [5:0]  io_enq_req_0_bits_ftqPtr_value,
  input  [3:0]  io_enq_req_0_bits_ftqOffset,
  input  [3:0]  io_enq_req_0_bits_srcType_0,
  input  [3:0]  io_enq_req_0_bits_srcType_1,
  input  [34:0] io_enq_req_0_bits_fuType,
  input  [8:0]  io_enq_req_0_bits_fuOpType,
  input         io_enq_req_0_bits_rfWen,
  input         io_enq_req_0_bits_fpWen,
  input         io_enq_req_0_bits_vecWen,
  input         io_enq_req_0_bits_v0Wen,
  input         io_enq_req_0_bits_vlWen,
  input         io_enq_req_0_bits_flushPipe,
  input  [3:0]  io_enq_req_0_bits_selImm,
  input  [31:0] io_enq_req_0_bits_imm,
  input         io_enq_req_0_bits_fpu_typeTagOut,
  input         io_enq_req_0_bits_fpu_wflags,
  input  [1:0]  io_enq_req_0_bits_fpu_typ,
  input  [2:0]  io_enq_req_0_bits_fpu_rm,
  input  [7:0]  io_enq_req_0_bits_psrc_0,
  input  [7:0]  io_enq_req_0_bits_psrc_1,
  input  [7:0]  io_enq_req_0_bits_pdest,
  input         io_enq_req_0_bits_robIdx_flag,
  input  [7:0]  io_enq_req_0_bits_robIdx_value,
  input         io_enq_req_1_valid,
  input         io_enq_req_1_bits_preDecodeInfo_valid,
  input         io_enq_req_1_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_enq_req_1_bits_preDecodeInfo_brType,
  input         io_enq_req_1_bits_preDecodeInfo_isCall,
  input         io_enq_req_1_bits_preDecodeInfo_isRet,
  input         io_enq_req_1_bits_pred_taken,
  input         io_enq_req_1_bits_ftqPtr_flag,
  input  [5:0]  io_enq_req_1_bits_ftqPtr_value,
  input  [3:0]  io_enq_req_1_bits_ftqOffset,
  input  [3:0]  io_enq_req_1_bits_srcType_0,
  input  [3:0]  io_enq_req_1_bits_srcType_1,
  input  [34:0] io_enq_req_1_bits_fuType,
  input  [8:0]  io_enq_req_1_bits_fuOpType,
  input         io_enq_req_1_bits_rfWen,
  input         io_enq_req_1_bits_fpWen,
  input         io_enq_req_1_bits_vecWen,
  input         io_enq_req_1_bits_v0Wen,
  input         io_enq_req_1_bits_vlWen,
  input         io_enq_req_1_bits_flushPipe,
  input  [3:0]  io_enq_req_1_bits_selImm,
  input  [31:0] io_enq_req_1_bits_imm,
  input         io_enq_req_1_bits_fpu_typeTagOut,
  input         io_enq_req_1_bits_fpu_wflags,
  input  [1:0]  io_enq_req_1_bits_fpu_typ,
  input  [2:0]  io_enq_req_1_bits_fpu_rm,
  input  [7:0]  io_enq_req_1_bits_psrc_0,
  input  [7:0]  io_enq_req_1_bits_psrc_1,
  input  [7:0]  io_enq_req_1_bits_pdest,
  input         io_enq_req_1_bits_robIdx_flag,
  input  [7:0]  io_enq_req_1_bits_robIdx_value,
  input         io_enq_req_2_valid,
  input         io_enq_req_2_bits_preDecodeInfo_valid,
  input         io_enq_req_2_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_enq_req_2_bits_preDecodeInfo_brType,
  input         io_enq_req_2_bits_preDecodeInfo_isCall,
  input         io_enq_req_2_bits_preDecodeInfo_isRet,
  input         io_enq_req_2_bits_pred_taken,
  input         io_enq_req_2_bits_ftqPtr_flag,
  input  [5:0]  io_enq_req_2_bits_ftqPtr_value,
  input  [3:0]  io_enq_req_2_bits_ftqOffset,
  input  [3:0]  io_enq_req_2_bits_srcType_0,
  input  [3:0]  io_enq_req_2_bits_srcType_1,
  input  [34:0] io_enq_req_2_bits_fuType,
  input  [8:0]  io_enq_req_2_bits_fuOpType,
  input         io_enq_req_2_bits_rfWen,
  input         io_enq_req_2_bits_fpWen,
  input         io_enq_req_2_bits_vecWen,
  input         io_enq_req_2_bits_v0Wen,
  input         io_enq_req_2_bits_vlWen,
  input         io_enq_req_2_bits_flushPipe,
  input  [3:0]  io_enq_req_2_bits_selImm,
  input  [31:0] io_enq_req_2_bits_imm,
  input         io_enq_req_2_bits_fpu_typeTagOut,
  input         io_enq_req_2_bits_fpu_wflags,
  input  [1:0]  io_enq_req_2_bits_fpu_typ,
  input  [2:0]  io_enq_req_2_bits_fpu_rm,
  input  [7:0]  io_enq_req_2_bits_psrc_0,
  input  [7:0]  io_enq_req_2_bits_psrc_1,
  input  [7:0]  io_enq_req_2_bits_pdest,
  input         io_enq_req_2_bits_robIdx_flag,
  input  [7:0]  io_enq_req_2_bits_robIdx_value,
  input         io_enq_req_3_valid,
  input         io_enq_req_3_bits_preDecodeInfo_valid,
  input         io_enq_req_3_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_enq_req_3_bits_preDecodeInfo_brType,
  input         io_enq_req_3_bits_preDecodeInfo_isCall,
  input         io_enq_req_3_bits_preDecodeInfo_isRet,
  input         io_enq_req_3_bits_pred_taken,
  input         io_enq_req_3_bits_ftqPtr_flag,
  input  [5:0]  io_enq_req_3_bits_ftqPtr_value,
  input  [3:0]  io_enq_req_3_bits_ftqOffset,
  input  [3:0]  io_enq_req_3_bits_srcType_0,
  input  [3:0]  io_enq_req_3_bits_srcType_1,
  input  [34:0] io_enq_req_3_bits_fuType,
  input  [8:0]  io_enq_req_3_bits_fuOpType,
  input         io_enq_req_3_bits_rfWen,
  input         io_enq_req_3_bits_fpWen,
  input         io_enq_req_3_bits_vecWen,
  input         io_enq_req_3_bits_v0Wen,
  input         io_enq_req_3_bits_vlWen,
  input         io_enq_req_3_bits_flushPipe,
  input  [3:0]  io_enq_req_3_bits_selImm,
  input  [31:0] io_enq_req_3_bits_imm,
  input         io_enq_req_3_bits_fpu_typeTagOut,
  input         io_enq_req_3_bits_fpu_wflags,
  input  [1:0]  io_enq_req_3_bits_fpu_typ,
  input  [2:0]  io_enq_req_3_bits_fpu_rm,
  input  [7:0]  io_enq_req_3_bits_psrc_0,
  input  [7:0]  io_enq_req_3_bits_psrc_1,
  input  [7:0]  io_enq_req_3_bits_pdest,
  input         io_enq_req_3_bits_robIdx_flag,
  input  [7:0]  io_enq_req_3_bits_robIdx_value,
  input         io_enq_req_4_valid,
  input         io_enq_req_4_bits_preDecodeInfo_valid,
  input         io_enq_req_4_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_enq_req_4_bits_preDecodeInfo_brType,
  input         io_enq_req_4_bits_preDecodeInfo_isCall,
  input         io_enq_req_4_bits_preDecodeInfo_isRet,
  input         io_enq_req_4_bits_pred_taken,
  input         io_enq_req_4_bits_ftqPtr_flag,
  input  [5:0]  io_enq_req_4_bits_ftqPtr_value,
  input  [3:0]  io_enq_req_4_bits_ftqOffset,
  input  [3:0]  io_enq_req_4_bits_srcType_0,
  input  [3:0]  io_enq_req_4_bits_srcType_1,
  input  [34:0] io_enq_req_4_bits_fuType,
  input  [8:0]  io_enq_req_4_bits_fuOpType,
  input         io_enq_req_4_bits_rfWen,
  input         io_enq_req_4_bits_fpWen,
  input         io_enq_req_4_bits_vecWen,
  input         io_enq_req_4_bits_v0Wen,
  input         io_enq_req_4_bits_vlWen,
  input         io_enq_req_4_bits_flushPipe,
  input  [3:0]  io_enq_req_4_bits_selImm,
  input  [31:0] io_enq_req_4_bits_imm,
  input         io_enq_req_4_bits_fpu_typeTagOut,
  input         io_enq_req_4_bits_fpu_wflags,
  input  [1:0]  io_enq_req_4_bits_fpu_typ,
  input  [2:0]  io_enq_req_4_bits_fpu_rm,
  input  [7:0]  io_enq_req_4_bits_psrc_0,
  input  [7:0]  io_enq_req_4_bits_psrc_1,
  input  [7:0]  io_enq_req_4_bits_pdest,
  input         io_enq_req_4_bits_robIdx_flag,
  input  [7:0]  io_enq_req_4_bits_robIdx_value,
  input         io_enq_req_5_valid,
  input         io_enq_req_5_bits_preDecodeInfo_valid,
  input         io_enq_req_5_bits_preDecodeInfo_isRVC,
  input  [1:0]  io_enq_req_5_bits_preDecodeInfo_brType,
  input         io_enq_req_5_bits_preDecodeInfo_isCall,
  input         io_enq_req_5_bits_preDecodeInfo_isRet,
  input         io_enq_req_5_bits_pred_taken,
  input         io_enq_req_5_bits_ftqPtr_flag,
  input  [5:0]  io_enq_req_5_bits_ftqPtr_value,
  input  [3:0]  io_enq_req_5_bits_ftqOffset,
  input  [3:0]  io_enq_req_5_bits_srcType_0,
  input  [3:0]  io_enq_req_5_bits_srcType_1,
  input  [34:0] io_enq_req_5_bits_fuType,
  input  [8:0]  io_enq_req_5_bits_fuOpType,
  input         io_enq_req_5_bits_rfWen,
  input         io_enq_req_5_bits_fpWen,
  input         io_enq_req_5_bits_vecWen,
  input         io_enq_req_5_bits_v0Wen,
  input         io_enq_req_5_bits_vlWen,
  input         io_enq_req_5_bits_flushPipe,
  input  [3:0]  io_enq_req_5_bits_selImm,
  input  [31:0] io_enq_req_5_bits_imm,
  input         io_enq_req_5_bits_fpu_typeTagOut,
  input         io_enq_req_5_bits_fpu_wflags,
  input  [1:0]  io_enq_req_5_bits_fpu_typ,
  input  [2:0]  io_enq_req_5_bits_fpu_rm,
  input  [7:0]  io_enq_req_5_bits_psrc_0,
  input  [7:0]  io_enq_req_5_bits_psrc_1,
  input  [7:0]  io_enq_req_5_bits_pdest,
  input         io_enq_req_5_bits_robIdx_flag,
  input  [7:0]  io_enq_req_5_bits_robIdx_value,
  input         io_deq_0_ready,
  output        io_deq_0_valid,
  output        io_deq_0_bits_preDecodeInfo_valid,
  output        io_deq_0_bits_preDecodeInfo_isRVC,
  output [1:0]  io_deq_0_bits_preDecodeInfo_brType,
  output        io_deq_0_bits_preDecodeInfo_isCall,
  output        io_deq_0_bits_preDecodeInfo_isRet,
  output        io_deq_0_bits_pred_taken,
  output        io_deq_0_bits_ftqPtr_flag,
  output [5:0]  io_deq_0_bits_ftqPtr_value,
  output [3:0]  io_deq_0_bits_ftqOffset,
  output [3:0]  io_deq_0_bits_srcType_0,
  output [3:0]  io_deq_0_bits_srcType_1,
  output [34:0] io_deq_0_bits_fuType,
  output [8:0]  io_deq_0_bits_fuOpType,
  output        io_deq_0_bits_rfWen,
  output [3:0]  io_deq_0_bits_selImm,
  output [31:0] io_deq_0_bits_imm,
  output [7:0]  io_deq_0_bits_psrc_0,
  output [7:0]  io_deq_0_bits_psrc_1,
  output [7:0]  io_deq_0_bits_pdest,
  output        io_deq_0_bits_robIdx_flag,
  output [7:0]  io_deq_0_bits_robIdx_value,
  input         io_deq_1_ready,
  output        io_deq_1_valid,
  output        io_deq_1_bits_preDecodeInfo_valid,
  output        io_deq_1_bits_preDecodeInfo_isRVC,
  output [1:0]  io_deq_1_bits_preDecodeInfo_brType,
  output        io_deq_1_bits_preDecodeInfo_isCall,
  output        io_deq_1_bits_preDecodeInfo_isRet,
  output        io_deq_1_bits_pred_taken,
  output        io_deq_1_bits_ftqPtr_flag,
  output [5:0]  io_deq_1_bits_ftqPtr_value,
  output [3:0]  io_deq_1_bits_ftqOffset,
  output [3:0]  io_deq_1_bits_srcType_0,
  output [3:0]  io_deq_1_bits_srcType_1,
  output [34:0] io_deq_1_bits_fuType,
  output [8:0]  io_deq_1_bits_fuOpType,
  output        io_deq_1_bits_rfWen,
  output [3:0]  io_deq_1_bits_selImm,
  output [31:0] io_deq_1_bits_imm,
  output [7:0]  io_deq_1_bits_psrc_0,
  output [7:0]  io_deq_1_bits_psrc_1,
  output [7:0]  io_deq_1_bits_pdest,
  output        io_deq_1_bits_robIdx_flag,
  output [7:0]  io_deq_1_bits_robIdx_value,
  input         io_deq_2_ready,
  output        io_deq_2_valid,
  output        io_deq_2_bits_preDecodeInfo_valid,
  output        io_deq_2_bits_preDecodeInfo_isRVC,
  output [1:0]  io_deq_2_bits_preDecodeInfo_brType,
  output        io_deq_2_bits_preDecodeInfo_isCall,
  output        io_deq_2_bits_preDecodeInfo_isRet,
  output        io_deq_2_bits_pred_taken,
  output        io_deq_2_bits_ftqPtr_flag,
  output [5:0]  io_deq_2_bits_ftqPtr_value,
  output [3:0]  io_deq_2_bits_ftqOffset,
  output [3:0]  io_deq_2_bits_srcType_0,
  output [3:0]  io_deq_2_bits_srcType_1,
  output [34:0] io_deq_2_bits_fuType,
  output [8:0]  io_deq_2_bits_fuOpType,
  output        io_deq_2_bits_rfWen,
  output [3:0]  io_deq_2_bits_selImm,
  output [31:0] io_deq_2_bits_imm,
  output [7:0]  io_deq_2_bits_psrc_0,
  output [7:0]  io_deq_2_bits_psrc_1,
  output [7:0]  io_deq_2_bits_pdest,
  output        io_deq_2_bits_robIdx_flag,
  output [7:0]  io_deq_2_bits_robIdx_value,
  input         io_deq_3_ready,
  output        io_deq_3_valid,
  output        io_deq_3_bits_preDecodeInfo_valid,
  output        io_deq_3_bits_preDecodeInfo_isRVC,
  output [1:0]  io_deq_3_bits_preDecodeInfo_brType,
  output        io_deq_3_bits_preDecodeInfo_isCall,
  output        io_deq_3_bits_preDecodeInfo_isRet,
  output        io_deq_3_bits_pred_taken,
  output        io_deq_3_bits_ftqPtr_flag,
  output [5:0]  io_deq_3_bits_ftqPtr_value,
  output [3:0]  io_deq_3_bits_ftqOffset,
  output [3:0]  io_deq_3_bits_srcType_0,
  output [3:0]  io_deq_3_bits_srcType_1,
  output [34:0] io_deq_3_bits_fuType,
  output [8:0]  io_deq_3_bits_fuOpType,
  output        io_deq_3_bits_rfWen,
  output [3:0]  io_deq_3_bits_selImm,
  output [31:0] io_deq_3_bits_imm,
  output [7:0]  io_deq_3_bits_psrc_0,
  output [7:0]  io_deq_3_bits_psrc_1,
  output [7:0]  io_deq_3_bits_pdest,
  output        io_deq_3_bits_robIdx_flag,
  output [7:0]  io_deq_3_bits_robIdx_value,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [7:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  output [4:0]  io_validDeq0Num,
  output [4:0]  io_validDeq1Num,
  output [5:0]  io_perf_0_value,
  output [5:0]  io_perf_1_value,
  output [5:0]  io_perf_2_value,
  output [5:0]  io_perf_3_value,
  output [5:0]  io_perf_4_value,
  output [5:0]  io_perf_5_value,
  output [5:0]  io_perf_6_value,
  output [5:0]  io_perf_7_value
);

  wire             io_deq_3_valid_0;
  wire             io_deq_2_valid_0;
  wire             io_deq_1_valid_0;
  wire             io_deq_0_valid_0;
  wire             _dataModule_io_rdata_4_preDecodeInfo_valid;
  wire             _dataModule_io_rdata_4_preDecodeInfo_isRVC;
  wire [1:0]       _dataModule_io_rdata_4_preDecodeInfo_brType;
  wire             _dataModule_io_rdata_4_preDecodeInfo_isCall;
  wire             _dataModule_io_rdata_4_preDecodeInfo_isRet;
  wire             _dataModule_io_rdata_4_pred_taken;
  wire             _dataModule_io_rdata_4_ftqPtr_flag;
  wire [5:0]       _dataModule_io_rdata_4_ftqPtr_value;
  wire [3:0]       _dataModule_io_rdata_4_ftqOffset;
  wire [3:0]       _dataModule_io_rdata_4_srcType_0;
  wire [3:0]       _dataModule_io_rdata_4_srcType_1;
  wire [34:0]      _dataModule_io_rdata_4_fuType;
  wire [8:0]       _dataModule_io_rdata_4_fuOpType;
  wire             _dataModule_io_rdata_4_rfWen;
  wire [3:0]       _dataModule_io_rdata_4_selImm;
  wire [31:0]      _dataModule_io_rdata_4_imm;
  wire [7:0]       _dataModule_io_rdata_4_psrc_0;
  wire [7:0]       _dataModule_io_rdata_4_psrc_1;
  wire [7:0]       _dataModule_io_rdata_4_pdest;
  wire             _dataModule_io_rdata_4_robIdx_flag;
  wire [7:0]       _dataModule_io_rdata_4_robIdx_value;
  wire             _dataModule_io_rdata_5_preDecodeInfo_valid;
  wire             _dataModule_io_rdata_5_preDecodeInfo_isRVC;
  wire [1:0]       _dataModule_io_rdata_5_preDecodeInfo_brType;
  wire             _dataModule_io_rdata_5_preDecodeInfo_isCall;
  wire             _dataModule_io_rdata_5_preDecodeInfo_isRet;
  wire             _dataModule_io_rdata_5_pred_taken;
  wire             _dataModule_io_rdata_5_ftqPtr_flag;
  wire [5:0]       _dataModule_io_rdata_5_ftqPtr_value;
  wire [3:0]       _dataModule_io_rdata_5_ftqOffset;
  wire [3:0]       _dataModule_io_rdata_5_srcType_0;
  wire [3:0]       _dataModule_io_rdata_5_srcType_1;
  wire [34:0]      _dataModule_io_rdata_5_fuType;
  wire [8:0]       _dataModule_io_rdata_5_fuOpType;
  wire             _dataModule_io_rdata_5_rfWen;
  wire [3:0]       _dataModule_io_rdata_5_selImm;
  wire [31:0]      _dataModule_io_rdata_5_imm;
  wire [7:0]       _dataModule_io_rdata_5_psrc_0;
  wire [7:0]       _dataModule_io_rdata_5_psrc_1;
  wire [7:0]       _dataModule_io_rdata_5_pdest;
  wire             _dataModule_io_rdata_5_robIdx_flag;
  wire [7:0]       _dataModule_io_rdata_5_robIdx_value;
  wire             _dataModule_io_rdata_6_preDecodeInfo_valid;
  wire             _dataModule_io_rdata_6_preDecodeInfo_isRVC;
  wire [1:0]       _dataModule_io_rdata_6_preDecodeInfo_brType;
  wire             _dataModule_io_rdata_6_preDecodeInfo_isCall;
  wire             _dataModule_io_rdata_6_preDecodeInfo_isRet;
  wire             _dataModule_io_rdata_6_pred_taken;
  wire             _dataModule_io_rdata_6_ftqPtr_flag;
  wire [5:0]       _dataModule_io_rdata_6_ftqPtr_value;
  wire [3:0]       _dataModule_io_rdata_6_ftqOffset;
  wire [3:0]       _dataModule_io_rdata_6_srcType_0;
  wire [3:0]       _dataModule_io_rdata_6_srcType_1;
  wire [34:0]      _dataModule_io_rdata_6_fuType;
  wire [8:0]       _dataModule_io_rdata_6_fuOpType;
  wire             _dataModule_io_rdata_6_rfWen;
  wire [3:0]       _dataModule_io_rdata_6_selImm;
  wire [31:0]      _dataModule_io_rdata_6_imm;
  wire [7:0]       _dataModule_io_rdata_6_psrc_0;
  wire [7:0]       _dataModule_io_rdata_6_psrc_1;
  wire [7:0]       _dataModule_io_rdata_6_pdest;
  wire             _dataModule_io_rdata_6_robIdx_flag;
  wire [7:0]       _dataModule_io_rdata_6_robIdx_value;
  wire             _dataModule_io_rdata_7_preDecodeInfo_valid;
  wire             _dataModule_io_rdata_7_preDecodeInfo_isRVC;
  wire [1:0]       _dataModule_io_rdata_7_preDecodeInfo_brType;
  wire             _dataModule_io_rdata_7_preDecodeInfo_isCall;
  wire             _dataModule_io_rdata_7_preDecodeInfo_isRet;
  wire             _dataModule_io_rdata_7_pred_taken;
  wire             _dataModule_io_rdata_7_ftqPtr_flag;
  wire [5:0]       _dataModule_io_rdata_7_ftqPtr_value;
  wire [3:0]       _dataModule_io_rdata_7_ftqOffset;
  wire [3:0]       _dataModule_io_rdata_7_srcType_0;
  wire [3:0]       _dataModule_io_rdata_7_srcType_1;
  wire [34:0]      _dataModule_io_rdata_7_fuType;
  wire [8:0]       _dataModule_io_rdata_7_fuOpType;
  wire             _dataModule_io_rdata_7_rfWen;
  wire [3:0]       _dataModule_io_rdata_7_selImm;
  wire [31:0]      _dataModule_io_rdata_7_imm;
  wire [7:0]       _dataModule_io_rdata_7_psrc_0;
  wire [7:0]       _dataModule_io_rdata_7_psrc_1;
  wire [7:0]       _dataModule_io_rdata_7_pdest;
  wire             _dataModule_io_rdata_7_robIdx_flag;
  wire [7:0]       _dataModule_io_rdata_7_robIdx_value;
  reg              robIdxEntries_0_flag;
  reg  [7:0]       robIdxEntries_0_value;
  reg              robIdxEntries_1_flag;
  reg  [7:0]       robIdxEntries_1_value;
  reg              robIdxEntries_2_flag;
  reg  [7:0]       robIdxEntries_2_value;
  reg              robIdxEntries_3_flag;
  reg  [7:0]       robIdxEntries_3_value;
  reg              robIdxEntries_4_flag;
  reg  [7:0]       robIdxEntries_4_value;
  reg              robIdxEntries_5_flag;
  reg  [7:0]       robIdxEntries_5_value;
  reg              robIdxEntries_6_flag;
  reg  [7:0]       robIdxEntries_6_value;
  reg              robIdxEntries_7_flag;
  reg  [7:0]       robIdxEntries_7_value;
  reg              robIdxEntries_8_flag;
  reg  [7:0]       robIdxEntries_8_value;
  reg              robIdxEntries_9_flag;
  reg  [7:0]       robIdxEntries_9_value;
  reg              robIdxEntries_10_flag;
  reg  [7:0]       robIdxEntries_10_value;
  reg              robIdxEntries_11_flag;
  reg  [7:0]       robIdxEntries_11_value;
  reg              robIdxEntries_12_flag;
  reg  [7:0]       robIdxEntries_12_value;
  reg              robIdxEntries_13_flag;
  reg  [7:0]       robIdxEntries_13_value;
  reg              robIdxEntries_14_flag;
  reg  [7:0]       robIdxEntries_14_value;
  reg              robIdxEntries_15_flag;
  reg  [7:0]       robIdxEntries_15_value;
  reg              stateEntries_0;
  reg              stateEntries_1;
  reg              stateEntries_2;
  reg              stateEntries_3;
  reg              stateEntries_4;
  reg              stateEntries_5;
  reg              stateEntries_6;
  reg              stateEntries_7;
  reg              stateEntries_8;
  reg              stateEntries_9;
  reg              stateEntries_10;
  reg              stateEntries_11;
  reg              stateEntries_12;
  reg              stateEntries_13;
  reg              stateEntries_14;
  reg              stateEntries_15;
  reg              validDeq0_0;
  reg              validDeq0_1;
  reg              validDeq0_2;
  reg              validDeq0_3;
  reg              validDeq0_4;
  reg              validDeq0_5;
  reg              validDeq0_6;
  reg              validDeq0_7;
  reg              validDeq0_8;
  reg              validDeq0_9;
  reg              validDeq0_10;
  reg              validDeq0_11;
  reg              validDeq0_12;
  reg              validDeq0_13;
  reg              validDeq0_14;
  reg              validDeq0_15;
  reg              validDeq1_0;
  reg              validDeq1_1;
  reg              validDeq1_2;
  reg              validDeq1_3;
  reg              validDeq1_4;
  reg              validDeq1_5;
  reg              validDeq1_6;
  reg              validDeq1_7;
  reg              validDeq1_8;
  reg              validDeq1_9;
  reg              validDeq1_10;
  reg              validDeq1_11;
  reg              validDeq1_12;
  reg              validDeq1_13;
  reg              validDeq1_14;
  reg              validDeq1_15;
  reg              headPtr_0_flag;
  reg  [3:0]       shiftAmount;
  reg              headPtr_1_flag;
  reg  [3:0]       headPtr_1_value;
  reg              headPtr_2_flag;
  reg  [3:0]       headPtr_2_value;
  reg              headPtr_3_flag;
  reg  [3:0]       headPtr_3_value;
  reg              headPtr_4_flag;
  reg  [3:0]       headPtr_4_value;
  reg              headPtr_5_flag;
  reg  [3:0]       headPtr_5_value;
  reg              headPtr_6_flag;
  reg  [3:0]       headPtr_6_value;
  reg              headPtr_7_flag;
  reg  [3:0]       headPtr_7_value;
  reg  [15:0]      headPtrOH;
  reg              tailPtr_0_flag;
  reg  [3:0]       shiftAmount_1;
  reg              tailPtr_1_flag;
  reg  [3:0]       tailPtr_1_value;
  reg              tailPtr_2_flag;
  reg  [3:0]       tailPtr_2_value;
  reg              tailPtr_3_flag;
  reg  [3:0]       tailPtr_3_value;
  reg              tailPtr_4_flag;
  reg  [3:0]       tailPtr_4_value;
  reg              tailPtr_5_flag;
  reg  [3:0]       tailPtr_5_value;
  reg  [15:0]      tailPtrOH;
  reg              allowEnqueue;
  wire [1:0]       _GEN = {1'h0, io_enq_needAlloc_0};
  wire [1:0]       _GEN_0 = {1'h0, io_enq_needAlloc_1};
  wire [1:0]       _GEN_1 = {1'h0, io_enq_needAlloc_2};
  wire [1:0]       _numNeedAlloc_T_1 = 2'(_GEN_0 + _GEN_1);
  wire [2:0]       _GEN_2 = {2'h0, io_enq_needAlloc_0};
  wire [1:0]       _GEN_3 = {1'h0, io_enq_needAlloc_3};
  wire [2:0]       _GEN_4 = {1'h0, 2'(_GEN + _GEN_0)};
  wire [2:0]       enqOffset_4 = 3'(_GEN_4 + {1'h0, 2'(_GEN_1 + _GEN_3)});
  wire [1:0]       _GEN_5 = {1'h0, io_enq_needAlloc_4};
  wire [2:0]       enqOffset_5 = 3'(_GEN_4 + {1'h0, 2'(_GEN_1 + 2'(_GEN_3 + _GEN_5))});
  wire             validVec_0 = io_enq_req_0_valid & tailPtrOH[0];
  wire [7:0][15:0] _GEN_6 =
    {{tailPtrOH},
     {{tailPtrOH[9:0], tailPtrOH[15:10]}},
     {{tailPtrOH[10:0], tailPtrOH[15:11]}},
     {{tailPtrOH[11:0], tailPtrOH[15:12]}},
     {{tailPtrOH[12:0], tailPtrOH[15:13]}},
     {{tailPtrOH[13:0], tailPtrOH[15:14]}},
     {{tailPtrOH[14:0], tailPtrOH[15]}},
     {tailPtrOH}};
  wire             validVec_1 = io_enq_req_1_valid & _GEN_6[_GEN_2][0];
  wire             validVec_2 = io_enq_req_2_valid & _GEN_6[_GEN_4][0];
  wire [2:0]       _GEN_7 = {1'h0, 2'(_GEN + _numNeedAlloc_T_1)};
  wire             validVec_3 = io_enq_req_3_valid & _GEN_6[_GEN_7][0];
  wire             validVec_4 = io_enq_req_4_valid & _GEN_6[enqOffset_4][0];
  wire             validVec_5 = io_enq_req_5_valid & _GEN_6[enqOffset_5][0];
  wire             _GEN_8 =
    (|{validVec_5, validVec_4, validVec_3, validVec_2, validVec_1, validVec_0})
    & allowEnqueue;
  wire             validVec_0_1 = io_enq_req_0_valid & tailPtrOH[1];
  wire             validVec_1_1 = io_enq_req_1_valid & _GEN_6[_GEN_2][1];
  wire             validVec_2_1 = io_enq_req_2_valid & _GEN_6[_GEN_4][1];
  wire             validVec_3_1 = io_enq_req_3_valid & _GEN_6[_GEN_7][1];
  wire             validVec_4_1 = io_enq_req_4_valid & _GEN_6[enqOffset_4][1];
  wire             validVec_5_1 = io_enq_req_5_valid & _GEN_6[enqOffset_5][1];
  wire             _GEN_9 =
    (|{validVec_5_1,
       validVec_4_1,
       validVec_3_1,
       validVec_2_1,
       validVec_1_1,
       validVec_0_1}) & allowEnqueue;
  wire             validVec_0_2 = io_enq_req_0_valid & tailPtrOH[2];
  wire             validVec_1_2 = io_enq_req_1_valid & _GEN_6[_GEN_2][2];
  wire             validVec_2_2 = io_enq_req_2_valid & _GEN_6[_GEN_4][2];
  wire             validVec_3_2 = io_enq_req_3_valid & _GEN_6[_GEN_7][2];
  wire             validVec_4_2 = io_enq_req_4_valid & _GEN_6[enqOffset_4][2];
  wire             validVec_5_2 = io_enq_req_5_valid & _GEN_6[enqOffset_5][2];
  wire             _GEN_10 =
    (|{validVec_5_2,
       validVec_4_2,
       validVec_3_2,
       validVec_2_2,
       validVec_1_2,
       validVec_0_2}) & allowEnqueue;
  wire             validVec_0_3 = io_enq_req_0_valid & tailPtrOH[3];
  wire             validVec_1_3 = io_enq_req_1_valid & _GEN_6[_GEN_2][3];
  wire             validVec_2_3 = io_enq_req_2_valid & _GEN_6[_GEN_4][3];
  wire             validVec_3_3 = io_enq_req_3_valid & _GEN_6[_GEN_7][3];
  wire             validVec_4_3 = io_enq_req_4_valid & _GEN_6[enqOffset_4][3];
  wire             validVec_5_3 = io_enq_req_5_valid & _GEN_6[enqOffset_5][3];
  wire             _GEN_11 =
    (|{validVec_5_3,
       validVec_4_3,
       validVec_3_3,
       validVec_2_3,
       validVec_1_3,
       validVec_0_3}) & allowEnqueue;
  wire             validVec_0_4 = io_enq_req_0_valid & tailPtrOH[4];
  wire             validVec_1_4 = io_enq_req_1_valid & _GEN_6[_GEN_2][4];
  wire             validVec_2_4 = io_enq_req_2_valid & _GEN_6[_GEN_4][4];
  wire             validVec_3_4 = io_enq_req_3_valid & _GEN_6[_GEN_7][4];
  wire             validVec_4_4 = io_enq_req_4_valid & _GEN_6[enqOffset_4][4];
  wire             validVec_5_4 = io_enq_req_5_valid & _GEN_6[enqOffset_5][4];
  wire             _GEN_12 =
    (|{validVec_5_4,
       validVec_4_4,
       validVec_3_4,
       validVec_2_4,
       validVec_1_4,
       validVec_0_4}) & allowEnqueue;
  wire             validVec_0_5 = io_enq_req_0_valid & tailPtrOH[5];
  wire             validVec_1_5 = io_enq_req_1_valid & _GEN_6[_GEN_2][5];
  wire             validVec_2_5 = io_enq_req_2_valid & _GEN_6[_GEN_4][5];
  wire             validVec_3_5 = io_enq_req_3_valid & _GEN_6[_GEN_7][5];
  wire             validVec_4_5 = io_enq_req_4_valid & _GEN_6[enqOffset_4][5];
  wire             validVec_5_5 = io_enq_req_5_valid & _GEN_6[enqOffset_5][5];
  wire             _GEN_13 =
    (|{validVec_5_5,
       validVec_4_5,
       validVec_3_5,
       validVec_2_5,
       validVec_1_5,
       validVec_0_5}) & allowEnqueue;
  wire             validVec_0_6 = io_enq_req_0_valid & tailPtrOH[6];
  wire             validVec_1_6 = io_enq_req_1_valid & _GEN_6[_GEN_2][6];
  wire             validVec_2_6 = io_enq_req_2_valid & _GEN_6[_GEN_4][6];
  wire             validVec_3_6 = io_enq_req_3_valid & _GEN_6[_GEN_7][6];
  wire             validVec_4_6 = io_enq_req_4_valid & _GEN_6[enqOffset_4][6];
  wire             validVec_5_6 = io_enq_req_5_valid & _GEN_6[enqOffset_5][6];
  wire             _GEN_14 =
    (|{validVec_5_6,
       validVec_4_6,
       validVec_3_6,
       validVec_2_6,
       validVec_1_6,
       validVec_0_6}) & allowEnqueue;
  wire             validVec_0_7 = io_enq_req_0_valid & tailPtrOH[7];
  wire             validVec_1_7 = io_enq_req_1_valid & _GEN_6[_GEN_2][7];
  wire             validVec_2_7 = io_enq_req_2_valid & _GEN_6[_GEN_4][7];
  wire             validVec_3_7 = io_enq_req_3_valid & _GEN_6[_GEN_7][7];
  wire             validVec_4_7 = io_enq_req_4_valid & _GEN_6[enqOffset_4][7];
  wire             validVec_5_7 = io_enq_req_5_valid & _GEN_6[enqOffset_5][7];
  wire             _GEN_15 =
    (|{validVec_5_7,
       validVec_4_7,
       validVec_3_7,
       validVec_2_7,
       validVec_1_7,
       validVec_0_7}) & allowEnqueue;
  wire             validVec_0_8 = io_enq_req_0_valid & tailPtrOH[8];
  wire             validVec_1_8 = io_enq_req_1_valid & _GEN_6[_GEN_2][8];
  wire             validVec_2_8 = io_enq_req_2_valid & _GEN_6[_GEN_4][8];
  wire             validVec_3_8 = io_enq_req_3_valid & _GEN_6[_GEN_7][8];
  wire             validVec_4_8 = io_enq_req_4_valid & _GEN_6[enqOffset_4][8];
  wire             validVec_5_8 = io_enq_req_5_valid & _GEN_6[enqOffset_5][8];
  wire             _GEN_16 =
    (|{validVec_5_8,
       validVec_4_8,
       validVec_3_8,
       validVec_2_8,
       validVec_1_8,
       validVec_0_8}) & allowEnqueue;
  wire             validVec_0_9 = io_enq_req_0_valid & tailPtrOH[9];
  wire             validVec_1_9 = io_enq_req_1_valid & _GEN_6[_GEN_2][9];
  wire             validVec_2_9 = io_enq_req_2_valid & _GEN_6[_GEN_4][9];
  wire             validVec_3_9 = io_enq_req_3_valid & _GEN_6[_GEN_7][9];
  wire             validVec_4_9 = io_enq_req_4_valid & _GEN_6[enqOffset_4][9];
  wire             validVec_5_9 = io_enq_req_5_valid & _GEN_6[enqOffset_5][9];
  wire             _GEN_17 =
    (|{validVec_5_9,
       validVec_4_9,
       validVec_3_9,
       validVec_2_9,
       validVec_1_9,
       validVec_0_9}) & allowEnqueue;
  wire             validVec_0_10 = io_enq_req_0_valid & tailPtrOH[10];
  wire             validVec_1_10 = io_enq_req_1_valid & _GEN_6[_GEN_2][10];
  wire             validVec_2_10 = io_enq_req_2_valid & _GEN_6[_GEN_4][10];
  wire             validVec_3_10 = io_enq_req_3_valid & _GEN_6[_GEN_7][10];
  wire             validVec_4_10 = io_enq_req_4_valid & _GEN_6[enqOffset_4][10];
  wire             validVec_5_10 = io_enq_req_5_valid & _GEN_6[enqOffset_5][10];
  wire             _GEN_18 =
    (|{validVec_5_10,
       validVec_4_10,
       validVec_3_10,
       validVec_2_10,
       validVec_1_10,
       validVec_0_10}) & allowEnqueue;
  wire             validVec_0_11 = io_enq_req_0_valid & tailPtrOH[11];
  wire             validVec_1_11 = io_enq_req_1_valid & _GEN_6[_GEN_2][11];
  wire             validVec_2_11 = io_enq_req_2_valid & _GEN_6[_GEN_4][11];
  wire             validVec_3_11 = io_enq_req_3_valid & _GEN_6[_GEN_7][11];
  wire             validVec_4_11 = io_enq_req_4_valid & _GEN_6[enqOffset_4][11];
  wire             validVec_5_11 = io_enq_req_5_valid & _GEN_6[enqOffset_5][11];
  wire             _GEN_19 =
    (|{validVec_5_11,
       validVec_4_11,
       validVec_3_11,
       validVec_2_11,
       validVec_1_11,
       validVec_0_11}) & allowEnqueue;
  wire             validVec_0_12 = io_enq_req_0_valid & tailPtrOH[12];
  wire             validVec_1_12 = io_enq_req_1_valid & _GEN_6[_GEN_2][12];
  wire             validVec_2_12 = io_enq_req_2_valid & _GEN_6[_GEN_4][12];
  wire             validVec_3_12 = io_enq_req_3_valid & _GEN_6[_GEN_7][12];
  wire             validVec_4_12 = io_enq_req_4_valid & _GEN_6[enqOffset_4][12];
  wire             validVec_5_12 = io_enq_req_5_valid & _GEN_6[enqOffset_5][12];
  wire             _GEN_20 =
    (|{validVec_5_12,
       validVec_4_12,
       validVec_3_12,
       validVec_2_12,
       validVec_1_12,
       validVec_0_12}) & allowEnqueue;
  wire             validVec_0_13 = io_enq_req_0_valid & tailPtrOH[13];
  wire             validVec_1_13 = io_enq_req_1_valid & _GEN_6[_GEN_2][13];
  wire             validVec_2_13 = io_enq_req_2_valid & _GEN_6[_GEN_4][13];
  wire             validVec_3_13 = io_enq_req_3_valid & _GEN_6[_GEN_7][13];
  wire             validVec_4_13 = io_enq_req_4_valid & _GEN_6[enqOffset_4][13];
  wire             validVec_5_13 = io_enq_req_5_valid & _GEN_6[enqOffset_5][13];
  wire             _GEN_21 =
    (|{validVec_5_13,
       validVec_4_13,
       validVec_3_13,
       validVec_2_13,
       validVec_1_13,
       validVec_0_13}) & allowEnqueue;
  wire             validVec_0_14 = io_enq_req_0_valid & tailPtrOH[14];
  wire             validVec_1_14 = io_enq_req_1_valid & _GEN_6[_GEN_2][14];
  wire             validVec_2_14 = io_enq_req_2_valid & _GEN_6[_GEN_4][14];
  wire             validVec_3_14 = io_enq_req_3_valid & _GEN_6[_GEN_7][14];
  wire             validVec_4_14 = io_enq_req_4_valid & _GEN_6[enqOffset_4][14];
  wire             validVec_5_14 = io_enq_req_5_valid & _GEN_6[enqOffset_5][14];
  wire             _GEN_22 =
    (|{validVec_5_14,
       validVec_4_14,
       validVec_3_14,
       validVec_2_14,
       validVec_1_14,
       validVec_0_14}) & allowEnqueue;
  wire             validVec_0_15 = io_enq_req_0_valid & tailPtrOH[15];
  wire             validVec_1_15 = io_enq_req_1_valid & _GEN_6[_GEN_2][15];
  wire             validVec_2_15 = io_enq_req_2_valid & _GEN_6[_GEN_4][15];
  wire             validVec_3_15 = io_enq_req_3_valid & _GEN_6[_GEN_7][15];
  wire             validVec_4_15 = io_enq_req_4_valid & _GEN_6[enqOffset_4][15];
  wire             validVec_5_15 = io_enq_req_5_valid & _GEN_6[enqOffset_5][15];
  wire             _GEN_23 =
    (|{validVec_5_15,
       validVec_4_15,
       validVec_3_15,
       validVec_2_15,
       validVec_1_15,
       validVec_0_15}) & allowEnqueue;
  wire [7:0][3:0]  _GEN_24 =
    {{shiftAmount_1},
     {shiftAmount_1},
     {tailPtr_5_value},
     {tailPtr_4_value},
     {tailPtr_3_value},
     {tailPtr_2_value},
     {tailPtr_1_value},
     {shiftAmount_1}};
  wire             _perfEvents_T = io_deq_0_ready & io_deq_0_valid_0;
  wire             _perfEvents_T_1 = io_deq_1_ready & io_deq_1_valid_0;
  wire             _perfEvents_T_2 = io_deq_2_ready & io_deq_2_valid_0;
  wire             _perfEvents_T_3 = io_deq_3_ready & io_deq_3_valid_0;
  wire [4:0]       currentValidCounter =
    tailPtr_0_flag == headPtr_0_flag
      ? {1'h0, 4'(shiftAmount_1 - shiftAmount)}
      : 5'(5'({1'h0, shiftAmount_1} - 5'h10) - {1'h0, shiftAmount});
  wire [3:0]       numDeqTryMask =
    (|(currentValidCounter[4:2])) ? 4'h0 : 4'h1 << currentValidCounter[1:0];
  wire             deqEnable_n_0 = ~_perfEvents_T | numDeqTryMask[0];
  wire [15:0]      _GEN_25 =
    {{stateEntries_15},
     {stateEntries_14},
     {stateEntries_13},
     {stateEntries_12},
     {stateEntries_11},
     {stateEntries_10},
     {stateEntries_9},
     {stateEntries_8},
     {stateEntries_7},
     {stateEntries_6},
     {stateEntries_5},
     {stateEntries_4},
     {stateEntries_3},
     {stateEntries_2},
     {stateEntries_1},
     {stateEntries_0}};
  wire             deqEnable_n_1 =
    ~_perfEvents_T_1 & _GEN_25[headPtr_1_value] | numDeqTryMask[1];
  wire             deqEnable_n_2 =
    ~_perfEvents_T_2 & _GEN_25[headPtr_2_value] | numDeqTryMask[2];
  wire             deqEnable_n_3 =
    ~_perfEvents_T_3 & _GEN_25[headPtr_3_value] | numDeqTryMask[3];
  wire [2:0]       numDeq =
    deqEnable_n_0
      ? 3'h0
      : deqEnable_n_1 ? 3'h1 : deqEnable_n_2 ? 3'h2 : deqEnable_n_3 ? 3'h3 : 3'h4;
  wire [4:0]       _GEN_26 = {2'h0, numDeq};
  wire [4:0]       _headPtrNext_0_new_ptr_T_1 =
    5'({headPtr_0_flag, shiftAmount} + _GEN_26);
  wire [4:0]       _headPtrNext_1_new_ptr_T_1 =
    5'({headPtr_1_flag, headPtr_1_value} + _GEN_26);
  wire [4:0]       _headPtrNext_2_new_ptr_T_1 =
    5'({headPtr_2_flag, headPtr_2_value} + _GEN_26);
  wire [4:0]       _headPtrNext_3_new_ptr_T_1 =
    5'({headPtr_3_flag, headPtr_3_value} + _GEN_26);
  wire [4:0]       _headPtrNext_4_new_ptr_T_1 =
    5'({headPtr_4_flag, headPtr_4_value} + _GEN_26);
  wire [4:0]       _headPtrNext_5_new_ptr_T_1 =
    5'({headPtr_5_flag, headPtr_5_value} + _GEN_26);
  wire [4:0]       _headPtrNext_6_new_ptr_T_1 =
    5'({headPtr_6_flag, headPtr_6_value} + _GEN_26);
  wire [4:0]       _headPtrNext_7_new_ptr_T_1 =
    5'({headPtr_7_flag, headPtr_7_value} + _GEN_26);
  wire             _deqData_3_T = deqEnable_n_0 | deqEnable_n_1;
  reg              lastCycleMisprediction_last_REG;
  wire [2:0]       numEnq =
    allowEnqueue
      ? 3'({1'h0,
            2'({1'h0, io_enq_req_0_valid}
               + 2'({1'h0, io_enq_req_1_valid} + {1'h0, io_enq_req_2_valid}))}
           + {1'h0,
              2'({1'h0, io_enq_req_3_valid}
                 + 2'({1'h0, io_enq_req_4_valid} + {1'h0, io_enq_req_5_valid}))})
      : 3'h0;
  reg              lastLastCycleMisprediction_last_REG;
  reg              deqData_0_preDecodeInfo_valid;
  reg              deqData_0_preDecodeInfo_isRVC;
  reg  [1:0]       deqData_0_preDecodeInfo_brType;
  reg              deqData_0_preDecodeInfo_isCall;
  reg              deqData_0_preDecodeInfo_isRet;
  reg              deqData_0_pred_taken;
  reg              deqData_0_ftqPtr_flag;
  reg  [5:0]       deqData_0_ftqPtr_value;
  reg  [3:0]       deqData_0_ftqOffset;
  reg  [3:0]       deqData_0_srcType_0;
  reg  [3:0]       deqData_0_srcType_1;
  reg  [34:0]      deqData_0_fuType;
  reg  [8:0]       deqData_0_fuOpType;
  reg              deqData_0_rfWen;
  reg  [3:0]       deqData_0_selImm;
  reg  [31:0]      deqData_0_imm;
  reg  [7:0]       deqData_0_psrc_0;
  reg  [7:0]       deqData_0_psrc_1;
  reg  [7:0]       deqData_0_pdest;
  reg              deqData_0_robIdx_flag;
  reg  [7:0]       deqData_0_robIdx_value;
  reg              deqData_1_preDecodeInfo_valid;
  reg              deqData_1_preDecodeInfo_isRVC;
  reg  [1:0]       deqData_1_preDecodeInfo_brType;
  reg              deqData_1_preDecodeInfo_isCall;
  reg              deqData_1_preDecodeInfo_isRet;
  reg              deqData_1_pred_taken;
  reg              deqData_1_ftqPtr_flag;
  reg  [5:0]       deqData_1_ftqPtr_value;
  reg  [3:0]       deqData_1_ftqOffset;
  reg  [3:0]       deqData_1_srcType_0;
  reg  [3:0]       deqData_1_srcType_1;
  reg  [34:0]      deqData_1_fuType;
  reg  [8:0]       deqData_1_fuOpType;
  reg              deqData_1_rfWen;
  reg  [3:0]       deqData_1_selImm;
  reg  [31:0]      deqData_1_imm;
  reg  [7:0]       deqData_1_psrc_0;
  reg  [7:0]       deqData_1_psrc_1;
  reg  [7:0]       deqData_1_pdest;
  reg              deqData_1_robIdx_flag;
  reg  [7:0]       deqData_1_robIdx_value;
  reg              deqData_2_preDecodeInfo_valid;
  reg              deqData_2_preDecodeInfo_isRVC;
  reg  [1:0]       deqData_2_preDecodeInfo_brType;
  reg              deqData_2_preDecodeInfo_isCall;
  reg              deqData_2_preDecodeInfo_isRet;
  reg              deqData_2_pred_taken;
  reg              deqData_2_ftqPtr_flag;
  reg  [5:0]       deqData_2_ftqPtr_value;
  reg  [3:0]       deqData_2_ftqOffset;
  reg  [3:0]       deqData_2_srcType_0;
  reg  [3:0]       deqData_2_srcType_1;
  reg  [34:0]      deqData_2_fuType;
  reg  [8:0]       deqData_2_fuOpType;
  reg              deqData_2_rfWen;
  reg  [3:0]       deqData_2_selImm;
  reg  [31:0]      deqData_2_imm;
  reg  [7:0]       deqData_2_psrc_0;
  reg  [7:0]       deqData_2_psrc_1;
  reg  [7:0]       deqData_2_pdest;
  reg              deqData_2_robIdx_flag;
  reg  [7:0]       deqData_2_robIdx_value;
  reg              deqData_3_preDecodeInfo_valid;
  reg              deqData_3_preDecodeInfo_isRVC;
  reg  [1:0]       deqData_3_preDecodeInfo_brType;
  reg              deqData_3_preDecodeInfo_isCall;
  reg              deqData_3_preDecodeInfo_isRet;
  reg              deqData_3_pred_taken;
  reg              deqData_3_ftqPtr_flag;
  reg  [5:0]       deqData_3_ftqPtr_value;
  reg  [3:0]       deqData_3_ftqOffset;
  reg  [3:0]       deqData_3_srcType_0;
  reg  [3:0]       deqData_3_srcType_1;
  reg  [34:0]      deqData_3_fuType;
  reg  [8:0]       deqData_3_fuOpType;
  reg              deqData_3_rfWen;
  reg  [3:0]       deqData_3_selImm;
  reg  [31:0]      deqData_3_imm;
  reg  [7:0]       deqData_3_psrc_0;
  reg  [7:0]       deqData_3_psrc_1;
  reg  [7:0]       deqData_3_pdest;
  reg              deqData_3_robIdx_flag;
  reg  [7:0]       deqData_3_robIdx_value;
  assign io_deq_0_valid_0 =
    (headPtrOH[0] & stateEntries_0 | headPtrOH[1] & stateEntries_1 | headPtrOH[2]
     & stateEntries_2 | headPtrOH[3] & stateEntries_3 | headPtrOH[4] & stateEntries_4
     | headPtrOH[5] & stateEntries_5 | headPtrOH[6] & stateEntries_6 | headPtrOH[7]
     & stateEntries_7 | headPtrOH[8] & stateEntries_8 | headPtrOH[9] & stateEntries_9
     | headPtrOH[10] & stateEntries_10 | headPtrOH[11] & stateEntries_11 | headPtrOH[12]
     & stateEntries_12 | headPtrOH[13] & stateEntries_13 | headPtrOH[14] & stateEntries_14
     | headPtrOH[15] & stateEntries_15) & ~lastCycleMisprediction_last_REG;
  assign io_deq_1_valid_0 =
    (headPtrOH[15] & stateEntries_0 | headPtrOH[0] & stateEntries_1 | headPtrOH[1]
     & stateEntries_2 | headPtrOH[2] & stateEntries_3 | headPtrOH[3] & stateEntries_4
     | headPtrOH[4] & stateEntries_5 | headPtrOH[5] & stateEntries_6 | headPtrOH[6]
     & stateEntries_7 | headPtrOH[7] & stateEntries_8 | headPtrOH[8] & stateEntries_9
     | headPtrOH[9] & stateEntries_10 | headPtrOH[10] & stateEntries_11 | headPtrOH[11]
     & stateEntries_12 | headPtrOH[12] & stateEntries_13 | headPtrOH[13] & stateEntries_14
     | headPtrOH[14] & stateEntries_15) & ~lastCycleMisprediction_last_REG;
  assign io_deq_2_valid_0 =
    (headPtrOH[14] & stateEntries_0 | headPtrOH[15] & stateEntries_1 | headPtrOH[0]
     & stateEntries_2 | headPtrOH[1] & stateEntries_3 | headPtrOH[2] & stateEntries_4
     | headPtrOH[3] & stateEntries_5 | headPtrOH[4] & stateEntries_6 | headPtrOH[5]
     & stateEntries_7 | headPtrOH[6] & stateEntries_8 | headPtrOH[7] & stateEntries_9
     | headPtrOH[8] & stateEntries_10 | headPtrOH[9] & stateEntries_11 | headPtrOH[10]
     & stateEntries_12 | headPtrOH[11] & stateEntries_13 | headPtrOH[12] & stateEntries_14
     | headPtrOH[13] & stateEntries_15) & ~lastCycleMisprediction_last_REG;
  assign io_deq_3_valid_0 =
    (headPtrOH[13] & stateEntries_0 | headPtrOH[14] & stateEntries_1 | headPtrOH[15]
     & stateEntries_2 | headPtrOH[0] & stateEntries_3 | headPtrOH[1] & stateEntries_4
     | headPtrOH[2] & stateEntries_5 | headPtrOH[3] & stateEntries_6 | headPtrOH[4]
     & stateEntries_7 | headPtrOH[5] & stateEntries_8 | headPtrOH[6] & stateEntries_9
     | headPtrOH[7] & stateEntries_10 | headPtrOH[8] & stateEntries_11 | headPtrOH[9]
     & stateEntries_12 | headPtrOH[10] & stateEntries_13 | headPtrOH[11] & stateEntries_14
     | headPtrOH[12] & stateEntries_15) & ~lastCycleMisprediction_last_REG;
  wire             _dataModule_io_ren_7_T = io_deq_0_valid_0 | io_deq_1_valid_0;
  reg  [4:0]       validEntries;
  reg  [2:0]       io_perf_0_value_REG;
  reg  [2:0]       io_perf_0_value_REG_1;
  reg  [2:0]       io_perf_1_value_REG;
  reg  [2:0]       io_perf_1_value_REG_1;
  reg  [2:0]       io_perf_2_value_REG;
  reg  [2:0]       io_perf_2_value_REG_1;
  reg              io_perf_3_value_REG;
  reg              io_perf_3_value_REG_1;
  reg              io_perf_4_value_REG;
  reg              io_perf_4_value_REG_1;
  reg              io_perf_5_value_REG;
  reg              io_perf_5_value_REG_1;
  reg              io_perf_6_value_REG;
  reg              io_perf_6_value_REG_1;
  reg              io_perf_7_value_REG;
  reg              io_perf_7_value_REG_1;
  wire [4:0]       _matrix_T_11 = {headPtr_0_flag, shiftAmount};
  wire [4:0]       _matrix_T_84 = {tailPtr_0_flag, shiftAmount_1};
  wire             enqMatchVec_0 = _matrix_T_84 == _matrix_T_11;
  wire             enqMatchVec_1 = {tailPtr_1_flag, tailPtr_1_value} == _matrix_T_11;
  wire             enqMatchVec_2 = {tailPtr_2_flag, tailPtr_2_value} == _matrix_T_11;
  wire             enqMatchVec_3 = {tailPtr_3_flag, tailPtr_3_value} == _matrix_T_11;
  wire             matrix_1_0 = _matrix_T_84 == {headPtr_1_flag, headPtr_1_value};
  wire             matrix_2_0 = _matrix_T_84 == {headPtr_2_flag, headPtr_2_value};
  wire             matrix_3_0 = _matrix_T_84 == {headPtr_3_flag, headPtr_3_value};
  wire             matrix_4_0 = _matrix_T_84 == {headPtr_4_flag, headPtr_4_value};
  wire             enqBypassEnVec_0_2 = io_enq_needAlloc_0 & matrix_2_0;
  wire [7:0]       _GEN_27 =
    {{matrix_2_0},
     {matrix_2_0},
     {enqMatchVec_3},
     {enqMatchVec_2},
     {enqMatchVec_1},
     {enqMatchVec_0},
     {matrix_1_0},
     {matrix_2_0}};
  wire             enqBypassEnVec_1_2 = io_enq_needAlloc_1 & _GEN_27[_GEN_2];
  wire             enqBypassEnVec_2_2 = io_enq_needAlloc_2 & _GEN_27[_GEN_4];
  wire             enqBypassEnVec_3_2 = io_enq_needAlloc_3 & _GEN_27[_GEN_7];
  wire             enqBypassEnVec_4_2 = io_enq_needAlloc_4 & _GEN_27[enqOffset_4];
  wire             enqBypassEnVec_5_2 = io_enq_needAlloc_5 & _GEN_27[enqOffset_5];
  wire             enqBypassEn_2 =
    allowEnqueue
    & (|{enqBypassEnVec_5_2,
         enqBypassEnVec_4_2,
         enqBypassEnVec_3_2,
         enqBypassEnVec_2_2,
         enqBypassEnVec_1_2,
         enqBypassEnVec_0_2});
  wire [7:0]       _enqBypassData_T_4564 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_robIdx_value : 8'h0);
  wire             _enqBypassData_T_4575 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1_2
    & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2_2 & io_enq_req_2_bits_robIdx_flag
    | enqBypassEnVec_3_2 & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4_2
    & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5_2 & io_enq_req_5_bits_robIdx_flag;
  wire [7:0]       _enqBypassData_T_4630 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_pdest : 8'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_pdest : 8'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_pdest : 8'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_pdest : 8'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_pdest : 8'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_pdest : 8'h0);
  wire [7:0]       _enqBypassData_T_4641 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_psrc_0 : 8'h0);
  wire [7:0]       _enqBypassData_T_4652 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_psrc_1 : 8'h0);
  wire [31:0]      _enqBypassData_T_5565 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_imm : 32'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_imm : 32'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_imm : 32'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_imm : 32'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_imm : 32'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_imm : 32'h0);
  wire [3:0]       _enqBypassData_T_5576 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_selImm : 4'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_selImm : 4'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_selImm : 4'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_selImm : 4'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_selImm : 4'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_selImm : 4'h0);
  wire             _enqBypassData_T_5686 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_2
    & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_2 & io_enq_req_2_bits_rfWen
    | enqBypassEnVec_3_2 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_2
    & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_2 & io_enq_req_5_bits_rfWen;
  wire [8:0]       _enqBypassData_T_5697 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_fuOpType : 9'h0);
  wire [34:0]      _enqBypassData_T_5708 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_fuType : 35'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_fuType : 35'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_fuType : 35'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_fuType : 35'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_fuType : 35'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_fuType : 35'h0);
  wire [3:0]       _enqBypassData_T_5730 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_srcType_0 : 4'h0);
  wire [3:0]       _enqBypassData_T_5741 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_srcType_1 : 4'h0);
  wire [3:0]       _enqBypassData_T_5785 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_ftqOffset : 4'h0);
  wire [5:0]       _enqBypassData_T_5796 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_ftqPtr_value : 6'h0);
  wire             _enqBypassData_T_5807 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1_2
    & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2_2 & io_enq_req_2_bits_ftqPtr_flag
    | enqBypassEnVec_3_2 & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4_2
    & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5_2 & io_enq_req_5_bits_ftqPtr_flag;
  wire             _enqBypassData_T_5829 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_2
    & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_2 & io_enq_req_2_bits_pred_taken
    | enqBypassEnVec_3_2 & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_2
    & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_2 & io_enq_req_5_bits_pred_taken;
  wire             _enqBypassData_T_5840 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1_2
    & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2_2
    & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3_2
    & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4_2
    & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5_2
    & io_enq_req_5_bits_preDecodeInfo_isRet;
  wire             _enqBypassData_T_5851 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1_2
    & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2_2
    & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3_2
    & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4_2
    & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5_2
    & io_enq_req_5_bits_preDecodeInfo_isCall;
  wire [1:0]       _enqBypassData_T_5862 =
    (enqBypassEnVec_0_2 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_1_2 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_2_2 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_3_2 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_4_2 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_5_2 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0);
  wire             _enqBypassData_T_5873 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1_2
    & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2_2
    & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3_2
    & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4_2
    & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5_2
    & io_enq_req_5_bits_preDecodeInfo_isRVC;
  wire             _enqBypassData_T_5884 =
    enqBypassEnVec_0_2 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1_2
    & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2_2
    & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3_2
    & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4_2
    & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5_2
    & io_enq_req_5_bits_preDecodeInfo_valid;
  wire             nextStepData_2_preDecodeInfo_valid =
    enqBypassEn_2 ? _enqBypassData_T_5884 : deqData_2_preDecodeInfo_valid;
  wire             nextStepData_2_preDecodeInfo_isRVC =
    enqBypassEn_2 ? _enqBypassData_T_5873 : deqData_2_preDecodeInfo_isRVC;
  wire [1:0]       nextStepData_2_preDecodeInfo_brType =
    enqBypassEn_2 ? _enqBypassData_T_5862 : deqData_2_preDecodeInfo_brType;
  wire             nextStepData_2_preDecodeInfo_isCall =
    enqBypassEn_2 ? _enqBypassData_T_5851 : deqData_2_preDecodeInfo_isCall;
  wire             nextStepData_2_preDecodeInfo_isRet =
    enqBypassEn_2 ? _enqBypassData_T_5840 : deqData_2_preDecodeInfo_isRet;
  wire             nextStepData_2_pred_taken =
    enqBypassEn_2 ? _enqBypassData_T_5829 : deqData_2_pred_taken;
  wire             nextStepData_2_ftqPtr_flag =
    enqBypassEn_2 ? _enqBypassData_T_5807 : deqData_2_ftqPtr_flag;
  wire [5:0]       nextStepData_2_ftqPtr_value =
    enqBypassEn_2 ? _enqBypassData_T_5796 : deqData_2_ftqPtr_value;
  wire [3:0]       nextStepData_2_ftqOffset =
    enqBypassEn_2 ? _enqBypassData_T_5785 : deqData_2_ftqOffset;
  wire [3:0]       nextStepData_2_srcType_0 =
    enqBypassEn_2 ? _enqBypassData_T_5730 : deqData_2_srcType_0;
  wire [3:0]       nextStepData_2_srcType_1 =
    enqBypassEn_2 ? _enqBypassData_T_5741 : deqData_2_srcType_1;
  wire [34:0]      nextStepData_2_fuType =
    enqBypassEn_2 ? _enqBypassData_T_5708 : deqData_2_fuType;
  wire [8:0]       nextStepData_2_fuOpType =
    enqBypassEn_2 ? _enqBypassData_T_5697 : deqData_2_fuOpType;
  wire             nextStepData_2_rfWen =
    enqBypassEn_2 ? _enqBypassData_T_5686 : deqData_2_rfWen;
  wire [3:0]       nextStepData_2_selImm =
    enqBypassEn_2 ? _enqBypassData_T_5576 : deqData_2_selImm;
  wire [31:0]      nextStepData_2_imm =
    enqBypassEn_2 ? _enqBypassData_T_5565 : deqData_2_imm;
  wire [7:0]       nextStepData_2_psrc_0 =
    enqBypassEn_2 ? _enqBypassData_T_4641 : deqData_2_psrc_0;
  wire [7:0]       nextStepData_2_psrc_1 =
    enqBypassEn_2 ? _enqBypassData_T_4652 : deqData_2_psrc_1;
  wire [7:0]       nextStepData_2_pdest =
    enqBypassEn_2 ? _enqBypassData_T_4630 : deqData_2_pdest;
  wire             nextStepData_2_robIdx_flag =
    enqBypassEn_2 ? _enqBypassData_T_4575 : deqData_2_robIdx_flag;
  wire [7:0]       nextStepData_2_robIdx_value =
    enqBypassEn_2 ? _enqBypassData_T_4564 : deqData_2_robIdx_value;
  wire             enqBypassEnVec_0_3 = io_enq_needAlloc_0 & matrix_3_0;
  wire [7:0]       _GEN_28 =
    {{matrix_3_0},
     {matrix_3_0},
     {enqMatchVec_2},
     {enqMatchVec_1},
     {enqMatchVec_0},
     {matrix_1_0},
     {matrix_2_0},
     {matrix_3_0}};
  wire             enqBypassEnVec_1_3 = io_enq_needAlloc_1 & _GEN_28[_GEN_2];
  wire             enqBypassEnVec_2_3 = io_enq_needAlloc_2 & _GEN_28[_GEN_4];
  wire             enqBypassEnVec_3_3 = io_enq_needAlloc_3 & _GEN_28[_GEN_7];
  wire             enqBypassEnVec_4_3 = io_enq_needAlloc_4 & _GEN_28[enqOffset_4];
  wire             enqBypassEnVec_5_3 = io_enq_needAlloc_5 & _GEN_28[enqOffset_5];
  wire             enqBypassEn_3 =
    allowEnqueue
    & (|{enqBypassEnVec_5_3,
         enqBypassEnVec_4_3,
         enqBypassEnVec_3_3,
         enqBypassEnVec_2_3,
         enqBypassEnVec_1_3,
         enqBypassEnVec_0_3});
  wire [7:0]       _enqBypassData_T_6687 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_robIdx_value : 8'h0);
  wire             _enqBypassData_T_6698 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1_3
    & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2_3 & io_enq_req_2_bits_robIdx_flag
    | enqBypassEnVec_3_3 & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4_3
    & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5_3 & io_enq_req_5_bits_robIdx_flag;
  wire [7:0]       _enqBypassData_T_6753 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_pdest : 8'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_pdest : 8'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_pdest : 8'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_pdest : 8'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_pdest : 8'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_pdest : 8'h0);
  wire [7:0]       _enqBypassData_T_6764 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_psrc_0 : 8'h0);
  wire [7:0]       _enqBypassData_T_6775 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_psrc_1 : 8'h0);
  wire [31:0]      _enqBypassData_T_7688 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_imm : 32'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_imm : 32'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_imm : 32'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_imm : 32'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_imm : 32'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_imm : 32'h0);
  wire [3:0]       _enqBypassData_T_7699 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_selImm : 4'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_selImm : 4'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_selImm : 4'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_selImm : 4'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_selImm : 4'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_selImm : 4'h0);
  wire             _enqBypassData_T_7809 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_3
    & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_3 & io_enq_req_2_bits_rfWen
    | enqBypassEnVec_3_3 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_3
    & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_3 & io_enq_req_5_bits_rfWen;
  wire [8:0]       _enqBypassData_T_7820 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_fuOpType : 9'h0);
  wire [34:0]      _enqBypassData_T_7831 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_fuType : 35'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_fuType : 35'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_fuType : 35'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_fuType : 35'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_fuType : 35'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_fuType : 35'h0);
  wire [3:0]       _enqBypassData_T_7853 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_srcType_0 : 4'h0);
  wire [3:0]       _enqBypassData_T_7864 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_srcType_1 : 4'h0);
  wire [3:0]       _enqBypassData_T_7908 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_ftqOffset : 4'h0);
  wire [5:0]       _enqBypassData_T_7919 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_ftqPtr_value : 6'h0);
  wire             _enqBypassData_T_7930 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1_3
    & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2_3 & io_enq_req_2_bits_ftqPtr_flag
    | enqBypassEnVec_3_3 & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4_3
    & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5_3 & io_enq_req_5_bits_ftqPtr_flag;
  wire             _enqBypassData_T_7952 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_3
    & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_3 & io_enq_req_2_bits_pred_taken
    | enqBypassEnVec_3_3 & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_3
    & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_3 & io_enq_req_5_bits_pred_taken;
  wire             _enqBypassData_T_7963 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1_3
    & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2_3
    & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3_3
    & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4_3
    & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5_3
    & io_enq_req_5_bits_preDecodeInfo_isRet;
  wire             _enqBypassData_T_7974 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1_3
    & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2_3
    & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3_3
    & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4_3
    & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5_3
    & io_enq_req_5_bits_preDecodeInfo_isCall;
  wire [1:0]       _enqBypassData_T_7985 =
    (enqBypassEnVec_0_3 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_1_3 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_2_3 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_3_3 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_4_3 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_5_3 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0);
  wire             _enqBypassData_T_7996 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1_3
    & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2_3
    & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3_3
    & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4_3
    & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5_3
    & io_enq_req_5_bits_preDecodeInfo_isRVC;
  wire             _enqBypassData_T_8007 =
    enqBypassEnVec_0_3 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1_3
    & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2_3
    & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3_3
    & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4_3
    & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5_3
    & io_enq_req_5_bits_preDecodeInfo_valid;
  wire             nextStepData_3_preDecodeInfo_valid =
    enqBypassEn_3 ? _enqBypassData_T_8007 : deqData_3_preDecodeInfo_valid;
  wire             nextStepData_3_preDecodeInfo_isRVC =
    enqBypassEn_3 ? _enqBypassData_T_7996 : deqData_3_preDecodeInfo_isRVC;
  wire [1:0]       nextStepData_3_preDecodeInfo_brType =
    enqBypassEn_3 ? _enqBypassData_T_7985 : deqData_3_preDecodeInfo_brType;
  wire             nextStepData_3_preDecodeInfo_isCall =
    enqBypassEn_3 ? _enqBypassData_T_7974 : deqData_3_preDecodeInfo_isCall;
  wire             nextStepData_3_preDecodeInfo_isRet =
    enqBypassEn_3 ? _enqBypassData_T_7963 : deqData_3_preDecodeInfo_isRet;
  wire             nextStepData_3_pred_taken =
    enqBypassEn_3 ? _enqBypassData_T_7952 : deqData_3_pred_taken;
  wire             nextStepData_3_ftqPtr_flag =
    enqBypassEn_3 ? _enqBypassData_T_7930 : deqData_3_ftqPtr_flag;
  wire [5:0]       nextStepData_3_ftqPtr_value =
    enqBypassEn_3 ? _enqBypassData_T_7919 : deqData_3_ftqPtr_value;
  wire [3:0]       nextStepData_3_ftqOffset =
    enqBypassEn_3 ? _enqBypassData_T_7908 : deqData_3_ftqOffset;
  wire [3:0]       nextStepData_3_srcType_0 =
    enqBypassEn_3 ? _enqBypassData_T_7853 : deqData_3_srcType_0;
  wire [3:0]       nextStepData_3_srcType_1 =
    enqBypassEn_3 ? _enqBypassData_T_7864 : deqData_3_srcType_1;
  wire [34:0]      nextStepData_3_fuType =
    enqBypassEn_3 ? _enqBypassData_T_7831 : deqData_3_fuType;
  wire [8:0]       nextStepData_3_fuOpType =
    enqBypassEn_3 ? _enqBypassData_T_7820 : deqData_3_fuOpType;
  wire             nextStepData_3_rfWen =
    enqBypassEn_3 ? _enqBypassData_T_7809 : deqData_3_rfWen;
  wire [3:0]       nextStepData_3_selImm =
    enqBypassEn_3 ? _enqBypassData_T_7699 : deqData_3_selImm;
  wire [31:0]      nextStepData_3_imm =
    enqBypassEn_3 ? _enqBypassData_T_7688 : deqData_3_imm;
  wire [7:0]       nextStepData_3_psrc_0 =
    enqBypassEn_3 ? _enqBypassData_T_6764 : deqData_3_psrc_0;
  wire [7:0]       nextStepData_3_psrc_1 =
    enqBypassEn_3 ? _enqBypassData_T_6775 : deqData_3_psrc_1;
  wire [7:0]       nextStepData_3_pdest =
    enqBypassEn_3 ? _enqBypassData_T_6753 : deqData_3_pdest;
  wire             nextStepData_3_robIdx_flag =
    enqBypassEn_3 ? _enqBypassData_T_6698 : deqData_3_robIdx_flag;
  wire [7:0]       nextStepData_3_robIdx_value =
    enqBypassEn_3 ? _enqBypassData_T_6687 : deqData_3_robIdx_value;
  wire             enqBypassEnVec_0_4 = io_enq_needAlloc_0 & matrix_4_0;
  wire [7:0]       _GEN_29 =
    {{matrix_4_0},
     {matrix_4_0},
     {enqMatchVec_1},
     {enqMatchVec_0},
     {matrix_1_0},
     {matrix_2_0},
     {matrix_3_0},
     {matrix_4_0}};
  wire             enqBypassEnVec_1_4 = io_enq_needAlloc_1 & _GEN_29[_GEN_2];
  wire             enqBypassEnVec_2_4 = io_enq_needAlloc_2 & _GEN_29[_GEN_4];
  wire             enqBypassEnVec_3_4 = io_enq_needAlloc_3 & _GEN_29[_GEN_7];
  wire             enqBypassEnVec_4_4 = io_enq_needAlloc_4 & _GEN_29[enqOffset_4];
  wire             enqBypassEnVec_5_4 = io_enq_needAlloc_5 & _GEN_29[enqOffset_5];
  wire             enqBypassEn_4 =
    allowEnqueue
    & (|{enqBypassEnVec_5_4,
         enqBypassEnVec_4_4,
         enqBypassEnVec_3_4,
         enqBypassEnVec_2_4,
         enqBypassEnVec_1_4,
         enqBypassEnVec_0_4});
  wire             nextStepData_4_preDecodeInfo_valid =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1_4
        & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2_4
        & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3_4
        & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4_4
        & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5_4
        & io_enq_req_5_bits_preDecodeInfo_valid
      : _dataModule_io_rdata_4_preDecodeInfo_valid;
  wire             nextStepData_4_preDecodeInfo_isRVC =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1_4
        & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2_4
        & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3_4
        & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4_4
        & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5_4
        & io_enq_req_5_bits_preDecodeInfo_isRVC
      : _dataModule_io_rdata_4_preDecodeInfo_isRVC;
  wire [1:0]       nextStepData_4_preDecodeInfo_brType =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0)
      : _dataModule_io_rdata_4_preDecodeInfo_brType;
  wire             nextStepData_4_preDecodeInfo_isCall =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1_4
        & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2_4
        & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3_4
        & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4_4
        & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5_4
        & io_enq_req_5_bits_preDecodeInfo_isCall
      : _dataModule_io_rdata_4_preDecodeInfo_isCall;
  wire             nextStepData_4_preDecodeInfo_isRet =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1_4
        & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2_4
        & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3_4
        & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4_4
        & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5_4
        & io_enq_req_5_bits_preDecodeInfo_isRet
      : _dataModule_io_rdata_4_preDecodeInfo_isRet;
  wire             nextStepData_4_pred_taken =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_4
        & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_4 & io_enq_req_2_bits_pred_taken
        | enqBypassEnVec_3_4 & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_4
        & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_4 & io_enq_req_5_bits_pred_taken
      : _dataModule_io_rdata_4_pred_taken;
  wire             nextStepData_4_ftqPtr_flag =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1_4
        & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2_4
        & io_enq_req_2_bits_ftqPtr_flag | enqBypassEnVec_3_4
        & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4_4
        & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5_4
        & io_enq_req_5_bits_ftqPtr_flag
      : _dataModule_io_rdata_4_ftqPtr_flag;
  wire [5:0]       nextStepData_4_ftqPtr_value =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_ftqPtr_value : 6'h0)
      : _dataModule_io_rdata_4_ftqPtr_value;
  wire [3:0]       nextStepData_4_ftqOffset =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_ftqOffset : 4'h0)
      : _dataModule_io_rdata_4_ftqOffset;
  wire [3:0]       nextStepData_4_srcType_0 =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_srcType_0 : 4'h0)
      : _dataModule_io_rdata_4_srcType_0;
  wire [3:0]       nextStepData_4_srcType_1 =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_srcType_1 : 4'h0)
      : _dataModule_io_rdata_4_srcType_1;
  wire [34:0]      nextStepData_4_fuType =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_fuType : 35'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_fuType : 35'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_fuType : 35'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_fuType : 35'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_fuType : 35'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_fuType : 35'h0)
      : _dataModule_io_rdata_4_fuType;
  wire [8:0]       nextStepData_4_fuOpType =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_fuOpType : 9'h0)
      : _dataModule_io_rdata_4_fuOpType;
  wire             nextStepData_4_rfWen =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_4
        & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_4 & io_enq_req_2_bits_rfWen
        | enqBypassEnVec_3_4 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_4
        & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_4 & io_enq_req_5_bits_rfWen
      : _dataModule_io_rdata_4_rfWen;
  wire [3:0]       nextStepData_4_selImm =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_selImm : 4'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_selImm : 4'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_selImm : 4'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_selImm : 4'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_selImm : 4'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_selImm : 4'h0)
      : _dataModule_io_rdata_4_selImm;
  wire [31:0]      nextStepData_4_imm =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_imm : 32'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_imm : 32'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_imm : 32'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_imm : 32'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_imm : 32'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_imm : 32'h0)
      : _dataModule_io_rdata_4_imm;
  wire [7:0]       nextStepData_4_psrc_0 =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_psrc_0 : 8'h0)
      : _dataModule_io_rdata_4_psrc_0;
  wire [7:0]       nextStepData_4_psrc_1 =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_psrc_1 : 8'h0)
      : _dataModule_io_rdata_4_psrc_1;
  wire [7:0]       nextStepData_4_pdest =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_pdest : 8'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_pdest : 8'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_pdest : 8'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_pdest : 8'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_pdest : 8'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_pdest : 8'h0)
      : _dataModule_io_rdata_4_pdest;
  wire             nextStepData_4_robIdx_flag =
    enqBypassEn_4
      ? enqBypassEnVec_0_4 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1_4
        & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2_4
        & io_enq_req_2_bits_robIdx_flag | enqBypassEnVec_3_4
        & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4_4
        & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5_4
        & io_enq_req_5_bits_robIdx_flag
      : _dataModule_io_rdata_4_robIdx_flag;
  wire [7:0]       nextStepData_4_robIdx_value =
    enqBypassEn_4
      ? (enqBypassEnVec_0_4 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_1_4 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_2_4 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_3_4 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_4_4 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_5_4 ? io_enq_req_5_bits_robIdx_value : 8'h0)
      : _dataModule_io_rdata_4_robIdx_value;
  wire             enqMatchVec_4 = {tailPtr_4_flag, tailPtr_4_value} == _matrix_T_11;
  wire             enqBypassEnVec_0_1 = io_enq_needAlloc_0 & matrix_1_0;
  wire [7:0]       _GEN_30 =
    {{matrix_1_0},
     {matrix_1_0},
     {enqMatchVec_4},
     {enqMatchVec_3},
     {enqMatchVec_2},
     {enqMatchVec_1},
     {enqMatchVec_0},
     {matrix_1_0}};
  wire             enqBypassEnVec_1_1 = io_enq_needAlloc_1 & _GEN_30[_GEN_2];
  wire             enqBypassEnVec_2_1 = io_enq_needAlloc_2 & _GEN_30[_GEN_4];
  wire             enqBypassEnVec_3_1 = io_enq_needAlloc_3 & _GEN_30[_GEN_7];
  wire             enqBypassEnVec_4_1 = io_enq_needAlloc_4 & _GEN_30[enqOffset_4];
  wire             enqBypassEnVec_5_1 = io_enq_needAlloc_5 & _GEN_30[enqOffset_5];
  wire             enqBypassEn_1 =
    allowEnqueue
    & (|{enqBypassEnVec_5_1,
         enqBypassEnVec_4_1,
         enqBypassEnVec_3_1,
         enqBypassEnVec_2_1,
         enqBypassEnVec_1_1,
         enqBypassEnVec_0_1});
  wire [7:0]       _enqBypassData_T_2441 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_robIdx_value : 8'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_robIdx_value : 8'h0);
  wire             _enqBypassData_T_2452 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1_1
    & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2_1 & io_enq_req_2_bits_robIdx_flag
    | enqBypassEnVec_3_1 & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4_1
    & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5_1 & io_enq_req_5_bits_robIdx_flag;
  wire [7:0]       _enqBypassData_T_2507 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_pdest : 8'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_pdest : 8'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_pdest : 8'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_pdest : 8'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_pdest : 8'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_pdest : 8'h0);
  wire [7:0]       _enqBypassData_T_2518 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_psrc_0 : 8'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_psrc_0 : 8'h0);
  wire [7:0]       _enqBypassData_T_2529 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_psrc_1 : 8'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_psrc_1 : 8'h0);
  wire [31:0]      _enqBypassData_T_3442 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_imm : 32'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_imm : 32'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_imm : 32'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_imm : 32'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_imm : 32'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_imm : 32'h0);
  wire [3:0]       _enqBypassData_T_3453 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_selImm : 4'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_selImm : 4'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_selImm : 4'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_selImm : 4'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_selImm : 4'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_selImm : 4'h0);
  wire             _enqBypassData_T_3563 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_1
    & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_1 & io_enq_req_2_bits_rfWen
    | enqBypassEnVec_3_1 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_1
    & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_1 & io_enq_req_5_bits_rfWen;
  wire [8:0]       _enqBypassData_T_3574 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_fuOpType : 9'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_fuOpType : 9'h0);
  wire [34:0]      _enqBypassData_T_3585 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_fuType : 35'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_fuType : 35'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_fuType : 35'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_fuType : 35'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_fuType : 35'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_fuType : 35'h0);
  wire [3:0]       _enqBypassData_T_3607 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_srcType_0 : 4'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_srcType_0 : 4'h0);
  wire [3:0]       _enqBypassData_T_3618 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_srcType_1 : 4'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_srcType_1 : 4'h0);
  wire [3:0]       _enqBypassData_T_3662 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_ftqOffset : 4'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_ftqOffset : 4'h0);
  wire [5:0]       _enqBypassData_T_3673 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_ftqPtr_value : 6'h0);
  wire             _enqBypassData_T_3684 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1_1
    & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2_1 & io_enq_req_2_bits_ftqPtr_flag
    | enqBypassEnVec_3_1 & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4_1
    & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5_1 & io_enq_req_5_bits_ftqPtr_flag;
  wire             _enqBypassData_T_3706 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_1
    & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_1 & io_enq_req_2_bits_pred_taken
    | enqBypassEnVec_3_1 & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_1
    & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_1 & io_enq_req_5_bits_pred_taken;
  wire             _enqBypassData_T_3717 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1_1
    & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2_1
    & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3_1
    & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4_1
    & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5_1
    & io_enq_req_5_bits_preDecodeInfo_isRet;
  wire             _enqBypassData_T_3728 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1_1
    & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2_1
    & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3_1
    & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4_1
    & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5_1
    & io_enq_req_5_bits_preDecodeInfo_isCall;
  wire [1:0]       _enqBypassData_T_3739 =
    (enqBypassEnVec_0_1 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_1_1 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_2_1 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_3_1 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_4_1 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
    | (enqBypassEnVec_5_1 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0);
  wire             _enqBypassData_T_3750 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1_1
    & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2_1
    & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3_1
    & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4_1
    & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5_1
    & io_enq_req_5_bits_preDecodeInfo_isRVC;
  wire             _enqBypassData_T_3761 =
    enqBypassEnVec_0_1 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1_1
    & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2_1
    & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3_1
    & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4_1
    & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5_1
    & io_enq_req_5_bits_preDecodeInfo_valid;
  wire             enqBypassEnVec_0 = io_enq_needAlloc_0 & enqMatchVec_0;
  wire [7:0]       _GEN_31 =
    {{enqMatchVec_0},
     {enqMatchVec_0},
     {{tailPtr_5_flag, tailPtr_5_value} == _matrix_T_11},
     {enqMatchVec_4},
     {enqMatchVec_3},
     {enqMatchVec_2},
     {enqMatchVec_1},
     {enqMatchVec_0}};
  wire             enqBypassEnVec_1 = io_enq_needAlloc_1 & _GEN_31[_GEN_2];
  wire             enqBypassEnVec_2 = io_enq_needAlloc_2 & _GEN_31[_GEN_4];
  wire             enqBypassEnVec_3 = io_enq_needAlloc_3 & _GEN_31[_GEN_7];
  wire             enqBypassEnVec_4 = io_enq_needAlloc_4 & _GEN_31[enqOffset_4];
  wire             enqBypassEnVec_5 = io_enq_needAlloc_5 & _GEN_31[enqOffset_5];
  wire             matrix_5_0 = _matrix_T_84 == {headPtr_5_flag, headPtr_5_value};
  wire             matrix_6_0 = _matrix_T_84 == {headPtr_6_flag, headPtr_6_value};
  wire             matrix_7_0 = _matrix_T_84 == {headPtr_7_flag, headPtr_7_value};
  wire             enqBypassEnVec_0_5 = io_enq_needAlloc_0 & matrix_5_0;
  wire [7:0]       _GEN_32 =
    {{matrix_5_0},
     {matrix_5_0},
     {enqMatchVec_0},
     {matrix_1_0},
     {matrix_2_0},
     {matrix_3_0},
     {matrix_4_0},
     {matrix_5_0}};
  wire             enqBypassEnVec_1_5 = io_enq_needAlloc_1 & _GEN_32[_GEN_2];
  wire             enqBypassEnVec_2_5 = io_enq_needAlloc_2 & _GEN_32[_GEN_4];
  wire             enqBypassEnVec_3_5 = io_enq_needAlloc_3 & _GEN_32[_GEN_7];
  wire             enqBypassEnVec_4_5 = io_enq_needAlloc_4 & _GEN_32[enqOffset_4];
  wire             enqBypassEnVec_5_5 = io_enq_needAlloc_5 & _GEN_32[enqOffset_5];
  wire             enqBypassEn_5 =
    allowEnqueue
    & (|{enqBypassEnVec_5_5,
         enqBypassEnVec_4_5,
         enqBypassEnVec_3_5,
         enqBypassEnVec_2_5,
         enqBypassEnVec_1_5,
         enqBypassEnVec_0_5});
  wire             nextStepData_5_preDecodeInfo_valid =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1_5
        & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2_5
        & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3_5
        & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4_5
        & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5_5
        & io_enq_req_5_bits_preDecodeInfo_valid
      : _dataModule_io_rdata_5_preDecodeInfo_valid;
  wire             nextStepData_5_preDecodeInfo_isRVC =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1_5
        & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2_5
        & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3_5
        & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4_5
        & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5_5
        & io_enq_req_5_bits_preDecodeInfo_isRVC
      : _dataModule_io_rdata_5_preDecodeInfo_isRVC;
  wire [1:0]       nextStepData_5_preDecodeInfo_brType =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0)
      : _dataModule_io_rdata_5_preDecodeInfo_brType;
  wire             nextStepData_5_preDecodeInfo_isCall =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1_5
        & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2_5
        & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3_5
        & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4_5
        & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5_5
        & io_enq_req_5_bits_preDecodeInfo_isCall
      : _dataModule_io_rdata_5_preDecodeInfo_isCall;
  wire             nextStepData_5_preDecodeInfo_isRet =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1_5
        & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2_5
        & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3_5
        & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4_5
        & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5_5
        & io_enq_req_5_bits_preDecodeInfo_isRet
      : _dataModule_io_rdata_5_preDecodeInfo_isRet;
  wire             nextStepData_5_pred_taken =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_5
        & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_5 & io_enq_req_2_bits_pred_taken
        | enqBypassEnVec_3_5 & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_5
        & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_5 & io_enq_req_5_bits_pred_taken
      : _dataModule_io_rdata_5_pred_taken;
  wire             nextStepData_5_ftqPtr_flag =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1_5
        & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2_5
        & io_enq_req_2_bits_ftqPtr_flag | enqBypassEnVec_3_5
        & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4_5
        & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5_5
        & io_enq_req_5_bits_ftqPtr_flag
      : _dataModule_io_rdata_5_ftqPtr_flag;
  wire [5:0]       nextStepData_5_ftqPtr_value =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_ftqPtr_value : 6'h0)
      : _dataModule_io_rdata_5_ftqPtr_value;
  wire [3:0]       nextStepData_5_ftqOffset =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_ftqOffset : 4'h0)
      : _dataModule_io_rdata_5_ftqOffset;
  wire [3:0]       nextStepData_5_srcType_0 =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_srcType_0 : 4'h0)
      : _dataModule_io_rdata_5_srcType_0;
  wire [3:0]       nextStepData_5_srcType_1 =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_srcType_1 : 4'h0)
      : _dataModule_io_rdata_5_srcType_1;
  wire [34:0]      nextStepData_5_fuType =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_fuType : 35'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_fuType : 35'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_fuType : 35'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_fuType : 35'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_fuType : 35'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_fuType : 35'h0)
      : _dataModule_io_rdata_5_fuType;
  wire [8:0]       nextStepData_5_fuOpType =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_fuOpType : 9'h0)
      : _dataModule_io_rdata_5_fuOpType;
  wire             nextStepData_5_rfWen =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_5
        & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_5 & io_enq_req_2_bits_rfWen
        | enqBypassEnVec_3_5 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_5
        & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_5 & io_enq_req_5_bits_rfWen
      : _dataModule_io_rdata_5_rfWen;
  wire [3:0]       nextStepData_5_selImm =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_selImm : 4'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_selImm : 4'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_selImm : 4'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_selImm : 4'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_selImm : 4'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_selImm : 4'h0)
      : _dataModule_io_rdata_5_selImm;
  wire [31:0]      nextStepData_5_imm =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_imm : 32'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_imm : 32'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_imm : 32'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_imm : 32'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_imm : 32'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_imm : 32'h0)
      : _dataModule_io_rdata_5_imm;
  wire [7:0]       nextStepData_5_psrc_0 =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_psrc_0 : 8'h0)
      : _dataModule_io_rdata_5_psrc_0;
  wire [7:0]       nextStepData_5_psrc_1 =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_psrc_1 : 8'h0)
      : _dataModule_io_rdata_5_psrc_1;
  wire [7:0]       nextStepData_5_pdest =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_pdest : 8'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_pdest : 8'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_pdest : 8'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_pdest : 8'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_pdest : 8'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_pdest : 8'h0)
      : _dataModule_io_rdata_5_pdest;
  wire             nextStepData_5_robIdx_flag =
    enqBypassEn_5
      ? enqBypassEnVec_0_5 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1_5
        & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2_5
        & io_enq_req_2_bits_robIdx_flag | enqBypassEnVec_3_5
        & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4_5
        & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5_5
        & io_enq_req_5_bits_robIdx_flag
      : _dataModule_io_rdata_5_robIdx_flag;
  wire [7:0]       nextStepData_5_robIdx_value =
    enqBypassEn_5
      ? (enqBypassEnVec_0_5 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_1_5 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_2_5 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_3_5 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_4_5 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_5_5 ? io_enq_req_5_bits_robIdx_value : 8'h0)
      : _dataModule_io_rdata_5_robIdx_value;
  wire             enqBypassEnVec_0_6 = io_enq_needAlloc_0 & matrix_6_0;
  wire [7:0]       _GEN_33 =
    {{matrix_6_0},
     {matrix_6_0},
     {matrix_1_0},
     {matrix_2_0},
     {matrix_3_0},
     {matrix_4_0},
     {matrix_5_0},
     {matrix_6_0}};
  wire             enqBypassEnVec_1_6 = io_enq_needAlloc_1 & _GEN_33[_GEN_2];
  wire             enqBypassEnVec_2_6 = io_enq_needAlloc_2 & _GEN_33[_GEN_4];
  wire             enqBypassEnVec_3_6 = io_enq_needAlloc_3 & _GEN_33[_GEN_7];
  wire             enqBypassEnVec_4_6 = io_enq_needAlloc_4 & _GEN_33[enqOffset_4];
  wire             enqBypassEnVec_5_6 = io_enq_needAlloc_5 & _GEN_33[enqOffset_5];
  wire             enqBypassEn_6 =
    allowEnqueue
    & (|{enqBypassEnVec_5_6,
         enqBypassEnVec_4_6,
         enqBypassEnVec_3_6,
         enqBypassEnVec_2_6,
         enqBypassEnVec_1_6,
         enqBypassEnVec_0_6});
  wire             nextStepData_6_preDecodeInfo_valid =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1_6
        & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2_6
        & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3_6
        & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4_6
        & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5_6
        & io_enq_req_5_bits_preDecodeInfo_valid
      : _dataModule_io_rdata_6_preDecodeInfo_valid;
  wire             nextStepData_6_preDecodeInfo_isRVC =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1_6
        & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2_6
        & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3_6
        & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4_6
        & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5_6
        & io_enq_req_5_bits_preDecodeInfo_isRVC
      : _dataModule_io_rdata_6_preDecodeInfo_isRVC;
  wire [1:0]       nextStepData_6_preDecodeInfo_brType =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0)
      : _dataModule_io_rdata_6_preDecodeInfo_brType;
  wire             nextStepData_6_preDecodeInfo_isCall =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1_6
        & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2_6
        & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3_6
        & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4_6
        & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5_6
        & io_enq_req_5_bits_preDecodeInfo_isCall
      : _dataModule_io_rdata_6_preDecodeInfo_isCall;
  wire             nextStepData_6_preDecodeInfo_isRet =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1_6
        & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2_6
        & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3_6
        & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4_6
        & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5_6
        & io_enq_req_5_bits_preDecodeInfo_isRet
      : _dataModule_io_rdata_6_preDecodeInfo_isRet;
  wire             nextStepData_6_pred_taken =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_6
        & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_6 & io_enq_req_2_bits_pred_taken
        | enqBypassEnVec_3_6 & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_6
        & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_6 & io_enq_req_5_bits_pred_taken
      : _dataModule_io_rdata_6_pred_taken;
  wire             nextStepData_6_ftqPtr_flag =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1_6
        & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2_6
        & io_enq_req_2_bits_ftqPtr_flag | enqBypassEnVec_3_6
        & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4_6
        & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5_6
        & io_enq_req_5_bits_ftqPtr_flag
      : _dataModule_io_rdata_6_ftqPtr_flag;
  wire [5:0]       nextStepData_6_ftqPtr_value =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_ftqPtr_value : 6'h0)
      : _dataModule_io_rdata_6_ftqPtr_value;
  wire [3:0]       nextStepData_6_ftqOffset =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_ftqOffset : 4'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_ftqOffset : 4'h0)
      : _dataModule_io_rdata_6_ftqOffset;
  wire [3:0]       nextStepData_6_srcType_0 =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_srcType_0 : 4'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_srcType_0 : 4'h0)
      : _dataModule_io_rdata_6_srcType_0;
  wire [3:0]       nextStepData_6_srcType_1 =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_srcType_1 : 4'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_srcType_1 : 4'h0)
      : _dataModule_io_rdata_6_srcType_1;
  wire [34:0]      nextStepData_6_fuType =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_fuType : 35'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_fuType : 35'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_fuType : 35'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_fuType : 35'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_fuType : 35'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_fuType : 35'h0)
      : _dataModule_io_rdata_6_fuType;
  wire [8:0]       nextStepData_6_fuOpType =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_fuOpType : 9'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_fuOpType : 9'h0)
      : _dataModule_io_rdata_6_fuOpType;
  wire             nextStepData_6_rfWen =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_6
        & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_6 & io_enq_req_2_bits_rfWen
        | enqBypassEnVec_3_6 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_6
        & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_6 & io_enq_req_5_bits_rfWen
      : _dataModule_io_rdata_6_rfWen;
  wire [3:0]       nextStepData_6_selImm =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_selImm : 4'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_selImm : 4'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_selImm : 4'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_selImm : 4'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_selImm : 4'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_selImm : 4'h0)
      : _dataModule_io_rdata_6_selImm;
  wire [31:0]      nextStepData_6_imm =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_imm : 32'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_imm : 32'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_imm : 32'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_imm : 32'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_imm : 32'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_imm : 32'h0)
      : _dataModule_io_rdata_6_imm;
  wire [7:0]       nextStepData_6_psrc_0 =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_psrc_0 : 8'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_psrc_0 : 8'h0)
      : _dataModule_io_rdata_6_psrc_0;
  wire [7:0]       nextStepData_6_psrc_1 =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_psrc_1 : 8'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_psrc_1 : 8'h0)
      : _dataModule_io_rdata_6_psrc_1;
  wire [7:0]       nextStepData_6_pdest =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_pdest : 8'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_pdest : 8'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_pdest : 8'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_pdest : 8'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_pdest : 8'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_pdest : 8'h0)
      : _dataModule_io_rdata_6_pdest;
  wire             nextStepData_6_robIdx_flag =
    enqBypassEn_6
      ? enqBypassEnVec_0_6 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1_6
        & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2_6
        & io_enq_req_2_bits_robIdx_flag | enqBypassEnVec_3_6
        & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4_6
        & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5_6
        & io_enq_req_5_bits_robIdx_flag
      : _dataModule_io_rdata_6_robIdx_flag;
  wire [7:0]       nextStepData_6_robIdx_value =
    enqBypassEn_6
      ? (enqBypassEnVec_0_6 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_1_6 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_2_6 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_3_6 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_4_6 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (enqBypassEnVec_5_6 ? io_enq_req_5_bits_robIdx_value : 8'h0)
      : _dataModule_io_rdata_6_robIdx_value;
  wire             enqBypassEnVec_0_7 = io_enq_needAlloc_0 & matrix_7_0;
  wire [7:0]       _GEN_34 =
    {{matrix_7_0},
     {matrix_7_0},
     {matrix_2_0},
     {matrix_3_0},
     {matrix_4_0},
     {matrix_5_0},
     {matrix_6_0},
     {matrix_7_0}};
  wire             enqBypassEnVec_1_7 = io_enq_needAlloc_1 & _GEN_34[_GEN_2];
  wire             enqBypassEnVec_2_7 = io_enq_needAlloc_2 & _GEN_34[_GEN_4];
  wire             enqBypassEnVec_3_7 = io_enq_needAlloc_3 & _GEN_34[_GEN_7];
  wire             enqBypassEnVec_4_7 = io_enq_needAlloc_4 & _GEN_34[enqOffset_4];
  wire             enqBypassEnVec_5_7 = io_enq_needAlloc_5 & _GEN_34[enqOffset_5];
  wire             enqBypassEn_7 =
    allowEnqueue
    & (|{enqBypassEnVec_5_7,
         enqBypassEnVec_4_7,
         enqBypassEnVec_3_7,
         enqBypassEnVec_2_7,
         enqBypassEnVec_1_7,
         enqBypassEnVec_0_7});
  always @(posedge clock) begin
    if (_GEN_8) begin
      robIdxEntries_0_flag <=
        validVec_0 & io_enq_req_0_bits_robIdx_flag | validVec_1
        & io_enq_req_1_bits_robIdx_flag | validVec_2 & io_enq_req_2_bits_robIdx_flag
        | validVec_3 & io_enq_req_3_bits_robIdx_flag | validVec_4
        & io_enq_req_4_bits_robIdx_flag | validVec_5 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_0_value <=
        (validVec_0 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_9) begin
      robIdxEntries_1_flag <=
        validVec_0_1 & io_enq_req_0_bits_robIdx_flag | validVec_1_1
        & io_enq_req_1_bits_robIdx_flag | validVec_2_1 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_1 & io_enq_req_3_bits_robIdx_flag | validVec_4_1
        & io_enq_req_4_bits_robIdx_flag | validVec_5_1 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_1_value <=
        (validVec_0_1 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_1 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_1 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_1 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_1 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_1 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_10) begin
      robIdxEntries_2_flag <=
        validVec_0_2 & io_enq_req_0_bits_robIdx_flag | validVec_1_2
        & io_enq_req_1_bits_robIdx_flag | validVec_2_2 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_2 & io_enq_req_3_bits_robIdx_flag | validVec_4_2
        & io_enq_req_4_bits_robIdx_flag | validVec_5_2 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_2_value <=
        (validVec_0_2 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_2 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_2 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_2 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_2 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_2 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_11) begin
      robIdxEntries_3_flag <=
        validVec_0_3 & io_enq_req_0_bits_robIdx_flag | validVec_1_3
        & io_enq_req_1_bits_robIdx_flag | validVec_2_3 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_3 & io_enq_req_3_bits_robIdx_flag | validVec_4_3
        & io_enq_req_4_bits_robIdx_flag | validVec_5_3 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_3_value <=
        (validVec_0_3 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_3 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_3 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_3 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_3 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_3 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_12) begin
      robIdxEntries_4_flag <=
        validVec_0_4 & io_enq_req_0_bits_robIdx_flag | validVec_1_4
        & io_enq_req_1_bits_robIdx_flag | validVec_2_4 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_4 & io_enq_req_3_bits_robIdx_flag | validVec_4_4
        & io_enq_req_4_bits_robIdx_flag | validVec_5_4 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_4_value <=
        (validVec_0_4 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_4 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_4 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_4 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_4 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_4 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_13) begin
      robIdxEntries_5_flag <=
        validVec_0_5 & io_enq_req_0_bits_robIdx_flag | validVec_1_5
        & io_enq_req_1_bits_robIdx_flag | validVec_2_5 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_5 & io_enq_req_3_bits_robIdx_flag | validVec_4_5
        & io_enq_req_4_bits_robIdx_flag | validVec_5_5 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_5_value <=
        (validVec_0_5 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_5 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_5 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_5 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_5 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_5 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_14) begin
      robIdxEntries_6_flag <=
        validVec_0_6 & io_enq_req_0_bits_robIdx_flag | validVec_1_6
        & io_enq_req_1_bits_robIdx_flag | validVec_2_6 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_6 & io_enq_req_3_bits_robIdx_flag | validVec_4_6
        & io_enq_req_4_bits_robIdx_flag | validVec_5_6 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_6_value <=
        (validVec_0_6 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_6 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_6 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_6 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_6 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_6 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_15) begin
      robIdxEntries_7_flag <=
        validVec_0_7 & io_enq_req_0_bits_robIdx_flag | validVec_1_7
        & io_enq_req_1_bits_robIdx_flag | validVec_2_7 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_7 & io_enq_req_3_bits_robIdx_flag | validVec_4_7
        & io_enq_req_4_bits_robIdx_flag | validVec_5_7 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_7_value <=
        (validVec_0_7 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_7 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_7 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_7 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_7 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_7 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_16) begin
      robIdxEntries_8_flag <=
        validVec_0_8 & io_enq_req_0_bits_robIdx_flag | validVec_1_8
        & io_enq_req_1_bits_robIdx_flag | validVec_2_8 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_8 & io_enq_req_3_bits_robIdx_flag | validVec_4_8
        & io_enq_req_4_bits_robIdx_flag | validVec_5_8 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_8_value <=
        (validVec_0_8 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_8 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_8 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_8 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_8 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_8 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_17) begin
      robIdxEntries_9_flag <=
        validVec_0_9 & io_enq_req_0_bits_robIdx_flag | validVec_1_9
        & io_enq_req_1_bits_robIdx_flag | validVec_2_9 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_9 & io_enq_req_3_bits_robIdx_flag | validVec_4_9
        & io_enq_req_4_bits_robIdx_flag | validVec_5_9 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_9_value <=
        (validVec_0_9 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_9 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_9 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_9 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_9 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_9 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_18) begin
      robIdxEntries_10_flag <=
        validVec_0_10 & io_enq_req_0_bits_robIdx_flag | validVec_1_10
        & io_enq_req_1_bits_robIdx_flag | validVec_2_10 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_10 & io_enq_req_3_bits_robIdx_flag | validVec_4_10
        & io_enq_req_4_bits_robIdx_flag | validVec_5_10 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_10_value <=
        (validVec_0_10 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_10 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_10 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_10 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_10 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_10 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_19) begin
      robIdxEntries_11_flag <=
        validVec_0_11 & io_enq_req_0_bits_robIdx_flag | validVec_1_11
        & io_enq_req_1_bits_robIdx_flag | validVec_2_11 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_11 & io_enq_req_3_bits_robIdx_flag | validVec_4_11
        & io_enq_req_4_bits_robIdx_flag | validVec_5_11 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_11_value <=
        (validVec_0_11 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_11 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_11 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_11 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_11 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_11 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_20) begin
      robIdxEntries_12_flag <=
        validVec_0_12 & io_enq_req_0_bits_robIdx_flag | validVec_1_12
        & io_enq_req_1_bits_robIdx_flag | validVec_2_12 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_12 & io_enq_req_3_bits_robIdx_flag | validVec_4_12
        & io_enq_req_4_bits_robIdx_flag | validVec_5_12 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_12_value <=
        (validVec_0_12 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_12 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_12 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_12 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_12 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_12 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_21) begin
      robIdxEntries_13_flag <=
        validVec_0_13 & io_enq_req_0_bits_robIdx_flag | validVec_1_13
        & io_enq_req_1_bits_robIdx_flag | validVec_2_13 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_13 & io_enq_req_3_bits_robIdx_flag | validVec_4_13
        & io_enq_req_4_bits_robIdx_flag | validVec_5_13 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_13_value <=
        (validVec_0_13 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_13 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_13 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_13 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_13 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_13 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_22) begin
      robIdxEntries_14_flag <=
        validVec_0_14 & io_enq_req_0_bits_robIdx_flag | validVec_1_14
        & io_enq_req_1_bits_robIdx_flag | validVec_2_14 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_14 & io_enq_req_3_bits_robIdx_flag | validVec_4_14
        & io_enq_req_4_bits_robIdx_flag | validVec_5_14 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_14_value <=
        (validVec_0_14 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_14 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_14 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_14 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_14 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_14 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (_GEN_23) begin
      robIdxEntries_15_flag <=
        validVec_0_15 & io_enq_req_0_bits_robIdx_flag | validVec_1_15
        & io_enq_req_1_bits_robIdx_flag | validVec_2_15 & io_enq_req_2_bits_robIdx_flag
        | validVec_3_15 & io_enq_req_3_bits_robIdx_flag | validVec_4_15
        & io_enq_req_4_bits_robIdx_flag | validVec_5_15 & io_enq_req_5_bits_robIdx_flag;
      robIdxEntries_15_value <=
        (validVec_0_15 ? io_enq_req_0_bits_robIdx_value : 8'h0)
        | (validVec_1_15 ? io_enq_req_1_bits_robIdx_value : 8'h0)
        | (validVec_2_15 ? io_enq_req_2_bits_robIdx_value : 8'h0)
        | (validVec_3_15 ? io_enq_req_3_bits_robIdx_value : 8'h0)
        | (validVec_4_15 ? io_enq_req_4_bits_robIdx_value : 8'h0)
        | (validVec_5_15 ? io_enq_req_5_bits_robIdx_value : 8'h0);
    end
    if (io_redirect_valid) begin
    end
    else if (_deqData_3_T) begin
      if (deqEnable_n_0) begin
        if (allowEnqueue
            & (|{enqBypassEnVec_5,
                 enqBypassEnVec_4,
                 enqBypassEnVec_3,
                 enqBypassEnVec_2,
                 enqBypassEnVec_1,
                 enqBypassEnVec_0})) begin
          deqData_0_preDecodeInfo_valid <=
            enqBypassEnVec_0 & io_enq_req_0_bits_preDecodeInfo_valid | enqBypassEnVec_1
            & io_enq_req_1_bits_preDecodeInfo_valid | enqBypassEnVec_2
            & io_enq_req_2_bits_preDecodeInfo_valid | enqBypassEnVec_3
            & io_enq_req_3_bits_preDecodeInfo_valid | enqBypassEnVec_4
            & io_enq_req_4_bits_preDecodeInfo_valid | enqBypassEnVec_5
            & io_enq_req_5_bits_preDecodeInfo_valid;
          deqData_0_preDecodeInfo_isRVC <=
            enqBypassEnVec_0 & io_enq_req_0_bits_preDecodeInfo_isRVC | enqBypassEnVec_1
            & io_enq_req_1_bits_preDecodeInfo_isRVC | enqBypassEnVec_2
            & io_enq_req_2_bits_preDecodeInfo_isRVC | enqBypassEnVec_3
            & io_enq_req_3_bits_preDecodeInfo_isRVC | enqBypassEnVec_4
            & io_enq_req_4_bits_preDecodeInfo_isRVC | enqBypassEnVec_5
            & io_enq_req_5_bits_preDecodeInfo_isRVC;
          deqData_0_preDecodeInfo_brType <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0);
          deqData_0_preDecodeInfo_isCall <=
            enqBypassEnVec_0 & io_enq_req_0_bits_preDecodeInfo_isCall | enqBypassEnVec_1
            & io_enq_req_1_bits_preDecodeInfo_isCall | enqBypassEnVec_2
            & io_enq_req_2_bits_preDecodeInfo_isCall | enqBypassEnVec_3
            & io_enq_req_3_bits_preDecodeInfo_isCall | enqBypassEnVec_4
            & io_enq_req_4_bits_preDecodeInfo_isCall | enqBypassEnVec_5
            & io_enq_req_5_bits_preDecodeInfo_isCall;
          deqData_0_preDecodeInfo_isRet <=
            enqBypassEnVec_0 & io_enq_req_0_bits_preDecodeInfo_isRet | enqBypassEnVec_1
            & io_enq_req_1_bits_preDecodeInfo_isRet | enqBypassEnVec_2
            & io_enq_req_2_bits_preDecodeInfo_isRet | enqBypassEnVec_3
            & io_enq_req_3_bits_preDecodeInfo_isRet | enqBypassEnVec_4
            & io_enq_req_4_bits_preDecodeInfo_isRet | enqBypassEnVec_5
            & io_enq_req_5_bits_preDecodeInfo_isRet;
          deqData_0_pred_taken <=
            enqBypassEnVec_0 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1
            & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2
            & io_enq_req_2_bits_pred_taken | enqBypassEnVec_3
            & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4
            & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5
            & io_enq_req_5_bits_pred_taken;
          deqData_0_ftqPtr_flag <=
            enqBypassEnVec_0 & io_enq_req_0_bits_ftqPtr_flag | enqBypassEnVec_1
            & io_enq_req_1_bits_ftqPtr_flag | enqBypassEnVec_2
            & io_enq_req_2_bits_ftqPtr_flag | enqBypassEnVec_3
            & io_enq_req_3_bits_ftqPtr_flag | enqBypassEnVec_4
            & io_enq_req_4_bits_ftqPtr_flag | enqBypassEnVec_5
            & io_enq_req_5_bits_ftqPtr_flag;
          deqData_0_ftqPtr_value <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_ftqPtr_value : 6'h0);
          deqData_0_ftqOffset <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_ftqOffset : 4'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_ftqOffset : 4'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_ftqOffset : 4'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_ftqOffset : 4'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_ftqOffset : 4'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_ftqOffset : 4'h0);
          deqData_0_srcType_0 <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_srcType_0 : 4'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_srcType_0 : 4'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_srcType_0 : 4'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_srcType_0 : 4'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_srcType_0 : 4'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_srcType_0 : 4'h0);
          deqData_0_srcType_1 <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_srcType_1 : 4'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_srcType_1 : 4'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_srcType_1 : 4'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_srcType_1 : 4'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_srcType_1 : 4'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_srcType_1 : 4'h0);
          deqData_0_fuType <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_fuType : 35'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_fuType : 35'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_fuType : 35'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_fuType : 35'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_fuType : 35'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_fuType : 35'h0);
          deqData_0_fuOpType <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_fuOpType : 9'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_fuOpType : 9'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_fuOpType : 9'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_fuOpType : 9'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_fuOpType : 9'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_fuOpType : 9'h0);
          deqData_0_rfWen <=
            enqBypassEnVec_0 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1
            & io_enq_req_1_bits_rfWen | enqBypassEnVec_2 & io_enq_req_2_bits_rfWen
            | enqBypassEnVec_3 & io_enq_req_3_bits_rfWen | enqBypassEnVec_4
            & io_enq_req_4_bits_rfWen | enqBypassEnVec_5 & io_enq_req_5_bits_rfWen;
          deqData_0_selImm <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_selImm : 4'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_selImm : 4'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_selImm : 4'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_selImm : 4'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_selImm : 4'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_selImm : 4'h0);
          deqData_0_imm <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_imm : 32'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_imm : 32'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_imm : 32'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_imm : 32'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_imm : 32'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_imm : 32'h0);
          deqData_0_psrc_0 <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_psrc_0 : 8'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_psrc_0 : 8'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_psrc_0 : 8'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_psrc_0 : 8'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_psrc_0 : 8'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_psrc_0 : 8'h0);
          deqData_0_psrc_1 <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_psrc_1 : 8'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_psrc_1 : 8'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_psrc_1 : 8'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_psrc_1 : 8'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_psrc_1 : 8'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_psrc_1 : 8'h0);
          deqData_0_pdest <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_pdest : 8'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_pdest : 8'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_pdest : 8'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_pdest : 8'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_pdest : 8'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_pdest : 8'h0);
          deqData_0_robIdx_flag <=
            enqBypassEnVec_0 & io_enq_req_0_bits_robIdx_flag | enqBypassEnVec_1
            & io_enq_req_1_bits_robIdx_flag | enqBypassEnVec_2
            & io_enq_req_2_bits_robIdx_flag | enqBypassEnVec_3
            & io_enq_req_3_bits_robIdx_flag | enqBypassEnVec_4
            & io_enq_req_4_bits_robIdx_flag | enqBypassEnVec_5
            & io_enq_req_5_bits_robIdx_flag;
          deqData_0_robIdx_value <=
            (enqBypassEnVec_0 ? io_enq_req_0_bits_robIdx_value : 8'h0)
            | (enqBypassEnVec_1 ? io_enq_req_1_bits_robIdx_value : 8'h0)
            | (enqBypassEnVec_2 ? io_enq_req_2_bits_robIdx_value : 8'h0)
            | (enqBypassEnVec_3 ? io_enq_req_3_bits_robIdx_value : 8'h0)
            | (enqBypassEnVec_4 ? io_enq_req_4_bits_robIdx_value : 8'h0)
            | (enqBypassEnVec_5 ? io_enq_req_5_bits_robIdx_value : 8'h0);
        end
        if (enqBypassEn_1) begin
          deqData_1_preDecodeInfo_valid <= _enqBypassData_T_3761;
          deqData_1_preDecodeInfo_isRVC <= _enqBypassData_T_3750;
          deqData_1_preDecodeInfo_brType <= _enqBypassData_T_3739;
          deqData_1_preDecodeInfo_isCall <= _enqBypassData_T_3728;
          deqData_1_preDecodeInfo_isRet <= _enqBypassData_T_3717;
          deqData_1_pred_taken <= _enqBypassData_T_3706;
          deqData_1_ftqPtr_flag <= _enqBypassData_T_3684;
          deqData_1_ftqPtr_value <= _enqBypassData_T_3673;
          deqData_1_ftqOffset <= _enqBypassData_T_3662;
          deqData_1_srcType_0 <= _enqBypassData_T_3607;
          deqData_1_srcType_1 <= _enqBypassData_T_3618;
          deqData_1_fuType <= _enqBypassData_T_3585;
          deqData_1_fuOpType <= _enqBypassData_T_3574;
          deqData_1_rfWen <= _enqBypassData_T_3563;
          deqData_1_selImm <= _enqBypassData_T_3453;
          deqData_1_imm <= _enqBypassData_T_3442;
          deqData_1_psrc_0 <= _enqBypassData_T_2518;
          deqData_1_psrc_1 <= _enqBypassData_T_2529;
          deqData_1_pdest <= _enqBypassData_T_2507;
          deqData_1_robIdx_flag <= _enqBypassData_T_2452;
          deqData_1_robIdx_value <= _enqBypassData_T_2441;
        end
        if (enqBypassEn_2) begin
          deqData_2_preDecodeInfo_valid <= _enqBypassData_T_5884;
          deqData_2_preDecodeInfo_isRVC <= _enqBypassData_T_5873;
          deqData_2_preDecodeInfo_brType <= _enqBypassData_T_5862;
          deqData_2_preDecodeInfo_isCall <= _enqBypassData_T_5851;
          deqData_2_preDecodeInfo_isRet <= _enqBypassData_T_5840;
          deqData_2_pred_taken <= _enqBypassData_T_5829;
          deqData_2_ftqPtr_flag <= _enqBypassData_T_5807;
          deqData_2_ftqPtr_value <= _enqBypassData_T_5796;
          deqData_2_ftqOffset <= _enqBypassData_T_5785;
          deqData_2_srcType_0 <= _enqBypassData_T_5730;
          deqData_2_srcType_1 <= _enqBypassData_T_5741;
          deqData_2_fuType <= _enqBypassData_T_5708;
          deqData_2_fuOpType <= _enqBypassData_T_5697;
          deqData_2_rfWen <= _enqBypassData_T_5686;
          deqData_2_selImm <= _enqBypassData_T_5576;
          deqData_2_imm <= _enqBypassData_T_5565;
          deqData_2_psrc_0 <= _enqBypassData_T_4641;
          deqData_2_psrc_1 <= _enqBypassData_T_4652;
          deqData_2_pdest <= _enqBypassData_T_4630;
          deqData_2_robIdx_flag <= _enqBypassData_T_4575;
          deqData_2_robIdx_value <= _enqBypassData_T_4564;
        end
        if (enqBypassEn_3) begin
          deqData_3_preDecodeInfo_valid <= _enqBypassData_T_8007;
          deqData_3_preDecodeInfo_isRVC <= _enqBypassData_T_7996;
          deqData_3_preDecodeInfo_brType <= _enqBypassData_T_7985;
          deqData_3_preDecodeInfo_isCall <= _enqBypassData_T_7974;
          deqData_3_preDecodeInfo_isRet <= _enqBypassData_T_7963;
          deqData_3_pred_taken <= _enqBypassData_T_7952;
          deqData_3_ftqPtr_flag <= _enqBypassData_T_7930;
          deqData_3_ftqPtr_value <= _enqBypassData_T_7919;
          deqData_3_ftqOffset <= _enqBypassData_T_7908;
          deqData_3_srcType_0 <= _enqBypassData_T_7853;
          deqData_3_srcType_1 <= _enqBypassData_T_7864;
          deqData_3_fuType <= _enqBypassData_T_7831;
          deqData_3_fuOpType <= _enqBypassData_T_7820;
          deqData_3_rfWen <= _enqBypassData_T_7809;
          deqData_3_selImm <= _enqBypassData_T_7699;
          deqData_3_imm <= _enqBypassData_T_7688;
          deqData_3_psrc_0 <= _enqBypassData_T_6764;
          deqData_3_psrc_1 <= _enqBypassData_T_6775;
          deqData_3_pdest <= _enqBypassData_T_6753;
          deqData_3_robIdx_flag <= _enqBypassData_T_6698;
          deqData_3_robIdx_value <= _enqBypassData_T_6687;
        end
      end
      else begin
        deqData_0_preDecodeInfo_valid <=
          enqBypassEn_1 ? _enqBypassData_T_3761 : deqData_1_preDecodeInfo_valid;
        deqData_0_preDecodeInfo_isRVC <=
          enqBypassEn_1 ? _enqBypassData_T_3750 : deqData_1_preDecodeInfo_isRVC;
        deqData_0_preDecodeInfo_brType <=
          enqBypassEn_1 ? _enqBypassData_T_3739 : deqData_1_preDecodeInfo_brType;
        deqData_0_preDecodeInfo_isCall <=
          enqBypassEn_1 ? _enqBypassData_T_3728 : deqData_1_preDecodeInfo_isCall;
        deqData_0_preDecodeInfo_isRet <=
          enqBypassEn_1 ? _enqBypassData_T_3717 : deqData_1_preDecodeInfo_isRet;
        deqData_0_pred_taken <=
          enqBypassEn_1 ? _enqBypassData_T_3706 : deqData_1_pred_taken;
        deqData_0_ftqPtr_flag <=
          enqBypassEn_1 ? _enqBypassData_T_3684 : deqData_1_ftqPtr_flag;
        deqData_0_ftqPtr_value <=
          enqBypassEn_1 ? _enqBypassData_T_3673 : deqData_1_ftqPtr_value;
        deqData_0_ftqOffset <=
          enqBypassEn_1 ? _enqBypassData_T_3662 : deqData_1_ftqOffset;
        deqData_0_srcType_0 <=
          enqBypassEn_1 ? _enqBypassData_T_3607 : deqData_1_srcType_0;
        deqData_0_srcType_1 <=
          enqBypassEn_1 ? _enqBypassData_T_3618 : deqData_1_srcType_1;
        deqData_0_fuType <= enqBypassEn_1 ? _enqBypassData_T_3585 : deqData_1_fuType;
        deqData_0_fuOpType <= enqBypassEn_1 ? _enqBypassData_T_3574 : deqData_1_fuOpType;
        deqData_0_rfWen <= enqBypassEn_1 ? _enqBypassData_T_3563 : deqData_1_rfWen;
        deqData_0_selImm <= enqBypassEn_1 ? _enqBypassData_T_3453 : deqData_1_selImm;
        deqData_0_imm <= enqBypassEn_1 ? _enqBypassData_T_3442 : deqData_1_imm;
        deqData_0_psrc_0 <= enqBypassEn_1 ? _enqBypassData_T_2518 : deqData_1_psrc_0;
        deqData_0_psrc_1 <= enqBypassEn_1 ? _enqBypassData_T_2529 : deqData_1_psrc_1;
        deqData_0_pdest <= enqBypassEn_1 ? _enqBypassData_T_2507 : deqData_1_pdest;
        deqData_0_robIdx_flag <=
          enqBypassEn_1 ? _enqBypassData_T_2452 : deqData_1_robIdx_flag;
        deqData_0_robIdx_value <=
          enqBypassEn_1 ? _enqBypassData_T_2441 : deqData_1_robIdx_value;
        deqData_1_preDecodeInfo_valid <= nextStepData_2_preDecodeInfo_valid;
        deqData_1_preDecodeInfo_isRVC <= nextStepData_2_preDecodeInfo_isRVC;
        deqData_1_preDecodeInfo_brType <= nextStepData_2_preDecodeInfo_brType;
        deqData_1_preDecodeInfo_isCall <= nextStepData_2_preDecodeInfo_isCall;
        deqData_1_preDecodeInfo_isRet <= nextStepData_2_preDecodeInfo_isRet;
        deqData_1_pred_taken <= nextStepData_2_pred_taken;
        deqData_1_ftqPtr_flag <= nextStepData_2_ftqPtr_flag;
        deqData_1_ftqPtr_value <= nextStepData_2_ftqPtr_value;
        deqData_1_ftqOffset <= nextStepData_2_ftqOffset;
        deqData_1_srcType_0 <= nextStepData_2_srcType_0;
        deqData_1_srcType_1 <= nextStepData_2_srcType_1;
        deqData_1_fuType <= nextStepData_2_fuType;
        deqData_1_fuOpType <= nextStepData_2_fuOpType;
        deqData_1_rfWen <= nextStepData_2_rfWen;
        deqData_1_selImm <= nextStepData_2_selImm;
        deqData_1_imm <= nextStepData_2_imm;
        deqData_1_psrc_0 <= nextStepData_2_psrc_0;
        deqData_1_psrc_1 <= nextStepData_2_psrc_1;
        deqData_1_pdest <= nextStepData_2_pdest;
        deqData_1_robIdx_flag <= nextStepData_2_robIdx_flag;
        deqData_1_robIdx_value <= nextStepData_2_robIdx_value;
        deqData_2_preDecodeInfo_valid <= nextStepData_3_preDecodeInfo_valid;
        deqData_2_preDecodeInfo_isRVC <= nextStepData_3_preDecodeInfo_isRVC;
        deqData_2_preDecodeInfo_brType <= nextStepData_3_preDecodeInfo_brType;
        deqData_2_preDecodeInfo_isCall <= nextStepData_3_preDecodeInfo_isCall;
        deqData_2_preDecodeInfo_isRet <= nextStepData_3_preDecodeInfo_isRet;
        deqData_2_pred_taken <= nextStepData_3_pred_taken;
        deqData_2_ftqPtr_flag <= nextStepData_3_ftqPtr_flag;
        deqData_2_ftqPtr_value <= nextStepData_3_ftqPtr_value;
        deqData_2_ftqOffset <= nextStepData_3_ftqOffset;
        deqData_2_srcType_0 <= nextStepData_3_srcType_0;
        deqData_2_srcType_1 <= nextStepData_3_srcType_1;
        deqData_2_fuType <= nextStepData_3_fuType;
        deqData_2_fuOpType <= nextStepData_3_fuOpType;
        deqData_2_rfWen <= nextStepData_3_rfWen;
        deqData_2_selImm <= nextStepData_3_selImm;
        deqData_2_imm <= nextStepData_3_imm;
        deqData_2_psrc_0 <= nextStepData_3_psrc_0;
        deqData_2_psrc_1 <= nextStepData_3_psrc_1;
        deqData_2_pdest <= nextStepData_3_pdest;
        deqData_2_robIdx_flag <= nextStepData_3_robIdx_flag;
        deqData_2_robIdx_value <= nextStepData_3_robIdx_value;
        deqData_3_preDecodeInfo_valid <= nextStepData_4_preDecodeInfo_valid;
        deqData_3_preDecodeInfo_isRVC <= nextStepData_4_preDecodeInfo_isRVC;
        deqData_3_preDecodeInfo_brType <= nextStepData_4_preDecodeInfo_brType;
        deqData_3_preDecodeInfo_isCall <= nextStepData_4_preDecodeInfo_isCall;
        deqData_3_preDecodeInfo_isRet <= nextStepData_4_preDecodeInfo_isRet;
        deqData_3_pred_taken <= nextStepData_4_pred_taken;
        deqData_3_ftqPtr_flag <= nextStepData_4_ftqPtr_flag;
        deqData_3_ftqPtr_value <= nextStepData_4_ftqPtr_value;
        deqData_3_ftqOffset <= nextStepData_4_ftqOffset;
        deqData_3_srcType_0 <= nextStepData_4_srcType_0;
        deqData_3_srcType_1 <= nextStepData_4_srcType_1;
        deqData_3_fuType <= nextStepData_4_fuType;
        deqData_3_fuOpType <= nextStepData_4_fuOpType;
        deqData_3_rfWen <= nextStepData_4_rfWen;
        deqData_3_selImm <= nextStepData_4_selImm;
        deqData_3_imm <= nextStepData_4_imm;
        deqData_3_psrc_0 <= nextStepData_4_psrc_0;
        deqData_3_psrc_1 <= nextStepData_4_psrc_1;
        deqData_3_pdest <= nextStepData_4_pdest;
        deqData_3_robIdx_flag <= nextStepData_4_robIdx_flag;
        deqData_3_robIdx_value <= nextStepData_4_robIdx_value;
      end
    end
    else begin
      deqData_0_preDecodeInfo_valid <=
        deqEnable_n_2
          ? nextStepData_2_preDecodeInfo_valid
          : deqEnable_n_3
              ? nextStepData_3_preDecodeInfo_valid
              : nextStepData_4_preDecodeInfo_valid;
      deqData_0_preDecodeInfo_isRVC <=
        deqEnable_n_2
          ? nextStepData_2_preDecodeInfo_isRVC
          : deqEnable_n_3
              ? nextStepData_3_preDecodeInfo_isRVC
              : nextStepData_4_preDecodeInfo_isRVC;
      deqData_0_preDecodeInfo_brType <=
        deqEnable_n_2
          ? nextStepData_2_preDecodeInfo_brType
          : deqEnable_n_3
              ? nextStepData_3_preDecodeInfo_brType
              : nextStepData_4_preDecodeInfo_brType;
      deqData_0_preDecodeInfo_isCall <=
        deqEnable_n_2
          ? nextStepData_2_preDecodeInfo_isCall
          : deqEnable_n_3
              ? nextStepData_3_preDecodeInfo_isCall
              : nextStepData_4_preDecodeInfo_isCall;
      deqData_0_preDecodeInfo_isRet <=
        deqEnable_n_2
          ? nextStepData_2_preDecodeInfo_isRet
          : deqEnable_n_3
              ? nextStepData_3_preDecodeInfo_isRet
              : nextStepData_4_preDecodeInfo_isRet;
      deqData_0_pred_taken <=
        deqEnable_n_2
          ? nextStepData_2_pred_taken
          : deqEnable_n_3 ? nextStepData_3_pred_taken : nextStepData_4_pred_taken;
      deqData_0_ftqPtr_flag <=
        deqEnable_n_2
          ? nextStepData_2_ftqPtr_flag
          : deqEnable_n_3 ? nextStepData_3_ftqPtr_flag : nextStepData_4_ftqPtr_flag;
      deqData_0_ftqPtr_value <=
        deqEnable_n_2
          ? nextStepData_2_ftqPtr_value
          : deqEnable_n_3 ? nextStepData_3_ftqPtr_value : nextStepData_4_ftqPtr_value;
      deqData_0_ftqOffset <=
        deqEnable_n_2
          ? nextStepData_2_ftqOffset
          : deqEnable_n_3 ? nextStepData_3_ftqOffset : nextStepData_4_ftqOffset;
      deqData_0_srcType_0 <=
        deqEnable_n_2
          ? nextStepData_2_srcType_0
          : deqEnable_n_3 ? nextStepData_3_srcType_0 : nextStepData_4_srcType_0;
      deqData_0_srcType_1 <=
        deqEnable_n_2
          ? nextStepData_2_srcType_1
          : deqEnable_n_3 ? nextStepData_3_srcType_1 : nextStepData_4_srcType_1;
      deqData_0_fuType <=
        deqEnable_n_2
          ? nextStepData_2_fuType
          : deqEnable_n_3 ? nextStepData_3_fuType : nextStepData_4_fuType;
      deqData_0_fuOpType <=
        deqEnable_n_2
          ? nextStepData_2_fuOpType
          : deqEnable_n_3 ? nextStepData_3_fuOpType : nextStepData_4_fuOpType;
      deqData_0_rfWen <=
        deqEnable_n_2
          ? nextStepData_2_rfWen
          : deqEnable_n_3 ? nextStepData_3_rfWen : nextStepData_4_rfWen;
      deqData_0_selImm <=
        deqEnable_n_2
          ? nextStepData_2_selImm
          : deqEnable_n_3 ? nextStepData_3_selImm : nextStepData_4_selImm;
      deqData_0_imm <=
        deqEnable_n_2
          ? nextStepData_2_imm
          : deqEnable_n_3 ? nextStepData_3_imm : nextStepData_4_imm;
      deqData_0_psrc_0 <=
        deqEnable_n_2
          ? nextStepData_2_psrc_0
          : deqEnable_n_3 ? nextStepData_3_psrc_0 : nextStepData_4_psrc_0;
      deqData_0_psrc_1 <=
        deqEnable_n_2
          ? nextStepData_2_psrc_1
          : deqEnable_n_3 ? nextStepData_3_psrc_1 : nextStepData_4_psrc_1;
      deqData_0_pdest <=
        deqEnable_n_2
          ? nextStepData_2_pdest
          : deqEnable_n_3 ? nextStepData_3_pdest : nextStepData_4_pdest;
      deqData_0_robIdx_flag <=
        deqEnable_n_2
          ? nextStepData_2_robIdx_flag
          : deqEnable_n_3 ? nextStepData_3_robIdx_flag : nextStepData_4_robIdx_flag;
      deqData_0_robIdx_value <=
        deqEnable_n_2
          ? nextStepData_2_robIdx_value
          : deqEnable_n_3 ? nextStepData_3_robIdx_value : nextStepData_4_robIdx_value;
      deqData_1_preDecodeInfo_valid <=
        deqEnable_n_2
          ? nextStepData_3_preDecodeInfo_valid
          : deqEnable_n_3
              ? nextStepData_4_preDecodeInfo_valid
              : nextStepData_5_preDecodeInfo_valid;
      deqData_1_preDecodeInfo_isRVC <=
        deqEnable_n_2
          ? nextStepData_3_preDecodeInfo_isRVC
          : deqEnable_n_3
              ? nextStepData_4_preDecodeInfo_isRVC
              : nextStepData_5_preDecodeInfo_isRVC;
      deqData_1_preDecodeInfo_brType <=
        deqEnable_n_2
          ? nextStepData_3_preDecodeInfo_brType
          : deqEnable_n_3
              ? nextStepData_4_preDecodeInfo_brType
              : nextStepData_5_preDecodeInfo_brType;
      deqData_1_preDecodeInfo_isCall <=
        deqEnable_n_2
          ? nextStepData_3_preDecodeInfo_isCall
          : deqEnable_n_3
              ? nextStepData_4_preDecodeInfo_isCall
              : nextStepData_5_preDecodeInfo_isCall;
      deqData_1_preDecodeInfo_isRet <=
        deqEnable_n_2
          ? nextStepData_3_preDecodeInfo_isRet
          : deqEnable_n_3
              ? nextStepData_4_preDecodeInfo_isRet
              : nextStepData_5_preDecodeInfo_isRet;
      deqData_1_pred_taken <=
        deqEnable_n_2
          ? nextStepData_3_pred_taken
          : deqEnable_n_3 ? nextStepData_4_pred_taken : nextStepData_5_pred_taken;
      deqData_1_ftqPtr_flag <=
        deqEnable_n_2
          ? nextStepData_3_ftqPtr_flag
          : deqEnable_n_3 ? nextStepData_4_ftqPtr_flag : nextStepData_5_ftqPtr_flag;
      deqData_1_ftqPtr_value <=
        deqEnable_n_2
          ? nextStepData_3_ftqPtr_value
          : deqEnable_n_3 ? nextStepData_4_ftqPtr_value : nextStepData_5_ftqPtr_value;
      deqData_1_ftqOffset <=
        deqEnable_n_2
          ? nextStepData_3_ftqOffset
          : deqEnable_n_3 ? nextStepData_4_ftqOffset : nextStepData_5_ftqOffset;
      deqData_1_srcType_0 <=
        deqEnable_n_2
          ? nextStepData_3_srcType_0
          : deqEnable_n_3 ? nextStepData_4_srcType_0 : nextStepData_5_srcType_0;
      deqData_1_srcType_1 <=
        deqEnable_n_2
          ? nextStepData_3_srcType_1
          : deqEnable_n_3 ? nextStepData_4_srcType_1 : nextStepData_5_srcType_1;
      deqData_1_fuType <=
        deqEnable_n_2
          ? nextStepData_3_fuType
          : deqEnable_n_3 ? nextStepData_4_fuType : nextStepData_5_fuType;
      deqData_1_fuOpType <=
        deqEnable_n_2
          ? nextStepData_3_fuOpType
          : deqEnable_n_3 ? nextStepData_4_fuOpType : nextStepData_5_fuOpType;
      deqData_1_rfWen <=
        deqEnable_n_2
          ? nextStepData_3_rfWen
          : deqEnable_n_3 ? nextStepData_4_rfWen : nextStepData_5_rfWen;
      deqData_1_selImm <=
        deqEnable_n_2
          ? nextStepData_3_selImm
          : deqEnable_n_3 ? nextStepData_4_selImm : nextStepData_5_selImm;
      deqData_1_imm <=
        deqEnable_n_2
          ? nextStepData_3_imm
          : deqEnable_n_3 ? nextStepData_4_imm : nextStepData_5_imm;
      deqData_1_psrc_0 <=
        deqEnable_n_2
          ? nextStepData_3_psrc_0
          : deqEnable_n_3 ? nextStepData_4_psrc_0 : nextStepData_5_psrc_0;
      deqData_1_psrc_1 <=
        deqEnable_n_2
          ? nextStepData_3_psrc_1
          : deqEnable_n_3 ? nextStepData_4_psrc_1 : nextStepData_5_psrc_1;
      deqData_1_pdest <=
        deqEnable_n_2
          ? nextStepData_3_pdest
          : deqEnable_n_3 ? nextStepData_4_pdest : nextStepData_5_pdest;
      deqData_1_robIdx_flag <=
        deqEnable_n_2
          ? nextStepData_3_robIdx_flag
          : deqEnable_n_3 ? nextStepData_4_robIdx_flag : nextStepData_5_robIdx_flag;
      deqData_1_robIdx_value <=
        deqEnable_n_2
          ? nextStepData_3_robIdx_value
          : deqEnable_n_3 ? nextStepData_4_robIdx_value : nextStepData_5_robIdx_value;
      deqData_2_preDecodeInfo_valid <=
        deqEnable_n_2
          ? nextStepData_4_preDecodeInfo_valid
          : deqEnable_n_3
              ? nextStepData_5_preDecodeInfo_valid
              : nextStepData_6_preDecodeInfo_valid;
      deqData_2_preDecodeInfo_isRVC <=
        deqEnable_n_2
          ? nextStepData_4_preDecodeInfo_isRVC
          : deqEnable_n_3
              ? nextStepData_5_preDecodeInfo_isRVC
              : nextStepData_6_preDecodeInfo_isRVC;
      deqData_2_preDecodeInfo_brType <=
        deqEnable_n_2
          ? nextStepData_4_preDecodeInfo_brType
          : deqEnable_n_3
              ? nextStepData_5_preDecodeInfo_brType
              : nextStepData_6_preDecodeInfo_brType;
      deqData_2_preDecodeInfo_isCall <=
        deqEnable_n_2
          ? nextStepData_4_preDecodeInfo_isCall
          : deqEnable_n_3
              ? nextStepData_5_preDecodeInfo_isCall
              : nextStepData_6_preDecodeInfo_isCall;
      deqData_2_preDecodeInfo_isRet <=
        deqEnable_n_2
          ? nextStepData_4_preDecodeInfo_isRet
          : deqEnable_n_3
              ? nextStepData_5_preDecodeInfo_isRet
              : nextStepData_6_preDecodeInfo_isRet;
      deqData_2_pred_taken <=
        deqEnable_n_2
          ? nextStepData_4_pred_taken
          : deqEnable_n_3 ? nextStepData_5_pred_taken : nextStepData_6_pred_taken;
      deqData_2_ftqPtr_flag <=
        deqEnable_n_2
          ? nextStepData_4_ftqPtr_flag
          : deqEnable_n_3 ? nextStepData_5_ftqPtr_flag : nextStepData_6_ftqPtr_flag;
      deqData_2_ftqPtr_value <=
        deqEnable_n_2
          ? nextStepData_4_ftqPtr_value
          : deqEnable_n_3 ? nextStepData_5_ftqPtr_value : nextStepData_6_ftqPtr_value;
      deqData_2_ftqOffset <=
        deqEnable_n_2
          ? nextStepData_4_ftqOffset
          : deqEnable_n_3 ? nextStepData_5_ftqOffset : nextStepData_6_ftqOffset;
      deqData_2_srcType_0 <=
        deqEnable_n_2
          ? nextStepData_4_srcType_0
          : deqEnable_n_3 ? nextStepData_5_srcType_0 : nextStepData_6_srcType_0;
      deqData_2_srcType_1 <=
        deqEnable_n_2
          ? nextStepData_4_srcType_1
          : deqEnable_n_3 ? nextStepData_5_srcType_1 : nextStepData_6_srcType_1;
      deqData_2_fuType <=
        deqEnable_n_2
          ? nextStepData_4_fuType
          : deqEnable_n_3 ? nextStepData_5_fuType : nextStepData_6_fuType;
      deqData_2_fuOpType <=
        deqEnable_n_2
          ? nextStepData_4_fuOpType
          : deqEnable_n_3 ? nextStepData_5_fuOpType : nextStepData_6_fuOpType;
      deqData_2_rfWen <=
        deqEnable_n_2
          ? nextStepData_4_rfWen
          : deqEnable_n_3 ? nextStepData_5_rfWen : nextStepData_6_rfWen;
      deqData_2_selImm <=
        deqEnable_n_2
          ? nextStepData_4_selImm
          : deqEnable_n_3 ? nextStepData_5_selImm : nextStepData_6_selImm;
      deqData_2_imm <=
        deqEnable_n_2
          ? nextStepData_4_imm
          : deqEnable_n_3 ? nextStepData_5_imm : nextStepData_6_imm;
      deqData_2_psrc_0 <=
        deqEnable_n_2
          ? nextStepData_4_psrc_0
          : deqEnable_n_3 ? nextStepData_5_psrc_0 : nextStepData_6_psrc_0;
      deqData_2_psrc_1 <=
        deqEnable_n_2
          ? nextStepData_4_psrc_1
          : deqEnable_n_3 ? nextStepData_5_psrc_1 : nextStepData_6_psrc_1;
      deqData_2_pdest <=
        deqEnable_n_2
          ? nextStepData_4_pdest
          : deqEnable_n_3 ? nextStepData_5_pdest : nextStepData_6_pdest;
      deqData_2_robIdx_flag <=
        deqEnable_n_2
          ? nextStepData_4_robIdx_flag
          : deqEnable_n_3 ? nextStepData_5_robIdx_flag : nextStepData_6_robIdx_flag;
      deqData_2_robIdx_value <=
        deqEnable_n_2
          ? nextStepData_4_robIdx_value
          : deqEnable_n_3 ? nextStepData_5_robIdx_value : nextStepData_6_robIdx_value;
      deqData_3_preDecodeInfo_valid <=
        deqEnable_n_2
          ? nextStepData_5_preDecodeInfo_valid
          : deqEnable_n_3
              ? nextStepData_6_preDecodeInfo_valid
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_preDecodeInfo_valid
                    | enqBypassEnVec_1_7 & io_enq_req_1_bits_preDecodeInfo_valid
                    | enqBypassEnVec_2_7 & io_enq_req_2_bits_preDecodeInfo_valid
                    | enqBypassEnVec_3_7 & io_enq_req_3_bits_preDecodeInfo_valid
                    | enqBypassEnVec_4_7 & io_enq_req_4_bits_preDecodeInfo_valid
                    | enqBypassEnVec_5_7 & io_enq_req_5_bits_preDecodeInfo_valid
                  : _dataModule_io_rdata_7_preDecodeInfo_valid;
      deqData_3_preDecodeInfo_isRVC <=
        deqEnable_n_2
          ? nextStepData_5_preDecodeInfo_isRVC
          : deqEnable_n_3
              ? nextStepData_6_preDecodeInfo_isRVC
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_preDecodeInfo_isRVC
                    | enqBypassEnVec_1_7 & io_enq_req_1_bits_preDecodeInfo_isRVC
                    | enqBypassEnVec_2_7 & io_enq_req_2_bits_preDecodeInfo_isRVC
                    | enqBypassEnVec_3_7 & io_enq_req_3_bits_preDecodeInfo_isRVC
                    | enqBypassEnVec_4_7 & io_enq_req_4_bits_preDecodeInfo_isRVC
                    | enqBypassEnVec_5_7 & io_enq_req_5_bits_preDecodeInfo_isRVC
                  : _dataModule_io_rdata_7_preDecodeInfo_isRVC;
      deqData_3_preDecodeInfo_brType <=
        deqEnable_n_2
          ? nextStepData_5_preDecodeInfo_brType
          : deqEnable_n_3
              ? nextStepData_6_preDecodeInfo_brType
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_preDecodeInfo_brType : 2'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_preDecodeInfo_brType : 2'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_preDecodeInfo_brType : 2'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_preDecodeInfo_brType : 2'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_preDecodeInfo_brType : 2'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_preDecodeInfo_brType : 2'h0)
                  : _dataModule_io_rdata_7_preDecodeInfo_brType;
      deqData_3_preDecodeInfo_isCall <=
        deqEnable_n_2
          ? nextStepData_5_preDecodeInfo_isCall
          : deqEnable_n_3
              ? nextStepData_6_preDecodeInfo_isCall
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_preDecodeInfo_isCall
                    | enqBypassEnVec_1_7 & io_enq_req_1_bits_preDecodeInfo_isCall
                    | enqBypassEnVec_2_7 & io_enq_req_2_bits_preDecodeInfo_isCall
                    | enqBypassEnVec_3_7 & io_enq_req_3_bits_preDecodeInfo_isCall
                    | enqBypassEnVec_4_7 & io_enq_req_4_bits_preDecodeInfo_isCall
                    | enqBypassEnVec_5_7 & io_enq_req_5_bits_preDecodeInfo_isCall
                  : _dataModule_io_rdata_7_preDecodeInfo_isCall;
      deqData_3_preDecodeInfo_isRet <=
        deqEnable_n_2
          ? nextStepData_5_preDecodeInfo_isRet
          : deqEnable_n_3
              ? nextStepData_6_preDecodeInfo_isRet
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_preDecodeInfo_isRet
                    | enqBypassEnVec_1_7 & io_enq_req_1_bits_preDecodeInfo_isRet
                    | enqBypassEnVec_2_7 & io_enq_req_2_bits_preDecodeInfo_isRet
                    | enqBypassEnVec_3_7 & io_enq_req_3_bits_preDecodeInfo_isRet
                    | enqBypassEnVec_4_7 & io_enq_req_4_bits_preDecodeInfo_isRet
                    | enqBypassEnVec_5_7 & io_enq_req_5_bits_preDecodeInfo_isRet
                  : _dataModule_io_rdata_7_preDecodeInfo_isRet;
      deqData_3_pred_taken <=
        deqEnable_n_2
          ? nextStepData_5_pred_taken
          : deqEnable_n_3
              ? nextStepData_6_pred_taken
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_pred_taken | enqBypassEnVec_1_7
                    & io_enq_req_1_bits_pred_taken | enqBypassEnVec_2_7
                    & io_enq_req_2_bits_pred_taken | enqBypassEnVec_3_7
                    & io_enq_req_3_bits_pred_taken | enqBypassEnVec_4_7
                    & io_enq_req_4_bits_pred_taken | enqBypassEnVec_5_7
                    & io_enq_req_5_bits_pred_taken
                  : _dataModule_io_rdata_7_pred_taken;
      deqData_3_ftqPtr_flag <=
        deqEnable_n_2
          ? nextStepData_5_ftqPtr_flag
          : deqEnable_n_3
              ? nextStepData_6_ftqPtr_flag
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_ftqPtr_flag
                    | enqBypassEnVec_1_7 & io_enq_req_1_bits_ftqPtr_flag
                    | enqBypassEnVec_2_7 & io_enq_req_2_bits_ftqPtr_flag
                    | enqBypassEnVec_3_7 & io_enq_req_3_bits_ftqPtr_flag
                    | enqBypassEnVec_4_7 & io_enq_req_4_bits_ftqPtr_flag
                    | enqBypassEnVec_5_7 & io_enq_req_5_bits_ftqPtr_flag
                  : _dataModule_io_rdata_7_ftqPtr_flag;
      deqData_3_ftqPtr_value <=
        deqEnable_n_2
          ? nextStepData_5_ftqPtr_value
          : deqEnable_n_3
              ? nextStepData_6_ftqPtr_value
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_ftqPtr_value : 6'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_ftqPtr_value : 6'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_ftqPtr_value : 6'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_ftqPtr_value : 6'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_ftqPtr_value : 6'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_ftqPtr_value : 6'h0)
                  : _dataModule_io_rdata_7_ftqPtr_value;
      deqData_3_ftqOffset <=
        deqEnable_n_2
          ? nextStepData_5_ftqOffset
          : deqEnable_n_3
              ? nextStepData_6_ftqOffset
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_ftqOffset : 4'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_ftqOffset : 4'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_ftqOffset : 4'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_ftqOffset : 4'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_ftqOffset : 4'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_ftqOffset : 4'h0)
                  : _dataModule_io_rdata_7_ftqOffset;
      deqData_3_srcType_0 <=
        deqEnable_n_2
          ? nextStepData_5_srcType_0
          : deqEnable_n_3
              ? nextStepData_6_srcType_0
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_srcType_0 : 4'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_srcType_0 : 4'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_srcType_0 : 4'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_srcType_0 : 4'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_srcType_0 : 4'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_srcType_0 : 4'h0)
                  : _dataModule_io_rdata_7_srcType_0;
      deqData_3_srcType_1 <=
        deqEnable_n_2
          ? nextStepData_5_srcType_1
          : deqEnable_n_3
              ? nextStepData_6_srcType_1
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_srcType_1 : 4'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_srcType_1 : 4'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_srcType_1 : 4'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_srcType_1 : 4'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_srcType_1 : 4'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_srcType_1 : 4'h0)
                  : _dataModule_io_rdata_7_srcType_1;
      deqData_3_fuType <=
        deqEnable_n_2
          ? nextStepData_5_fuType
          : deqEnable_n_3
              ? nextStepData_6_fuType
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_fuType : 35'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_fuType : 35'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_fuType : 35'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_fuType : 35'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_fuType : 35'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_fuType : 35'h0)
                  : _dataModule_io_rdata_7_fuType;
      deqData_3_fuOpType <=
        deqEnable_n_2
          ? nextStepData_5_fuOpType
          : deqEnable_n_3
              ? nextStepData_6_fuOpType
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_fuOpType : 9'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_fuOpType : 9'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_fuOpType : 9'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_fuOpType : 9'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_fuOpType : 9'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_fuOpType : 9'h0)
                  : _dataModule_io_rdata_7_fuOpType;
      deqData_3_rfWen <=
        deqEnable_n_2
          ? nextStepData_5_rfWen
          : deqEnable_n_3
              ? nextStepData_6_rfWen
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_rfWen | enqBypassEnVec_1_7
                    & io_enq_req_1_bits_rfWen | enqBypassEnVec_2_7
                    & io_enq_req_2_bits_rfWen | enqBypassEnVec_3_7
                    & io_enq_req_3_bits_rfWen | enqBypassEnVec_4_7
                    & io_enq_req_4_bits_rfWen | enqBypassEnVec_5_7
                    & io_enq_req_5_bits_rfWen
                  : _dataModule_io_rdata_7_rfWen;
      deqData_3_selImm <=
        deqEnable_n_2
          ? nextStepData_5_selImm
          : deqEnable_n_3
              ? nextStepData_6_selImm
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_selImm : 4'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_selImm : 4'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_selImm : 4'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_selImm : 4'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_selImm : 4'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_selImm : 4'h0)
                  : _dataModule_io_rdata_7_selImm;
      deqData_3_imm <=
        deqEnable_n_2
          ? nextStepData_5_imm
          : deqEnable_n_3
              ? nextStepData_6_imm
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_imm : 32'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_imm : 32'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_imm : 32'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_imm : 32'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_imm : 32'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_imm : 32'h0)
                  : _dataModule_io_rdata_7_imm;
      deqData_3_psrc_0 <=
        deqEnable_n_2
          ? nextStepData_5_psrc_0
          : deqEnable_n_3
              ? nextStepData_6_psrc_0
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_psrc_0 : 8'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_psrc_0 : 8'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_psrc_0 : 8'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_psrc_0 : 8'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_psrc_0 : 8'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_psrc_0 : 8'h0)
                  : _dataModule_io_rdata_7_psrc_0;
      deqData_3_psrc_1 <=
        deqEnable_n_2
          ? nextStepData_5_psrc_1
          : deqEnable_n_3
              ? nextStepData_6_psrc_1
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_psrc_1 : 8'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_psrc_1 : 8'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_psrc_1 : 8'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_psrc_1 : 8'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_psrc_1 : 8'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_psrc_1 : 8'h0)
                  : _dataModule_io_rdata_7_psrc_1;
      deqData_3_pdest <=
        deqEnable_n_2
          ? nextStepData_5_pdest
          : deqEnable_n_3
              ? nextStepData_6_pdest
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_pdest : 8'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_pdest : 8'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_pdest : 8'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_pdest : 8'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_pdest : 8'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_pdest : 8'h0)
                  : _dataModule_io_rdata_7_pdest;
      deqData_3_robIdx_flag <=
        deqEnable_n_2
          ? nextStepData_5_robIdx_flag
          : deqEnable_n_3
              ? nextStepData_6_robIdx_flag
              : enqBypassEn_7
                  ? enqBypassEnVec_0_7 & io_enq_req_0_bits_robIdx_flag
                    | enqBypassEnVec_1_7 & io_enq_req_1_bits_robIdx_flag
                    | enqBypassEnVec_2_7 & io_enq_req_2_bits_robIdx_flag
                    | enqBypassEnVec_3_7 & io_enq_req_3_bits_robIdx_flag
                    | enqBypassEnVec_4_7 & io_enq_req_4_bits_robIdx_flag
                    | enqBypassEnVec_5_7 & io_enq_req_5_bits_robIdx_flag
                  : _dataModule_io_rdata_7_robIdx_flag;
      deqData_3_robIdx_value <=
        deqEnable_n_2
          ? nextStepData_5_robIdx_value
          : deqEnable_n_3
              ? nextStepData_6_robIdx_value
              : enqBypassEn_7
                  ? (enqBypassEnVec_0_7 ? io_enq_req_0_bits_robIdx_value : 8'h0)
                    | (enqBypassEnVec_1_7 ? io_enq_req_1_bits_robIdx_value : 8'h0)
                    | (enqBypassEnVec_2_7 ? io_enq_req_2_bits_robIdx_value : 8'h0)
                    | (enqBypassEnVec_3_7 ? io_enq_req_3_bits_robIdx_value : 8'h0)
                    | (enqBypassEnVec_4_7 ? io_enq_req_4_bits_robIdx_value : 8'h0)
                    | (enqBypassEnVec_5_7 ? io_enq_req_5_bits_robIdx_value : 8'h0)
                  : _dataModule_io_rdata_7_robIdx_value;
    end
    validEntries <=
      5'({1'h0,
          4'({1'h0,
              3'({1'h0, 2'({1'h0, stateEntries_0} + {1'h0, stateEntries_1})}
                 + {1'h0, 2'({1'h0, stateEntries_2} + {1'h0, stateEntries_3})})}
             + {1'h0,
                3'({1'h0, 2'({1'h0, stateEntries_4} + {1'h0, stateEntries_5})}
                   + {1'h0, 2'({1'h0, stateEntries_6} + {1'h0, stateEntries_7})})})}
         + {1'h0,
            4'({1'h0,
                3'({1'h0, 2'({1'h0, stateEntries_8} + {1'h0, stateEntries_9})}
                   + {1'h0, 2'({1'h0, stateEntries_10} + {1'h0, stateEntries_11})})}
               + {1'h0,
                  3'({1'h0, 2'({1'h0, stateEntries_12} + {1'h0, stateEntries_13})}
                     + {1'h0, 2'({1'h0, stateEntries_14} + {1'h0, stateEntries_15})})})});
    io_perf_0_value_REG <= numEnq;
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <=
      3'({1'h0, 2'({1'h0, _perfEvents_T} + {1'h0, _perfEvents_T_1})}
         + {1'h0, 2'({1'h0, _perfEvents_T_2} + {1'h0, _perfEvents_T_3})});
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <=
      3'({1'h0, 2'({1'h0, io_deq_0_valid_0} + {1'h0, io_deq_1_valid_0})}
         + {1'h0, 2'({1'h0, io_deq_2_valid_0} + {1'h0, io_deq_3_valid_0})});
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <= currentValidCounter < 5'hB & ~allowEnqueue;
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_4_value_REG <= validEntries < 5'h4;
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;
    io_perf_5_value_REG <= (|(validEntries[4:2])) & validEntries < 5'h9;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <= (|(validEntries[4:3])) & validEntries < 5'hD;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <= validEntries > 5'hB;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
  end // always @(posedge)
  wire [15:0]      _headPtrMask_T_2 = 16'((16'h1 << shiftAmount) - 16'h1);
  wire             isTrueEmpty =
    {stateEntries_15,
     stateEntries_14,
     stateEntries_13,
     stateEntries_12,
     stateEntries_11,
     stateEntries_10,
     stateEntries_9,
     stateEntries_8,
     stateEntries_7,
     stateEntries_6,
     stateEntries_5,
     stateEntries_4,
     stateEntries_3,
     stateEntries_2,
     stateEntries_1,
     stateEntries_0} == 16'h0;
  wire             _loValidBitVec_T_3 = stateEntries_1 & _headPtrMask_T_2[1];
  wire             _loValidBitVec_T_5 = stateEntries_2 & _headPtrMask_T_2[2];
  wire             _loValidBitVec_T_7 = stateEntries_3 & _headPtrMask_T_2[3];
  wire             _loValidBitVec_T_9 = stateEntries_4 & _headPtrMask_T_2[4];
  wire             _loValidBitVec_T_11 = stateEntries_5 & _headPtrMask_T_2[5];
  wire             _loValidBitVec_T_13 = stateEntries_6 & _headPtrMask_T_2[6];
  wire             _loValidBitVec_T_15 = stateEntries_7 & _headPtrMask_T_2[7];
  wire             _loValidBitVec_T_17 = stateEntries_8 & _headPtrMask_T_2[8];
  wire             _loValidBitVec_T_19 = stateEntries_9 & _headPtrMask_T_2[9];
  wire             _loValidBitVec_T_21 = stateEntries_10 & _headPtrMask_T_2[10];
  wire             _loValidBitVec_T_23 = stateEntries_11 & _headPtrMask_T_2[11];
  wire             _loValidBitVec_T_25 = stateEntries_12 & _headPtrMask_T_2[12];
  wire             _loValidBitVec_T_27 = stateEntries_13 & _headPtrMask_T_2[13];
  wire             _loValidBitVec_T_29 = stateEntries_14 & _headPtrMask_T_2[14];
  wire             _loValidBitVec_T_31 = stateEntries_15 & _headPtrMask_T_2[15];
  wire [15:0]      loValidBitVec =
    {stateEntries_0 & _headPtrMask_T_2[0],
     _loValidBitVec_T_3,
     _loValidBitVec_T_5,
     _loValidBitVec_T_7,
     _loValidBitVec_T_9,
     _loValidBitVec_T_11,
     _loValidBitVec_T_13,
     _loValidBitVec_T_15,
     _loValidBitVec_T_17,
     _loValidBitVec_T_19,
     _loValidBitVec_T_21,
     _loValidBitVec_T_23,
     _loValidBitVec_T_25,
     _loValidBitVec_T_27,
     _loValidBitVec_T_29,
     _loValidBitVec_T_31};
  wire [14:0]      _leadingZeros_T_1 =
    (|loValidBitVec)
      ? {_loValidBitVec_T_3,
         _loValidBitVec_T_5,
         _loValidBitVec_T_7,
         _loValidBitVec_T_9,
         _loValidBitVec_T_11,
         _loValidBitVec_T_13,
         _loValidBitVec_T_15,
         _loValidBitVec_T_17,
         _loValidBitVec_T_19,
         _loValidBitVec_T_21,
         _loValidBitVec_T_23,
         _loValidBitVec_T_25,
         _loValidBitVec_T_27,
         _loValidBitVec_T_29,
         _loValidBitVec_T_31}
      : {stateEntries_1 & ~(_headPtrMask_T_2[1]),
         stateEntries_2 & ~(_headPtrMask_T_2[2]),
         stateEntries_3 & ~(_headPtrMask_T_2[3]),
         stateEntries_4 & ~(_headPtrMask_T_2[4]),
         stateEntries_5 & ~(_headPtrMask_T_2[5]),
         stateEntries_6 & ~(_headPtrMask_T_2[6]),
         stateEntries_7 & ~(_headPtrMask_T_2[7]),
         stateEntries_8 & ~(_headPtrMask_T_2[8]),
         stateEntries_9 & ~(_headPtrMask_T_2[9]),
         stateEntries_10 & ~(_headPtrMask_T_2[10]),
         stateEntries_11 & ~(_headPtrMask_T_2[11]),
         stateEntries_12 & ~(_headPtrMask_T_2[12]),
         stateEntries_13 & ~(_headPtrMask_T_2[13]),
         stateEntries_14 & ~(_headPtrMask_T_2[14]),
         stateEntries_15 & ~(_headPtrMask_T_2[15])};
  wire [3:0]       leadingZeros =
    _leadingZeros_T_1[0]
      ? 4'h0
      : _leadingZeros_T_1[1]
          ? 4'h1
          : _leadingZeros_T_1[2]
              ? 4'h2
              : _leadingZeros_T_1[3]
                  ? 4'h3
                  : _leadingZeros_T_1[4]
                      ? 4'h4
                      : _leadingZeros_T_1[5]
                          ? 4'h5
                          : _leadingZeros_T_1[6]
                              ? 4'h6
                              : _leadingZeros_T_1[7]
                                  ? 4'h7
                                  : _leadingZeros_T_1[8]
                                      ? 4'h8
                                      : _leadingZeros_T_1[9]
                                          ? 4'h9
                                          : _leadingZeros_T_1[10]
                                              ? 4'hA
                                              : _leadingZeros_T_1[11]
                                                  ? 4'hB
                                                  : _leadingZeros_T_1[12]
                                                      ? 4'hC
                                                      : _leadingZeros_T_1[13]
                                                          ? 4'hD
                                                          : {3'h7,
                                                             ~(_leadingZeros_T_1[14])};
  wire [4:0]       _GEN_35 = {tailPtr_0_flag, shiftAmount_1};
  wire [4:0]       _GEN_36 = {2'h0, numEnq};
  wire [4:0]       _tailPtr_0_new_ptr_T_1 = 5'(_GEN_35 + _GEN_36);
  wire [4:0]       _tailPtr_1_new_ptr_T_1 = 5'(_GEN_35 + 5'h1);
  wire [4:0]       _tailPtr_2_new_ptr_T_1 = 5'(_GEN_35 + 5'h2);
  wire [4:0]       _tailPtr_3_new_ptr_T_1 = 5'(_GEN_35 + 5'h3);
  wire [4:0]       _tailPtr_4_new_ptr_T_1 = 5'(_GEN_35 + 5'h4);
  wire [4:0]       _tailPtr_5_new_ptr_T_1 = 5'(_GEN_35 + 5'h5);
  wire [4:0]       _tailPtr_1_new_ptr_T_6 =
    5'({tailPtr_1_flag, tailPtr_1_value} + _GEN_36);
  wire [4:0]       _tailPtr_2_new_ptr_T_6 =
    5'({tailPtr_2_flag, tailPtr_2_value} + _GEN_36);
  wire [4:0]       _tailPtr_3_new_ptr_T_6 =
    5'({tailPtr_3_flag, tailPtr_3_value} + _GEN_36);
  wire [4:0]       _tailPtr_4_new_ptr_T_6 =
    5'({tailPtr_4_flag, tailPtr_4_value} + _GEN_36);
  wire [4:0]       _tailPtr_5_new_ptr_T_6 =
    5'({tailPtr_5_flag, tailPtr_5_value} + _GEN_36);
  wire [8:0]       _needCancel_15_flushItself_T_2 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  wire [5:0]       _allowEnqueue_T_2 =
    6'({3'h0,
        allowEnqueue
          ? 3'({1'h0, 2'(_GEN + _numNeedAlloc_T_1)}
               + {1'h0, 2'(_GEN_3 + 2'(_GEN_5 + {1'h0, io_enq_needAlloc_5}))})
          : 3'h0} + {1'h0, currentValidCounter});
  wire [10:0]      _validDeq1_0_T = validVec_0 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_0_T_1 = validVec_1 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_0_T_2 = validVec_2 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_0_T_3 = validVec_3 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_0_T_4 = validVec_4 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_0_T_5 = validVec_5 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_0_T_10 =
    _validDeq1_0_T[10:6] | _validDeq1_0_T_1[10:6] | _validDeq1_0_T_2[10:6]
    | _validDeq1_0_T_3[10:6] | _validDeq1_0_T_4[10:6] | _validDeq1_0_T_5[10:6];
  wire [10:0]      _validDeq1_1_T = validVec_0_1 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_1_T_1 =
    validVec_1_1 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_1_T_2 =
    validVec_2_1 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_1_T_3 =
    validVec_3_1 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_1_T_4 =
    validVec_4_1 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_1_T_5 =
    validVec_5_1 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_1_T_10 =
    _validDeq1_1_T[10:6] | _validDeq1_1_T_1[10:6] | _validDeq1_1_T_2[10:6]
    | _validDeq1_1_T_3[10:6] | _validDeq1_1_T_4[10:6] | _validDeq1_1_T_5[10:6];
  wire [10:0]      _validDeq1_2_T = validVec_0_2 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_2_T_1 =
    validVec_1_2 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_2_T_2 =
    validVec_2_2 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_2_T_3 =
    validVec_3_2 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_2_T_4 =
    validVec_4_2 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_2_T_5 =
    validVec_5_2 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_2_T_10 =
    _validDeq1_2_T[10:6] | _validDeq1_2_T_1[10:6] | _validDeq1_2_T_2[10:6]
    | _validDeq1_2_T_3[10:6] | _validDeq1_2_T_4[10:6] | _validDeq1_2_T_5[10:6];
  wire [10:0]      _validDeq1_3_T = validVec_0_3 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_3_T_1 =
    validVec_1_3 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_3_T_2 =
    validVec_2_3 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_3_T_3 =
    validVec_3_3 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_3_T_4 =
    validVec_4_3 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_3_T_5 =
    validVec_5_3 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_3_T_10 =
    _validDeq1_3_T[10:6] | _validDeq1_3_T_1[10:6] | _validDeq1_3_T_2[10:6]
    | _validDeq1_3_T_3[10:6] | _validDeq1_3_T_4[10:6] | _validDeq1_3_T_5[10:6];
  wire [10:0]      _validDeq1_4_T = validVec_0_4 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_4_T_1 =
    validVec_1_4 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_4_T_2 =
    validVec_2_4 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_4_T_3 =
    validVec_3_4 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_4_T_4 =
    validVec_4_4 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_4_T_5 =
    validVec_5_4 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_4_T_10 =
    _validDeq1_4_T[10:6] | _validDeq1_4_T_1[10:6] | _validDeq1_4_T_2[10:6]
    | _validDeq1_4_T_3[10:6] | _validDeq1_4_T_4[10:6] | _validDeq1_4_T_5[10:6];
  wire [10:0]      _validDeq1_5_T = validVec_0_5 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_5_T_1 =
    validVec_1_5 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_5_T_2 =
    validVec_2_5 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_5_T_3 =
    validVec_3_5 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_5_T_4 =
    validVec_4_5 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_5_T_5 =
    validVec_5_5 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_5_T_10 =
    _validDeq1_5_T[10:6] | _validDeq1_5_T_1[10:6] | _validDeq1_5_T_2[10:6]
    | _validDeq1_5_T_3[10:6] | _validDeq1_5_T_4[10:6] | _validDeq1_5_T_5[10:6];
  wire [10:0]      _validDeq1_6_T = validVec_0_6 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_6_T_1 =
    validVec_1_6 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_6_T_2 =
    validVec_2_6 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_6_T_3 =
    validVec_3_6 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_6_T_4 =
    validVec_4_6 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_6_T_5 =
    validVec_5_6 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_6_T_10 =
    _validDeq1_6_T[10:6] | _validDeq1_6_T_1[10:6] | _validDeq1_6_T_2[10:6]
    | _validDeq1_6_T_3[10:6] | _validDeq1_6_T_4[10:6] | _validDeq1_6_T_5[10:6];
  wire [10:0]      _validDeq1_7_T = validVec_0_7 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_7_T_1 =
    validVec_1_7 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_7_T_2 =
    validVec_2_7 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_7_T_3 =
    validVec_3_7 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_7_T_4 =
    validVec_4_7 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_7_T_5 =
    validVec_5_7 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_7_T_10 =
    _validDeq1_7_T[10:6] | _validDeq1_7_T_1[10:6] | _validDeq1_7_T_2[10:6]
    | _validDeq1_7_T_3[10:6] | _validDeq1_7_T_4[10:6] | _validDeq1_7_T_5[10:6];
  wire [10:0]      _validDeq1_8_T = validVec_0_8 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_8_T_1 =
    validVec_1_8 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_8_T_2 =
    validVec_2_8 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_8_T_3 =
    validVec_3_8 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_8_T_4 =
    validVec_4_8 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_8_T_5 =
    validVec_5_8 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_8_T_10 =
    _validDeq1_8_T[10:6] | _validDeq1_8_T_1[10:6] | _validDeq1_8_T_2[10:6]
    | _validDeq1_8_T_3[10:6] | _validDeq1_8_T_4[10:6] | _validDeq1_8_T_5[10:6];
  wire [10:0]      _validDeq1_9_T = validVec_0_9 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_9_T_1 =
    validVec_1_9 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_9_T_2 =
    validVec_2_9 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_9_T_3 =
    validVec_3_9 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_9_T_4 =
    validVec_4_9 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_9_T_5 =
    validVec_5_9 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_9_T_10 =
    _validDeq1_9_T[10:6] | _validDeq1_9_T_1[10:6] | _validDeq1_9_T_2[10:6]
    | _validDeq1_9_T_3[10:6] | _validDeq1_9_T_4[10:6] | _validDeq1_9_T_5[10:6];
  wire [10:0]      _validDeq1_10_T =
    validVec_0_10 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_10_T_1 =
    validVec_1_10 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_10_T_2 =
    validVec_2_10 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_10_T_3 =
    validVec_3_10 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_10_T_4 =
    validVec_4_10 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_10_T_5 =
    validVec_5_10 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_10_T_10 =
    _validDeq1_10_T[10:6] | _validDeq1_10_T_1[10:6] | _validDeq1_10_T_2[10:6]
    | _validDeq1_10_T_3[10:6] | _validDeq1_10_T_4[10:6] | _validDeq1_10_T_5[10:6];
  wire [10:0]      _validDeq1_11_T =
    validVec_0_11 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_11_T_1 =
    validVec_1_11 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_11_T_2 =
    validVec_2_11 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_11_T_3 =
    validVec_3_11 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_11_T_4 =
    validVec_4_11 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_11_T_5 =
    validVec_5_11 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_11_T_10 =
    _validDeq1_11_T[10:6] | _validDeq1_11_T_1[10:6] | _validDeq1_11_T_2[10:6]
    | _validDeq1_11_T_3[10:6] | _validDeq1_11_T_4[10:6] | _validDeq1_11_T_5[10:6];
  wire [10:0]      _validDeq1_12_T =
    validVec_0_12 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_12_T_1 =
    validVec_1_12 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_12_T_2 =
    validVec_2_12 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_12_T_3 =
    validVec_3_12 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_12_T_4 =
    validVec_4_12 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_12_T_5 =
    validVec_5_12 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_12_T_10 =
    _validDeq1_12_T[10:6] | _validDeq1_12_T_1[10:6] | _validDeq1_12_T_2[10:6]
    | _validDeq1_12_T_3[10:6] | _validDeq1_12_T_4[10:6] | _validDeq1_12_T_5[10:6];
  wire [10:0]      _validDeq1_13_T =
    validVec_0_13 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_13_T_1 =
    validVec_1_13 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_13_T_2 =
    validVec_2_13 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_13_T_3 =
    validVec_3_13 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_13_T_4 =
    validVec_4_13 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_13_T_5 =
    validVec_5_13 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_13_T_10 =
    _validDeq1_13_T[10:6] | _validDeq1_13_T_1[10:6] | _validDeq1_13_T_2[10:6]
    | _validDeq1_13_T_3[10:6] | _validDeq1_13_T_4[10:6] | _validDeq1_13_T_5[10:6];
  wire [10:0]      _validDeq1_14_T =
    validVec_0_14 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_14_T_1 =
    validVec_1_14 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_14_T_2 =
    validVec_2_14 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_14_T_3 =
    validVec_3_14 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_14_T_4 =
    validVec_4_14 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_14_T_5 =
    validVec_5_14 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_14_T_10 =
    _validDeq1_14_T[10:6] | _validDeq1_14_T_1[10:6] | _validDeq1_14_T_2[10:6]
    | _validDeq1_14_T_3[10:6] | _validDeq1_14_T_4[10:6] | _validDeq1_14_T_5[10:6];
  wire [10:0]      _validDeq1_15_T =
    validVec_0_15 ? io_enq_req_0_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_15_T_1 =
    validVec_1_15 ? io_enq_req_1_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_15_T_2 =
    validVec_2_15 ? io_enq_req_2_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_15_T_3 =
    validVec_3_15 ? io_enq_req_3_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_15_T_4 =
    validVec_4_15 ? io_enq_req_4_bits_fuType[10:0] : 11'h0;
  wire [10:0]      _validDeq1_15_T_5 =
    validVec_5_15 ? io_enq_req_5_bits_fuType[10:0] : 11'h0;
  wire [4:0]       _validDeq0_15_T_10 =
    _validDeq1_15_T[10:6] | _validDeq1_15_T_1[10:6] | _validDeq1_15_T_2[10:6]
    | _validDeq1_15_T_3[10:6] | _validDeq1_15_T_4[10:6] | _validDeq1_15_T_5[10:6];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      stateEntries_0 <= 1'h0;
      stateEntries_1 <= 1'h0;
      stateEntries_2 <= 1'h0;
      stateEntries_3 <= 1'h0;
      stateEntries_4 <= 1'h0;
      stateEntries_5 <= 1'h0;
      stateEntries_6 <= 1'h0;
      stateEntries_7 <= 1'h0;
      stateEntries_8 <= 1'h0;
      stateEntries_9 <= 1'h0;
      stateEntries_10 <= 1'h0;
      stateEntries_11 <= 1'h0;
      stateEntries_12 <= 1'h0;
      stateEntries_13 <= 1'h0;
      stateEntries_14 <= 1'h0;
      stateEntries_15 <= 1'h0;
      validDeq0_0 <= 1'h0;
      validDeq0_1 <= 1'h0;
      validDeq0_2 <= 1'h0;
      validDeq0_3 <= 1'h0;
      validDeq0_4 <= 1'h0;
      validDeq0_5 <= 1'h0;
      validDeq0_6 <= 1'h0;
      validDeq0_7 <= 1'h0;
      validDeq0_8 <= 1'h0;
      validDeq0_9 <= 1'h0;
      validDeq0_10 <= 1'h0;
      validDeq0_11 <= 1'h0;
      validDeq0_12 <= 1'h0;
      validDeq0_13 <= 1'h0;
      validDeq0_14 <= 1'h0;
      validDeq0_15 <= 1'h0;
      validDeq1_0 <= 1'h0;
      validDeq1_1 <= 1'h0;
      validDeq1_2 <= 1'h0;
      validDeq1_3 <= 1'h0;
      validDeq1_4 <= 1'h0;
      validDeq1_5 <= 1'h0;
      validDeq1_6 <= 1'h0;
      validDeq1_7 <= 1'h0;
      validDeq1_8 <= 1'h0;
      validDeq1_9 <= 1'h0;
      validDeq1_10 <= 1'h0;
      validDeq1_11 <= 1'h0;
      validDeq1_12 <= 1'h0;
      validDeq1_13 <= 1'h0;
      validDeq1_14 <= 1'h0;
      validDeq1_15 <= 1'h0;
      headPtr_0_flag <= 1'h0;
      shiftAmount <= 4'h0;
      headPtr_1_flag <= 1'h0;
      headPtr_1_value <= 4'h1;
      headPtr_2_flag <= 1'h0;
      headPtr_2_value <= 4'h2;
      headPtr_3_flag <= 1'h0;
      headPtr_3_value <= 4'h3;
      headPtr_4_flag <= 1'h0;
      headPtr_4_value <= 4'h4;
      headPtr_5_flag <= 1'h0;
      headPtr_5_value <= 4'h5;
      headPtr_6_flag <= 1'h0;
      headPtr_6_value <= 4'h6;
      headPtr_7_flag <= 1'h0;
      headPtr_7_value <= 4'h7;
      headPtrOH <= 16'h1;
      tailPtr_0_flag <= 1'h0;
      shiftAmount_1 <= 4'h0;
      tailPtr_1_flag <= 1'h0;
      tailPtr_1_value <= 4'h1;
      tailPtr_2_flag <= 1'h0;
      tailPtr_2_value <= 4'h2;
      tailPtr_3_flag <= 1'h0;
      tailPtr_3_value <= 4'h3;
      tailPtr_4_flag <= 1'h0;
      tailPtr_4_value <= 4'h4;
      tailPtr_5_flag <= 1'h0;
      tailPtr_5_value <= 4'h5;
      tailPtrOH <= 16'h1;
      allowEnqueue <= 1'h1;
      lastCycleMisprediction_last_REG <= 1'h0;
      lastLastCycleMisprediction_last_REG <= 1'h0;
    end
    else begin
      stateEntries_0 <=
        ~(stateEntries_0 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_0_flag,
                robIdxEntries_0_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_0_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_0_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[13],
               _perfEvents_T_2 & headPtrOH[14],
               _perfEvents_T_1 & headPtrOH[15],
               _perfEvents_T & headPtrOH[0]}) & ~io_redirect_valid)
        & (_GEN_8 | stateEntries_0);
      stateEntries_1 <=
        ~(stateEntries_1 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_1_flag,
                robIdxEntries_1_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_1_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_1_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[14],
               _perfEvents_T_2 & headPtrOH[15],
               _perfEvents_T_1 & headPtrOH[0],
               _perfEvents_T & headPtrOH[1]}) & ~io_redirect_valid)
        & (_GEN_9 | stateEntries_1);
      stateEntries_2 <=
        ~(stateEntries_2 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_2_flag,
                robIdxEntries_2_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_2_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_2_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[15],
               _perfEvents_T_2 & headPtrOH[0],
               _perfEvents_T_1 & headPtrOH[1],
               _perfEvents_T & headPtrOH[2]}) & ~io_redirect_valid)
        & (_GEN_10 | stateEntries_2);
      stateEntries_3 <=
        ~(stateEntries_3 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_3_flag,
                robIdxEntries_3_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_3_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_3_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[0],
               _perfEvents_T_2 & headPtrOH[1],
               _perfEvents_T_1 & headPtrOH[2],
               _perfEvents_T & headPtrOH[3]}) & ~io_redirect_valid)
        & (_GEN_11 | stateEntries_3);
      stateEntries_4 <=
        ~(stateEntries_4 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_4_flag,
                robIdxEntries_4_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_4_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_4_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[1],
               _perfEvents_T_2 & headPtrOH[2],
               _perfEvents_T_1 & headPtrOH[3],
               _perfEvents_T & headPtrOH[4]}) & ~io_redirect_valid)
        & (_GEN_12 | stateEntries_4);
      stateEntries_5 <=
        ~(stateEntries_5 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_5_flag,
                robIdxEntries_5_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_5_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_5_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[2],
               _perfEvents_T_2 & headPtrOH[3],
               _perfEvents_T_1 & headPtrOH[4],
               _perfEvents_T & headPtrOH[5]}) & ~io_redirect_valid)
        & (_GEN_13 | stateEntries_5);
      stateEntries_6 <=
        ~(stateEntries_6 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_6_flag,
                robIdxEntries_6_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_6_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_6_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[3],
               _perfEvents_T_2 & headPtrOH[4],
               _perfEvents_T_1 & headPtrOH[5],
               _perfEvents_T & headPtrOH[6]}) & ~io_redirect_valid)
        & (_GEN_14 | stateEntries_6);
      stateEntries_7 <=
        ~(stateEntries_7 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_7_flag,
                robIdxEntries_7_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_7_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_7_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[4],
               _perfEvents_T_2 & headPtrOH[5],
               _perfEvents_T_1 & headPtrOH[6],
               _perfEvents_T & headPtrOH[7]}) & ~io_redirect_valid)
        & (_GEN_15 | stateEntries_7);
      stateEntries_8 <=
        ~(stateEntries_8 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_8_flag,
                robIdxEntries_8_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_8_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_8_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[5],
               _perfEvents_T_2 & headPtrOH[6],
               _perfEvents_T_1 & headPtrOH[7],
               _perfEvents_T & headPtrOH[8]}) & ~io_redirect_valid)
        & (_GEN_16 | stateEntries_8);
      stateEntries_9 <=
        ~(stateEntries_9 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_9_flag,
                robIdxEntries_9_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_9_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_9_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[6],
               _perfEvents_T_2 & headPtrOH[7],
               _perfEvents_T_1 & headPtrOH[8],
               _perfEvents_T & headPtrOH[9]}) & ~io_redirect_valid)
        & (_GEN_17 | stateEntries_9);
      stateEntries_10 <=
        ~(stateEntries_10 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_10_flag,
                robIdxEntries_10_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_10_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_10_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[7],
               _perfEvents_T_2 & headPtrOH[8],
               _perfEvents_T_1 & headPtrOH[9],
               _perfEvents_T & headPtrOH[10]}) & ~io_redirect_valid)
        & (_GEN_18 | stateEntries_10);
      stateEntries_11 <=
        ~(stateEntries_11 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_11_flag,
                robIdxEntries_11_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_11_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_11_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[8],
               _perfEvents_T_2 & headPtrOH[9],
               _perfEvents_T_1 & headPtrOH[10],
               _perfEvents_T & headPtrOH[11]}) & ~io_redirect_valid)
        & (_GEN_19 | stateEntries_11);
      stateEntries_12 <=
        ~(stateEntries_12 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_12_flag,
                robIdxEntries_12_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_12_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_12_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[9],
               _perfEvents_T_2 & headPtrOH[10],
               _perfEvents_T_1 & headPtrOH[11],
               _perfEvents_T & headPtrOH[12]}) & ~io_redirect_valid)
        & (_GEN_20 | stateEntries_12);
      stateEntries_13 <=
        ~(stateEntries_13 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_13_flag,
                robIdxEntries_13_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_13_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_13_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[10],
               _perfEvents_T_2 & headPtrOH[11],
               _perfEvents_T_1 & headPtrOH[12],
               _perfEvents_T & headPtrOH[13]}) & ~io_redirect_valid)
        & (_GEN_21 | stateEntries_13);
      stateEntries_14 <=
        ~(stateEntries_14 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_14_flag,
                robIdxEntries_14_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_14_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_14_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[11],
               _perfEvents_T_2 & headPtrOH[12],
               _perfEvents_T_1 & headPtrOH[13],
               _perfEvents_T & headPtrOH[14]}) & ~io_redirect_valid)
        & (_GEN_22 | stateEntries_14);
      stateEntries_15 <=
        ~(stateEntries_15 & io_redirect_valid
          & (io_redirect_bits_level
             & {robIdxEntries_15_flag,
                robIdxEntries_15_value} == _needCancel_15_flushItself_T_2
             | robIdxEntries_15_flag ^ io_redirect_bits_robIdx_flag
             ^ robIdxEntries_15_value > io_redirect_bits_robIdx_value)
          | (|{_perfEvents_T_3 & headPtrOH[12],
               _perfEvents_T_2 & headPtrOH[13],
               _perfEvents_T_1 & headPtrOH[14],
               _perfEvents_T & headPtrOH[15]}) & ~io_redirect_valid)
        & (_GEN_23 | stateEntries_15);
      if (_GEN_8) begin
        validDeq0_0 <= _validDeq0_0_T_10[0] | _validDeq0_0_T_10[1] | _validDeq0_0_T_10[4];
        validDeq1_0 <=
          |(_validDeq1_0_T[1:0] | _validDeq1_0_T_1[1:0] | _validDeq1_0_T_2[1:0]
            | _validDeq1_0_T_3[1:0] | _validDeq1_0_T_4[1:0] | _validDeq1_0_T_5[1:0]);
      end
      if (_GEN_9) begin
        validDeq0_1 <= _validDeq0_1_T_10[0] | _validDeq0_1_T_10[1] | _validDeq0_1_T_10[4];
        validDeq1_1 <=
          |(_validDeq1_1_T[1:0] | _validDeq1_1_T_1[1:0] | _validDeq1_1_T_2[1:0]
            | _validDeq1_1_T_3[1:0] | _validDeq1_1_T_4[1:0] | _validDeq1_1_T_5[1:0]);
      end
      if (_GEN_10) begin
        validDeq0_2 <= _validDeq0_2_T_10[0] | _validDeq0_2_T_10[1] | _validDeq0_2_T_10[4];
        validDeq1_2 <=
          |(_validDeq1_2_T[1:0] | _validDeq1_2_T_1[1:0] | _validDeq1_2_T_2[1:0]
            | _validDeq1_2_T_3[1:0] | _validDeq1_2_T_4[1:0] | _validDeq1_2_T_5[1:0]);
      end
      if (_GEN_11) begin
        validDeq0_3 <= _validDeq0_3_T_10[0] | _validDeq0_3_T_10[1] | _validDeq0_3_T_10[4];
        validDeq1_3 <=
          |(_validDeq1_3_T[1:0] | _validDeq1_3_T_1[1:0] | _validDeq1_3_T_2[1:0]
            | _validDeq1_3_T_3[1:0] | _validDeq1_3_T_4[1:0] | _validDeq1_3_T_5[1:0]);
      end
      if (_GEN_12) begin
        validDeq0_4 <= _validDeq0_4_T_10[0] | _validDeq0_4_T_10[1] | _validDeq0_4_T_10[4];
        validDeq1_4 <=
          |(_validDeq1_4_T[1:0] | _validDeq1_4_T_1[1:0] | _validDeq1_4_T_2[1:0]
            | _validDeq1_4_T_3[1:0] | _validDeq1_4_T_4[1:0] | _validDeq1_4_T_5[1:0]);
      end
      if (_GEN_13) begin
        validDeq0_5 <= _validDeq0_5_T_10[0] | _validDeq0_5_T_10[1] | _validDeq0_5_T_10[4];
        validDeq1_5 <=
          |(_validDeq1_5_T[1:0] | _validDeq1_5_T_1[1:0] | _validDeq1_5_T_2[1:0]
            | _validDeq1_5_T_3[1:0] | _validDeq1_5_T_4[1:0] | _validDeq1_5_T_5[1:0]);
      end
      if (_GEN_14) begin
        validDeq0_6 <= _validDeq0_6_T_10[0] | _validDeq0_6_T_10[1] | _validDeq0_6_T_10[4];
        validDeq1_6 <=
          |(_validDeq1_6_T[1:0] | _validDeq1_6_T_1[1:0] | _validDeq1_6_T_2[1:0]
            | _validDeq1_6_T_3[1:0] | _validDeq1_6_T_4[1:0] | _validDeq1_6_T_5[1:0]);
      end
      if (_GEN_15) begin
        validDeq0_7 <= _validDeq0_7_T_10[0] | _validDeq0_7_T_10[1] | _validDeq0_7_T_10[4];
        validDeq1_7 <=
          |(_validDeq1_7_T[1:0] | _validDeq1_7_T_1[1:0] | _validDeq1_7_T_2[1:0]
            | _validDeq1_7_T_3[1:0] | _validDeq1_7_T_4[1:0] | _validDeq1_7_T_5[1:0]);
      end
      if (_GEN_16) begin
        validDeq0_8 <= _validDeq0_8_T_10[0] | _validDeq0_8_T_10[1] | _validDeq0_8_T_10[4];
        validDeq1_8 <=
          |(_validDeq1_8_T[1:0] | _validDeq1_8_T_1[1:0] | _validDeq1_8_T_2[1:0]
            | _validDeq1_8_T_3[1:0] | _validDeq1_8_T_4[1:0] | _validDeq1_8_T_5[1:0]);
      end
      if (_GEN_17) begin
        validDeq0_9 <= _validDeq0_9_T_10[0] | _validDeq0_9_T_10[1] | _validDeq0_9_T_10[4];
        validDeq1_9 <=
          |(_validDeq1_9_T[1:0] | _validDeq1_9_T_1[1:0] | _validDeq1_9_T_2[1:0]
            | _validDeq1_9_T_3[1:0] | _validDeq1_9_T_4[1:0] | _validDeq1_9_T_5[1:0]);
      end
      if (_GEN_18) begin
        validDeq0_10 <=
          _validDeq0_10_T_10[0] | _validDeq0_10_T_10[1] | _validDeq0_10_T_10[4];
        validDeq1_10 <=
          |(_validDeq1_10_T[1:0] | _validDeq1_10_T_1[1:0] | _validDeq1_10_T_2[1:0]
            | _validDeq1_10_T_3[1:0] | _validDeq1_10_T_4[1:0] | _validDeq1_10_T_5[1:0]);
      end
      if (_GEN_19) begin
        validDeq0_11 <=
          _validDeq0_11_T_10[0] | _validDeq0_11_T_10[1] | _validDeq0_11_T_10[4];
        validDeq1_11 <=
          |(_validDeq1_11_T[1:0] | _validDeq1_11_T_1[1:0] | _validDeq1_11_T_2[1:0]
            | _validDeq1_11_T_3[1:0] | _validDeq1_11_T_4[1:0] | _validDeq1_11_T_5[1:0]);
      end
      if (_GEN_20) begin
        validDeq0_12 <=
          _validDeq0_12_T_10[0] | _validDeq0_12_T_10[1] | _validDeq0_12_T_10[4];
        validDeq1_12 <=
          |(_validDeq1_12_T[1:0] | _validDeq1_12_T_1[1:0] | _validDeq1_12_T_2[1:0]
            | _validDeq1_12_T_3[1:0] | _validDeq1_12_T_4[1:0] | _validDeq1_12_T_5[1:0]);
      end
      if (_GEN_21) begin
        validDeq0_13 <=
          _validDeq0_13_T_10[0] | _validDeq0_13_T_10[1] | _validDeq0_13_T_10[4];
        validDeq1_13 <=
          |(_validDeq1_13_T[1:0] | _validDeq1_13_T_1[1:0] | _validDeq1_13_T_2[1:0]
            | _validDeq1_13_T_3[1:0] | _validDeq1_13_T_4[1:0] | _validDeq1_13_T_5[1:0]);
      end
      if (_GEN_22) begin
        validDeq0_14 <=
          _validDeq0_14_T_10[0] | _validDeq0_14_T_10[1] | _validDeq0_14_T_10[4];
        validDeq1_14 <=
          |(_validDeq1_14_T[1:0] | _validDeq1_14_T_1[1:0] | _validDeq1_14_T_2[1:0]
            | _validDeq1_14_T_3[1:0] | _validDeq1_14_T_4[1:0] | _validDeq1_14_T_5[1:0]);
      end
      if (_GEN_23) begin
        validDeq0_15 <=
          _validDeq0_15_T_10[0] | _validDeq0_15_T_10[1] | _validDeq0_15_T_10[4];
        validDeq1_15 <=
          |(_validDeq1_15_T[1:0] | _validDeq1_15_T_1[1:0] | _validDeq1_15_T_2[1:0]
            | _validDeq1_15_T_3[1:0] | _validDeq1_15_T_4[1:0] | _validDeq1_15_T_5[1:0]);
      end
      if (io_redirect_valid) begin
      end
      else begin
        headPtr_0_flag <= _headPtrNext_0_new_ptr_T_1[4];
        shiftAmount <= _headPtrNext_0_new_ptr_T_1[3:0];
        headPtr_1_flag <= _headPtrNext_1_new_ptr_T_1[4];
        headPtr_1_value <= _headPtrNext_1_new_ptr_T_1[3:0];
        headPtr_2_flag <= _headPtrNext_2_new_ptr_T_1[4];
        headPtr_2_value <= _headPtrNext_2_new_ptr_T_1[3:0];
        headPtr_3_flag <= _headPtrNext_3_new_ptr_T_1[4];
        headPtr_3_value <= _headPtrNext_3_new_ptr_T_1[3:0];
        headPtr_4_flag <= _headPtrNext_4_new_ptr_T_1[4];
        headPtr_4_value <= _headPtrNext_4_new_ptr_T_1[3:0];
        headPtr_5_flag <= _headPtrNext_5_new_ptr_T_1[4];
        headPtr_5_value <= _headPtrNext_5_new_ptr_T_1[3:0];
        headPtr_6_flag <= _headPtrNext_6_new_ptr_T_1[4];
        headPtr_6_value <= _headPtrNext_6_new_ptr_T_1[3:0];
        headPtr_7_flag <= _headPtrNext_7_new_ptr_T_1[4];
        headPtr_7_value <= _headPtrNext_7_new_ptr_T_1[3:0];
        if (_deqData_3_T) begin
          if (~deqEnable_n_0)
            headPtrOH <= {headPtrOH[14:0], headPtrOH[15]};
        end
        else if (deqEnable_n_2)
          headPtrOH <= {headPtrOH[13:0], headPtrOH[15:14]};
        else if (deqEnable_n_3)
          headPtrOH <= {headPtrOH[12:0], headPtrOH[15:13]};
        else
          headPtrOH <= {headPtrOH[11:0], headPtrOH[15:12]};
        if (lastCycleMisprediction_last_REG) begin
          tailPtr_0_flag <=
            ~isTrueEmpty & ((|loValidBitVec) | stateEntries_15) ^ headPtr_0_flag;
          shiftAmount_1 <=
            isTrueEmpty
              ? shiftAmount
              : leadingZeros == 4'h0 ? 4'h0 : 4'(4'h0 - leadingZeros);
        end
        else begin
          tailPtr_0_flag <= _tailPtr_0_new_ptr_T_1[4];
          shiftAmount_1 <= _tailPtr_0_new_ptr_T_1[3:0];
        end
        if (lastLastCycleMisprediction_last_REG) begin
          tailPtr_1_flag <= _tailPtr_1_new_ptr_T_1[4];
          tailPtr_1_value <= _tailPtr_1_new_ptr_T_1[3:0];
          tailPtr_2_flag <= _tailPtr_2_new_ptr_T_1[4];
          tailPtr_2_value <= _tailPtr_2_new_ptr_T_1[3:0];
          tailPtr_3_flag <= _tailPtr_3_new_ptr_T_1[4];
          tailPtr_3_value <= _tailPtr_3_new_ptr_T_1[3:0];
          tailPtr_4_flag <= _tailPtr_4_new_ptr_T_1[4];
          tailPtr_4_value <= _tailPtr_4_new_ptr_T_1[3:0];
          tailPtr_5_flag <= _tailPtr_5_new_ptr_T_1[4];
          tailPtr_5_value <= _tailPtr_5_new_ptr_T_1[3:0];
        end
        else begin
          tailPtr_1_flag <= _tailPtr_1_new_ptr_T_6[4];
          tailPtr_1_value <= _tailPtr_1_new_ptr_T_6[3:0];
          tailPtr_2_flag <= _tailPtr_2_new_ptr_T_6[4];
          tailPtr_2_value <= _tailPtr_2_new_ptr_T_6[3:0];
          tailPtr_3_flag <= _tailPtr_3_new_ptr_T_6[4];
          tailPtr_3_value <= _tailPtr_3_new_ptr_T_6[3:0];
          tailPtr_4_flag <= _tailPtr_4_new_ptr_T_6[4];
          tailPtr_4_value <= _tailPtr_4_new_ptr_T_6[3:0];
          tailPtr_5_flag <= _tailPtr_5_new_ptr_T_6[4];
          tailPtr_5_value <= _tailPtr_5_new_ptr_T_6[3:0];
        end
      end
      if (lastLastCycleMisprediction_last_REG)
        tailPtrOH <= 16'h1 << shiftAmount_1;
      else
        tailPtrOH <= _GEN_6[numEnq];
      allowEnqueue <=
        _allowEnqueue_T_2 < 6'hB | 6'(_allowEnqueue_T_2 - 6'hA) <= {3'h0, numDeq};
      lastCycleMisprediction_last_REG <= io_redirect_valid;
      lastLastCycleMisprediction_last_REG <= lastCycleMisprediction_last_REG;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:164];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hA5; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        robIdxEntries_0_flag = _RANDOM[8'h0][0];
        robIdxEntries_0_value = _RANDOM[8'h0][8:1];
        robIdxEntries_1_flag = _RANDOM[8'h0][9];
        robIdxEntries_1_value = _RANDOM[8'h0][17:10];
        robIdxEntries_2_flag = _RANDOM[8'h0][18];
        robIdxEntries_2_value = _RANDOM[8'h0][26:19];
        robIdxEntries_3_flag = _RANDOM[8'h0][27];
        robIdxEntries_3_value = {_RANDOM[8'h0][31:28], _RANDOM[8'h1][3:0]};
        robIdxEntries_4_flag = _RANDOM[8'h1][4];
        robIdxEntries_4_value = _RANDOM[8'h1][12:5];
        robIdxEntries_5_flag = _RANDOM[8'h1][13];
        robIdxEntries_5_value = _RANDOM[8'h1][21:14];
        robIdxEntries_6_flag = _RANDOM[8'h1][22];
        robIdxEntries_6_value = _RANDOM[8'h1][30:23];
        robIdxEntries_7_flag = _RANDOM[8'h1][31];
        robIdxEntries_7_value = _RANDOM[8'h2][7:0];
        robIdxEntries_8_flag = _RANDOM[8'h2][8];
        robIdxEntries_8_value = _RANDOM[8'h2][16:9];
        robIdxEntries_9_flag = _RANDOM[8'h2][17];
        robIdxEntries_9_value = _RANDOM[8'h2][25:18];
        robIdxEntries_10_flag = _RANDOM[8'h2][26];
        robIdxEntries_10_value = {_RANDOM[8'h2][31:27], _RANDOM[8'h3][2:0]};
        robIdxEntries_11_flag = _RANDOM[8'h3][3];
        robIdxEntries_11_value = _RANDOM[8'h3][11:4];
        robIdxEntries_12_flag = _RANDOM[8'h3][12];
        robIdxEntries_12_value = _RANDOM[8'h3][20:13];
        robIdxEntries_13_flag = _RANDOM[8'h3][21];
        robIdxEntries_13_value = _RANDOM[8'h3][29:22];
        robIdxEntries_14_flag = _RANDOM[8'h3][30];
        robIdxEntries_14_value = {_RANDOM[8'h3][31], _RANDOM[8'h4][6:0]};
        robIdxEntries_15_flag = _RANDOM[8'h4][7];
        robIdxEntries_15_value = _RANDOM[8'h4][15:8];
        stateEntries_0 = _RANDOM[8'h4][16];
        stateEntries_1 = _RANDOM[8'h4][17];
        stateEntries_2 = _RANDOM[8'h4][18];
        stateEntries_3 = _RANDOM[8'h4][19];
        stateEntries_4 = _RANDOM[8'h4][20];
        stateEntries_5 = _RANDOM[8'h4][21];
        stateEntries_6 = _RANDOM[8'h4][22];
        stateEntries_7 = _RANDOM[8'h4][23];
        stateEntries_8 = _RANDOM[8'h4][24];
        stateEntries_9 = _RANDOM[8'h4][25];
        stateEntries_10 = _RANDOM[8'h4][26];
        stateEntries_11 = _RANDOM[8'h4][27];
        stateEntries_12 = _RANDOM[8'h4][28];
        stateEntries_13 = _RANDOM[8'h4][29];
        stateEntries_14 = _RANDOM[8'h4][30];
        stateEntries_15 = _RANDOM[8'h4][31];
        validDeq0_0 = _RANDOM[8'h5][0];
        validDeq0_1 = _RANDOM[8'h5][1];
        validDeq0_2 = _RANDOM[8'h5][2];
        validDeq0_3 = _RANDOM[8'h5][3];
        validDeq0_4 = _RANDOM[8'h5][4];
        validDeq0_5 = _RANDOM[8'h5][5];
        validDeq0_6 = _RANDOM[8'h5][6];
        validDeq0_7 = _RANDOM[8'h5][7];
        validDeq0_8 = _RANDOM[8'h5][8];
        validDeq0_9 = _RANDOM[8'h5][9];
        validDeq0_10 = _RANDOM[8'h5][10];
        validDeq0_11 = _RANDOM[8'h5][11];
        validDeq0_12 = _RANDOM[8'h5][12];
        validDeq0_13 = _RANDOM[8'h5][13];
        validDeq0_14 = _RANDOM[8'h5][14];
        validDeq0_15 = _RANDOM[8'h5][15];
        validDeq1_0 = _RANDOM[8'h5][16];
        validDeq1_1 = _RANDOM[8'h5][17];
        validDeq1_2 = _RANDOM[8'h5][18];
        validDeq1_3 = _RANDOM[8'h5][19];
        validDeq1_4 = _RANDOM[8'h5][20];
        validDeq1_5 = _RANDOM[8'h5][21];
        validDeq1_6 = _RANDOM[8'h5][22];
        validDeq1_7 = _RANDOM[8'h5][23];
        validDeq1_8 = _RANDOM[8'h5][24];
        validDeq1_9 = _RANDOM[8'h5][25];
        validDeq1_10 = _RANDOM[8'h5][26];
        validDeq1_11 = _RANDOM[8'h5][27];
        validDeq1_12 = _RANDOM[8'h5][28];
        validDeq1_13 = _RANDOM[8'h5][29];
        validDeq1_14 = _RANDOM[8'h5][30];
        validDeq1_15 = _RANDOM[8'h5][31];
        headPtr_0_flag = _RANDOM[8'h6][0];
        shiftAmount = _RANDOM[8'h6][4:1];
        headPtr_1_flag = _RANDOM[8'h6][5];
        headPtr_1_value = _RANDOM[8'h6][9:6];
        headPtr_2_flag = _RANDOM[8'h6][10];
        headPtr_2_value = _RANDOM[8'h6][14:11];
        headPtr_3_flag = _RANDOM[8'h6][15];
        headPtr_3_value = _RANDOM[8'h6][19:16];
        headPtr_4_flag = _RANDOM[8'h6][20];
        headPtr_4_value = _RANDOM[8'h6][24:21];
        headPtr_5_flag = _RANDOM[8'h6][25];
        headPtr_5_value = _RANDOM[8'h6][29:26];
        headPtr_6_flag = _RANDOM[8'h6][30];
        headPtr_6_value = {_RANDOM[8'h6][31], _RANDOM[8'h7][2:0]};
        headPtr_7_flag = _RANDOM[8'h7][3];
        headPtr_7_value = _RANDOM[8'h7][7:4];
        headPtrOH = _RANDOM[8'h7][23:8];
        tailPtr_0_flag = _RANDOM[8'h7][24];
        shiftAmount_1 = _RANDOM[8'h7][28:25];
        tailPtr_1_flag = _RANDOM[8'h7][29];
        tailPtr_1_value = {_RANDOM[8'h7][31:30], _RANDOM[8'h8][1:0]};
        tailPtr_2_flag = _RANDOM[8'h8][2];
        tailPtr_2_value = _RANDOM[8'h8][6:3];
        tailPtr_3_flag = _RANDOM[8'h8][7];
        tailPtr_3_value = _RANDOM[8'h8][11:8];
        tailPtr_4_flag = _RANDOM[8'h8][12];
        tailPtr_4_value = _RANDOM[8'h8][16:13];
        tailPtr_5_flag = _RANDOM[8'h8][17];
        tailPtr_5_value = _RANDOM[8'h8][21:18];
        tailPtrOH = {_RANDOM[8'h8][31:22], _RANDOM[8'h9][5:0]};
        allowEnqueue = _RANDOM[8'h9][11];
        lastCycleMisprediction_last_REG = _RANDOM[8'h9][12];
        lastLastCycleMisprediction_last_REG = _RANDOM[8'h9][13];
        deqData_0_preDecodeInfo_valid = _RANDOM[8'hD][10];
        deqData_0_preDecodeInfo_isRVC = _RANDOM[8'hD][11];
        deqData_0_preDecodeInfo_brType = _RANDOM[8'hD][13:12];
        deqData_0_preDecodeInfo_isCall = _RANDOM[8'hD][14];
        deqData_0_preDecodeInfo_isRet = _RANDOM[8'hD][15];
        deqData_0_pred_taken = _RANDOM[8'hD][16];
        deqData_0_ftqPtr_flag = _RANDOM[8'hD][18];
        deqData_0_ftqPtr_value = _RANDOM[8'hD][24:19];
        deqData_0_ftqOffset = _RANDOM[8'hD][28:25];
        deqData_0_srcType_0 = {_RANDOM[8'hD][31:29], _RANDOM[8'hE][0]};
        deqData_0_srcType_1 = _RANDOM[8'hE][4:1];
        deqData_0_fuType = {_RANDOM[8'hE][31:23], _RANDOM[8'hF][25:0]};
        deqData_0_fuOpType = {_RANDOM[8'hF][31:26], _RANDOM[8'h10][2:0]};
        deqData_0_rfWen = _RANDOM[8'h10][3];
        deqData_0_selImm = _RANDOM[8'h10][16:13];
        deqData_0_imm = {_RANDOM[8'h10][31:17], _RANDOM[8'h11][16:0]};
        deqData_0_psrc_0 = _RANDOM[8'h1A][14:7];
        deqData_0_psrc_1 = _RANDOM[8'h1A][22:15];
        deqData_0_pdest = _RANDOM[8'h1B][22:15];
        deqData_0_robIdx_flag = _RANDOM[8'h1C][3];
        deqData_0_robIdx_value = _RANDOM[8'h1C][11:4];
        deqData_1_preDecodeInfo_valid = _RANDOM[8'h33][23];
        deqData_1_preDecodeInfo_isRVC = _RANDOM[8'h33][24];
        deqData_1_preDecodeInfo_brType = _RANDOM[8'h33][26:25];
        deqData_1_preDecodeInfo_isCall = _RANDOM[8'h33][27];
        deqData_1_preDecodeInfo_isRet = _RANDOM[8'h33][28];
        deqData_1_pred_taken = _RANDOM[8'h33][29];
        deqData_1_ftqPtr_flag = _RANDOM[8'h33][31];
        deqData_1_ftqPtr_value = _RANDOM[8'h34][5:0];
        deqData_1_ftqOffset = _RANDOM[8'h34][9:6];
        deqData_1_srcType_0 = _RANDOM[8'h34][13:10];
        deqData_1_srcType_1 = _RANDOM[8'h34][17:14];
        deqData_1_fuType = {_RANDOM[8'h35][31:4], _RANDOM[8'h36][6:0]};
        deqData_1_fuOpType = _RANDOM[8'h36][15:7];
        deqData_1_rfWen = _RANDOM[8'h36][16];
        deqData_1_selImm = _RANDOM[8'h36][29:26];
        deqData_1_imm = {_RANDOM[8'h36][31:30], _RANDOM[8'h37][29:0]};
        deqData_1_psrc_0 = _RANDOM[8'h40][27:20];
        deqData_1_psrc_1 = {_RANDOM[8'h40][31:28], _RANDOM[8'h41][3:0]};
        deqData_1_pdest = {_RANDOM[8'h41][31:28], _RANDOM[8'h42][3:0]};
        deqData_1_robIdx_flag = _RANDOM[8'h42][16];
        deqData_1_robIdx_value = _RANDOM[8'h42][24:17];
        deqData_2_preDecodeInfo_valid = _RANDOM[8'h5A][4];
        deqData_2_preDecodeInfo_isRVC = _RANDOM[8'h5A][5];
        deqData_2_preDecodeInfo_brType = _RANDOM[8'h5A][7:6];
        deqData_2_preDecodeInfo_isCall = _RANDOM[8'h5A][8];
        deqData_2_preDecodeInfo_isRet = _RANDOM[8'h5A][9];
        deqData_2_pred_taken = _RANDOM[8'h5A][10];
        deqData_2_ftqPtr_flag = _RANDOM[8'h5A][12];
        deqData_2_ftqPtr_value = _RANDOM[8'h5A][18:13];
        deqData_2_ftqOffset = _RANDOM[8'h5A][22:19];
        deqData_2_srcType_0 = _RANDOM[8'h5A][26:23];
        deqData_2_srcType_1 = _RANDOM[8'h5A][30:27];
        deqData_2_fuType = {_RANDOM[8'h5B][31:17], _RANDOM[8'h5C][19:0]};
        deqData_2_fuOpType = _RANDOM[8'h5C][28:20];
        deqData_2_rfWen = _RANDOM[8'h5C][29];
        deqData_2_selImm = _RANDOM[8'h5D][10:7];
        deqData_2_imm = {_RANDOM[8'h5D][31:11], _RANDOM[8'h5E][10:0]};
        deqData_2_psrc_0 = _RANDOM[8'h67][8:1];
        deqData_2_psrc_1 = _RANDOM[8'h67][16:9];
        deqData_2_pdest = _RANDOM[8'h68][16:9];
        deqData_2_robIdx_flag = _RANDOM[8'h68][29];
        deqData_2_robIdx_value = {_RANDOM[8'h68][31:30], _RANDOM[8'h69][5:0]};
        deqData_3_preDecodeInfo_valid = _RANDOM[8'h80][17];
        deqData_3_preDecodeInfo_isRVC = _RANDOM[8'h80][18];
        deqData_3_preDecodeInfo_brType = _RANDOM[8'h80][20:19];
        deqData_3_preDecodeInfo_isCall = _RANDOM[8'h80][21];
        deqData_3_preDecodeInfo_isRet = _RANDOM[8'h80][22];
        deqData_3_pred_taken = _RANDOM[8'h80][23];
        deqData_3_ftqPtr_flag = _RANDOM[8'h80][25];
        deqData_3_ftqPtr_value = _RANDOM[8'h80][31:26];
        deqData_3_ftqOffset = _RANDOM[8'h81][3:0];
        deqData_3_srcType_0 = _RANDOM[8'h81][7:4];
        deqData_3_srcType_1 = _RANDOM[8'h81][11:8];
        deqData_3_fuType = {_RANDOM[8'h81][31:30], _RANDOM[8'h82], _RANDOM[8'h83][0]};
        deqData_3_fuOpType = _RANDOM[8'h83][9:1];
        deqData_3_rfWen = _RANDOM[8'h83][10];
        deqData_3_selImm = _RANDOM[8'h83][23:20];
        deqData_3_imm = {_RANDOM[8'h83][31:24], _RANDOM[8'h84][23:0]};
        deqData_3_psrc_0 = _RANDOM[8'h8D][21:14];
        deqData_3_psrc_1 = _RANDOM[8'h8D][29:22];
        deqData_3_pdest = _RANDOM[8'h8E][29:22];
        deqData_3_robIdx_flag = _RANDOM[8'h8F][10];
        deqData_3_robIdx_value = _RANDOM[8'h8F][18:11];
        validEntries = _RANDOM[8'hA3][6:2];
        io_perf_0_value_REG = _RANDOM[8'hA3][9:7];
        io_perf_0_value_REG_1 = _RANDOM[8'hA3][12:10];
        io_perf_1_value_REG = _RANDOM[8'hA3][15:13];
        io_perf_1_value_REG_1 = _RANDOM[8'hA3][18:16];
        io_perf_2_value_REG = _RANDOM[8'hA3][21:19];
        io_perf_2_value_REG_1 = _RANDOM[8'hA3][24:22];
        io_perf_3_value_REG = _RANDOM[8'hA3][25];
        io_perf_3_value_REG_1 = _RANDOM[8'hA3][26];
        io_perf_4_value_REG = _RANDOM[8'hA3][27];
        io_perf_4_value_REG_1 = _RANDOM[8'hA3][28];
        io_perf_5_value_REG = _RANDOM[8'hA3][29];
        io_perf_5_value_REG_1 = _RANDOM[8'hA3][30];
        io_perf_6_value_REG = _RANDOM[8'hA3][31];
        io_perf_6_value_REG_1 = _RANDOM[8'hA4][0];
        io_perf_7_value_REG = _RANDOM[8'hA4][1];
        io_perf_7_value_REG_1 = _RANDOM[8'hA4][2];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        stateEntries_0 = 1'h0;
        stateEntries_1 = 1'h0;
        stateEntries_2 = 1'h0;
        stateEntries_3 = 1'h0;
        stateEntries_4 = 1'h0;
        stateEntries_5 = 1'h0;
        stateEntries_6 = 1'h0;
        stateEntries_7 = 1'h0;
        stateEntries_8 = 1'h0;
        stateEntries_9 = 1'h0;
        stateEntries_10 = 1'h0;
        stateEntries_11 = 1'h0;
        stateEntries_12 = 1'h0;
        stateEntries_13 = 1'h0;
        stateEntries_14 = 1'h0;
        stateEntries_15 = 1'h0;
        validDeq0_0 = 1'h0;
        validDeq0_1 = 1'h0;
        validDeq0_2 = 1'h0;
        validDeq0_3 = 1'h0;
        validDeq0_4 = 1'h0;
        validDeq0_5 = 1'h0;
        validDeq0_6 = 1'h0;
        validDeq0_7 = 1'h0;
        validDeq0_8 = 1'h0;
        validDeq0_9 = 1'h0;
        validDeq0_10 = 1'h0;
        validDeq0_11 = 1'h0;
        validDeq0_12 = 1'h0;
        validDeq0_13 = 1'h0;
        validDeq0_14 = 1'h0;
        validDeq0_15 = 1'h0;
        validDeq1_0 = 1'h0;
        validDeq1_1 = 1'h0;
        validDeq1_2 = 1'h0;
        validDeq1_3 = 1'h0;
        validDeq1_4 = 1'h0;
        validDeq1_5 = 1'h0;
        validDeq1_6 = 1'h0;
        validDeq1_7 = 1'h0;
        validDeq1_8 = 1'h0;
        validDeq1_9 = 1'h0;
        validDeq1_10 = 1'h0;
        validDeq1_11 = 1'h0;
        validDeq1_12 = 1'h0;
        validDeq1_13 = 1'h0;
        validDeq1_14 = 1'h0;
        validDeq1_15 = 1'h0;
        headPtr_0_flag = 1'h0;
        shiftAmount = 4'h0;
        headPtr_1_flag = 1'h0;
        headPtr_1_value = 4'h1;
        headPtr_2_flag = 1'h0;
        headPtr_2_value = 4'h2;
        headPtr_3_flag = 1'h0;
        headPtr_3_value = 4'h3;
        headPtr_4_flag = 1'h0;
        headPtr_4_value = 4'h4;
        headPtr_5_flag = 1'h0;
        headPtr_5_value = 4'h5;
        headPtr_6_flag = 1'h0;
        headPtr_6_value = 4'h6;
        headPtr_7_flag = 1'h0;
        headPtr_7_value = 4'h7;
        headPtrOH = 16'h1;
        tailPtr_0_flag = 1'h0;
        shiftAmount_1 = 4'h0;
        tailPtr_1_flag = 1'h0;
        tailPtr_1_value = 4'h1;
        tailPtr_2_flag = 1'h0;
        tailPtr_2_value = 4'h2;
        tailPtr_3_flag = 1'h0;
        tailPtr_3_value = 4'h3;
        tailPtr_4_flag = 1'h0;
        tailPtr_4_value = 4'h4;
        tailPtr_5_flag = 1'h0;
        tailPtr_5_value = 4'h5;
        tailPtrOH = 16'h1;
        allowEnqueue = 1'h1;
        lastCycleMisprediction_last_REG = 1'h0;
        lastLastCycleMisprediction_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SyncDataModuleTemplate__16entry dataModule (
    .clock                           (clock),
    .reset                           (reset),
    .io_ren_0
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_1
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_2
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_3
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_4
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_5
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_6
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_ren_7
      (io_redirect_valid | _dataModule_io_ren_7_T | io_deq_2_valid_0 | io_deq_3_valid_0),
    .io_raddr_0
      (io_redirect_valid ? shiftAmount : _headPtrNext_0_new_ptr_T_1[3:0]),
    .io_raddr_1
      (io_redirect_valid ? headPtr_1_value : _headPtrNext_1_new_ptr_T_1[3:0]),
    .io_raddr_2
      (io_redirect_valid ? headPtr_2_value : _headPtrNext_2_new_ptr_T_1[3:0]),
    .io_raddr_3
      (io_redirect_valid ? headPtr_3_value : _headPtrNext_3_new_ptr_T_1[3:0]),
    .io_raddr_4
      (io_redirect_valid ? headPtr_4_value : _headPtrNext_4_new_ptr_T_1[3:0]),
    .io_raddr_5
      (io_redirect_valid ? headPtr_5_value : _headPtrNext_5_new_ptr_T_1[3:0]),
    .io_raddr_6
      (io_redirect_valid ? headPtr_6_value : _headPtrNext_6_new_ptr_T_1[3:0]),
    .io_raddr_7
      (io_redirect_valid ? headPtr_7_value : _headPtrNext_7_new_ptr_T_1[3:0]),
    .io_rdata_0_fpu_typeTagOut       (/* unused */),
    .io_rdata_0_fpu_wflags           (/* unused */),
    .io_rdata_0_fpu_typ              (/* unused */),
    .io_rdata_0_fpu_rm               (/* unused */),
    .io_rdata_1_fpu_typeTagOut       (/* unused */),
    .io_rdata_1_fpu_wflags           (/* unused */),
    .io_rdata_1_fpu_typ              (/* unused */),
    .io_rdata_1_fpu_rm               (/* unused */),
    .io_rdata_2_fpu_typeTagOut       (/* unused */),
    .io_rdata_2_fpu_wflags           (/* unused */),
    .io_rdata_2_fpu_typ              (/* unused */),
    .io_rdata_2_fpu_rm               (/* unused */),
    .io_rdata_3_fpu_typeTagOut       (/* unused */),
    .io_rdata_3_fpu_wflags           (/* unused */),
    .io_rdata_3_fpu_typ              (/* unused */),
    .io_rdata_3_fpu_rm               (/* unused */),
    .io_rdata_4_preDecodeInfo_valid  (_dataModule_io_rdata_4_preDecodeInfo_valid),
    .io_rdata_4_preDecodeInfo_isRVC  (_dataModule_io_rdata_4_preDecodeInfo_isRVC),
    .io_rdata_4_preDecodeInfo_brType (_dataModule_io_rdata_4_preDecodeInfo_brType),
    .io_rdata_4_preDecodeInfo_isCall (_dataModule_io_rdata_4_preDecodeInfo_isCall),
    .io_rdata_4_preDecodeInfo_isRet  (_dataModule_io_rdata_4_preDecodeInfo_isRet),
    .io_rdata_4_pred_taken           (_dataModule_io_rdata_4_pred_taken),
    .io_rdata_4_ftqPtr_flag          (_dataModule_io_rdata_4_ftqPtr_flag),
    .io_rdata_4_ftqPtr_value         (_dataModule_io_rdata_4_ftqPtr_value),
    .io_rdata_4_ftqOffset            (_dataModule_io_rdata_4_ftqOffset),
    .io_rdata_4_srcType_0            (_dataModule_io_rdata_4_srcType_0),
    .io_rdata_4_srcType_1            (_dataModule_io_rdata_4_srcType_1),
    .io_rdata_4_fuType               (_dataModule_io_rdata_4_fuType),
    .io_rdata_4_fuOpType             (_dataModule_io_rdata_4_fuOpType),
    .io_rdata_4_rfWen                (_dataModule_io_rdata_4_rfWen),
    .io_rdata_4_fpWen                (/* unused */),
    .io_rdata_4_vecWen               (/* unused */),
    .io_rdata_4_v0Wen                (/* unused */),
    .io_rdata_4_vlWen                (/* unused */),
    .io_rdata_4_flushPipe            (/* unused */),
    .io_rdata_4_selImm               (_dataModule_io_rdata_4_selImm),
    .io_rdata_4_imm                  (_dataModule_io_rdata_4_imm),
    .io_rdata_4_psrc_0               (_dataModule_io_rdata_4_psrc_0),
    .io_rdata_4_psrc_1               (_dataModule_io_rdata_4_psrc_1),
    .io_rdata_4_pdest                (_dataModule_io_rdata_4_pdest),
    .io_rdata_4_robIdx_flag          (_dataModule_io_rdata_4_robIdx_flag),
    .io_rdata_4_robIdx_value         (_dataModule_io_rdata_4_robIdx_value),
    .io_rdata_5_preDecodeInfo_valid  (_dataModule_io_rdata_5_preDecodeInfo_valid),
    .io_rdata_5_preDecodeInfo_isRVC  (_dataModule_io_rdata_5_preDecodeInfo_isRVC),
    .io_rdata_5_preDecodeInfo_brType (_dataModule_io_rdata_5_preDecodeInfo_brType),
    .io_rdata_5_preDecodeInfo_isCall (_dataModule_io_rdata_5_preDecodeInfo_isCall),
    .io_rdata_5_preDecodeInfo_isRet  (_dataModule_io_rdata_5_preDecodeInfo_isRet),
    .io_rdata_5_pred_taken           (_dataModule_io_rdata_5_pred_taken),
    .io_rdata_5_ftqPtr_flag          (_dataModule_io_rdata_5_ftqPtr_flag),
    .io_rdata_5_ftqPtr_value         (_dataModule_io_rdata_5_ftqPtr_value),
    .io_rdata_5_ftqOffset            (_dataModule_io_rdata_5_ftqOffset),
    .io_rdata_5_srcType_0            (_dataModule_io_rdata_5_srcType_0),
    .io_rdata_5_srcType_1            (_dataModule_io_rdata_5_srcType_1),
    .io_rdata_5_fuType               (_dataModule_io_rdata_5_fuType),
    .io_rdata_5_fuOpType             (_dataModule_io_rdata_5_fuOpType),
    .io_rdata_5_rfWen                (_dataModule_io_rdata_5_rfWen),
    .io_rdata_5_fpWen                (/* unused */),
    .io_rdata_5_vecWen               (/* unused */),
    .io_rdata_5_v0Wen                (/* unused */),
    .io_rdata_5_vlWen                (/* unused */),
    .io_rdata_5_flushPipe            (/* unused */),
    .io_rdata_5_selImm               (_dataModule_io_rdata_5_selImm),
    .io_rdata_5_imm                  (_dataModule_io_rdata_5_imm),
    .io_rdata_5_psrc_0               (_dataModule_io_rdata_5_psrc_0),
    .io_rdata_5_psrc_1               (_dataModule_io_rdata_5_psrc_1),
    .io_rdata_5_pdest                (_dataModule_io_rdata_5_pdest),
    .io_rdata_5_robIdx_flag          (_dataModule_io_rdata_5_robIdx_flag),
    .io_rdata_5_robIdx_value         (_dataModule_io_rdata_5_robIdx_value),
    .io_rdata_6_preDecodeInfo_valid  (_dataModule_io_rdata_6_preDecodeInfo_valid),
    .io_rdata_6_preDecodeInfo_isRVC  (_dataModule_io_rdata_6_preDecodeInfo_isRVC),
    .io_rdata_6_preDecodeInfo_brType (_dataModule_io_rdata_6_preDecodeInfo_brType),
    .io_rdata_6_preDecodeInfo_isCall (_dataModule_io_rdata_6_preDecodeInfo_isCall),
    .io_rdata_6_preDecodeInfo_isRet  (_dataModule_io_rdata_6_preDecodeInfo_isRet),
    .io_rdata_6_pred_taken           (_dataModule_io_rdata_6_pred_taken),
    .io_rdata_6_ftqPtr_flag          (_dataModule_io_rdata_6_ftqPtr_flag),
    .io_rdata_6_ftqPtr_value         (_dataModule_io_rdata_6_ftqPtr_value),
    .io_rdata_6_ftqOffset            (_dataModule_io_rdata_6_ftqOffset),
    .io_rdata_6_srcType_0            (_dataModule_io_rdata_6_srcType_0),
    .io_rdata_6_srcType_1            (_dataModule_io_rdata_6_srcType_1),
    .io_rdata_6_fuType               (_dataModule_io_rdata_6_fuType),
    .io_rdata_6_fuOpType             (_dataModule_io_rdata_6_fuOpType),
    .io_rdata_6_rfWen                (_dataModule_io_rdata_6_rfWen),
    .io_rdata_6_fpWen                (/* unused */),
    .io_rdata_6_vecWen               (/* unused */),
    .io_rdata_6_v0Wen                (/* unused */),
    .io_rdata_6_vlWen                (/* unused */),
    .io_rdata_6_flushPipe            (/* unused */),
    .io_rdata_6_selImm               (_dataModule_io_rdata_6_selImm),
    .io_rdata_6_imm                  (_dataModule_io_rdata_6_imm),
    .io_rdata_6_psrc_0               (_dataModule_io_rdata_6_psrc_0),
    .io_rdata_6_psrc_1               (_dataModule_io_rdata_6_psrc_1),
    .io_rdata_6_pdest                (_dataModule_io_rdata_6_pdest),
    .io_rdata_6_robIdx_flag          (_dataModule_io_rdata_6_robIdx_flag),
    .io_rdata_6_robIdx_value         (_dataModule_io_rdata_6_robIdx_value),
    .io_rdata_7_preDecodeInfo_valid  (_dataModule_io_rdata_7_preDecodeInfo_valid),
    .io_rdata_7_preDecodeInfo_isRVC  (_dataModule_io_rdata_7_preDecodeInfo_isRVC),
    .io_rdata_7_preDecodeInfo_brType (_dataModule_io_rdata_7_preDecodeInfo_brType),
    .io_rdata_7_preDecodeInfo_isCall (_dataModule_io_rdata_7_preDecodeInfo_isCall),
    .io_rdata_7_preDecodeInfo_isRet  (_dataModule_io_rdata_7_preDecodeInfo_isRet),
    .io_rdata_7_pred_taken           (_dataModule_io_rdata_7_pred_taken),
    .io_rdata_7_ftqPtr_flag          (_dataModule_io_rdata_7_ftqPtr_flag),
    .io_rdata_7_ftqPtr_value         (_dataModule_io_rdata_7_ftqPtr_value),
    .io_rdata_7_ftqOffset            (_dataModule_io_rdata_7_ftqOffset),
    .io_rdata_7_srcType_0            (_dataModule_io_rdata_7_srcType_0),
    .io_rdata_7_srcType_1            (_dataModule_io_rdata_7_srcType_1),
    .io_rdata_7_fuType               (_dataModule_io_rdata_7_fuType),
    .io_rdata_7_fuOpType             (_dataModule_io_rdata_7_fuOpType),
    .io_rdata_7_rfWen                (_dataModule_io_rdata_7_rfWen),
    .io_rdata_7_fpWen                (/* unused */),
    .io_rdata_7_vecWen               (/* unused */),
    .io_rdata_7_v0Wen                (/* unused */),
    .io_rdata_7_vlWen                (/* unused */),
    .io_rdata_7_flushPipe            (/* unused */),
    .io_rdata_7_selImm               (_dataModule_io_rdata_7_selImm),
    .io_rdata_7_imm                  (_dataModule_io_rdata_7_imm),
    .io_rdata_7_psrc_0               (_dataModule_io_rdata_7_psrc_0),
    .io_rdata_7_psrc_1               (_dataModule_io_rdata_7_psrc_1),
    .io_rdata_7_pdest                (_dataModule_io_rdata_7_pdest),
    .io_rdata_7_robIdx_flag          (_dataModule_io_rdata_7_robIdx_flag),
    .io_rdata_7_robIdx_value         (_dataModule_io_rdata_7_robIdx_value),
    .io_wen_0                        (allowEnqueue & io_enq_req_0_valid),
    .io_wen_1                        (allowEnqueue & io_enq_req_1_valid),
    .io_wen_2                        (allowEnqueue & io_enq_req_2_valid),
    .io_wen_3                        (allowEnqueue & io_enq_req_3_valid),
    .io_wen_4                        (allowEnqueue & io_enq_req_4_valid),
    .io_wen_5                        (allowEnqueue & io_enq_req_5_valid),
    .io_waddr_0                      (shiftAmount_1),
    .io_waddr_1                      (_GEN_24[_GEN_2]),
    .io_waddr_2                      (_GEN_24[_GEN_4]),
    .io_waddr_3                      (_GEN_24[_GEN_7]),
    .io_waddr_4                      (_GEN_24[enqOffset_4]),
    .io_waddr_5                      (_GEN_24[enqOffset_5]),
    .io_wdata_0_preDecodeInfo_valid  (io_enq_req_0_bits_preDecodeInfo_valid),
    .io_wdata_0_preDecodeInfo_isRVC  (io_enq_req_0_bits_preDecodeInfo_isRVC),
    .io_wdata_0_preDecodeInfo_brType (io_enq_req_0_bits_preDecodeInfo_brType),
    .io_wdata_0_preDecodeInfo_isCall (io_enq_req_0_bits_preDecodeInfo_isCall),
    .io_wdata_0_preDecodeInfo_isRet  (io_enq_req_0_bits_preDecodeInfo_isRet),
    .io_wdata_0_pred_taken           (io_enq_req_0_bits_pred_taken),
    .io_wdata_0_ftqPtr_flag          (io_enq_req_0_bits_ftqPtr_flag),
    .io_wdata_0_ftqPtr_value         (io_enq_req_0_bits_ftqPtr_value),
    .io_wdata_0_ftqOffset            (io_enq_req_0_bits_ftqOffset),
    .io_wdata_0_srcType_0            (io_enq_req_0_bits_srcType_0),
    .io_wdata_0_srcType_1            (io_enq_req_0_bits_srcType_1),
    .io_wdata_0_fuType               (io_enq_req_0_bits_fuType),
    .io_wdata_0_fuOpType             (io_enq_req_0_bits_fuOpType),
    .io_wdata_0_rfWen                (io_enq_req_0_bits_rfWen),
    .io_wdata_0_fpWen                (io_enq_req_0_bits_fpWen),
    .io_wdata_0_vecWen               (io_enq_req_0_bits_vecWen),
    .io_wdata_0_v0Wen                (io_enq_req_0_bits_v0Wen),
    .io_wdata_0_vlWen                (io_enq_req_0_bits_vlWen),
    .io_wdata_0_flushPipe            (io_enq_req_0_bits_flushPipe),
    .io_wdata_0_selImm               (io_enq_req_0_bits_selImm),
    .io_wdata_0_imm                  (io_enq_req_0_bits_imm),
    .io_wdata_0_fpu_typeTagOut       (io_enq_req_0_bits_fpu_typeTagOut),
    .io_wdata_0_fpu_wflags           (io_enq_req_0_bits_fpu_wflags),
    .io_wdata_0_fpu_typ              (io_enq_req_0_bits_fpu_typ),
    .io_wdata_0_fpu_rm               (io_enq_req_0_bits_fpu_rm),
    .io_wdata_0_psrc_0               (io_enq_req_0_bits_psrc_0),
    .io_wdata_0_psrc_1               (io_enq_req_0_bits_psrc_1),
    .io_wdata_0_pdest                (io_enq_req_0_bits_pdest),
    .io_wdata_0_robIdx_flag          (io_enq_req_0_bits_robIdx_flag),
    .io_wdata_0_robIdx_value         (io_enq_req_0_bits_robIdx_value),
    .io_wdata_1_preDecodeInfo_valid  (io_enq_req_1_bits_preDecodeInfo_valid),
    .io_wdata_1_preDecodeInfo_isRVC  (io_enq_req_1_bits_preDecodeInfo_isRVC),
    .io_wdata_1_preDecodeInfo_brType (io_enq_req_1_bits_preDecodeInfo_brType),
    .io_wdata_1_preDecodeInfo_isCall (io_enq_req_1_bits_preDecodeInfo_isCall),
    .io_wdata_1_preDecodeInfo_isRet  (io_enq_req_1_bits_preDecodeInfo_isRet),
    .io_wdata_1_pred_taken           (io_enq_req_1_bits_pred_taken),
    .io_wdata_1_ftqPtr_flag          (io_enq_req_1_bits_ftqPtr_flag),
    .io_wdata_1_ftqPtr_value         (io_enq_req_1_bits_ftqPtr_value),
    .io_wdata_1_ftqOffset            (io_enq_req_1_bits_ftqOffset),
    .io_wdata_1_srcType_0            (io_enq_req_1_bits_srcType_0),
    .io_wdata_1_srcType_1            (io_enq_req_1_bits_srcType_1),
    .io_wdata_1_fuType               (io_enq_req_1_bits_fuType),
    .io_wdata_1_fuOpType             (io_enq_req_1_bits_fuOpType),
    .io_wdata_1_rfWen                (io_enq_req_1_bits_rfWen),
    .io_wdata_1_fpWen                (io_enq_req_1_bits_fpWen),
    .io_wdata_1_vecWen               (io_enq_req_1_bits_vecWen),
    .io_wdata_1_v0Wen                (io_enq_req_1_bits_v0Wen),
    .io_wdata_1_vlWen                (io_enq_req_1_bits_vlWen),
    .io_wdata_1_flushPipe            (io_enq_req_1_bits_flushPipe),
    .io_wdata_1_selImm               (io_enq_req_1_bits_selImm),
    .io_wdata_1_imm                  (io_enq_req_1_bits_imm),
    .io_wdata_1_fpu_typeTagOut       (io_enq_req_1_bits_fpu_typeTagOut),
    .io_wdata_1_fpu_wflags           (io_enq_req_1_bits_fpu_wflags),
    .io_wdata_1_fpu_typ              (io_enq_req_1_bits_fpu_typ),
    .io_wdata_1_fpu_rm               (io_enq_req_1_bits_fpu_rm),
    .io_wdata_1_psrc_0               (io_enq_req_1_bits_psrc_0),
    .io_wdata_1_psrc_1               (io_enq_req_1_bits_psrc_1),
    .io_wdata_1_pdest                (io_enq_req_1_bits_pdest),
    .io_wdata_1_robIdx_flag          (io_enq_req_1_bits_robIdx_flag),
    .io_wdata_1_robIdx_value         (io_enq_req_1_bits_robIdx_value),
    .io_wdata_2_preDecodeInfo_valid  (io_enq_req_2_bits_preDecodeInfo_valid),
    .io_wdata_2_preDecodeInfo_isRVC  (io_enq_req_2_bits_preDecodeInfo_isRVC),
    .io_wdata_2_preDecodeInfo_brType (io_enq_req_2_bits_preDecodeInfo_brType),
    .io_wdata_2_preDecodeInfo_isCall (io_enq_req_2_bits_preDecodeInfo_isCall),
    .io_wdata_2_preDecodeInfo_isRet  (io_enq_req_2_bits_preDecodeInfo_isRet),
    .io_wdata_2_pred_taken           (io_enq_req_2_bits_pred_taken),
    .io_wdata_2_ftqPtr_flag          (io_enq_req_2_bits_ftqPtr_flag),
    .io_wdata_2_ftqPtr_value         (io_enq_req_2_bits_ftqPtr_value),
    .io_wdata_2_ftqOffset            (io_enq_req_2_bits_ftqOffset),
    .io_wdata_2_srcType_0            (io_enq_req_2_bits_srcType_0),
    .io_wdata_2_srcType_1            (io_enq_req_2_bits_srcType_1),
    .io_wdata_2_fuType               (io_enq_req_2_bits_fuType),
    .io_wdata_2_fuOpType             (io_enq_req_2_bits_fuOpType),
    .io_wdata_2_rfWen                (io_enq_req_2_bits_rfWen),
    .io_wdata_2_fpWen                (io_enq_req_2_bits_fpWen),
    .io_wdata_2_vecWen               (io_enq_req_2_bits_vecWen),
    .io_wdata_2_v0Wen                (io_enq_req_2_bits_v0Wen),
    .io_wdata_2_vlWen                (io_enq_req_2_bits_vlWen),
    .io_wdata_2_flushPipe            (io_enq_req_2_bits_flushPipe),
    .io_wdata_2_selImm               (io_enq_req_2_bits_selImm),
    .io_wdata_2_imm                  (io_enq_req_2_bits_imm),
    .io_wdata_2_fpu_typeTagOut       (io_enq_req_2_bits_fpu_typeTagOut),
    .io_wdata_2_fpu_wflags           (io_enq_req_2_bits_fpu_wflags),
    .io_wdata_2_fpu_typ              (io_enq_req_2_bits_fpu_typ),
    .io_wdata_2_fpu_rm               (io_enq_req_2_bits_fpu_rm),
    .io_wdata_2_psrc_0               (io_enq_req_2_bits_psrc_0),
    .io_wdata_2_psrc_1               (io_enq_req_2_bits_psrc_1),
    .io_wdata_2_pdest                (io_enq_req_2_bits_pdest),
    .io_wdata_2_robIdx_flag          (io_enq_req_2_bits_robIdx_flag),
    .io_wdata_2_robIdx_value         (io_enq_req_2_bits_robIdx_value),
    .io_wdata_3_preDecodeInfo_valid  (io_enq_req_3_bits_preDecodeInfo_valid),
    .io_wdata_3_preDecodeInfo_isRVC  (io_enq_req_3_bits_preDecodeInfo_isRVC),
    .io_wdata_3_preDecodeInfo_brType (io_enq_req_3_bits_preDecodeInfo_brType),
    .io_wdata_3_preDecodeInfo_isCall (io_enq_req_3_bits_preDecodeInfo_isCall),
    .io_wdata_3_preDecodeInfo_isRet  (io_enq_req_3_bits_preDecodeInfo_isRet),
    .io_wdata_3_pred_taken           (io_enq_req_3_bits_pred_taken),
    .io_wdata_3_ftqPtr_flag          (io_enq_req_3_bits_ftqPtr_flag),
    .io_wdata_3_ftqPtr_value         (io_enq_req_3_bits_ftqPtr_value),
    .io_wdata_3_ftqOffset            (io_enq_req_3_bits_ftqOffset),
    .io_wdata_3_srcType_0            (io_enq_req_3_bits_srcType_0),
    .io_wdata_3_srcType_1            (io_enq_req_3_bits_srcType_1),
    .io_wdata_3_fuType               (io_enq_req_3_bits_fuType),
    .io_wdata_3_fuOpType             (io_enq_req_3_bits_fuOpType),
    .io_wdata_3_rfWen                (io_enq_req_3_bits_rfWen),
    .io_wdata_3_fpWen                (io_enq_req_3_bits_fpWen),
    .io_wdata_3_vecWen               (io_enq_req_3_bits_vecWen),
    .io_wdata_3_v0Wen                (io_enq_req_3_bits_v0Wen),
    .io_wdata_3_vlWen                (io_enq_req_3_bits_vlWen),
    .io_wdata_3_flushPipe            (io_enq_req_3_bits_flushPipe),
    .io_wdata_3_selImm               (io_enq_req_3_bits_selImm),
    .io_wdata_3_imm                  (io_enq_req_3_bits_imm),
    .io_wdata_3_fpu_typeTagOut       (io_enq_req_3_bits_fpu_typeTagOut),
    .io_wdata_3_fpu_wflags           (io_enq_req_3_bits_fpu_wflags),
    .io_wdata_3_fpu_typ              (io_enq_req_3_bits_fpu_typ),
    .io_wdata_3_fpu_rm               (io_enq_req_3_bits_fpu_rm),
    .io_wdata_3_psrc_0               (io_enq_req_3_bits_psrc_0),
    .io_wdata_3_psrc_1               (io_enq_req_3_bits_psrc_1),
    .io_wdata_3_pdest                (io_enq_req_3_bits_pdest),
    .io_wdata_3_robIdx_flag          (io_enq_req_3_bits_robIdx_flag),
    .io_wdata_3_robIdx_value         (io_enq_req_3_bits_robIdx_value),
    .io_wdata_4_preDecodeInfo_valid  (io_enq_req_4_bits_preDecodeInfo_valid),
    .io_wdata_4_preDecodeInfo_isRVC  (io_enq_req_4_bits_preDecodeInfo_isRVC),
    .io_wdata_4_preDecodeInfo_brType (io_enq_req_4_bits_preDecodeInfo_brType),
    .io_wdata_4_preDecodeInfo_isCall (io_enq_req_4_bits_preDecodeInfo_isCall),
    .io_wdata_4_preDecodeInfo_isRet  (io_enq_req_4_bits_preDecodeInfo_isRet),
    .io_wdata_4_pred_taken           (io_enq_req_4_bits_pred_taken),
    .io_wdata_4_ftqPtr_flag          (io_enq_req_4_bits_ftqPtr_flag),
    .io_wdata_4_ftqPtr_value         (io_enq_req_4_bits_ftqPtr_value),
    .io_wdata_4_ftqOffset            (io_enq_req_4_bits_ftqOffset),
    .io_wdata_4_srcType_0            (io_enq_req_4_bits_srcType_0),
    .io_wdata_4_srcType_1            (io_enq_req_4_bits_srcType_1),
    .io_wdata_4_fuType               (io_enq_req_4_bits_fuType),
    .io_wdata_4_fuOpType             (io_enq_req_4_bits_fuOpType),
    .io_wdata_4_rfWen                (io_enq_req_4_bits_rfWen),
    .io_wdata_4_fpWen                (io_enq_req_4_bits_fpWen),
    .io_wdata_4_vecWen               (io_enq_req_4_bits_vecWen),
    .io_wdata_4_v0Wen                (io_enq_req_4_bits_v0Wen),
    .io_wdata_4_vlWen                (io_enq_req_4_bits_vlWen),
    .io_wdata_4_flushPipe            (io_enq_req_4_bits_flushPipe),
    .io_wdata_4_selImm               (io_enq_req_4_bits_selImm),
    .io_wdata_4_imm                  (io_enq_req_4_bits_imm),
    .io_wdata_4_fpu_typeTagOut       (io_enq_req_4_bits_fpu_typeTagOut),
    .io_wdata_4_fpu_wflags           (io_enq_req_4_bits_fpu_wflags),
    .io_wdata_4_fpu_typ              (io_enq_req_4_bits_fpu_typ),
    .io_wdata_4_fpu_rm               (io_enq_req_4_bits_fpu_rm),
    .io_wdata_4_psrc_0               (io_enq_req_4_bits_psrc_0),
    .io_wdata_4_psrc_1               (io_enq_req_4_bits_psrc_1),
    .io_wdata_4_pdest                (io_enq_req_4_bits_pdest),
    .io_wdata_4_robIdx_flag          (io_enq_req_4_bits_robIdx_flag),
    .io_wdata_4_robIdx_value         (io_enq_req_4_bits_robIdx_value),
    .io_wdata_5_preDecodeInfo_valid  (io_enq_req_5_bits_preDecodeInfo_valid),
    .io_wdata_5_preDecodeInfo_isRVC  (io_enq_req_5_bits_preDecodeInfo_isRVC),
    .io_wdata_5_preDecodeInfo_brType (io_enq_req_5_bits_preDecodeInfo_brType),
    .io_wdata_5_preDecodeInfo_isCall (io_enq_req_5_bits_preDecodeInfo_isCall),
    .io_wdata_5_preDecodeInfo_isRet  (io_enq_req_5_bits_preDecodeInfo_isRet),
    .io_wdata_5_pred_taken           (io_enq_req_5_bits_pred_taken),
    .io_wdata_5_ftqPtr_flag          (io_enq_req_5_bits_ftqPtr_flag),
    .io_wdata_5_ftqPtr_value         (io_enq_req_5_bits_ftqPtr_value),
    .io_wdata_5_ftqOffset            (io_enq_req_5_bits_ftqOffset),
    .io_wdata_5_srcType_0            (io_enq_req_5_bits_srcType_0),
    .io_wdata_5_srcType_1            (io_enq_req_5_bits_srcType_1),
    .io_wdata_5_fuType               (io_enq_req_5_bits_fuType),
    .io_wdata_5_fuOpType             (io_enq_req_5_bits_fuOpType),
    .io_wdata_5_rfWen                (io_enq_req_5_bits_rfWen),
    .io_wdata_5_fpWen                (io_enq_req_5_bits_fpWen),
    .io_wdata_5_vecWen               (io_enq_req_5_bits_vecWen),
    .io_wdata_5_v0Wen                (io_enq_req_5_bits_v0Wen),
    .io_wdata_5_vlWen                (io_enq_req_5_bits_vlWen),
    .io_wdata_5_flushPipe            (io_enq_req_5_bits_flushPipe),
    .io_wdata_5_selImm               (io_enq_req_5_bits_selImm),
    .io_wdata_5_imm                  (io_enq_req_5_bits_imm),
    .io_wdata_5_fpu_typeTagOut       (io_enq_req_5_bits_fpu_typeTagOut),
    .io_wdata_5_fpu_wflags           (io_enq_req_5_bits_fpu_wflags),
    .io_wdata_5_fpu_typ              (io_enq_req_5_bits_fpu_typ),
    .io_wdata_5_fpu_rm               (io_enq_req_5_bits_fpu_rm),
    .io_wdata_5_psrc_0               (io_enq_req_5_bits_psrc_0),
    .io_wdata_5_psrc_1               (io_enq_req_5_bits_psrc_1),
    .io_wdata_5_pdest                (io_enq_req_5_bits_pdest),
    .io_wdata_5_robIdx_flag          (io_enq_req_5_bits_robIdx_flag),
    .io_wdata_5_robIdx_value         (io_enq_req_5_bits_robIdx_value)
  );
  assign io_enq_canAccept = allowEnqueue;
  assign io_deq_0_valid = io_deq_0_valid_0;
  assign io_deq_0_bits_preDecodeInfo_valid = deqData_0_preDecodeInfo_valid;
  assign io_deq_0_bits_preDecodeInfo_isRVC = deqData_0_preDecodeInfo_isRVC;
  assign io_deq_0_bits_preDecodeInfo_brType = deqData_0_preDecodeInfo_brType;
  assign io_deq_0_bits_preDecodeInfo_isCall = deqData_0_preDecodeInfo_isCall;
  assign io_deq_0_bits_preDecodeInfo_isRet = deqData_0_preDecodeInfo_isRet;
  assign io_deq_0_bits_pred_taken = deqData_0_pred_taken;
  assign io_deq_0_bits_ftqPtr_flag = deqData_0_ftqPtr_flag;
  assign io_deq_0_bits_ftqPtr_value = deqData_0_ftqPtr_value;
  assign io_deq_0_bits_ftqOffset = deqData_0_ftqOffset;
  assign io_deq_0_bits_srcType_0 = deqData_0_srcType_0;
  assign io_deq_0_bits_srcType_1 = deqData_0_srcType_1;
  assign io_deq_0_bits_fuType = deqData_0_fuType;
  assign io_deq_0_bits_fuOpType = deqData_0_fuOpType;
  assign io_deq_0_bits_rfWen = deqData_0_rfWen;
  assign io_deq_0_bits_selImm = deqData_0_selImm;
  assign io_deq_0_bits_imm = deqData_0_imm;
  assign io_deq_0_bits_psrc_0 = deqData_0_psrc_0;
  assign io_deq_0_bits_psrc_1 = deqData_0_psrc_1;
  assign io_deq_0_bits_pdest = deqData_0_pdest;
  assign io_deq_0_bits_robIdx_flag = deqData_0_robIdx_flag;
  assign io_deq_0_bits_robIdx_value = deqData_0_robIdx_value;
  assign io_deq_1_valid = io_deq_1_valid_0;
  assign io_deq_1_bits_preDecodeInfo_valid = deqData_1_preDecodeInfo_valid;
  assign io_deq_1_bits_preDecodeInfo_isRVC = deqData_1_preDecodeInfo_isRVC;
  assign io_deq_1_bits_preDecodeInfo_brType = deqData_1_preDecodeInfo_brType;
  assign io_deq_1_bits_preDecodeInfo_isCall = deqData_1_preDecodeInfo_isCall;
  assign io_deq_1_bits_preDecodeInfo_isRet = deqData_1_preDecodeInfo_isRet;
  assign io_deq_1_bits_pred_taken = deqData_1_pred_taken;
  assign io_deq_1_bits_ftqPtr_flag = deqData_1_ftqPtr_flag;
  assign io_deq_1_bits_ftqPtr_value = deqData_1_ftqPtr_value;
  assign io_deq_1_bits_ftqOffset = deqData_1_ftqOffset;
  assign io_deq_1_bits_srcType_0 = deqData_1_srcType_0;
  assign io_deq_1_bits_srcType_1 = deqData_1_srcType_1;
  assign io_deq_1_bits_fuType = deqData_1_fuType;
  assign io_deq_1_bits_fuOpType = deqData_1_fuOpType;
  assign io_deq_1_bits_rfWen = deqData_1_rfWen;
  assign io_deq_1_bits_selImm = deqData_1_selImm;
  assign io_deq_1_bits_imm = deqData_1_imm;
  assign io_deq_1_bits_psrc_0 = deqData_1_psrc_0;
  assign io_deq_1_bits_psrc_1 = deqData_1_psrc_1;
  assign io_deq_1_bits_pdest = deqData_1_pdest;
  assign io_deq_1_bits_robIdx_flag = deqData_1_robIdx_flag;
  assign io_deq_1_bits_robIdx_value = deqData_1_robIdx_value;
  assign io_deq_2_valid = io_deq_2_valid_0;
  assign io_deq_2_bits_preDecodeInfo_valid = deqData_2_preDecodeInfo_valid;
  assign io_deq_2_bits_preDecodeInfo_isRVC = deqData_2_preDecodeInfo_isRVC;
  assign io_deq_2_bits_preDecodeInfo_brType = deqData_2_preDecodeInfo_brType;
  assign io_deq_2_bits_preDecodeInfo_isCall = deqData_2_preDecodeInfo_isCall;
  assign io_deq_2_bits_preDecodeInfo_isRet = deqData_2_preDecodeInfo_isRet;
  assign io_deq_2_bits_pred_taken = deqData_2_pred_taken;
  assign io_deq_2_bits_ftqPtr_flag = deqData_2_ftqPtr_flag;
  assign io_deq_2_bits_ftqPtr_value = deqData_2_ftqPtr_value;
  assign io_deq_2_bits_ftqOffset = deqData_2_ftqOffset;
  assign io_deq_2_bits_srcType_0 = deqData_2_srcType_0;
  assign io_deq_2_bits_srcType_1 = deqData_2_srcType_1;
  assign io_deq_2_bits_fuType = deqData_2_fuType;
  assign io_deq_2_bits_fuOpType = deqData_2_fuOpType;
  assign io_deq_2_bits_rfWen = deqData_2_rfWen;
  assign io_deq_2_bits_selImm = deqData_2_selImm;
  assign io_deq_2_bits_imm = deqData_2_imm;
  assign io_deq_2_bits_psrc_0 = deqData_2_psrc_0;
  assign io_deq_2_bits_psrc_1 = deqData_2_psrc_1;
  assign io_deq_2_bits_pdest = deqData_2_pdest;
  assign io_deq_2_bits_robIdx_flag = deqData_2_robIdx_flag;
  assign io_deq_2_bits_robIdx_value = deqData_2_robIdx_value;
  assign io_deq_3_valid = io_deq_3_valid_0;
  assign io_deq_3_bits_preDecodeInfo_valid = deqData_3_preDecodeInfo_valid;
  assign io_deq_3_bits_preDecodeInfo_isRVC = deqData_3_preDecodeInfo_isRVC;
  assign io_deq_3_bits_preDecodeInfo_brType = deqData_3_preDecodeInfo_brType;
  assign io_deq_3_bits_preDecodeInfo_isCall = deqData_3_preDecodeInfo_isCall;
  assign io_deq_3_bits_preDecodeInfo_isRet = deqData_3_preDecodeInfo_isRet;
  assign io_deq_3_bits_pred_taken = deqData_3_pred_taken;
  assign io_deq_3_bits_ftqPtr_flag = deqData_3_ftqPtr_flag;
  assign io_deq_3_bits_ftqPtr_value = deqData_3_ftqPtr_value;
  assign io_deq_3_bits_ftqOffset = deqData_3_ftqOffset;
  assign io_deq_3_bits_srcType_0 = deqData_3_srcType_0;
  assign io_deq_3_bits_srcType_1 = deqData_3_srcType_1;
  assign io_deq_3_bits_fuType = deqData_3_fuType;
  assign io_deq_3_bits_fuOpType = deqData_3_fuOpType;
  assign io_deq_3_bits_rfWen = deqData_3_rfWen;
  assign io_deq_3_bits_selImm = deqData_3_selImm;
  assign io_deq_3_bits_imm = deqData_3_imm;
  assign io_deq_3_bits_psrc_0 = deqData_3_psrc_0;
  assign io_deq_3_bits_psrc_1 = deqData_3_psrc_1;
  assign io_deq_3_bits_pdest = deqData_3_pdest;
  assign io_deq_3_bits_robIdx_flag = deqData_3_robIdx_flag;
  assign io_deq_3_bits_robIdx_value = deqData_3_robIdx_value;
  assign io_validDeq0Num =
    5'({1'h0,
        4'({1'h0,
            3'({1'h0,
                2'({1'h0, validDeq0_0 & stateEntries_0}
                   + {1'h0, validDeq0_1 & stateEntries_1})}
               + {1'h0,
                  2'({1'h0, validDeq0_2 & stateEntries_2}
                     + {1'h0, validDeq0_3 & stateEntries_3})})}
           + {1'h0,
              3'({1'h0,
                  2'({1'h0, validDeq0_4 & stateEntries_4}
                     + {1'h0, validDeq0_5 & stateEntries_5})}
                 + {1'h0,
                    2'({1'h0, validDeq0_6 & stateEntries_6}
                       + {1'h0, validDeq0_7 & stateEntries_7})})})}
       + {1'h0,
          4'({1'h0,
              3'({1'h0,
                  2'({1'h0, validDeq0_8 & stateEntries_8}
                     + {1'h0, validDeq0_9 & stateEntries_9})}
                 + {1'h0,
                    2'({1'h0, validDeq0_10 & stateEntries_10}
                       + {1'h0, validDeq0_11 & stateEntries_11})})}
             + {1'h0,
                3'({1'h0,
                    2'({1'h0, validDeq0_12 & stateEntries_12}
                       + {1'h0, validDeq0_13 & stateEntries_13})}
                   + {1'h0,
                      2'({1'h0, validDeq0_14 & stateEntries_14}
                         + {1'h0, validDeq0_15 & stateEntries_15})})})});
  assign io_validDeq1Num =
    5'({1'h0,
        4'({1'h0,
            3'({1'h0,
                2'({1'h0, validDeq1_0 & stateEntries_0}
                   + {1'h0, validDeq1_1 & stateEntries_1})}
               + {1'h0,
                  2'({1'h0, validDeq1_2 & stateEntries_2}
                     + {1'h0, validDeq1_3 & stateEntries_3})})}
           + {1'h0,
              3'({1'h0,
                  2'({1'h0, validDeq1_4 & stateEntries_4}
                     + {1'h0, validDeq1_5 & stateEntries_5})}
                 + {1'h0,
                    2'({1'h0, validDeq1_6 & stateEntries_6}
                       + {1'h0, validDeq1_7 & stateEntries_7})})})}
       + {1'h0,
          4'({1'h0,
              3'({1'h0,
                  2'({1'h0, validDeq1_8 & stateEntries_8}
                     + {1'h0, validDeq1_9 & stateEntries_9})}
                 + {1'h0,
                    2'({1'h0, validDeq1_10 & stateEntries_10}
                       + {1'h0, validDeq1_11 & stateEntries_11})})}
             + {1'h0,
                3'({1'h0,
                    2'({1'h0, validDeq1_12 & stateEntries_12}
                       + {1'h0, validDeq1_13 & stateEntries_13})}
                   + {1'h0,
                      2'({1'h0, validDeq1_14 & stateEntries_14}
                         + {1'h0, validDeq1_15 & stateEntries_15})})})});
  assign io_perf_0_value = {3'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {3'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {3'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {5'h0, io_perf_3_value_REG_1};
  assign io_perf_4_value = {5'h0, io_perf_4_value_REG_1};
  assign io_perf_5_value = {5'h0, io_perf_5_value_REG_1};
  assign io_perf_6_value = {5'h0, io_perf_6_value_REG_1};
  assign io_perf_7_value = {5'h0, io_perf_7_value_REG_1};
endmodule

