
*** Running vivado
    with args -log spdif_topV2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spdif_topV2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source spdif_topV2.tcl -notrace
Command: synth_design -top spdif_topV2 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 428.875 ; gain = 95.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spdif_topV2' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:23]
INFO: [Synth 8-638] synthesizing module 'serialiser' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/serialiser.vhd:23]
INFO: [Synth 8-3491] module 'Timebase' declared at 'C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:12' bound to instance 'Inst_Timebase' of component 'Timebase' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/serialiser.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Timebase' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:18]
WARNING: [Synth 8-614] signal 'n' is read in the process but is not in the sensitivity list [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Timebase' (1#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/Timebase.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'serialiser' (2#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/serialiser.vhd:23]
INFO: [Synth 8-638] synthesizing module 'soundSource' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/soundSource.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'soundSource' (3#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/imports/Spdif_out_VHDL/soundSource.vhd:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:59]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.runs/synth_1/.Xil/Vivado-13104-DESKTOP-4H7CRNK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.runs/synth_1/.Xil/Vivado-13104-DESKTOP-4H7CRNK/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_soundSource'. This will prevent further optimization [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila'. This will prevent further optimization [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_serializer'. This will prevent further optimization [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:40]
INFO: [Synth 8-6155] done synthesizing module 'spdif_topV2' (5#1) [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v:23]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[3]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[2]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[1]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[0]
WARNING: [Synth 8-3331] design spdif_topV2 has unconnected port i_reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.188 ; gain = 150.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.188 ; gain = 150.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.188 ; gain = 150.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'load'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:46]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spdif_topV2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spdif_topV2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spdif_topV2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.762 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.762 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 797.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 797.762 ; gain = 464.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 797.762 ; gain = 464.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 797.762 ; gain = 464.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "n[errorTotal]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n[bitClock]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register sampleCounter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 797.762 ; gain = 464.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	  24 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timebase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module serialiser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	  24 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module soundSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Inst_Timebase/n[bitClock]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register sampleCounter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[3]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[2]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[1]
WARNING: [Synth 8-3331] design serialiser has unconnected port sample[0]
WARNING: [Synth 8-3331] design spdif_topV2 has unconnected port i_reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 797.762 ; gain = 464.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|soundSource | Sample     | 256x20        | LUT            | 
|soundSource | Sample     | 256x20        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 804.727 ; gain = 471.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 826.316 ; gain = 493.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     3|
|4     |LUT1   |     4|
|5     |LUT2   |    10|
|6     |LUT3   |    32|
|7     |LUT4   |    18|
|8     |LUT5   |    14|
|9     |LUT6   |    70|
|10    |MUXF7  |    28|
|11    |MUXF8  |    14|
|12    |FDRE   |    82|
|13    |FDSE   |    30|
|14    |IBUF   |     1|
|15    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------+------+
|      |Instance          |Module      |Cells |
+------+------------------+------------+------+
|1     |top               |            |   308|
|2     |  u_serializer    |serialiser  |   175|
|3     |    Inst_Timebase |Timebase    |    87|
|4     |  u_soundSource   |soundSource |   130|
+------+------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 827.977 ; gain = 181.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 827.977 ; gain = 494.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 827.977 ; gain = 496.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.runs/synth_1/spdif_topV2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spdif_topV2_utilization_synth.rpt -pb spdif_topV2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 23:43:39 2019...
