# system info ed_sim_ddr3 on 2023.04.28.15:40:50
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for ed_sim_ddr3 on 2023.04.28.15:40:50
files:
filepath,kind,attributes,module,is_top
sim/ed_sim_ddr3.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_sim_ddr3,true
altera_emif_c10_1910/sim/ed_sim_ddr3_altera_emif_c10_1910_c4rvfzi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_sim_ddr3_altera_emif_c10_1910_c4rvfzi,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_top.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_io_aux.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_oct.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_o.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_df.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_se.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_cp_i.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_i.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_i.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_o.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_core_clks_rsts.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_encrypted_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_nf5es_encrypted_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_bufs.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_unused.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_cal_counter.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_fast_sim.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_extra_clks.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hps_clks_rsts.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_wrap.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_abphy_mux.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_avl_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_sideband_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_mmr_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_amm_data_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_ast_data_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_afi_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_seq_if.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_emif_arch_nf_regs.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_oct.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_oct_um_fsm.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/mem_array_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/io_12_lane_bcm__nf5es_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/io_12_lane__nf5es_abphy.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_sim.hex,HEX,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_sim.txt,OTHER,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_synth.hex,HEX,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_synth.txt,OTHER,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_cal.hex,HEX,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_readme.txt,OTHER,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra,false
altera_emif_ecc_191/sim/ed_sim_ddr3_altera_emif_ecc_191_ggrlwca.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_sim_ddr3_altera_emif_ecc_191_ggrlwca,false
altera_emif_cal_slave_nf_191/sim/ed_sim_ddr3_altera_emif_cal_slave_nf_191_rmzieji.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_sim_ddr3_altera_emif_cal_slave_nf_191_rmzieji,false
altera_emif_ecc_nf_191/sim/altera_emif_ecc_core.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_amm2ast.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_cb.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64_altecc_decoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64_decode.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_64.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_64_altecc_encoder.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_interface_fifo.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_mmr.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_pcm_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_sv_112.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_wrapper.v,VERILOG,,altera_emif_ecc_core,false
altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_fifo.v,VERILOG,,altera_emif_ecc_core,false
altera_avalon_mm_bridge_2001/sim/ed_sim_ddr3_altera_avalon_mm_bridge_2001_k2bg7dq.v,VERILOG,,ed_sim_ddr3_altera_avalon_mm_bridge_2001_k2bg7dq,false
altera_avalon_onchip_memory2_1931/sim/ed_sim_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq.v,VERILOG,,ed_sim_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq,false
altera_avalon_onchip_memory2_1931/sim/seq_cal_soft_m20k.hex,HEX,,ed_sim_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq,false
altera_mm_interconnect_1920/sim/ed_sim_ddr3_altera_mm_interconnect_1920_trcm3ta.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ed_sim_ddr3_altera_mm_interconnect_1920_trcm3ta,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/ed_sim_ddr3_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/ed_sim_ddr3_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,ed_sim_ddr3_altera_merlin_slave_translator_191_x56fcki,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ed_sim_ddr3.ddr3,ed_sim_ddr3_altera_emif_c10_1910_c4rvfzi
ed_sim_ddr3.ddr3.arch,ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra
ed_sim_ddr3.ddr3.ecc_core,ed_sim_ddr3_altera_emif_ecc_191_ggrlwca
ed_sim_ddr3.ddr3.ecc_core.core,altera_emif_ecc_core
ed_sim_ddr3.ddr3.cal_slave_component,ed_sim_ddr3_altera_emif_cal_slave_nf_191_rmzieji
ed_sim_ddr3.ddr3.cal_slave_component.ioaux_master_bridge,ed_sim_ddr3_altera_avalon_mm_bridge_2001_k2bg7dq
ed_sim_ddr3.ddr3.cal_slave_component.ioaux_soft_ram,ed_sim_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq
ed_sim_ddr3.ddr3.cal_slave_component.mm_interconnect_0,ed_sim_ddr3_altera_mm_interconnect_1920_trcm3ta
ed_sim_ddr3.ddr3.cal_slave_component.mm_interconnect_0.ioaux_master_bridge_m0_translator,ed_sim_ddr3_altera_merlin_master_translator_191_g7h47bq
ed_sim_ddr3.ddr3.cal_slave_component.mm_interconnect_0.ioaux_soft_ram_s1_translator,ed_sim_ddr3_altera_merlin_slave_translator_191_x56fcki
ed_sim_ddr3.ddr3.cal_slave_component.rst_controller,altera_reset_controller
