$date
	Mon Jul 10 16:51:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! tbsum $end
$var wire 1 " tbcout $end
$var reg 1 # tba $end
$var reg 1 $ tbb $end
$var reg 1 % tbcin $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
1!
$end
#10
1"
0!
1%
#20
0%
1$
#30
1!
1%
#40
0"
0!
0%
0$
0#
#50
1!
1%
#60
0%
1$
#70
1"
0!
1%
#80
0"
0%
0$
