<stg><name>atan2_generic</name>


<trans_list>

<trans id="202" from="1" to="10">
<condition id="57">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="1" to="2">
<condition id="59">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="1" to="40">
<condition id="58">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="4">
<condition id="63">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="6">
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="40">
<condition id="68">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="3">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="6" to="7">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="7" to="8">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="8" to="9">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="9" to="40">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="11" to="12">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="13">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="13" to="14">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="14" to="15">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="15" to="16">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="16" to="17">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="17" to="18">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="18" to="19">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="19" to="20">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="20" to="21">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="21" to="22">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="22" to="23">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="23" to="24">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="24" to="25">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="25" to="26">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="26" to="27">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="27" to="28">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="28" to="29">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="29" to="30">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="30" to="31">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="31" to="32">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="32" to="33">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="33" to="34">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="34" to="35">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="35" to="36">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="36" to="37">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="37" to="38">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="38" to="39">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="39" to="40">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind

]]></Node>
<StgValue><ssdm name="y_in_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
:2  %p_Val2_33 = bitcast double %x_in_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_33, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="52" op_0_bw="64">
<![CDATA[
:4  %loc_V_4 = trunc i64 %p_Val2_33 to i52

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:5  %p_Val2_34 = bitcast double %y_in_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %loc_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_34, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="52" op_0_bw="64">
<![CDATA[
:7  %loc_V_6 = trunc i64 %p_Val2_34 to i52

]]></Node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="11">
<![CDATA[
:8  %rhs_V = zext i11 %loc_V_5 to i12

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %r_V = add i12 27, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="11">
<![CDATA[
:10  %lhs_V = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %tmp_s = icmp ult i12 %r_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_s, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_18 = icmp eq i11 %loc_V_5, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_18, label %._crit_edge, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:0  %r_V_1 = sub i12 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="86" op_0_bw="86" op_1_bw="1" op_2_bw="52" op_3_bw="33">
<![CDATA[
_ifconv:3  %y_V = call i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33(i1 true, i52 %loc_V_6, i33 0)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:5  %tmp_19 = icmp eq i11 %loc_V, %loc_V_5

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:6  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %r_V_1, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:7  %tmp_20 = sub i12 0, %r_V_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:8  %sh_assign = select i1 %isNeg, i12 %tmp_20, i12 %r_V_1

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:9  %sh_assign_3_cast = sext i12 %sh_assign to i32

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="86" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp_24_cast = zext i32 %sh_assign_3_cast to i86

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:13  %tmp_23 = lshr i86 %y_V, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
_ifconv:14  %sel_tmp = select i1 %tmp_19, i86 %y_V, i86 %tmp_23

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="86" op_0_bw="86" op_1_bw="1" op_2_bw="52" op_3_bw="33">
<![CDATA[
_ifconv:1  %x_V = call i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33(i1 true, i52 %loc_V_4, i33 0)

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="89" op_0_bw="86">
<![CDATA[
_ifconv:2  %x_V_cast = zext i86 %x_V to i89

]]></Node>
<StgValue><ssdm name="x_V_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="89" op_0_bw="86">
<![CDATA[
_ifconv:4  %y_V_cast = zext i86 %y_V to i89

]]></Node>
<StgValue><ssdm name="y_V_cast"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="89" op_0_bw="32">
<![CDATA[
_ifconv:10  %tmp_21 = zext i32 %sh_assign_3_cast to i89

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ifconv:12  %tmp_22 = shl i89 %y_V_cast, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="89" op_0_bw="86">
<![CDATA[
_ifconv:15  %sel_tmp_cast = zext i86 %sel_tmp to i89

]]></Node>
<StgValue><ssdm name="sel_tmp_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %sel_tmp1 = xor i1 %tmp_19, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sel_tmp2 = and i1 %isNeg, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
_ifconv:18  %p_Val2_22_ph = select i1 %sel_tmp2, i89 %tmp_22, i89 %sel_tmp_cast

]]></Node>
<StgValue><ssdm name="p_Val2_22_ph"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:19  br label %"operator>>=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="86" op_0_bw="86" op_1_bw="0">
<![CDATA[
operator>>=.exit:0  %p_Val2_s = phi i86 [ %tz_V, %"operator>>.exit99.i" ], [ 0, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="89" op_0_bw="89" op_1_bw="0">
<![CDATA[
operator>>=.exit:1  %p_Val2_1 = phi i89 [ %ty_V, %"operator>>.exit99.i" ], [ %p_Val2_22_ph, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="89" op_0_bw="89" op_1_bw="0">
<![CDATA[
operator>>=.exit:2  %p_Val2_37 = phi i89 [ %tx_V, %"operator>>.exit99.i" ], [ %x_V_cast, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
operator>>=.exit:3  %sh_assign_2 = phi i7 [ %k, %"operator>>.exit99.i" ], [ 0, %_ifconv ]

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
operator>>=.exit:4  %exitcond_i = icmp eq i7 %sh_assign_2, -40

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator>>=.exit:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 88, i64 88, i64 88)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
operator>>=.exit:6  %k = add i7 %sh_assign_2, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator>>=.exit:7  br i1 %exitcond_i, label %"cordic_circ_v1<88, 1, 0, 0, 89, 4, 86, 1>.exit", label %"operator>>.exit99.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="89" op_0_bw="7">
<![CDATA[
operator>>.exit99.i:1  %tmp_25 = zext i7 %sh_assign_2 to i89

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
operator>>.exit99.i:2  %y_s_V = ashr i89 %p_Val2_1, %tmp_25

]]></Node>
<StgValue><ssdm name="y_s_V"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
operator>>.exit99.i:9  %x_s_V = ashr i89 %p_Val2_37, %tmp_25

]]></Node>
<StgValue><ssdm name="x_s_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
operator>>.exit99.i:16  %tmp_26 = zext i7 %sh_assign_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator>>.exit99.i:17  %cordic_ctab_table_12_1 = getelementptr [128 x i126]* @cordic_ctab_table_12, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="cordic_ctab_table_12_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="126" op_0_bw="7">
<![CDATA[
operator>>.exit99.i:18  %p_Val2_40 = load i126* %cordic_ctab_table_12_1, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="86" op_1_bw="86">
<![CDATA[
cordic_circ_v1<88, 1, 0, 0, 89, 4, 86, 1>.exit:0  %tmp_24 = icmp eq i86 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cordic_circ_v1<88, 1, 0, 0, 89, 4, 86, 1>.exit:1  br i1 %tmp_24, label %._crit_edge, label %._crit_edge117.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
._crit_edge117.i_ifconv:1  %tmp_28 = sub nsw i86 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="89" op_2_bw="32">
<![CDATA[
operator>>.exit99.i:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i89.i32(i89 %p_Val2_1, i32 88)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit99.i:3  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator>>.exit99.i:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
operator>>.exit99.i:5  %r_V_3_i = sub i89 %p_Val2_37, %y_s_V

]]></Node>
<StgValue><ssdm name="r_V_3_i"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
operator>>.exit99.i:6  %r_V_i = add i89 %p_Val2_37, %y_s_V

]]></Node>
<StgValue><ssdm name="r_V_i"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
operator>>.exit99.i:7  %tx_V = select i1 %tmp, i89 %r_V_3_i, i89 %r_V_i

]]></Node>
<StgValue><ssdm name="tx_V"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit99.i:8  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit99.i:10  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator>>.exit99.i:11  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
operator>>.exit99.i:12  %r_V_2_i = sub i89 %p_Val2_1, %x_s_V

]]></Node>
<StgValue><ssdm name="r_V_2_i"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
operator>>.exit99.i:13  %r_V_i1 = add i89 %p_Val2_1, %x_s_V

]]></Node>
<StgValue><ssdm name="r_V_i1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
operator>>.exit99.i:14  %ty_V = select i1 %tmp, i89 %r_V_i1, i89 %r_V_2_i

]]></Node>
<StgValue><ssdm name="ty_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit99.i:15  %rend54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="126" op_0_bw="7">
<![CDATA[
operator>>.exit99.i:18  %p_Val2_40 = load i126* %cordic_ctab_table_12_1, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="85" op_0_bw="85" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
operator>>.exit99.i:19  %p_Val2_2_cast = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_40, i32 41, i32 125)

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="126" op_2_bw="32">
<![CDATA[
operator>>.exit99.i:20  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_40, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="85" op_0_bw="1">
<![CDATA[
operator>>.exit99.i:21  %tmp_31_cast = zext i1 %tmp_77 to i85

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
operator>>.exit99.i:22  %p_Val2_42 = add i85 %tmp_31_cast, %p_Val2_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="86" op_0_bw="85">
<![CDATA[
operator>>.exit99.i:23  %p_Val2_43_cast = zext i85 %p_Val2_42 to i86

]]></Node>
<StgValue><ssdm name="p_Val2_43_cast"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit99.i:24  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator>>.exit99.i:25  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
operator>>.exit99.i:26  %r_V_4_i = sub i86 %p_Val2_s, %p_Val2_43_cast

]]></Node>
<StgValue><ssdm name="r_V_4_i"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
operator>>.exit99.i:27  %r_V_i2 = add i86 %p_Val2_s, %p_Val2_43_cast

]]></Node>
<StgValue><ssdm name="r_V_i2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
operator>>.exit99.i:28  %tz_V = select i1 %tmp, i86 %r_V_4_i, i86 %r_V_i2

]]></Node>
<StgValue><ssdm name="tz_V"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit99.i:29  %rend59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
operator>>.exit99.i:30  br label %"operator>>=.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="86" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:0  %isneg = call i1 @_ssdm_op_BitSelect.i1.i86.i32(i86 %p_Val2_s, i32 85)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
._crit_edge117.i_ifconv:2  %tmp_187_s = select i1 %isneg, i86 %tmp_28, i86 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_187_s"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="63" op_0_bw="63" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:4  %tmp_16 = call i63 @_ssdm_op_PartSelect.i63.i86.i32.i32(i86 %tmp_187_s, i32 23, i32 85)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge117.i_ifconv:5  %p_Result_s = sext i63 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
._crit_edge117.i_ifconv:6  %tmp_29 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:7  %tmp_79 = trunc i64 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge117.i_ifconv:8  %tmp_31 = icmp eq i63 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="23" op_1_bw="86" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:9  %p_Result_5 = call i23 @_ssdm_op_PartSelect.i23.i86.i32.i32(i86 %tmp_187_s, i32 22, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="23" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:10  %p_Result_39 = call i64 @llvm.part.set.i64.i23(i64 -1, i23 %p_Result_5, i32 63, i32 41)

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
._crit_edge117.i_ifconv:11  %tmp_32 = call i64 @llvm.ctlz.i64(i64 %p_Result_39, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:12  %tmp_80 = trunc i64 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:13  %NZeros = add nsw i32 %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:14  %NZeros_i_1_i = select i1 %tmp_31, i32 %NZeros, i32 %tmp_79

]]></Node>
<StgValue><ssdm name="NZeros_i_1_i"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:16  %tmp_81 = trunc i32 %NZeros_i_1_i to i11

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:15  %j = sub nsw i32 86, %NZeros_i_1_i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:18  %tmp_34 = icmp eq i32 %NZeros_i_1_i, 86

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:20  %tmp_35 = icmp sgt i32 %j, 52

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:21  %tmp_36 = add nsw i32 -52, %j

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:22  %tmp_37 = select i1 %tmp_35, i32 %tmp_36, i32 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:23  %tmp_38 = add nsw i32 -1, %j

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:24  %tmp_82 = icmp ugt i32 %tmp_37, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:25  %tmp_83 = trunc i32 %tmp_37 to i7

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:26  %tmp_84 = trunc i32 %tmp_38 to i7

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="87" op_0_bw="86">
<![CDATA[
._crit_edge117.i_ifconv:3  %tmp_V = sext i86 %tmp_187_s to i87

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="87" op_0_bw="87" op_1_bw="87" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:27  %tmp_85 = call i87 @llvm.part.select.i87(i87 %tmp_V, i32 86, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:28  %tmp_86 = sub i7 %tmp_83, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:29  %tmp_87 = sub i7 -42, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:30  %tmp_88 = sub i7 %tmp_84, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:31  %tmp_89 = select i1 %tmp_82, i7 %tmp_86, i7 %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="87" op_0_bw="1" op_1_bw="87" op_2_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:32  %tmp_90 = select i1 %tmp_82, i87 %tmp_85, i87 %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:33  %tmp_91 = select i1 %tmp_82, i7 %tmp_87, i7 %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:34  %tmp_92 = sub i7 -42, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="87" op_0_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:35  %tmp_93 = zext i7 %tmp_91 to i87

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:37  %tmp_95 = lshr i87 %tmp_90, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:41  %tmp_39 = icmp slt i32 %j, 52

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:42  %tmp_40 = sub nsw i32 52, %j

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge117.i_ifconv:17  %p_Repl2_27_trunc = sub i11 -1024, %tmp_81

]]></Node>
<StgValue><ssdm name="p_Repl2_27_trunc"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge117.i_ifconv:19  %p_Result_40 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_27_trunc, i52 0)

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="87" op_0_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:36  %tmp_94 = zext i7 %tmp_92 to i87

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:38  %tmp_96 = lshr i87 -1, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:39  %p_Result_s_53 = and i87 %tmp_95, %tmp_96

]]></Node>
<StgValue><ssdm name="p_Result_s_53"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="52" op_0_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:40  %man_V = trunc i87 %p_Result_s_53 to i52

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:43  %tmp_41 = select i1 %tmp_39, i32 %tmp_40, i32 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="52" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:44  %tmp_42 = zext i32 %tmp_41 to i52

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge117.i_ifconv:45  %man_V_2 = shl i52 %man_V, %tmp_42

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge117.i_ifconv:46  %p_Result_41 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_27_trunc, i52 %man_V_2)

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:47  %res_V = select i1 %tmp_34, i64 %p_Result_40, i64 %p_Result_41

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:48  %dp = bitcast i64 %res_V to double

]]></Node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge117.i_ifconv:49  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="169" st_id="10" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="170" st_id="11" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="171" st_id="12" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="172" st_id="13" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="173" st_id="14" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="174" st_id="15" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="175" st_id="16" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="176" st_id="17" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="177" st_id="18" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="178" st_id="19" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="179" st_id="20" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="180" st_id="21" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="181" st_id="22" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="182" st_id="23" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="183" st_id="24" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="184" st_id="25" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="185" st_id="26" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="187" st_id="28" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="188" st_id="29" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="190" st_id="31" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="191" st_id="32" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="192" st_id="33" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="194" st_id="35" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="195" st_id="36" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="196" st_id="37" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="197" st_id="38" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="198" st_id="39" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_i = fdiv double %y_in_read, %x_in_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="199" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge:0  %p_s = phi double [ %tmp_i, %1 ], [ 0.000000e+00, %2 ], [ %dp, %._crit_edge117.i_ifconv ], [ 0.000000e+00, %"cordic_circ_v1<88, 1, 0, 0, 89, 4, 86, 1>.exit" ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="201" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge:1  ret double %p_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
