Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:12:45 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:12:45 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: inB[23] (input port clocked by clk)
  Endpoint: inst1/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                             50.00      50.00 r
  inB[23] (in)                                            0.00      0.00      50.00 r
  inB[23] (net)                                 4                   0.00      50.00 r
  inst0/right[23] (Add_IN_WIDTH32_OUT_WIDTH32)                      0.00      50.00 r
  inst0/right[23] (net)                                             0.00      50.00 r
  inst0/add_130/B[23] (Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0)     0.00     50.00 r
  inst0/add_130/B[23] (net)                                         0.00      50.00 r
  inst0/add_130/U212/Z (SC7P5T_OR2X1_CSC28L)             15.50     22.72      72.72 r
  inst0/add_130/n199 (net)                      2                   0.00      72.72 r
  inst0/add_130/U34/Z (SC7P5T_INVX2_CSC28L)               8.82     14.68      87.40 f
  inst0/add_130/n191 (net)                      3                   0.00      87.40 f
  inst0/add_130/U33/Z (SC7P5T_OR3X6_CSC28L)              10.66     38.24     125.64 f
  inst0/add_130/n108 (net)                      9                   0.00     125.64 f
  inst0/add_130/U61/Z (SC7P5T_CKINVX2_CSC28L)             6.51     11.35     136.99 r
  inst0/add_130/n177 (net)                      1                   0.00     136.99 r
  inst0/add_130/U5/Z (SC7P5T_CKND2X2_CSC28L)              8.23     10.92     147.91 f
  inst0/add_130/n173 (net)                      1                   0.00     147.91 f
  inst0/add_130/U180/Z (SC7P5T_OAI311X3_CSC28L)          17.86     26.75     174.66 r
  inst0/add_130/n170 (net)                      1                   0.00     174.66 r
  inst0/add_130/U21/Z (SC7P5T_OR2X4_A_CSC28L)             6.52     24.81     199.47 r
  inst0/add_130/n2 (net)                        2                   0.00     199.47 r
  inst0/add_130/U171/Z (SC7P5T_NR2X2_MR_CSC28L)           6.71      9.37     208.85 f
  inst0/add_130/n133 (net)                      3                   0.00     208.85 f
  inst0/add_130/U23/Z (SC7P5T_NR2X1_MR_CSC28L)           10.68     14.15     223.00 r
  inst0/add_130/n150 (net)                      1                   0.00     223.00 r
  inst0/add_130/U104/Z (SC7P5T_NR2X1_CSC28L)             13.65     16.34     239.33 f
  inst0/add_130/n148 (net)                      1                   0.00     239.33 f
  inst0/add_130/U337/Z (SC7P5T_XNR2X2_CSC28L)             6.64     38.81     278.15 r
  inst0/add_130/SUM[28] (net)                   1                   0.00     278.15 r
  inst0/add_130/SUM[28] (Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0)     0.00   278.15 r
  inst0/out[28] (net)                                               0.00     278.15 r
  inst0/out[28] (Add_IN_WIDTH32_OUT_WIDTH32)                        0.00     278.15 r
  inst0_out[28] (net)                                               0.00     278.15 r
  inst1/in[28] (Register_WIDTH32_3)                                 0.00     278.15 r
  inst1/in[28] (net)                                                0.00     278.15 r
  inst1/U19/Z (SC7P5T_INVX1_CSC28L)                       4.68      8.20     286.35 f
  inst1/n64 (net)                               1                   0.00     286.35 f
  inst1/U18/Z (SC7P5T_AO22IA1A2X1_CSC28L)                17.03     14.47     300.82 r
  inst1/n31 (net)                               1                   0.00     300.82 r
  inst1/out_reg[28]/D (SC7P5T_DFFQX2_CSC28L)             17.03      0.00     300.82 r
  data arrival time                                                          300.82

  clock clk (rise edge)                                           333.00     333.00
  clock network delay (ideal)                                       0.00     333.00
  inst1/out_reg[28]/CLK (SC7P5T_DFFQX2_CSC28L)                      0.00     333.00 r
  library setup time                                              -32.17     300.83
  data required time                                                         300.83
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         300.83
  data arrival time                                                         -300.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


1
 
****************************************
Report : area
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:12:45 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1002
Number of nets:                          2115
Number of cells:                         1175
Number of combinational cells:           1017
Number of sequential cells:               140
Number of macros/black boxes:               0
Number of buf/inv:                        239
Number of references:                       8

Combinational area:                414.746401
Buf/Inv area:                       43.778400
Noncombinational area:             194.879994
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   609.626396
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ----------------------------------------
main                               609.6264    100.0   11.9712     0.0000  0.0000  main
go0                                 12.0408      2.0    0.3480     0.0000  0.0000  fsm_3_1
go0/r                                3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_5
go0/r0                               3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_4
go0/r1                               3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_3
inst0                              148.3872     24.3    0.1392     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32
inst0/add_130                      148.2480     24.3  148.2480     0.0000  0.0000  Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0
inst1                               68.2776     11.2   23.7336    44.5440  0.0000  Register_WIDTH32_3
inst2                              286.3344     47.0   11.9712     0.0000  0.0000  comp3
inst2/ev00                          12.0408      2.0    0.3480     0.0000  0.0000  fsm_3_0
inst2/ev00/r                         3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_2
inst2/ev00/r0                        3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_1
inst2/ev00/r1                        3.8976      0.6    1.1136     2.7840  0.0000  std_reg_WIDTH1_0
inst2/inst0                        130.1520     21.3    0.1392     0.0000  0.0000  Sub_IN_WIDTH32_OUT_WIDTH32
inst2/inst0/sub_141                130.0128     21.3  130.0128     0.0000  0.0000  Sub_IN_WIDTH32_OUT_WIDTH32_DW01_sub_J1_0
inst2/inst1                         68.3472     11.2   23.8032    44.5440  0.0000  Register_WIDTH32_1
inst2/inst2                         63.8232     10.5   19.2792    44.5440  0.0000  Register_WIDTH32_0
inst3                               63.8232     10.5   19.2792    44.5440  0.0000  Register_WIDTH32_2
inst4                               18.7920      3.1   18.7920     0.0000  0.0000  Mux_WIDTH32
--------------------------------  ---------  -------  --------  ---------  ------  ----------------------------------------
Total                                                 414.7464   194.8800  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:12:48 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
main                                      0.137    1.134    0.256    1.271 100.0
  inst4 (Mux_WIDTH32)                  4.29e-03 5.91e-03 5.97e-03 1.02e-02   0.8
  inst3 (Register_WIDTH32_2)           6.67e-03    0.217 2.37e-02    0.223  17.6
  inst2 (comp3)                        6.18e-02    0.559    0.118    0.620  48.8
    inst2 (Register_WIDTH32_0)         6.97e-03    0.217 2.37e-02    0.224  17.6
    inst1 (Register_WIDTH32_1)         1.09e-02    0.221 2.57e-02    0.232  18.3
    inst0 (Sub_IN_WIDTH32_OUT_WIDTH32) 4.04e-02 7.45e-02 5.66e-02    0.115   9.0
      sub_141 (Sub_IN_WIDTH32_OUT_WIDTH32_DW01_sub_J1_0) 4.04e-02 7.45e-02 5.66e-02    0.115   9.0
    ev00 (fsm_3_0)                     8.11e-04 3.99e-02 4.80e-03 4.07e-02   3.2
      r1 (std_reg_WIDTH1_0)            2.05e-04 1.32e-02 1.58e-03 1.34e-02   1.1
      r0 (std_reg_WIDTH1_1)            2.94e-04 1.33e-02 1.58e-03 1.36e-02   1.1
      r (std_reg_WIDTH1_2)             2.69e-04 1.32e-02 1.49e-03 1.35e-02   1.1
  inst1 (Register_WIDTH32_3)           1.12e-02    0.221 2.59e-02    0.232  18.3
  inst0 (Add_IN_WIDTH32_OUT_WIDTH32)   5.05e-02 8.56e-02 6.99e-02    0.136  10.7
    add_130 (Add_IN_WIDTH32_OUT_WIDTH32_DW01_add_J2_0) 5.05e-02 8.56e-02 6.99e-02    0.136  10.7
  go0 (fsm_3_1)                        9.27e-04 4.00e-02 4.89e-03 4.09e-02   3.2
    r1 (std_reg_WIDTH1_3)              2.05e-04 1.32e-02 1.58e-03 1.34e-02   1.1
    r0 (std_reg_WIDTH1_4)              2.94e-04 1.33e-02 1.58e-03 1.36e-02   1.1
    r (std_reg_WIDTH1_5)               3.01e-04 1.33e-02 1.58e-03 1.36e-02   1.1
1
 
****************************************
Report : saif
Design : main
Version: Q-2019.12-SP5-1
Date   : Tue Aug 19 23:12:48 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          68(49.64%)        69(50.36%)         137
 Ports        0(0.00%)          68(68.00%)        32(32.00%)         100
 Pins         0(0.00%)          0(0.00%)          104(100.00%)       104
--------------------------------------------------------------------------------
1
