$date
  Tue May 28 09:29:10 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 2 ! data[1:0] $end
$var reg 1 " enable $end
$var reg 1 # address $end
$var reg 1 $ out_value $end
$scope module uut $end
$var reg 2 % data[1:0] $end
$var reg 1 & enable $end
$var reg 1 ' address $end
$var reg 1 ( out_value $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
0"
0#
X$
b00 %
0&
0'
X(
#1000000
b01 !
b01 %
#2000000
b10 !
b10 %
#3000000
b11 !
b11 %
#4000000
b00 !
1#
b00 %
1'
#5000000
b01 !
0#
b01 %
0'
#6000000
b10 !
b10 %
#7000000
b11 !
b11 %
#8000000
b00 !
1"
0$
b00 %
1&
0(
#9000000
b01 !
1$
b01 %
1(
#10000000
b10 !
0$
b10 %
0(
#11000000
b11 !
1$
b11 %
1(
#12000000
b00 !
1#
0$
b00 %
1'
0(
#13000000
b01 !
b01 %
#14000000
b10 !
1$
b10 %
1(
#15000000
b11 !
b11 %
#16000000
