---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
           2 Input      1 Bit         XORs := 5     
+---Registers : 
                        3 Bit    Registers := 3     
                        1 Bit    Registers := 1     
+---Muxes : 
           8 Input    7 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2985.805 ; gain = 343.383 ; free physical = 9155 ; free virtual = 19365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3593.840 ; gain = 951.418 ; free physical = 8629 ; free virtual = 18839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3593.840 ; gain = 951.418 ; free physical = 8629 ; free virtual = 18839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3603.855 ; gain = 961.434 ; free physical = 8621 ; free virtual = 18831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |    21|
|5     |LUT4 |     1|
|6     |LUT6 |     2|
|7     |FDRE |    10|
|8     |IBUF |     8|
|9     |OBUF |    22|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3773.668 ; gain = 1002.496 ; free physical = 8479 ; free virtual = 18698
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3773.668 ; gain = 1131.246 ; free physical = 8479 ; free virtual = 18698
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3773.668 ; gain = 0.000 ; free physical = 8652 ; free virtual = 18871
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3773.668 ; gain = 0.000 ; free physical = 8672 ; free virtual = 18880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances

Synth Design complete | Checksum: 268bdbf1
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 16 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3773.668 ; gain = 2287.238 ; free physical = 8684 ; free virtual = 18887
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2892.223; main = 2892.223; forked = 266.636
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4331.055; main = 3755.867; forked = 919.031
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3779.875 ; gain = 0.000 ; free physical = 8688 ; free virtual = 18891
INFO: [Common 17-1381] The checkpoint '/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 15:40:48 2025...
[Fri Sep  5 15:40:58 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1569.914 ; gain = 0.000 ; free physical = 11521 ; free virtual = 21699
# launch_runs impl_1 to_step write_bitstream
WARNING: [Vivado 12-821] No runs matched 'to_step'
WARNING: [Vivado 12-821] No runs matched 'write_bitstream'
[Fri Sep  5 15:40:58 2025] Launched impl_1...
Run output will be captured here: /home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Sep  5 15:40:58 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep  5 15:41:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.676 ; gain = 0.000 ; free physical = 9806 ; free virtual = 19984
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/top_0/inst/adder_i'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:4]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/top_0/inst/display_a'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:12]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/top_0/inst/display_b'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/top_0/inst/display_sum'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc:28]
Finished Parsing XDC File [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/floorplanning.xdc]
Parsing XDC File [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_p'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_n'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'design_1_i/rst_clk_wiz_100M/U0' in current context, where current instance = '' and current design = 'design_1' [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:3]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:4]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'design_1_i/vio_0' in current context, where current instance = '' and current design = 'design_1' [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:6]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter {NAME =~ "*probe_in_reg_reg*"}]'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:7]
WARNING: [Vivado 12-180] No cells matched '*'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*data_int_sync1_reg*"}]'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*Hold_probe_in*" &&  IS_SEQUENTIAL }'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~  "*Hold_probe_in*" &&  IS_SEQUENTIAL }]'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*PROBE_IN_INST/probe_in_reg*" && IS_SEQUENTIAL}'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CE -of_objects [get_cells -hierarchical -filter { NAME =~  "*PROBE_IN_INST/probe_in_reg*" && IS_SEQUENTIAL}]'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_n'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_n'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_n'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_p'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_p'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_300mhz_clk_p'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2913.453 ; gain = 0.000 ; free physical = 9628 ; free virtual = 19806
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances

7 Infos, 27 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.453 ; gain = 1426.668 ; free physical = 9628 ; free virtual = 19806
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3159.242 ; gain = 245.789 ; free physical = 9534 ; free virtual = 19713

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18969c2a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3421.574 ; gain = 262.332 ; free physical = 9338 ; free virtual = 19527

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18969c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18969c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Phase 1 Initialization | Checksum: 18969c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18969c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18969c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Phase 2 Timer Update And Timing Data Collection | Checksum: 18969c2a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Retarget | Checksum: 1cfb1b341
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Constant propagation | Checksum: 1cfb1b341
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Phase 5 Sweep | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3753.496 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Sweep | Checksum: 1cfb1b341
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202
BUFG optimization | Checksum: 1cfb1b341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202
Shift Register Optimization | Checksum: 1cfb1b341
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202
Post Processing Netlist | Checksum: 1cfb1b341
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.512 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202
Phase 9 Finalization | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.512 ; gain = 32.016 ; free physical = 9024 ; free virtual = 19202

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.512 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.512 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.512 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
Ending Netlist Obfuscation Task | Checksum: 1cfb1b341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.512 ; gain = 0.000 ; free physical = 9024 ; free virtual = 19202
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 27 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3901.816 ; gain = 0.000 ; free physical = 8867 ; free virtual = 19045
INFO: [Common 17-1381] The checkpoint '/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3904.785 ; gain = 0.000 ; free physical = 8839 ; free virtual = 19017
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18977efa9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3904.785 ; gain = 0.000 ; free physical = 8839 ; free virtual = 19017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3904.785 ; gain = 0.000 ; free physical = 8839 ; free virtual = 19017

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 241e89ba7

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3904.785 ; gain = 0.000 ; free physical = 8838 ; free virtual = 19016

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2d03124be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3964.801 ; gain = 60.016 ; free physical = 8743 ; free virtual = 18931

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2d03124be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3964.801 ; gain = 60.016 ; free physical = 8743 ; free virtual = 18931
Phase 1 Placer Initialization | Checksum: 2d03124be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3964.801 ; gain = 60.016 ; free physical = 8743 ; free virtual = 18931

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 282b326aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3964.801 ; gain = 60.016 ; free physical = 8743 ; free virtual = 18931

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 282b326aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3964.801 ; gain = 60.016 ; free physical = 8743 ; free virtual = 18931

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 282b326aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.781 ; gain = 554.996 ; free physical = 8212 ; free virtual = 18389

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 282b326aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.781 ; gain = 554.996 ; free physical = 8212 ; free virtual = 18389
Phase 2.1.1 Partition Driven Placement | Checksum: 282b326aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.781 ; gain = 554.996 ; free physical = 8212 ; free virtual = 18389
Phase 2.1 Floorplanning | Checksum: 282b326aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.781 ; gain = 554.996 ; free physical = 8212 ; free virtual = 18389

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 282b326aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.781 ; gain = 554.996 ; free physical = 8212 ; free virtual = 18389

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 282b326aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4459.781 ; gain = 554.996 ; free physical = 8212 ; free virtual = 18389

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 326a2e570

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4596.812 ; gain = 692.027 ; free physical = 8139 ; free virtual = 18326

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 2df380e6e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8149 ; free virtual = 18327
Phase 2 Global Placement | Checksum: 2df380e6e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8149 ; free virtual = 18327

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2df380e6e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8158 ; free virtual = 18336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2df380e6e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8158 ; free virtual = 18336

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 315bb3a45

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8160 ; free virtual = 18337

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 3228e9e32

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8160 ; free virtual = 18337
Phase 3.3.2 Slice Area Swap | Checksum: 3228e9e32

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8160 ; free virtual = 18337
Phase 3.3 Small Shape DP | Checksum: 2e6e5cbff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8160 ; free virtual = 18337

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2e6e5cbff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8166 ; free virtual = 18344

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2e6e5cbff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8166 ; free virtual = 18344
Phase 3 Detail Placement | Checksum: 2e6e5cbff

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8166 ; free virtual = 18344

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2e6e5cbff

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 4599.812 ; gain = 695.027 ; free physical = 8183 ; free virtual = 18356
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8180 ; free virtual = 18347

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2078da603

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 704.027 ; free physical = 8180 ; free virtual = 18347

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2078da603

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 704.027 ; free physical = 8180 ; free virtual = 18347
Phase 4.3 Placer Reporting | Checksum: 2078da603

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 704.027 ; free physical = 8180 ; free virtual = 18347

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8180 ; free virtual = 18347

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 704.027 ; free physical = 8180 ; free virtual = 18347
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b31f149

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 704.027 ; free physical = 8180 ; free virtual = 18347
Ending Placer Task | Checksum: 106d3d1e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 704.027 ; free physical = 8180 ; free virtual = 18347
48 Infos, 28 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4608.812 ; gain = 706.996 ; free physical = 8180 ; free virtual = 18347
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8164 ; free virtual = 18330
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8154 ; free virtual = 18321
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8153 ; free virtual = 18320
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8153 ; free virtual = 18320
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8153 ; free virtual = 18320
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8153 ; free virtual = 18321
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8153 ; free virtual = 18321
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8149 ; free virtual = 18319
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4608.812 ; gain = 0.000 ; free physical = 8149 ; free virtual = 18320
INFO: [Common 17-1381] The checkpoint '/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4937.305 ; gain = 328.492 ; free physical = 7897 ; free virtual = 18064
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 28 Warnings, 17 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4937.305 ; gain = 328.492 ; free physical = 7897 ; free virtual = 18064
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18064
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18064
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18064
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18064
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18064
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18067
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7897 ; free virtual = 18067
INFO: [Common 17-1381] The checkpoint '/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de423713 ConstDB: 0 ShapeSum: b6a534d RouteDB: 1d274786
Nodegraph reading from file.  Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7904 ; free virtual = 18072
Post Restoration Checksum: NetGraph: 81b53b0e | NumContArr: b19bbbfc | Constraints: 99d9066 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ff97820d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7896 ; free virtual = 18065

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ff97820d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7882 ; free virtual = 18050

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ff97820d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7882 ; free virtual = 18050

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 22efce34b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7874 ; free virtual = 18043

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22efce34b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7873 ; free virtual = 18042

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22efce34b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7873 ; free virtual = 18042

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1430807ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047
Phase 4 Initial Routing | Checksum: 1430807ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047
Phase 5 Rip-up And Reroute | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047
Phase 7 Post Hold Fix | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.005546 %
  Global Horizontal Routing Utilization  = 0.000467291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 25.3521%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.89573%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 1.92308%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 11 Resolve XTalk

Skipping xtalk assignment for non timing driven mode.
Phase 11 Resolve XTalk | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 14bc9096f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7878 ; free virtual = 18047
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
Total Elapsed time in route_design: 3.91 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: aefbcb68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7879 ; free virtual = 18047
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: aefbcb68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4937.305 ; gain = 0.000 ; free physical = 7879 ; free virtual = 18047

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 28 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 30 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4989.398 ; gain = 52.094 ; free physical = 7866 ; free virtual = 18044
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7865 ; free virtual = 18044
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7865 ; free virtual = 18044
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7865 ; free virtual = 18044
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7865 ; free virtual = 18045
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7865 ; free virtual = 18045
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7864 ; free virtual = 18046
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4989.398 ; gain = 0.000 ; free physical = 7864 ; free virtual = 18046
INFO: [Common 17-1381] The checkpoint '/home/arthur/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder/project1/project1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 15:41:59 2025...
[Fri Sep  5 15:42:10 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.81 ; elapsed = 00:01:12 . Memory (MB): peak = 1569.914 ; gain = 0.000 ; free physical = 11561 ; free virtual = 21731
# open_hw_manager
# connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-19:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 15:42:12 2025...
arthur@desktop-arthur:~/personal_projects/FPGA_masterclass/project_and_non_project_mode/Adder$ 