#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 16 22:57:57 2022
# Process ID: 11088
# Current directory: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_QA_0_2_synth_1
# Command line: vivado.exe -log simulate_QA_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simulate_QA_0_2.tcl
# Log file: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_QA_0_2_synth_1/simulate_QA_0_2.vds
# Journal file: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_QA_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source simulate_QA_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1449.289 ; gain = 86.812
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top simulate_QA_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12436
WARNING: [Synth 8-6901] identifier 'R_reg0' is used before its declaration [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v:69]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simulate_QA_0_2' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_2/synth/simulate_QA_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'QA' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux4to1_32bit' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1_32bit' (1#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v:58]
INFO: [Synth 8-6157] synthesizing module 'multiply' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v:12]
INFO: [Synth 8-6157] synthesizing module 'r_shift' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v:33]
INFO: [Synth 8-6155] done synthesizing module 'r_shift' (2#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v:33]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (3#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v:12]
INFO: [Synth 8-6155] done synthesizing module 'QA' (4#1) [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v:12]
INFO: [Synth 8-6155] done synthesizing module 'simulate_QA_0_2' (5#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_2/synth/simulate_QA_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2042.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2042.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2042.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:27 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT2   |    89|
|3     |LUT3   |    30|
|4     |LUT4   |    32|
|5     |LUT5   |     4|
|6     |LUT6   |   182|
|7     |FDRE   |   547|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 2042.508 ; gain = 227.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:31 . Memory (MB): peak = 2042.508 ; gain = 227.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:37 . Memory (MB): peak = 2042.508 ; gain = 227.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2042.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8738fe4f
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:57 . Memory (MB): peak = 2042.508 ; gain = 565.379
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_QA_0_2_synth_1/simulate_QA_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP simulate_QA_0_2, cache-ID = 33e5cab1d45e6f76
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_QA_0_2_synth_1/simulate_QA_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simulate_QA_0_2_utilization_synth.rpt -pb simulate_QA_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 23:00:37 2022...
