<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › pxa2xx-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pxa2xx-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/mach-pxa/include/mach/pxa2xx-regs.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Taken from pxa-regs.h by Russell King</span>
<span class="cm"> *</span>
<span class="cm"> *  Author:	Nicolas Pitre</span>
<span class="cm"> *  Copyright:	MontaVista Software Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __PXA2XX_REGS_H</span>
<span class="cp">#define __PXA2XX_REGS_H</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Power Manager</span>
<span class="cm"> */</span>

<span class="cp">#define PMCR		__REG(0x40F00000)  </span><span class="cm">/* Power Manager Control Register */</span><span class="cp"></span>
<span class="cp">#define PSSR		__REG(0x40F00004)  </span><span class="cm">/* Power Manager Sleep Status Register */</span><span class="cp"></span>
<span class="cp">#define PSPR		__REG(0x40F00008)  </span><span class="cm">/* Power Manager Scratch Pad Register */</span><span class="cp"></span>
<span class="cp">#define PWER		__REG(0x40F0000C)  </span><span class="cm">/* Power Manager Wake-up Enable Register */</span><span class="cp"></span>
<span class="cp">#define PRER		__REG(0x40F00010)  </span><span class="cm">/* Power Manager GPIO Rising-Edge Detect Enable Register */</span><span class="cp"></span>
<span class="cp">#define PFER		__REG(0x40F00014)  </span><span class="cm">/* Power Manager GPIO Falling-Edge Detect Enable Register */</span><span class="cp"></span>
<span class="cp">#define PEDR		__REG(0x40F00018)  </span><span class="cm">/* Power Manager GPIO Edge Detect Status Register */</span><span class="cp"></span>
<span class="cp">#define PCFR		__REG(0x40F0001C)  </span><span class="cm">/* Power Manager General Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PGSR0		__REG(0x40F00020)  </span><span class="cm">/* Power Manager GPIO Sleep State Register for GP[31-0] */</span><span class="cp"></span>
<span class="cp">#define PGSR1		__REG(0x40F00024)  </span><span class="cm">/* Power Manager GPIO Sleep State Register for GP[63-32] */</span><span class="cp"></span>
<span class="cp">#define PGSR2		__REG(0x40F00028)  </span><span class="cm">/* Power Manager GPIO Sleep State Register for GP[84-64] */</span><span class="cp"></span>
<span class="cp">#define PGSR3		__REG(0x40F0002C)  </span><span class="cm">/* Power Manager GPIO Sleep State Register for GP[118-96] */</span><span class="cp"></span>
<span class="cp">#define RCSR		__REG(0x40F00030)  </span><span class="cm">/* Reset Controller Status Register */</span><span class="cp"></span>

<span class="cp">#define PSLR		__REG(0x40F00034)	</span><span class="cm">/* Power Manager Sleep Config Register */</span><span class="cp"></span>
<span class="cp">#define PSTR		__REG(0x40F00038)	</span><span class="cm">/* Power Manager Standby Config Register */</span><span class="cp"></span>
<span class="cp">#define PSNR		__REG(0x40F0003C)	</span><span class="cm">/* Power Manager Sense Config Register */</span><span class="cp"></span>
<span class="cp">#define PVCR		__REG(0x40F00040)	</span><span class="cm">/* Power Manager VoltageControl Register */</span><span class="cp"></span>
<span class="cp">#define PKWR		__REG(0x40F00050)	</span><span class="cm">/* Power Manager KB Wake-up Enable Reg */</span><span class="cp"></span>
<span class="cp">#define PKSR		__REG(0x40F00054)	</span><span class="cm">/* Power Manager KB Level-Detect Register */</span><span class="cp"></span>
<span class="cp">#define PCMD(x)	__REG2(0x40F00080, (x)&lt;&lt;2)</span>
<span class="cp">#define PCMD0	__REG(0x40F00080 + 0 * 4)</span>
<span class="cp">#define PCMD1	__REG(0x40F00080 + 1 * 4)</span>
<span class="cp">#define PCMD2	__REG(0x40F00080 + 2 * 4)</span>
<span class="cp">#define PCMD3	__REG(0x40F00080 + 3 * 4)</span>
<span class="cp">#define PCMD4	__REG(0x40F00080 + 4 * 4)</span>
<span class="cp">#define PCMD5	__REG(0x40F00080 + 5 * 4)</span>
<span class="cp">#define PCMD6	__REG(0x40F00080 + 6 * 4)</span>
<span class="cp">#define PCMD7	__REG(0x40F00080 + 7 * 4)</span>
<span class="cp">#define PCMD8	__REG(0x40F00080 + 8 * 4)</span>
<span class="cp">#define PCMD9	__REG(0x40F00080 + 9 * 4)</span>
<span class="cp">#define PCMD10	__REG(0x40F00080 + 10 * 4)</span>
<span class="cp">#define PCMD11	__REG(0x40F00080 + 11 * 4)</span>
<span class="cp">#define PCMD12	__REG(0x40F00080 + 12 * 4)</span>
<span class="cp">#define PCMD13	__REG(0x40F00080 + 13 * 4)</span>
<span class="cp">#define PCMD14	__REG(0x40F00080 + 14 * 4)</span>
<span class="cp">#define PCMD15	__REG(0x40F00080 + 15 * 4)</span>
<span class="cp">#define PCMD16	__REG(0x40F00080 + 16 * 4)</span>
<span class="cp">#define PCMD17	__REG(0x40F00080 + 17 * 4)</span>
<span class="cp">#define PCMD18	__REG(0x40F00080 + 18 * 4)</span>
<span class="cp">#define PCMD19	__REG(0x40F00080 + 19 * 4)</span>
<span class="cp">#define PCMD20	__REG(0x40F00080 + 20 * 4)</span>
<span class="cp">#define PCMD21	__REG(0x40F00080 + 21 * 4)</span>
<span class="cp">#define PCMD22	__REG(0x40F00080 + 22 * 4)</span>
<span class="cp">#define PCMD23	__REG(0x40F00080 + 23 * 4)</span>
<span class="cp">#define PCMD24	__REG(0x40F00080 + 24 * 4)</span>
<span class="cp">#define PCMD25	__REG(0x40F00080 + 25 * 4)</span>
<span class="cp">#define PCMD26	__REG(0x40F00080 + 26 * 4)</span>
<span class="cp">#define PCMD27	__REG(0x40F00080 + 27 * 4)</span>
<span class="cp">#define PCMD28	__REG(0x40F00080 + 28 * 4)</span>
<span class="cp">#define PCMD29	__REG(0x40F00080 + 29 * 4)</span>
<span class="cp">#define PCMD30	__REG(0x40F00080 + 30 * 4)</span>
<span class="cp">#define PCMD31	__REG(0x40F00080 + 31 * 4)</span>

<span class="cp">#define PCMD_MBC	(1&lt;&lt;12)</span>
<span class="cp">#define PCMD_DCE	(1&lt;&lt;11)</span>
<span class="cp">#define PCMD_LC	(1&lt;&lt;10)</span>
<span class="cm">/* FIXME:  PCMD_SQC need be checked.   */</span>
<span class="cp">#define PCMD_SQC	(3&lt;&lt;8)	</span><span class="cm">/* currently only bit 8 is changeable,</span>
<span class="cm">				   bit 9 should be 0 all day. */</span><span class="cp"></span>
<span class="cp">#define PVCR_VCSA	(0x1&lt;&lt;14)</span>
<span class="cp">#define PVCR_CommandDelay (0xf80)</span>
<span class="cp">#define PCFR_PI2C_EN	(0x1 &lt;&lt; 6)</span>

<span class="cp">#define PSSR_OTGPH	(1 &lt;&lt; 6)	</span><span class="cm">/* OTG Peripheral control Hold */</span><span class="cp"></span>
<span class="cp">#define PSSR_RDH	(1 &lt;&lt; 5)	</span><span class="cm">/* Read Disable Hold */</span><span class="cp"></span>
<span class="cp">#define PSSR_PH		(1 &lt;&lt; 4)	</span><span class="cm">/* Peripheral Control Hold */</span><span class="cp"></span>
<span class="cp">#define PSSR_STS	(1 &lt;&lt; 3)	</span><span class="cm">/* Standby Mode Status */</span><span class="cp"></span>
<span class="cp">#define PSSR_VFS	(1 &lt;&lt; 2)	</span><span class="cm">/* VDD Fault Status */</span><span class="cp"></span>
<span class="cp">#define PSSR_BFS	(1 &lt;&lt; 1)	</span><span class="cm">/* Battery Fault Status */</span><span class="cp"></span>
<span class="cp">#define PSSR_SSS	(1 &lt;&lt; 0)	</span><span class="cm">/* Software Sleep Status */</span><span class="cp"></span>

<span class="cp">#define PSLR_SL_ROD	(1 &lt;&lt; 20)	</span><span class="cm">/* Sleep-Mode/Depp-Sleep Mode nRESET_OUT Disable */</span><span class="cp"></span>

<span class="cp">#define PCFR_RO		(1 &lt;&lt; 15)	</span><span class="cm">/* RDH Override */</span><span class="cp"></span>
<span class="cp">#define PCFR_PO		(1 &lt;&lt; 14)	</span><span class="cm">/* PH Override */</span><span class="cp"></span>
<span class="cp">#define PCFR_GPROD	(1 &lt;&lt; 12)	</span><span class="cm">/* GPIO nRESET_OUT Disable */</span><span class="cp"></span>
<span class="cp">#define PCFR_L1_EN	(1 &lt;&lt; 11)	</span><span class="cm">/* Sleep Mode L1 converter Enable */</span><span class="cp"></span>
<span class="cp">#define PCFR_FVC	(1 &lt;&lt; 10)	</span><span class="cm">/* Frequency/Voltage Change */</span><span class="cp"></span>
<span class="cp">#define PCFR_DC_EN	(1 &lt;&lt; 7)	</span><span class="cm">/* Sleep/deep-sleep DC-DC Converter Enable */</span><span class="cp"></span>
<span class="cp">#define PCFR_PI2CEN	(1 &lt;&lt; 6)	</span><span class="cm">/* Enable PI2C controller */</span><span class="cp"></span>
<span class="cp">#define PCFR_GPR_EN	(1 &lt;&lt; 4)	</span><span class="cm">/* nRESET_GPIO Pin Enable */</span><span class="cp"></span>
<span class="cp">#define PCFR_DS		(1 &lt;&lt; 3)	</span><span class="cm">/* Deep Sleep Mode */</span><span class="cp"></span>
<span class="cp">#define PCFR_FS		(1 &lt;&lt; 2)	</span><span class="cm">/* Float Static Chip Selects */</span><span class="cp"></span>
<span class="cp">#define PCFR_FP		(1 &lt;&lt; 1)	</span><span class="cm">/* Float PCMCIA controls */</span><span class="cp"></span>
<span class="cp">#define PCFR_OPDE	(1 &lt;&lt; 0)	</span><span class="cm">/* 3.6864 MHz oscillator power-down enable */</span><span class="cp"></span>

<span class="cp">#define RCSR_GPR	(1 &lt;&lt; 3)	</span><span class="cm">/* GPIO Reset */</span><span class="cp"></span>
<span class="cp">#define RCSR_SMR	(1 &lt;&lt; 2)	</span><span class="cm">/* Sleep Mode */</span><span class="cp"></span>
<span class="cp">#define RCSR_WDR	(1 &lt;&lt; 1)	</span><span class="cm">/* Watchdog Reset */</span><span class="cp"></span>
<span class="cp">#define RCSR_HWR	(1 &lt;&lt; 0)	</span><span class="cm">/* Hardware Reset */</span><span class="cp"></span>

<span class="cp">#define PWER_GPIO(Nb)	(1 &lt;&lt; Nb)	</span><span class="cm">/* GPIO [0..15] wake-up enable     */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO0	PWER_GPIO (0)	</span><span class="cm">/* GPIO  [0] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO1	PWER_GPIO (1)	</span><span class="cm">/* GPIO  [1] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO2	PWER_GPIO (2)	</span><span class="cm">/* GPIO  [2] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO3	PWER_GPIO (3)	</span><span class="cm">/* GPIO  [3] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO4	PWER_GPIO (4)	</span><span class="cm">/* GPIO  [4] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO5	PWER_GPIO (5)	</span><span class="cm">/* GPIO  [5] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO6	PWER_GPIO (6)	</span><span class="cm">/* GPIO  [6] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO7	PWER_GPIO (7)	</span><span class="cm">/* GPIO  [7] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO8	PWER_GPIO (8)	</span><span class="cm">/* GPIO  [8] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO9	PWER_GPIO (9)	</span><span class="cm">/* GPIO  [9] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO10	PWER_GPIO (10)	</span><span class="cm">/* GPIO [10] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO11	PWER_GPIO (11)	</span><span class="cm">/* GPIO [11] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO12	PWER_GPIO (12)	</span><span class="cm">/* GPIO [12] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO13	PWER_GPIO (13)	</span><span class="cm">/* GPIO [13] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO14	PWER_GPIO (14)	</span><span class="cm">/* GPIO [14] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO15	PWER_GPIO (15)	</span><span class="cm">/* GPIO [15] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_RTC	0x80000000	</span><span class="cm">/* RTC alarm wake-up enable        */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * PXA2xx specific Core clock definitions</span>
<span class="cm"> */</span>
<span class="cp">#define CCCR		__REG(0x41300000)  </span><span class="cm">/* Core Clock Configuration Register */</span><span class="cp"></span>
<span class="cp">#define CCSR		__REG(0x4130000C)  </span><span class="cm">/* Core Clock Status Register */</span><span class="cp"></span>
<span class="cp">#define CKEN		__REG(0x41300004)  </span><span class="cm">/* Clock Enable Register */</span><span class="cp"></span>
<span class="cp">#define OSCC		__REG(0x41300008)  </span><span class="cm">/* Oscillator Configuration Register */</span><span class="cp"></span>

<span class="cp">#define CCCR_N_MASK	0x0380	</span><span class="cm">/* Run Mode Frequency to Turbo Mode Frequency Multiplier */</span><span class="cp"></span>
<span class="cp">#define CCCR_M_MASK	0x0060	</span><span class="cm">/* Memory Frequency to Run Mode Frequency Multiplier */</span><span class="cp"></span>
<span class="cp">#define CCCR_L_MASK	0x001f	</span><span class="cm">/* Crystal Frequency to Memory Frequency Multiplier */</span><span class="cp"></span>

<span class="cp">#define CKEN_AC97CONF   (31)    </span><span class="cm">/* AC97 Controller Configuration */</span><span class="cp"></span>
<span class="cp">#define CKEN_CAMERA	(24)	</span><span class="cm">/* Camera Interface Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP1	(23)	</span><span class="cm">/* SSP1 Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MEMC	(22)	</span><span class="cm">/* Memory Controller Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MEMSTK	(21)	</span><span class="cm">/* Memory Stick Host Controller */</span><span class="cp"></span>
<span class="cp">#define CKEN_IM		(20)	</span><span class="cm">/* Internal Memory Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_KEYPAD	(19)	</span><span class="cm">/* Keypad Interface Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USIM	(18)	</span><span class="cm">/* USIM Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MSL	(17)	</span><span class="cm">/* MSL Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_LCD	(16)	</span><span class="cm">/* LCD Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_PWRI2C	(15)	</span><span class="cm">/* PWR I2C Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_I2C	(14)	</span><span class="cm">/* I2C Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_FICP	(13)	</span><span class="cm">/* FICP Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_MMC	(12)	</span><span class="cm">/* MMC Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USB	(11)	</span><span class="cm">/* USB Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_ASSP	(10)	</span><span class="cm">/* ASSP (SSP3) Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_USBHOST	(10)	</span><span class="cm">/* USB Host Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_OSTIMER	(9)	</span><span class="cm">/* OS Timer Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_NSSP	(9)	</span><span class="cm">/* NSSP (SSP2) Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_I2S	(8)	</span><span class="cm">/* I2S Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_BTUART	(7)	</span><span class="cm">/* BTUART Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_FFUART	(6)	</span><span class="cm">/* FFUART Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_STUART	(5)	</span><span class="cm">/* STUART Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_HWUART	(4)	</span><span class="cm">/* HWUART Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP3	(4)	</span><span class="cm">/* SSP3 Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP	(3)	</span><span class="cm">/* SSP Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_SSP2	(3)	</span><span class="cm">/* SSP2 Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_AC97	(2)	</span><span class="cm">/* AC97 Unit Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_PWM1	(1)	</span><span class="cm">/* PWM1 Clock Enable */</span><span class="cp"></span>
<span class="cp">#define CKEN_PWM0	(0)	</span><span class="cm">/* PWM0 Clock Enable */</span><span class="cp"></span>

<span class="cp">#define OSCC_OON	(1 &lt;&lt; 1)	</span><span class="cm">/* 32.768kHz OON (write-once only bit) */</span><span class="cp"></span>
<span class="cp">#define OSCC_OOK	(1 &lt;&lt; 0)	</span><span class="cm">/* 32.768kHz OOK (read-only bit) */</span><span class="cp"></span>

<span class="cm">/* PWRMODE register M field values */</span>

<span class="cp">#define PWRMODE_IDLE		0x1</span>
<span class="cp">#define PWRMODE_STANDBY		0x2</span>
<span class="cp">#define PWRMODE_SLEEP		0x3</span>
<span class="cp">#define PWRMODE_DEEPSLEEP	0x7</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
