
---------- Begin Simulation Statistics ----------
simSeconds                                   0.035106                       # Number of seconds simulated (Second)
simTicks                                  35106021000                       # Number of ticks simulated (Tick)
finalTick                                 35106021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     32.48                       # Real time elapsed on the host (Second)
hostTickRate                               1080915994                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764368                       # Number of bytes of host memory used (Byte)
simInsts                                      9387386                       # Number of instructions simulated (Count)
simOps                                       13223863                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   289036                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     407160                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         35106021                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.739684                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.267402                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              9387431                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               13223910                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.739684                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.267402                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2490796                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          11805620                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4144877                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          754653                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        37658      0.28%      0.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      6910219     52.26%     52.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        12293      0.09%     52.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           42      0.00%     52.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       815107      6.16%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         8270      0.06%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           50      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           69      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       270336      2.04%     60.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       270336      2.04%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3321529     25.12%     88.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       467768      3.54%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       823348      6.23%     97.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       286885      2.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     13223910                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       493568                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       447494                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        46074                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       404464                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        89104                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        37812                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        37808                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        4850701                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4850701                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4850701                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4850701                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        48802                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           48802                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        48802                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          48802                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    905300000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    905300000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    905300000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    905300000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4899503                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4899503                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4899503                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4899503                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009961                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009961                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009961                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009961                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 18550.469243                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 18550.469243                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18550.469243                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18550.469243                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        40371                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             40371                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        48802                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        48802                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        48802                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        48802                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    807696000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    807696000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    807696000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    807696000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.009961                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.009961                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.009961                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.009961                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 16550.469243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 16550.469243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 16550.469243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 16550.469243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  48674                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4098784                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4098784                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        46094                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         46094                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    729817000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    729817000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4144878                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4144878                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.011121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.011121                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 15833.232091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 15833.232091                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        46094                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        46094                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    637629000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    637629000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.011121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.011121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 13833.232091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 13833.232091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       751917                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         751917                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2708                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2708                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    175483000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    175483000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       754625                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       754625                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003589                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003589                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 64801.698671                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 64801.698671                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2708                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2708                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    170067000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    170067000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003589                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003589                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 62801.698671                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 62801.698671                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           127.932936                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4899503                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              48802                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             100.395537                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   127.932936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999476                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999476                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           19646814                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          19646814                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns        75620                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 35106020.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        4899530                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      2490796                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        1958474                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2203863                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     11805620                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      15377102                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      9345259                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4899530                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6160844                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               9387431                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                13223910                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.267402                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             493568                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.014059                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       12227601                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12227601                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12227601                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12227601                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          571                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             571                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          571                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            571                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     44122000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     44122000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     44122000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     44122000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12228172                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12228172                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12228172                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12228172                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000047                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 77271.453590                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 77271.453590                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 77271.453590                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 77271.453590                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          443                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               443                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          571                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          571                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          571                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          571                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     42980000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     42980000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     42980000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     42980000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 75271.453590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 75271.453590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 75271.453590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 75271.453590                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    443                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12227601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12227601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          571                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           571                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     44122000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     44122000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12228172                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12228172                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 77271.453590                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 77271.453590                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          571                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          571                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     42980000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     42980000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 75271.453590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 75271.453590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           127.941292                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             12228172                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                571                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           21415.362522                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   127.941292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           48913259                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          48913259                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 4144879                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  754654                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        13                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        62                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                12228172                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        47                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    17                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                46665                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          41993                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean            443                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               9818                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2708                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2708                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              571                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           46094                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1585                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       146278                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   147863                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        64896                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      5707072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   5771968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              3137                       # Total snoops (Count)
system.l2bus.snoopTraffic                      103808                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               52510                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.010779                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.103261                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     51944     98.92%     98.92% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       566      1.08%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 52510                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            180118000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1713000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           146406000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           98490                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        49117                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               566                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                36                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             45533                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                45569                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               36                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            45533                       # number of overall hits (Count)
system.l2cache.overallHits::total               45569                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             535                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            3269                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3804                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            535                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           3269                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3804                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     40931000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    251466000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     292397000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     40931000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    251466000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    292397000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           571                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         48802                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            49373                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          571                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        48802                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           49373                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.936953                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.066985                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.077046                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.936953                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.066985                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.077046                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76506.542056                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 76924.441725                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 76865.667718                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76506.542056                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 76924.441725                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 76865.667718                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1622                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1622                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          535                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         3269                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           3804                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          535                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         3269                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3804                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     36651000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    225314000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    261965000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     36651000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    225314000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    261965000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.936953                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.066985                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.077046                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.936953                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.066985                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.077046                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 68506.542056                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 68924.441725                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 68865.667718                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 68506.542056                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 68924.441725                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 68865.667718                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      3137                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          147                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          147                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.inst           36                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total            36                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          535                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          535                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     40931000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     40931000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          571                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          571                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.936953                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.936953                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 76506.542056                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 76506.542056                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          535                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          535                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     36651000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     36651000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.936953                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.936953                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 68506.542056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 68506.542056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           746                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              746                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1962                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1962                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    155222000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    155222000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2708                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2708                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.724520                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.724520                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 79114.169215                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 79114.169215                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1962                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1962                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    139526000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    139526000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.724520                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.724520                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 71114.169215                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 71114.169215                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data        44787                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        44787                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1307                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1307                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     96244000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     96244000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data        46094                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        46094                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.028355                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.028355                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 73637.337414                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 73637.337414                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1307                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1307                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     85788000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     85788000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.028355                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.028355                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65637.337414                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 65637.337414                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks          443                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total          443                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks          443                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total          443                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        40371                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        40371                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        40371                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        40371                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1009.423088                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   98343                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  4161                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 23.634463                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    23.034258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    21.567250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   964.821580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.022494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.021062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.942209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.985765                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              99                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             110                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             184                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             402                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             229                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                201141                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               201141                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      1622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       535.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      3129.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006176796500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            91                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            91                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                17934                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1512                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3804                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1622                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1622                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     140                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3804                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1622                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3664                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      94                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      93                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       40.142857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      27.220425                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      88.713844                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31              61     67.03%     67.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             24     26.37%     93.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95              3      3.30%     96.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159            2      2.20%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-863            1      1.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.582418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.562741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.817393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                19     20.88%     20.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                72     79.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     8960                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   243456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                103808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               6934878.77763190                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2956985.64072528                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    35105938000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     6469948.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        34240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       200256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       102400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 975331.268673256855                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 5704320.634913310409                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2916878.560518151615                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          535                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         3269                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1622                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15579000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     98042000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 820043392750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29119.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29991.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 505575457.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        34240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       209216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          243456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        34240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        34240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       103808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       103808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           535                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          3269                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          975331                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         5959548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            6934879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       975331                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         975331                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      2956986                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           2956986                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      2956986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         975331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        5959548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           9891864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3664                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1600                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           307                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            75                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            79                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            70                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 44921000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               18320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           113621000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12260.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31010.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1929                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1303                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            81.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2018                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   165.074331                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   119.784171                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   176.404826                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          957     47.42%     47.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          751     37.22%     84.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          119      5.90%     90.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           76      3.77%     94.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           37      1.83%     96.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           20      0.99%     97.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           18      0.89%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.45%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           31      1.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2018                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             234496                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          102400                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 6.679652                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.916879                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.07                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6897240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3639405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        13101900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3450420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2770797120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1940999910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  11846185920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    16585071915                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    472.428132                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  30778467000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1172080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3155474000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          7611240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4018905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13059060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        4901580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2770797120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2462634840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  11406914400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    16669937145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    474.845530                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  29631238250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1172080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   4302702750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1842                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1622                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1096                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1962                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1962                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1842                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        10326                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        10326                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10326                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       347264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       347264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   347264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3804                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3804    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3804                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35106021000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            13010000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           20388000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6522                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2718                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
