
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001de  00800100  00009928  000099bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009928  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000511  008002de  008002de  00009b9a  2**0
                  ALLOC
  3 .stab         0001a484  00000000  00000000  00009b9c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00007389  00000000  00000000  00024020  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 38 05 	jmp	0xa70	; 0xa70 <__ctors_end>
       4:	0c 94 56 2e 	jmp	0x5cac	; 0x5cac <__vector_1>
       8:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
       c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      10:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      14:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      18:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      1c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      20:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      24:	0c 94 f9 2d 	jmp	0x5bf2	; 0x5bf2 <__vector_9>
      28:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      2c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      30:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      34:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      38:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      3c:	0c 94 75 2d 	jmp	0x5aea	; 0x5aea <__vector_15>
      40:	0c 94 75 2d 	jmp	0x5aea	; 0x5aea <__vector_15>
      44:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      48:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      4c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      50:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      54:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      58:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      5c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      60:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      64:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      68:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      6c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      70:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      74:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      78:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      7c:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      80:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      84:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      88:	0c 94 57 05 	jmp	0xaae	; 0xaae <__bad_interrupt>
      8c:	fa 1c       	adc	r15, r10
      8e:	00 1d       	adc	r16, r0
      90:	03 1d       	adc	r16, r3
      92:	06 1d       	adc	r16, r6
      94:	09 1d       	adc	r16, r9
      96:	0c 1d       	adc	r16, r12
      98:	12 1d       	adc	r17, r2
      9a:	0f 1d       	adc	r16, r15
      9c:	15 1d       	adc	r17, r5
      9e:	18 1d       	adc	r17, r8
      a0:	1b 1d       	adc	r17, r11
      a2:	24 1d       	adc	r18, r4
      a4:	27 1d       	adc	r18, r7
      a6:	2a 1d       	adc	r18, r10
      a8:	2d 1d       	adc	r18, r13
      aa:	21 1d       	adc	r18, r1
      ac:	f7 1c       	adc	r15, r7
      ae:	fd 1c       	adc	r15, r13
      b0:	30 1d       	adc	r19, r0
      b2:	33 1d       	adc	r19, r3
      b4:	1e 1d       	adc	r17, r14
      b6:	f4 1c       	adc	r15, r4
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x49f>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2152>:
     13a:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     14a:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

00000157 <__c.2147>:
     157:	0d 0a 00                                            ...

0000015a <__c.2145>:
     15a:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     16a:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000177 <__c.2143>:
     177:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     187:	61 74 69 6f 6e 73 3a 20 00                          ations: .

00000190 <__c.2141>:
     190:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     1a0:	3a 20 00                                            : .

000001a3 <__c.2139>:
     1a3:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

000001b3 <__c.2137>:
     1b3:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     1c3:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

000001ce <__c.2135>:
     1ce:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

000001df <__c.2133>:
     1df:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     1ef:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000200 <__c.2131>:
     200:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     210:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000021b <__c.2129>:
     21b:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

00000226 <__c.2222>:
     226:	55 4e 4b 4f 57 4e 00                                UNKOWN.

0000022d <__c.2219>:
     22d:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

0000023c <__c.2216>:
     23c:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

0000024d <__c.2213>:
     24d:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     25d:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000268 <__c.2210>:
     268:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     278:	20 53 69 67 6e 61 6c 00                              Signal.

00000280 <__c.2207>:
     280:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     290:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000002a0 <__c.2204>:
     2a0:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     2b0:	72 6f 72 00                                         ror.

000002b4 <__c.2201>:
     2b4:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000002c5 <__c.2198>:
     2c5:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     2d5:	61 72 74 00                                         art.

000002d9 <__c.2195>:
     2d9:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000002e8 <__c.2192>:
     2e8:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     2f8:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000303 <__c.2189>:
     303:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

0000030f <__c.2186>:
     30f:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     31f:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     32f:	20 6f 6b 3f 00                                       ok?.

00000334 <__c.2183>:
     334:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     344:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

00000352 <__c.2180>:
     352:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     362:	72 74 00                                            rt.

00000365 <__c.2177>:
     365:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     375:	49 44 00                                            ID.

00000378 <__c.2174>:
     378:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     388:	20 57 61 6b 65 75 70 00                              Wakeup.

00000390 <__c.2171>:
     390:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     3a0:	6c 61 74 65 64 00                                   lated.

000003a6 <__c.2168>:
     3a6:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     3b6:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000003c1 <__c.2165>:
     3c1:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     3d1:	69 6e 74 65 72 00                                   inter.

000003d7 <__c.2162>:
     3d7:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     3e7:	6c 6f 77 00                                         low.

000003eb <__c.2159>:
     3eb:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     3fb:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     40b:	6e 6f 75 67 68 21 00                                nough!.

00000412 <__c.2155>:
     412:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     422:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     432:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     442:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

0000044e <__c.2152>:
     44e:	29 3a 20 00                                         ): .

00000452 <__c.2150>:
     452:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

0000045e <__c.2060>:
     45e:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000046d <font5x7>:
     46d:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     47d:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     495:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     4a5:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     4bd:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     4cd:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     4dd:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     4ed:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     4fd:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     50d:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     51d:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     52d:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     53d:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     54d:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     55d:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     56d:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     57d:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     58d:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     59d:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     5ad:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     5bd:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     5cd:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     5dd:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     5ed:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     5fd:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     60d:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     61d:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     62d:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     63d:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     64d:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     65d:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     66d:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     67d:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     68d:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     69d:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     6ad:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     6bd:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     6cd:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     6dd:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     6f9:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     709:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     749:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     791:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     7a1:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     7b1:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     7c1:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     7d1:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     7f9:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     809:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     819:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     829:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     839:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     849:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     859:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     881:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     891:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     8a1:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     8b9:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     8c9:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     8d9:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     8e9:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     8f9:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     909:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     919:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     929:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     939:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     949:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     959:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     969:	51 50 51 3c                                         QPQ<

0000096d <__c.1865>:
     96d:	6e 61 6e 00                                         nan.

00000971 <__c.1863>:
     971:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     981:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     991:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     9a1:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     9b1:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     9c1:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     9d1:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     9e1:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     9f1:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     a01:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     a11:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     a21:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     a31:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     a41:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     a51:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     a61:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

00000a70 <__ctors_end>:
     a70:	11 24       	eor	r1, r1
     a72:	1f be       	out	0x3f, r1	; 63
     a74:	cf ef       	ldi	r28, 0xFF	; 255
     a76:	d0 e1       	ldi	r29, 0x10	; 16
     a78:	de bf       	out	0x3e, r29	; 62
     a7a:	cd bf       	out	0x3d, r28	; 61

00000a7c <__do_copy_data>:
     a7c:	12 e0       	ldi	r17, 0x02	; 2
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b1 e0       	ldi	r27, 0x01	; 1
     a82:	e8 e2       	ldi	r30, 0x28	; 40
     a84:	f9 e9       	ldi	r31, 0x99	; 153
     a86:	00 e0       	ldi	r16, 0x00	; 0
     a88:	0b bf       	out	0x3b, r16	; 59
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <__do_copy_data+0x14>
     a8c:	07 90       	elpm	r0, Z+
     a8e:	0d 92       	st	X+, r0
     a90:	ae 3d       	cpi	r26, 0xDE	; 222
     a92:	b1 07       	cpc	r27, r17
     a94:	d9 f7       	brne	.-10     	; 0xa8c <__do_copy_data+0x10>

00000a96 <__do_clear_bss>:
     a96:	17 e0       	ldi	r17, 0x07	; 7
     a98:	ae ed       	ldi	r26, 0xDE	; 222
     a9a:	b2 e0       	ldi	r27, 0x02	; 2
     a9c:	01 c0       	rjmp	.+2      	; 0xaa0 <.do_clear_bss_start>

00000a9e <.do_clear_bss_loop>:
     a9e:	1d 92       	st	X+, r1

00000aa0 <.do_clear_bss_start>:
     aa0:	af 3e       	cpi	r26, 0xEF	; 239
     aa2:	b1 07       	cpc	r27, r17
     aa4:	e1 f7       	brne	.-8      	; 0xa9e <.do_clear_bss_loop>
     aa6:	0e 94 b4 06 	call	0xd68	; 0xd68 <main>
     aaa:	0c 94 92 4c 	jmp	0x9924	; 0x9924 <_exit>

00000aae <__bad_interrupt>:
     aae:	0c 94 4b 2d 	jmp	0x5a96	; 0x5a96 <__vector_default>

00000ab2 <Task3>:
{
	uint16_t cnt;
 // 	printf( "Task3 PID=%u\r\n",nrk_get_pid());
  	cnt=0;
  	while(1) {
	nrk_led_toggle(GREEN_LED);
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	0e 94 ed 11 	call	0x23da	; 0x23da <nrk_led_toggle>
//	printf( "Task3 cnt=%u\r\n",cnt );
	nrk_wait_until_next_period();
     aba:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <nrk_wait_until_next_period>
     abe:	f9 cf       	rjmp	.-14     	; 0xab2 <Task3>

00000ac0 <Task2>:
{
	int16_t cnt;
  	//printf( "t2[pid]:%u\r\n",nrk_get_pid());
 	cnt=0;
 	while(1) {
		nrk_led_toggle(BLUE_LED);
     ac0:	8f ef       	ldi	r24, 0xFF	; 255
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	0e 94 ed 11 	call	0x23da	; 0x23da <nrk_led_toggle>
		//printf( "t2[cnt]:%d\r\n\n",cnt );
		//nrk_stats_display_pid(nrk_get_pid());
		nrk_wait_until_next_period();
     ac8:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <nrk_wait_until_next_period>
     acc:	f9 cf       	rjmp	.-14     	; 0xac0 <Task2>

00000ace <Task1>:
  
  	return 0;
}

void Task1()
{
     ace:	df 93       	push	r29
     ad0:	cf 93       	push	r28
     ad2:	cd b7       	in	r28, 0x3d	; 61
     ad4:	de b7       	in	r29, 0x3e	; 62
     ad6:	28 97       	sbiw	r28, 0x08	; 8
     ad8:	0f b6       	in	r0, 0x3f	; 63
     ada:	f8 94       	cli
     adc:	de bf       	out	0x3e, r29	; 62
     ade:	0f be       	out	0x3f, r0	; 63
     ae0:	cd bf       	out	0x3d, r28	; 61
	nrk_time_t t;
	uint16_t cnt;
	uint8_t val;
	cnt=0;
	//nrk_kprintf( PSTR("Nano-RK Version ") );
	printf( "%d\r\n",NRK_VERSION );
     ae2:	00 d0       	rcall	.+0      	; 0xae4 <Task1+0x16>
     ae4:	00 d0       	rcall	.+0      	; 0xae6 <Task1+0x18>
     ae6:	80 e0       	ldi	r24, 0x00	; 0
     ae8:	91 e0       	ldi	r25, 0x01	; 1
     aea:	ed b7       	in	r30, 0x3d	; 61
     aec:	fe b7       	in	r31, 0x3e	; 62
     aee:	92 83       	std	Z+2, r25	; 0x02
     af0:	81 83       	std	Z+1, r24	; 0x01
     af2:	85 e6       	ldi	r24, 0x65	; 101
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	94 83       	std	Z+4, r25	; 0x04
     af8:	83 83       	std	Z+3, r24	; 0x03
     afa:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>

	//printf( "t1[addr]:%u\r\n",NODE_ADDR );
	//printf( "t1[pid]:%u\r\n",nrk_get_pid());
	t.secs=5;
     afe:	85 e0       	ldi	r24, 0x05	; 5
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e0       	ldi	r26, 0x00	; 0
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	89 83       	std	Y+1, r24	; 0x01
     b08:	9a 83       	std	Y+2, r25	; 0x02
     b0a:	ab 83       	std	Y+3, r26	; 0x03
     b0c:	bc 83       	std	Y+4, r27	; 0x04
	t.nano_secs=0;
     b0e:	1d 82       	std	Y+5, r1	; 0x05
     b10:	1e 82       	std	Y+6, r1	; 0x06
     b12:	1f 82       	std	Y+7, r1	; 0x07
     b14:	18 86       	std	Y+8, r1	; 0x08

	// setup a software watch dog timer
	nrk_sw_wdt_init(0, &t, NULL);
     b16:	0f 90       	pop	r0
     b18:	0f 90       	pop	r0
     b1a:	0f 90       	pop	r0
     b1c:	0f 90       	pop	r0
     b1e:	80 e0       	ldi	r24, 0x00	; 0
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	be 01       	movw	r22, r28
     b24:	6f 5f       	subi	r22, 0xFF	; 255
     b26:	7f 4f       	sbci	r23, 0xFF	; 255
     b28:	40 e0       	ldi	r20, 0x00	; 0
     b2a:	50 e0       	ldi	r21, 0x00	; 0
     b2c:	0e 94 ca 2b 	call	0x5794	; 0x5794 <nrk_sw_wdt_init>
	nrk_sw_wdt_start(0);
     b30:	80 e0       	ldi	r24, 0x00	; 0
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	0e 94 52 2c 	call	0x58a4	; 0x58a4 <nrk_sw_wdt_start>

  	while(1) {
		// Update watchdog timer
		nrk_sw_wdt_update(0);
     b38:	80 e0       	ldi	r24, 0x00	; 0
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	0e 94 f4 2b 	call	0x57e8	; 0x57e8 <nrk_sw_wdt_update>
		nrk_led_toggle(ORANGE_LED);
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	0e 94 ed 11 	call	0x23da	; 0x23da <nrk_led_toggle>

		// Button logic is inverter 0 means pressed, 1 not pressed
		//printf( "t1[cnt]:%u\nt1[button_state]:%u\r\n\n",cnt,val );
		nrk_wait_until_next_period();
     b48:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <nrk_wait_until_next_period>
     b4c:	f5 cf       	rjmp	.-22     	; 0xb38 <Task1+0x6a>

00000b4e <Task4>:
	uint16_t cnt;

 //	printf( "Task4 PID=%u\r\n",nrk_get_pid());
 	cnt=0;
  	while(1) {
		nrk_led_toggle(RED_LED);
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	0e 94 ed 11 	call	0x23da	; 0x23da <nrk_led_toggle>
//		printf( "Task4 cnt=%u\r\n",cnt );
		nrk_wait_until_next_period();
     b56:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <nrk_wait_until_next_period>
     b5a:	f9 cf       	rjmp	.-14     	; 0xb4e <Task4>

00000b5c <nrk_create_taskset>:
	}
}

void
nrk_create_taskset()
{
     b5c:	cf 92       	push	r12
     b5e:	df 92       	push	r13
     b60:	ef 92       	push	r14
     b62:	ff 92       	push	r15
     b64:	0f 93       	push	r16
     b66:	1f 93       	push	r17
     b68:	cf 93       	push	r28
     b6a:	df 93       	push	r29
	nrk_task_set_entry_function( &TaskOne, Task1);
     b6c:	c5 e9       	ldi	r28, 0x95	; 149
     b6e:	d3 e0       	ldi	r29, 0x03	; 3
     b70:	ce 01       	movw	r24, r28
     b72:	67 e6       	ldi	r22, 0x67	; 103
     b74:	75 e0       	ldi	r23, 0x05	; 5
     b76:	0e 94 a5 2e 	call	0x5d4a	; 0x5d4a <nrk_task_set_entry_function>
  	nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     b7a:	ce 01       	movw	r24, r28
     b7c:	67 e6       	ldi	r22, 0x67	; 103
     b7e:	74 e0       	ldi	r23, 0x04	; 4
     b80:	40 e8       	ldi	r20, 0x80	; 128
     b82:	50 e0       	ldi	r21, 0x00	; 0
     b84:	0e 94 eb 2e 	call	0x5dd6	; 0x5dd6 <nrk_task_set_stk>
  	TaskOne.prio = 3;
     b88:	03 e0       	ldi	r16, 0x03	; 3
     b8a:	00 93 9d 03 	sts	0x039D, r16
  	TaskOne.FirstActivation = TRUE;
     b8e:	11 e0       	ldi	r17, 0x01	; 1
     b90:	10 93 9c 03 	sts	0x039C, r17
  	TaskOne.Type = BASIC_TASK;
     b94:	10 93 9e 03 	sts	0x039E, r17
  	TaskOne.SchType = PREEMPTIVE;
     b98:	10 93 9f 03 	sts	0x039F, r17
  	TaskOne.period.secs = 0;
     b9c:	10 92 a0 03 	sts	0x03A0, r1
     ba0:	10 92 a1 03 	sts	0x03A1, r1
     ba4:	10 92 a2 03 	sts	0x03A2, r1
     ba8:	10 92 a3 03 	sts	0x03A3, r1
  	TaskOne.period.nano_secs = 200*NANOS_PER_MS;
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	92 ec       	ldi	r25, 0xC2	; 194
     bb0:	ab ee       	ldi	r26, 0xEB	; 235
     bb2:	bb e0       	ldi	r27, 0x0B	; 11
     bb4:	80 93 a4 03 	sts	0x03A4, r24
     bb8:	90 93 a5 03 	sts	0x03A5, r25
     bbc:	a0 93 a6 03 	sts	0x03A6, r26
     bc0:	b0 93 a7 03 	sts	0x03A7, r27
  	TaskOne.cpu_reserve.secs = 50*NANOS_PER_MS;
     bc4:	80 e8       	ldi	r24, 0x80	; 128
     bc6:	c8 2e       	mov	r12, r24
     bc8:	80 ef       	ldi	r24, 0xF0	; 240
     bca:	d8 2e       	mov	r13, r24
     bcc:	8a ef       	ldi	r24, 0xFA	; 250
     bce:	e8 2e       	mov	r14, r24
     bd0:	82 e0       	ldi	r24, 0x02	; 2
     bd2:	f8 2e       	mov	r15, r24
     bd4:	c0 92 a8 03 	sts	0x03A8, r12
     bd8:	d0 92 a9 03 	sts	0x03A9, r13
     bdc:	e0 92 aa 03 	sts	0x03AA, r14
     be0:	f0 92 ab 03 	sts	0x03AB, r15
  	TaskOne.cpu_reserve.nano_secs = 0;
     be4:	10 92 ac 03 	sts	0x03AC, r1
     be8:	10 92 ad 03 	sts	0x03AD, r1
     bec:	10 92 ae 03 	sts	0x03AE, r1
     bf0:	10 92 af 03 	sts	0x03AF, r1
  	TaskOne.offset.secs = 0;
     bf4:	10 92 b0 03 	sts	0x03B0, r1
     bf8:	10 92 b1 03 	sts	0x03B1, r1
     bfc:	10 92 b2 03 	sts	0x03B2, r1
     c00:	10 92 b3 03 	sts	0x03B3, r1
  	TaskOne.offset.nano_secs= 0;
     c04:	10 92 b4 03 	sts	0x03B4, r1
     c08:	10 92 b5 03 	sts	0x03B5, r1
     c0c:	10 92 b6 03 	sts	0x03B6, r1
     c10:	10 92 b7 03 	sts	0x03B7, r1
  	nrk_activate_task (&TaskOne);
     c14:	ce 01       	movw	r24, r28
     c16:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <nrk_activate_task>

  	nrk_task_set_entry_function( &TaskTwo, Task2);
     c1a:	c2 e8       	ldi	r28, 0x82	; 130
     c1c:	d6 e0       	ldi	r29, 0x06	; 6
     c1e:	ce 01       	movw	r24, r28
     c20:	60 e6       	ldi	r22, 0x60	; 96
     c22:	75 e0       	ldi	r23, 0x05	; 5
     c24:	0e 94 a5 2e 	call	0x5d4a	; 0x5d4a <nrk_task_set_entry_function>
  	nrk_task_set_stk( &TaskTwo, Stack2, NRK_APP_STACKSIZE);
     c28:	ce 01       	movw	r24, r28
     c2a:	60 ec       	ldi	r22, 0xC0	; 192
     c2c:	73 e0       	ldi	r23, 0x03	; 3
     c2e:	40 e8       	ldi	r20, 0x80	; 128
     c30:	50 e0       	ldi	r21, 0x00	; 0
     c32:	0e 94 eb 2e 	call	0x5dd6	; 0x5dd6 <nrk_task_set_stk>
  	TaskTwo.prio = 1;
     c36:	10 93 8a 06 	sts	0x068A, r17
  	TaskTwo.FirstActivation = TRUE;
     c3a:	10 93 89 06 	sts	0x0689, r17
  	TaskTwo.Type = BASIC_TASK;
     c3e:	10 93 8b 06 	sts	0x068B, r17
  	TaskTwo.SchType = PREEMPTIVE;
     c42:	10 93 8c 06 	sts	0x068C, r17
  	TaskTwo.period.secs = 0;
     c46:	10 92 8d 06 	sts	0x068D, r1
     c4a:	10 92 8e 06 	sts	0x068E, r1
     c4e:	10 92 8f 06 	sts	0x068F, r1
     c52:	10 92 90 06 	sts	0x0690, r1
  	TaskTwo.period.nano_secs = 150*NANOS_PER_MS;
     c56:	80 e8       	ldi	r24, 0x80	; 128
     c58:	91 ed       	ldi	r25, 0xD1	; 209
     c5a:	a0 ef       	ldi	r26, 0xF0	; 240
     c5c:	b8 e0       	ldi	r27, 0x08	; 8
     c5e:	80 93 91 06 	sts	0x0691, r24
     c62:	90 93 92 06 	sts	0x0692, r25
     c66:	a0 93 93 06 	sts	0x0693, r26
     c6a:	b0 93 94 06 	sts	0x0694, r27
  	TaskTwo.cpu_reserve.secs = 50*NANOS_PER_MS;
     c6e:	c0 92 95 06 	sts	0x0695, r12
     c72:	d0 92 96 06 	sts	0x0696, r13
     c76:	e0 92 97 06 	sts	0x0697, r14
     c7a:	f0 92 98 06 	sts	0x0698, r15
  	TaskTwo.cpu_reserve.nano_secs = 0;
     c7e:	10 92 99 06 	sts	0x0699, r1
     c82:	10 92 9a 06 	sts	0x069A, r1
     c86:	10 92 9b 06 	sts	0x069B, r1
     c8a:	10 92 9c 06 	sts	0x069C, r1
  	TaskTwo.offset.secs = 0;
     c8e:	10 92 9d 06 	sts	0x069D, r1
     c92:	10 92 9e 06 	sts	0x069E, r1
     c96:	10 92 9f 06 	sts	0x069F, r1
     c9a:	10 92 a0 06 	sts	0x06A0, r1
  	TaskTwo.offset.nano_secs = 0;
     c9e:	10 92 a1 06 	sts	0x06A1, r1
     ca2:	10 92 a2 06 	sts	0x06A2, r1
     ca6:	10 92 a3 06 	sts	0x06A3, r1
     caa:	10 92 a4 06 	sts	0x06A4, r1
  	nrk_activate_task (&TaskTwo);
     cae:	ce 01       	movw	r24, r28
     cb0:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <nrk_activate_task>

	nrk_task_set_entry_function( &TaskThree, Task3);
     cb4:	c4 e4       	ldi	r28, 0x44	; 68
     cb6:	d4 e0       	ldi	r29, 0x04	; 4
     cb8:	ce 01       	movw	r24, r28
     cba:	69 e5       	ldi	r22, 0x59	; 89
     cbc:	75 e0       	ldi	r23, 0x05	; 5
     cbe:	0e 94 a5 2e 	call	0x5d4a	; 0x5d4a <nrk_task_set_entry_function>
  	nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE);
     cc2:	ce 01       	movw	r24, r28
     cc4:	63 e1       	ldi	r22, 0x13	; 19
     cc6:	73 e0       	ldi	r23, 0x03	; 3
     cc8:	40 e8       	ldi	r20, 0x80	; 128
     cca:	50 e0       	ldi	r21, 0x00	; 0
     ccc:	0e 94 eb 2e 	call	0x5dd6	; 0x5dd6 <nrk_task_set_stk>
  	TaskThree.prio = 3;
     cd0:	00 93 4c 04 	sts	0x044C, r16
  	TaskThree.FirstActivation = TRUE;
     cd4:	10 93 4b 04 	sts	0x044B, r17
  	TaskThree.Type = BASIC_TASK;
     cd8:	10 93 4d 04 	sts	0x044D, r17
  	TaskThree.SchType = PREEMPTIVE;
     cdc:	10 93 4e 04 	sts	0x044E, r17
  	TaskThree.period.secs = 0;
     ce0:	10 92 4f 04 	sts	0x044F, r1
     ce4:	10 92 50 04 	sts	0x0450, r1
     ce8:	10 92 51 04 	sts	0x0451, r1
     cec:	10 92 52 04 	sts	0x0452, r1
  	TaskThree.period.nano_secs = 100*NANOS_PER_MS;
     cf0:	80 e0       	ldi	r24, 0x00	; 0
     cf2:	91 ee       	ldi	r25, 0xE1	; 225
     cf4:	a5 ef       	ldi	r26, 0xF5	; 245
     cf6:	b5 e0       	ldi	r27, 0x05	; 5
     cf8:	80 93 53 04 	sts	0x0453, r24
     cfc:	90 93 54 04 	sts	0x0454, r25
     d00:	a0 93 55 04 	sts	0x0455, r26
     d04:	b0 93 56 04 	sts	0x0456, r27
  	TaskThree.cpu_reserve.secs = 50*NANOS_PER_MS;
     d08:	c0 92 57 04 	sts	0x0457, r12
     d0c:	d0 92 58 04 	sts	0x0458, r13
     d10:	e0 92 59 04 	sts	0x0459, r14
     d14:	f0 92 5a 04 	sts	0x045A, r15
  	TaskThree.cpu_reserve.nano_secs = 0;
     d18:	10 92 5b 04 	sts	0x045B, r1
     d1c:	10 92 5c 04 	sts	0x045C, r1
     d20:	10 92 5d 04 	sts	0x045D, r1
     d24:	10 92 5e 04 	sts	0x045E, r1
  	TaskThree.offset.secs = 0;
     d28:	10 92 5f 04 	sts	0x045F, r1
     d2c:	10 92 60 04 	sts	0x0460, r1
     d30:	10 92 61 04 	sts	0x0461, r1
     d34:	10 92 62 04 	sts	0x0462, r1
  	TaskThree.offset.nano_secs= 0;
     d38:	10 92 63 04 	sts	0x0463, r1
     d3c:	10 92 64 04 	sts	0x0464, r1
     d40:	10 92 65 04 	sts	0x0465, r1
     d44:	10 92 66 04 	sts	0x0466, r1
  	nrk_activate_task (&TaskThree);
     d48:	ce 01       	movw	r24, r28
     d4a:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <nrk_activate_task>
  	TaskFour.offset.secs = 0;
  	TaskFour.offset.nano_secs= 0;
  	nrk_activate_task (&TaskFour);
*/

	printf("done activate!\n");
     d4e:	85 e0       	ldi	r24, 0x05	; 5
     d50:	91 e0       	ldi	r25, 0x01	; 1
     d52:	0e 94 59 4a 	call	0x94b2	; 0x94b2 <puts>
}
     d56:	df 91       	pop	r29
     d58:	cf 91       	pop	r28
     d5a:	1f 91       	pop	r17
     d5c:	0f 91       	pop	r16
     d5e:	ff 90       	pop	r15
     d60:	ef 90       	pop	r14
     d62:	df 90       	pop	r13
     d64:	cf 90       	pop	r12
     d66:	08 95       	ret

00000d68 <main>:
void nrk_create_taskset();

int
main ()
{
	nrk_setup_ports();
     d68:	0e 94 13 12 	call	0x2426	; 0x2426 <nrk_setup_ports>
  	nrk_setup_uart(UART_BAUDRATE_115K2);
     d6c:	87 e0       	ldi	r24, 0x07	; 7
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	0e 94 62 12 	call	0x24c4	; 0x24c4 <nrk_setup_uart>

  	nrk_init();
     d74:	0e 94 51 13 	call	0x26a2	; 0x26a2 <nrk_init>

  	nrk_led_clr(ORANGE_LED);
     d78:	80 e0       	ldi	r24, 0x00	; 0
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
  	nrk_led_clr(BLUE_LED);
     d80:	8f ef       	ldi	r24, 0xFF	; 255
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
  	nrk_led_clr(GREEN_LED);
     d88:	81 e0       	ldi	r24, 0x01	; 1
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
  	nrk_led_clr(RED_LED);
     d90:	82 e0       	ldi	r24, 0x02	; 2
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
 
  	nrk_time_set(0,0);
     d98:	60 e0       	ldi	r22, 0x00	; 0
     d9a:	70 e0       	ldi	r23, 0x00	; 0
     d9c:	cb 01       	movw	r24, r22
     d9e:	20 e0       	ldi	r18, 0x00	; 0
     da0:	30 e0       	ldi	r19, 0x00	; 0
     da2:	a9 01       	movw	r20, r18
     da4:	0e 94 33 27 	call	0x4e66	; 0x4e66 <nrk_time_set>
  	nrk_create_taskset ();
     da8:	0e 94 ae 05 	call	0xb5c	; 0xb5c <nrk_create_taskset>
  	nrk_start();
     dac:	0e 94 14 14 	call	0x2828	; 0x2828 <nrk_start>
  
  	return 0;
}
     db0:	80 e0       	ldi	r24, 0x00	; 0
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	08 95       	ret

00000db6 <kill_stack>:

	printf("done activate!\n");
}

uint8_t kill_stack(uint8_t val)
{
     db6:	bf 92       	push	r11
     db8:	cf 92       	push	r12
     dba:	df 92       	push	r13
     dbc:	ef 92       	push	r14
     dbe:	ff 92       	push	r15
     dc0:	0f 93       	push	r16
     dc2:	1f 93       	push	r17
     dc4:	df 93       	push	r29
     dc6:	cf 93       	push	r28
     dc8:	cd b7       	in	r28, 0x3d	; 61
     dca:	de b7       	in	r29, 0x3e	; 62
     dcc:	2a 97       	sbiw	r28, 0x0a	; 10
     dce:	0f b6       	in	r0, 0x3f	; 63
     dd0:	f8 94       	cli
     dd2:	de bf       	out	0x3e, r29	; 62
     dd4:	0f be       	out	0x3f, r0	; 63
     dd6:	cd bf       	out	0x3d, r28	; 61
     dd8:	b8 2e       	mov	r11, r24
	char bad_memory[10];
	uint8_t i;
	
	for(i=0; i<10; i++ ) bad_memory[i]=i;
     dda:	8e 01       	movw	r16, r28
     ddc:	0f 5f       	subi	r16, 0xFF	; 255
     dde:	1f 4f       	sbci	r17, 0xFF	; 255

	printf("done activate!\n");
}

uint8_t kill_stack(uint8_t val)
{
     de0:	f8 01       	movw	r30, r16
	char bad_memory[10];
	uint8_t i;
	
	for(i=0; i<10; i++ ) bad_memory[i]=i;
     de2:	80 e0       	ldi	r24, 0x00	; 0
     de4:	81 93       	st	Z+, r24
     de6:	8f 5f       	subi	r24, 0xFF	; 255
     de8:	8a 30       	cpi	r24, 0x0A	; 10
     dea:	e1 f7       	brne	.-8      	; 0xde4 <kill_stack+0x2e>
*/

	printf("done activate!\n");
}

uint8_t kill_stack(uint8_t val)
     dec:	2b e0       	ldi	r18, 0x0B	; 11
     dee:	e2 2e       	mov	r14, r18
     df0:	f1 2c       	mov	r15, r1
     df2:	ec 0e       	add	r14, r28
     df4:	fd 1e       	adc	r15, r29
{
	char bad_memory[10];
	uint8_t i;
	
	for(i=0; i<10; i++ ) bad_memory[i]=i;
	for(i=0; i<10; i++ ) printf( "%d ", bad_memory[i]);
     df6:	94 e1       	ldi	r25, 0x14	; 20
     df8:	c9 2e       	mov	r12, r25
     dfa:	91 e0       	ldi	r25, 0x01	; 1
     dfc:	d9 2e       	mov	r13, r25
     dfe:	d8 01       	movw	r26, r16
     e00:	8d 91       	ld	r24, X+
     e02:	8d 01       	movw	r16, r26
     e04:	00 d0       	rcall	.+0      	; 0xe06 <kill_stack+0x50>
     e06:	00 d0       	rcall	.+0      	; 0xe08 <kill_stack+0x52>
     e08:	ed b7       	in	r30, 0x3d	; 61
     e0a:	fe b7       	in	r31, 0x3e	; 62
     e0c:	31 96       	adiw	r30, 0x01	; 1
     e0e:	ad b7       	in	r26, 0x3d	; 61
     e10:	be b7       	in	r27, 0x3e	; 62
     e12:	12 96       	adiw	r26, 0x02	; 2
     e14:	dc 92       	st	X, r13
     e16:	ce 92       	st	-X, r12
     e18:	11 97       	sbiw	r26, 0x01	; 1
     e1a:	82 83       	std	Z+2, r24	; 0x02
     e1c:	13 82       	std	Z+3, r1	; 0x03
     e1e:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
     e22:	0f 90       	pop	r0
     e24:	0f 90       	pop	r0
     e26:	0f 90       	pop	r0
     e28:	0f 90       	pop	r0
     e2a:	0e 15       	cp	r16, r14
     e2c:	1f 05       	cpc	r17, r15
     e2e:	39 f7       	brne	.-50     	; 0xdfe <kill_stack+0x48>
   	printf( "Die Stack %d\r\n",val );
     e30:	00 d0       	rcall	.+0      	; 0xe32 <kill_stack+0x7c>
     e32:	00 d0       	rcall	.+0      	; 0xe34 <kill_stack+0x7e>
     e34:	ed b7       	in	r30, 0x3d	; 61
     e36:	fe b7       	in	r31, 0x3e	; 62
     e38:	31 96       	adiw	r30, 0x01	; 1
     e3a:	28 e1       	ldi	r18, 0x18	; 24
     e3c:	31 e0       	ldi	r19, 0x01	; 1
     e3e:	ad b7       	in	r26, 0x3d	; 61
     e40:	be b7       	in	r27, 0x3e	; 62
     e42:	12 96       	adiw	r26, 0x02	; 2
     e44:	3c 93       	st	X, r19
     e46:	2e 93       	st	-X, r18
     e48:	11 97       	sbiw	r26, 0x01	; 1
     e4a:	b2 82       	std	Z+2, r11	; 0x02
     e4c:	13 82       	std	Z+3, r1	; 0x03
     e4e:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
	
	if(val>1) kill_stack(val-1);
     e52:	0f 90       	pop	r0
     e54:	0f 90       	pop	r0
     e56:	0f 90       	pop	r0
     e58:	0f 90       	pop	r0
     e5a:	bb 2d       	mov	r27, r11
     e5c:	b2 30       	cpi	r27, 0x02	; 2
     e5e:	20 f0       	brcs	.+8      	; 0xe68 <kill_stack+0xb2>
     e60:	8b 2d       	mov	r24, r11
     e62:	81 50       	subi	r24, 0x01	; 1
     e64:	0e 94 db 06 	call	0xdb6	; 0xdb6 <kill_stack>
	return 0;
}
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	2a 96       	adiw	r28, 0x0a	; 10
     e6c:	0f b6       	in	r0, 0x3f	; 63
     e6e:	f8 94       	cli
     e70:	de bf       	out	0x3e, r29	; 62
     e72:	0f be       	out	0x3f, r0	; 63
     e74:	cd bf       	out	0x3d, r28	; 61
     e76:	cf 91       	pop	r28
     e78:	df 91       	pop	r29
     e7a:	1f 91       	pop	r17
     e7c:	0f 91       	pop	r16
     e7e:	ff 90       	pop	r15
     e80:	ef 90       	pop	r14
     e82:	df 90       	pop	r13
     e84:	cf 90       	pop	r12
     e86:	bf 90       	pop	r11
     e88:	08 95       	ret

00000e8a <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	9c 01       	movw	r18, r24
     e8e:	2b 50       	subi	r18, 0x0B	; 11
     e90:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     e92:	22 0f       	add	r18, r18
     e94:	33 1f       	adc	r19, r19
     e96:	22 0f       	add	r18, r18
     e98:	33 1f       	adc	r19, r19
     e9a:	86 5a       	subi	r24, 0xA6	; 166
     e9c:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     e9e:	82 0f       	add	r24, r18
     ea0:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     ea2:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     ea4:	c0 98       	cbi	0x18, 0	; 24
     ea6:	28 e1       	ldi	r18, 0x18	; 24
     ea8:	2f b9       	out	0x0f, r18	; 15
     eaa:	77 9b       	sbis	0x0e, 7	; 14
     eac:	fe cf       	rjmp	.-4      	; 0xeaa <halRfSetChannel+0x20>
     eae:	9f b9       	out	0x0f, r25	; 15
     eb0:	77 9b       	sbis	0x0e, 7	; 14
     eb2:	fe cf       	rjmp	.-4      	; 0xeb0 <halRfSetChannel+0x26>
     eb4:	8f b9       	out	0x0f, r24	; 15
     eb6:	77 9b       	sbis	0x0e, 7	; 14
     eb8:	fe cf       	rjmp	.-4      	; 0xeb6 <halRfSetChannel+0x2c>
     eba:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     ebc:	78 94       	sei

} // rfSetChannel
     ebe:	08 95       	ret

00000ec0 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
     ec0:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
     ec2:	c0 98       	cbi	0x18, 0	; 24
     ec4:	1f b8       	out	0x0f, r1	; 15
     ec6:	77 9b       	sbis	0x0e, 7	; 14
     ec8:	fe cf       	rjmp	.-4      	; 0xec6 <halRfWaitForCrystalOscillator+0x6>
     eca:	8f b1       	in	r24, 0x0f	; 15
     ecc:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
     ece:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
     ed0:	86 ff       	sbrs	r24, 6
     ed2:	f6 cf       	rjmp	.-20     	; 0xec0 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
     ed4:	08 95       	ret

00000ed6 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     ed6:	80 91 41 01 	lds	r24, 0x0141
     eda:	0e 94 45 10 	call	0x208a	; 0x208a <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
     ede:	80 91 40 01 	lds	r24, 0x0140
     ee2:	0e 94 8b 10 	call	0x2116	; 0x2116 <nrk_gpio_clr>
}
     ee6:	08 95       	ret

00000ee8 <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
     ee8:	80 91 41 01 	lds	r24, 0x0141
     eec:	0e 94 45 10 	call	0x208a	; 0x208a <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
     ef0:	80 91 40 01 	lds	r24, 0x0140
     ef4:	0e 94 45 10 	call	0x208a	; 0x208a <nrk_gpio_set>
}
     ef8:	08 95       	ret

00000efa <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
     efa:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
     efc:	c0 98       	cbi	0x18, 0	; 24
     efe:	87 e0       	ldi	r24, 0x07	; 7
     f00:	8f b9       	out	0x0f, r24	; 15
     f02:	77 9b       	sbis	0x0e, 7	; 14
     f04:	fe cf       	rjmp	.-4      	; 0xf02 <rf_power_down+0x8>
     f06:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
     f08:	c0 98       	cbi	0x18, 0	; 24
     f0a:	86 e0       	ldi	r24, 0x06	; 6
     f0c:	8f b9       	out	0x0f, r24	; 15
     f0e:	77 9b       	sbis	0x0e, 7	; 14
     f10:	fe cf       	rjmp	.-4      	; 0xf0e <rf_power_down+0x14>
     f12:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     f14:	78 94       	sei
}
     f16:	08 95       	ret

00000f18 <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
     f18:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
     f1a:	c0 98       	cbi	0x18, 0	; 24
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	8f b9       	out	0x0f, r24	; 15
     f20:	77 9b       	sbis	0x0e, 7	; 14
     f22:	fe cf       	rjmp	.-4      	; 0xf20 <rf_power_up+0x8>
     f24:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
     f26:	88 ee       	ldi	r24, 0xE8	; 232
     f28:	93 e0       	ldi	r25, 0x03	; 3
     f2a:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
     f2e:	78 94       	sei

}
     f30:	08 95       	ret

00000f32 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
     f32:	80 91 ba 06 	lds	r24, 0x06BA
     f36:	08 95       	ret

00000f38 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
     f38:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
     f3a:	c0 98       	cbi	0x18, 0	; 24
     f3c:	89 ec       	ldi	r24, 0xC9	; 201
     f3e:	8f b9       	out	0x0f, r24	; 15
     f40:	77 9b       	sbis	0x0e, 7	; 14
     f42:	fe cf       	rjmp	.-4      	; 0xf40 <rf_security_set_ctr_counter+0x8>
     f44:	80 e8       	ldi	r24, 0x80	; 128
     f46:	8f b9       	out	0x0f, r24	; 15
     f48:	77 9b       	sbis	0x0e, 7	; 14
     f4a:	fe cf       	rjmp	.-4      	; 0xf48 <rf_security_set_ctr_counter+0x10>
     f4c:	82 e0       	ldi	r24, 0x02	; 2
     f4e:	81 50       	subi	r24, 0x01	; 1
     f50:	df 01       	movw	r26, r30
     f52:	a8 0f       	add	r26, r24
     f54:	b1 1d       	adc	r27, r1
     f56:	9c 91       	ld	r25, X
     f58:	9f b9       	out	0x0f, r25	; 15
     f5a:	77 9b       	sbis	0x0e, 7	; 14
     f5c:	fe cf       	rjmp	.-4      	; 0xf5a <rf_security_set_ctr_counter+0x22>
     f5e:	88 23       	and	r24, r24
     f60:	b1 f7       	brne	.-20     	; 0xf4e <rf_security_set_ctr_counter+0x16>
     f62:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
     f64:	c0 98       	cbi	0x18, 0	; 24
     f66:	8b ec       	ldi	r24, 0xCB	; 203
     f68:	8f b9       	out	0x0f, r24	; 15
     f6a:	77 9b       	sbis	0x0e, 7	; 14
     f6c:	fe cf       	rjmp	.-4      	; 0xf6a <rf_security_set_ctr_counter+0x32>
     f6e:	80 e8       	ldi	r24, 0x80	; 128
     f70:	8f b9       	out	0x0f, r24	; 15
     f72:	77 9b       	sbis	0x0e, 7	; 14
     f74:	fe cf       	rjmp	.-4      	; 0xf72 <rf_security_set_ctr_counter+0x3a>
     f76:	82 e0       	ldi	r24, 0x02	; 2
     f78:	81 50       	subi	r24, 0x01	; 1
     f7a:	df 01       	movw	r26, r30
     f7c:	a8 0f       	add	r26, r24
     f7e:	b1 1d       	adc	r27, r1
     f80:	12 96       	adiw	r26, 0x02	; 2
     f82:	9c 91       	ld	r25, X
     f84:	12 97       	sbiw	r26, 0x02	; 2
     f86:	9f b9       	out	0x0f, r25	; 15
     f88:	77 9b       	sbis	0x0e, 7	; 14
     f8a:	fe cf       	rjmp	.-4      	; 0xf88 <rf_security_set_ctr_counter+0x50>
     f8c:	88 23       	and	r24, r24
     f8e:	a1 f7       	brne	.-24     	; 0xf78 <rf_security_set_ctr_counter+0x40>
     f90:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
     f92:	80 81       	ld	r24, Z
     f94:	80 93 bb 06 	sts	0x06BB, r24
    tx_ctr[1]=counter[1];
     f98:	81 81       	ldd	r24, Z+1	; 0x01
     f9a:	80 93 bc 06 	sts	0x06BC, r24
    tx_ctr[2]=counter[2];
     f9e:	82 81       	ldd	r24, Z+2	; 0x02
     fa0:	80 93 bd 06 	sts	0x06BD, r24
    tx_ctr[3]=counter[3];
     fa4:	83 81       	ldd	r24, Z+3	; 0x03
     fa6:	80 93 be 06 	sts	0x06BE, r24
}
     faa:	08 95       	ret

00000fac <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
     fac:	8f 92       	push	r8
     fae:	9f 92       	push	r9
     fb0:	af 92       	push	r10
     fb2:	bf 92       	push	r11
     fb4:	cf 92       	push	r12
     fb6:	df 92       	push	r13
     fb8:	ef 92       	push	r14
     fba:	ff 92       	push	r15
     fbc:	0f 93       	push	r16
     fbe:	1f 93       	push	r17
     fc0:	df 93       	push	r29
     fc2:	cf 93       	push	r28
     fc4:	00 d0       	rcall	.+0      	; 0xfc6 <rf_security_set_key+0x1a>
     fc6:	00 d0       	rcall	.+0      	; 0xfc8 <rf_security_set_key+0x1c>
     fc8:	cd b7       	in	r28, 0x3d	; 61
     fca:	de b7       	in	r29, 0x3e	; 62
     fcc:	e8 2e       	mov	r14, r24
     fce:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
     fd0:	84 e6       	ldi	r24, 0x64	; 100
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
     fd8:	f0 2e       	mov	r15, r16
     fda:	20 e0       	ldi	r18, 0x00	; 0
     fdc:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
     fde:	8e 01       	movw	r16, r28
     fe0:	0f 5f       	subi	r16, 0xFF	; 255
     fe2:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
     fe4:	f3 e0       	ldi	r31, 0x03	; 3
     fe6:	cf 2e       	mov	r12, r31
     fe8:	d1 2c       	mov	r13, r1
     fea:	cc 0e       	add	r12, r28
     fec:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
     fee:	f7 01       	movw	r30, r14
     ff0:	91 90       	ld	r9, Z+
     ff2:	7f 01       	movw	r14, r30
     ff4:	88 24       	eor	r8, r8
     ff6:	80 81       	ld	r24, Z
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	88 29       	or	r24, r8
     ffc:	99 29       	or	r25, r9
     ffe:	9a 83       	std	Y+2, r25	; 0x02
    1000:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1002:	84 e6       	ldi	r24, 0x64	; 100
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	2b 83       	std	Y+3, r18	; 0x03
    1008:	3c 83       	std	Y+4, r19	; 0x04
    100a:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    100e:	c0 98       	cbi	0x18, 0	; 24
    1010:	2b 81       	ldd	r18, Y+3	; 0x03
    1012:	3c 81       	ldd	r19, Y+4	; 0x04
    1014:	82 2f       	mov	r24, r18
    1016:	80 68       	ori	r24, 0x80	; 128
    1018:	8f b9       	out	0x0f, r24	; 15
    101a:	77 9b       	sbis	0x0e, 7	; 14
    101c:	fe cf       	rjmp	.-4      	; 0x101a <rf_security_set_key+0x6e>
    101e:	c9 01       	movw	r24, r18
    1020:	95 95       	asr	r25
    1022:	87 95       	ror	r24
    1024:	80 7c       	andi	r24, 0xC0	; 192
    1026:	8f b9       	out	0x0f, r24	; 15
    1028:	77 9b       	sbis	0x0e, 7	; 14
    102a:	fe cf       	rjmp	.-4      	; 0x1028 <rf_security_set_key+0x7c>
    102c:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    102e:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1030:	81 91       	ld	r24, Z+
    1032:	8f b9       	out	0x0f, r24	; 15
    1034:	77 9b       	sbis	0x0e, 7	; 14
    1036:	fe cf       	rjmp	.-4      	; 0x1034 <rf_security_set_key+0x88>
    1038:	ec 15       	cp	r30, r12
    103a:	fd 05       	cpc	r31, r13
    103c:	c9 f7       	brne	.-14     	; 0x1030 <rf_security_set_key+0x84>
    103e:	c0 9a       	sbi	0x18, 0	; 24
    1040:	2e 5f       	subi	r18, 0xFE	; 254
    1042:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    1044:	f1 e0       	ldi	r31, 0x01	; 1
    1046:	20 31       	cpi	r18, 0x10	; 16
    1048:	3f 07       	cpc	r19, r31
    104a:	89 f6       	brne	.-94     	; 0xfee <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    104c:	84 e6       	ldi	r24, 0x64	; 100
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
    1054:	20 e4       	ldi	r18, 0x40	; 64
    1056:	31 e0       	ldi	r19, 0x01	; 1
    1058:	80 e1       	ldi	r24, 0x10	; 16
    105a:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    105c:	1a 82       	std	Y+2, r1	; 0x02
    105e:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    1060:	c0 98       	cbi	0x18, 0	; 24
    1062:	42 2f       	mov	r20, r18
    1064:	40 68       	ori	r20, 0x80	; 128
    1066:	4f b9       	out	0x0f, r20	; 15
    1068:	77 9b       	sbis	0x0e, 7	; 14
    106a:	fe cf       	rjmp	.-4      	; 0x1068 <rf_security_set_key+0xbc>
    106c:	a9 01       	movw	r20, r18
    106e:	55 95       	asr	r21
    1070:	47 95       	ror	r20
    1072:	40 7c       	andi	r20, 0xC0	; 192
    1074:	4f b9       	out	0x0f, r20	; 15
    1076:	77 9b       	sbis	0x0e, 7	; 14
    1078:	fe cf       	rjmp	.-4      	; 0x1076 <rf_security_set_key+0xca>
    107a:	f8 01       	movw	r30, r16
    107c:	41 91       	ld	r20, Z+
    107e:	4f b9       	out	0x0f, r20	; 15
    1080:	77 9b       	sbis	0x0e, 7	; 14
    1082:	fe cf       	rjmp	.-4      	; 0x1080 <rf_security_set_key+0xd4>
    1084:	ec 15       	cp	r30, r12
    1086:	fd 05       	cpc	r31, r13
    1088:	c9 f7       	brne	.-14     	; 0x107c <rf_security_set_key+0xd0>
    108a:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    108c:	c0 98       	cbi	0x18, 0	; 24
    108e:	48 2f       	mov	r20, r24
    1090:	40 68       	ori	r20, 0x80	; 128
    1092:	4f b9       	out	0x0f, r20	; 15
    1094:	77 9b       	sbis	0x0e, 7	; 14
    1096:	fe cf       	rjmp	.-4      	; 0x1094 <rf_security_set_key+0xe8>
    1098:	ac 01       	movw	r20, r24
    109a:	55 95       	asr	r21
    109c:	47 95       	ror	r20
    109e:	40 7c       	andi	r20, 0xC0	; 192
    10a0:	4f b9       	out	0x0f, r20	; 15
    10a2:	77 9b       	sbis	0x0e, 7	; 14
    10a4:	fe cf       	rjmp	.-4      	; 0x10a2 <rf_security_set_key+0xf6>
    10a6:	f8 01       	movw	r30, r16
    10a8:	41 91       	ld	r20, Z+
    10aa:	4f b9       	out	0x0f, r20	; 15
    10ac:	77 9b       	sbis	0x0e, 7	; 14
    10ae:	fe cf       	rjmp	.-4      	; 0x10ac <rf_security_set_key+0x100>
    10b0:	ec 15       	cp	r30, r12
    10b2:	fd 05       	cpc	r31, r13
    10b4:	c9 f7       	brne	.-14     	; 0x10a8 <rf_security_set_key+0xfc>
    10b6:	c0 9a       	sbi	0x18, 0	; 24
    10b8:	02 96       	adiw	r24, 0x02	; 2
    10ba:	2e 5f       	subi	r18, 0xFE	; 254
    10bc:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    10be:	41 e0       	ldi	r20, 0x01	; 1
    10c0:	8e 31       	cpi	r24, 0x1E	; 30
    10c2:	94 07       	cpc	r25, r20
    10c4:	59 f6       	brne	.-106    	; 0x105c <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	9a 83       	std	Y+2, r25	; 0x02
    10cc:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    10ce:	c0 98       	cbi	0x18, 0	; 24
    10d0:	8e ec       	ldi	r24, 0xCE	; 206
    10d2:	8f b9       	out	0x0f, r24	; 15
    10d4:	77 9b       	sbis	0x0e, 7	; 14
    10d6:	fe cf       	rjmp	.-4      	; 0x10d4 <rf_security_set_key+0x128>
    10d8:	80 e8       	ldi	r24, 0x80	; 128
    10da:	8f b9       	out	0x0f, r24	; 15
    10dc:	77 9b       	sbis	0x0e, 7	; 14
    10de:	fe cf       	rjmp	.-4      	; 0x10dc <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    10e0:	c8 01       	movw	r24, r16
    10e2:	02 96       	adiw	r24, 0x02	; 2
    10e4:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    10e6:	21 91       	ld	r18, Z+
    10e8:	2f b9       	out	0x0f, r18	; 15
    10ea:	77 9b       	sbis	0x0e, 7	; 14
    10ec:	fe cf       	rjmp	.-4      	; 0x10ea <rf_security_set_key+0x13e>
    10ee:	e8 17       	cp	r30, r24
    10f0:	f9 07       	cpc	r31, r25
    10f2:	c9 f7       	brne	.-14     	; 0x10e6 <rf_security_set_key+0x13a>
    10f4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    10f6:	c0 98       	cbi	0x18, 0	; 24
    10f8:	8e e9       	ldi	r24, 0x9E	; 158
    10fa:	8f b9       	out	0x0f, r24	; 15
    10fc:	77 9b       	sbis	0x0e, 7	; 14
    10fe:	fe cf       	rjmp	.-4      	; 0x10fc <rf_security_set_key+0x150>
    1100:	80 e8       	ldi	r24, 0x80	; 128
    1102:	8f b9       	out	0x0f, r24	; 15
    1104:	77 9b       	sbis	0x0e, 7	; 14
    1106:	fe cf       	rjmp	.-4      	; 0x1104 <__stack+0x5>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1108:	0e 5f       	subi	r16, 0xFE	; 254
    110a:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    110c:	f5 01       	movw	r30, r10
    110e:	81 91       	ld	r24, Z+
    1110:	5f 01       	movw	r10, r30
    1112:	8f b9       	out	0x0f, r24	; 15
    1114:	77 9b       	sbis	0x0e, 7	; 14
    1116:	fe cf       	rjmp	.-4      	; 0x1114 <__stack+0x15>
    1118:	a0 16       	cp	r10, r16
    111a:	b1 06       	cpc	r11, r17
    111c:	b9 f7       	brne	.-18     	; 0x110c <__stack+0xd>
    111e:	c0 9a       	sbi	0x18, 0	; 24
}
    1120:	0f 90       	pop	r0
    1122:	0f 90       	pop	r0
    1124:	0f 90       	pop	r0
    1126:	0f 90       	pop	r0
    1128:	cf 91       	pop	r28
    112a:	df 91       	pop	r29
    112c:	1f 91       	pop	r17
    112e:	0f 91       	pop	r16
    1130:	ff 90       	pop	r15
    1132:	ef 90       	pop	r14
    1134:	df 90       	pop	r13
    1136:	cf 90       	pop	r12
    1138:	bf 90       	pop	r11
    113a:	af 90       	pop	r10
    113c:	9f 90       	pop	r9
    113e:	8f 90       	pop	r8
    1140:	08 95       	ret

00001142 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    1142:	c0 98       	cbi	0x18, 0	; 24
    1144:	89 e1       	ldi	r24, 0x19	; 25
    1146:	8f b9       	out	0x0f, r24	; 15
    1148:	77 9b       	sbis	0x0e, 7	; 14
    114a:	fe cf       	rjmp	.-4      	; 0x1148 <rf_security_enable+0x6>
    114c:	83 e0       	ldi	r24, 0x03	; 3
    114e:	8f b9       	out	0x0f, r24	; 15
    1150:	77 9b       	sbis	0x0e, 7	; 14
    1152:	fe cf       	rjmp	.-4      	; 0x1150 <rf_security_enable+0xe>
    1154:	86 e0       	ldi	r24, 0x06	; 6
    1156:	8f b9       	out	0x0f, r24	; 15
    1158:	77 9b       	sbis	0x0e, 7	; 14
    115a:	fe cf       	rjmp	.-4      	; 0x1158 <rf_security_enable+0x16>
    115c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    115e:	c0 98       	cbi	0x18, 0	; 24
    1160:	8a e1       	ldi	r24, 0x1A	; 26
    1162:	8f b9       	out	0x0f, r24	; 15
    1164:	77 9b       	sbis	0x0e, 7	; 14
    1166:	fe cf       	rjmp	.-4      	; 0x1164 <rf_security_enable+0x22>
    1168:	8e e0       	ldi	r24, 0x0E	; 14
    116a:	8f b9       	out	0x0f, r24	; 15
    116c:	77 9b       	sbis	0x0e, 7	; 14
    116e:	fe cf       	rjmp	.-4      	; 0x116c <rf_security_enable+0x2a>
    1170:	8e e0       	ldi	r24, 0x0E	; 14
    1172:	8f b9       	out	0x0f, r24	; 15
    1174:	77 9b       	sbis	0x0e, 7	; 14
    1176:	fe cf       	rjmp	.-4      	; 0x1174 <rf_security_enable+0x32>
    1178:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    117a:	81 e0       	ldi	r24, 0x01	; 1
    117c:	80 93 ab 06 	sts	0x06AB, r24
}
    1180:	08 95       	ret

00001182 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    1182:	c0 98       	cbi	0x18, 0	; 24
    1184:	89 e1       	ldi	r24, 0x19	; 25
    1186:	8f b9       	out	0x0f, r24	; 15
    1188:	77 9b       	sbis	0x0e, 7	; 14
    118a:	fe cf       	rjmp	.-4      	; 0x1188 <rf_security_disable+0x6>
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	8f b9       	out	0x0f, r24	; 15
    1190:	77 9b       	sbis	0x0e, 7	; 14
    1192:	fe cf       	rjmp	.-4      	; 0x1190 <rf_security_disable+0xe>
    1194:	84 ec       	ldi	r24, 0xC4	; 196
    1196:	8f b9       	out	0x0f, r24	; 15
    1198:	77 9b       	sbis	0x0e, 7	; 14
    119a:	fe cf       	rjmp	.-4      	; 0x1198 <rf_security_disable+0x16>
    119c:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    119e:	10 92 ab 06 	sts	0x06AB, r1
}
    11a2:	08 95       	ret

000011a4 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    11a4:	80 91 a9 06 	lds	r24, 0x06A9
    11a8:	90 91 aa 06 	lds	r25, 0x06AA
    11ac:	08 95       	ret

000011ae <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	8f 71       	andi	r24, 0x1F	; 31
    11b2:	90 70       	andi	r25, 0x00	; 0
    11b4:	80 6e       	ori	r24, 0xE0	; 224
    11b6:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    11b8:	c0 98       	cbi	0x18, 0	; 24
    11ba:	25 e1       	ldi	r18, 0x15	; 21
    11bc:	2f b9       	out	0x0f, r18	; 15
    11be:	77 9b       	sbis	0x0e, 7	; 14
    11c0:	fe cf       	rjmp	.-4      	; 0x11be <rf_tx_power+0x10>
    11c2:	9f b9       	out	0x0f, r25	; 15
    11c4:	77 9b       	sbis	0x0e, 7	; 14
    11c6:	fe cf       	rjmp	.-4      	; 0x11c4 <rf_tx_power+0x16>
    11c8:	8f b9       	out	0x0f, r24	; 15
    11ca:	77 9b       	sbis	0x0e, 7	; 14
    11cc:	fe cf       	rjmp	.-4      	; 0x11ca <rf_tx_power+0x1c>
    11ce:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    11d0:	08 95       	ret

000011d2 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    11d2:	0e 94 45 07 	call	0xe8a	; 0xe8a <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    11d6:	08 95       	ret

000011d8 <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    11d8:	80 91 ac 06 	lds	r24, 0x06AC
    11dc:	90 91 ad 06 	lds	r25, 0x06AD
    11e0:	98 60       	ori	r25, 0x08	; 8
    11e2:	90 93 ad 06 	sts	0x06AD, r25
    11e6:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    11ea:	c0 98       	cbi	0x18, 0	; 24
    11ec:	81 e1       	ldi	r24, 0x11	; 17
    11ee:	8f b9       	out	0x0f, r24	; 15
    11f0:	77 9b       	sbis	0x0e, 7	; 14
    11f2:	fe cf       	rjmp	.-4      	; 0x11f0 <rf_addr_decode_enable+0x18>
    11f4:	80 91 ad 06 	lds	r24, 0x06AD
    11f8:	8f b9       	out	0x0f, r24	; 15
    11fa:	77 9b       	sbis	0x0e, 7	; 14
    11fc:	fe cf       	rjmp	.-4      	; 0x11fa <rf_addr_decode_enable+0x22>
    11fe:	80 91 ac 06 	lds	r24, 0x06AC
    1202:	8f b9       	out	0x0f, r24	; 15
    1204:	77 9b       	sbis	0x0e, 7	; 14
    1206:	fe cf       	rjmp	.-4      	; 0x1204 <rf_addr_decode_enable+0x2c>
    1208:	c0 9a       	sbi	0x18, 0	; 24
}
    120a:	08 95       	ret

0000120c <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    120c:	80 91 ac 06 	lds	r24, 0x06AC
    1210:	90 91 ad 06 	lds	r25, 0x06AD
    1214:	97 7f       	andi	r25, 0xF7	; 247
    1216:	90 93 ad 06 	sts	0x06AD, r25
    121a:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    121e:	c0 98       	cbi	0x18, 0	; 24
    1220:	81 e1       	ldi	r24, 0x11	; 17
    1222:	8f b9       	out	0x0f, r24	; 15
    1224:	77 9b       	sbis	0x0e, 7	; 14
    1226:	fe cf       	rjmp	.-4      	; 0x1224 <rf_addr_decode_disable+0x18>
    1228:	80 91 ad 06 	lds	r24, 0x06AD
    122c:	8f b9       	out	0x0f, r24	; 15
    122e:	77 9b       	sbis	0x0e, 7	; 14
    1230:	fe cf       	rjmp	.-4      	; 0x122e <rf_addr_decode_disable+0x22>
    1232:	80 91 ac 06 	lds	r24, 0x06AC
    1236:	8f b9       	out	0x0f, r24	; 15
    1238:	77 9b       	sbis	0x0e, 7	; 14
    123a:	fe cf       	rjmp	.-4      	; 0x1238 <rf_addr_decode_disable+0x2c>
    123c:	c0 9a       	sbi	0x18, 0	; 24
}
    123e:	08 95       	ret

00001240 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1240:	81 e0       	ldi	r24, 0x01	; 1
    1242:	80 93 b9 06 	sts	0x06B9, r24
    mdmctrl0 |= 0x0010;
    1246:	80 91 ac 06 	lds	r24, 0x06AC
    124a:	90 91 ad 06 	lds	r25, 0x06AD
    124e:	80 61       	ori	r24, 0x10	; 16
    1250:	90 93 ad 06 	sts	0x06AD, r25
    1254:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1258:	c0 98       	cbi	0x18, 0	; 24
    125a:	81 e1       	ldi	r24, 0x11	; 17
    125c:	8f b9       	out	0x0f, r24	; 15
    125e:	77 9b       	sbis	0x0e, 7	; 14
    1260:	fe cf       	rjmp	.-4      	; 0x125e <rf_auto_ack_enable+0x1e>
    1262:	80 91 ad 06 	lds	r24, 0x06AD
    1266:	8f b9       	out	0x0f, r24	; 15
    1268:	77 9b       	sbis	0x0e, 7	; 14
    126a:	fe cf       	rjmp	.-4      	; 0x1268 <rf_auto_ack_enable+0x28>
    126c:	80 91 ac 06 	lds	r24, 0x06AC
    1270:	8f b9       	out	0x0f, r24	; 15
    1272:	77 9b       	sbis	0x0e, 7	; 14
    1274:	fe cf       	rjmp	.-4      	; 0x1272 <rf_auto_ack_enable+0x32>
    1276:	c0 9a       	sbi	0x18, 0	; 24
}
    1278:	08 95       	ret

0000127a <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    127a:	10 92 b9 06 	sts	0x06B9, r1
    mdmctrl0 &= (~0x0010);
    127e:	80 91 ac 06 	lds	r24, 0x06AC
    1282:	90 91 ad 06 	lds	r25, 0x06AD
    1286:	8f 7e       	andi	r24, 0xEF	; 239
    1288:	90 93 ad 06 	sts	0x06AD, r25
    128c:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1290:	c0 98       	cbi	0x18, 0	; 24
    1292:	81 e1       	ldi	r24, 0x11	; 17
    1294:	8f b9       	out	0x0f, r24	; 15
    1296:	77 9b       	sbis	0x0e, 7	; 14
    1298:	fe cf       	rjmp	.-4      	; 0x1296 <rf_auto_ack_disable+0x1c>
    129a:	80 91 ad 06 	lds	r24, 0x06AD
    129e:	8f b9       	out	0x0f, r24	; 15
    12a0:	77 9b       	sbis	0x0e, 7	; 14
    12a2:	fe cf       	rjmp	.-4      	; 0x12a0 <rf_auto_ack_disable+0x26>
    12a4:	80 91 ac 06 	lds	r24, 0x06AC
    12a8:	8f b9       	out	0x0f, r24	; 15
    12aa:	77 9b       	sbis	0x0e, 7	; 14
    12ac:	fe cf       	rjmp	.-4      	; 0x12aa <rf_auto_ack_disable+0x30>
    12ae:	c0 9a       	sbi	0x18, 0	; 24
}
    12b0:	08 95       	ret

000012b2 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    12b2:	df 93       	push	r29
    12b4:	cf 93       	push	r28
    12b6:	00 d0       	rcall	.+0      	; 0x12b8 <rf_addr_decode_set_my_mac+0x6>
    12b8:	cd b7       	in	r28, 0x3d	; 61
    12ba:	de b7       	in	r29, 0x3e	; 62
    12bc:	9a 83       	std	Y+2, r25	; 0x02
    12be:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    12c0:	90 93 b5 06 	sts	0x06B5, r25
    12c4:	80 93 b4 06 	sts	0x06B4, r24
    nrk_spin_wait_us(500);
    12c8:	84 ef       	ldi	r24, 0xF4	; 244
    12ca:	91 e0       	ldi	r25, 0x01	; 1
    12cc:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    12d0:	c0 98       	cbi	0x18, 0	; 24
    12d2:	8a ee       	ldi	r24, 0xEA	; 234
    12d4:	8f b9       	out	0x0f, r24	; 15
    12d6:	77 9b       	sbis	0x0e, 7	; 14
    12d8:	fe cf       	rjmp	.-4      	; 0x12d6 <rf_addr_decode_set_my_mac+0x24>
    12da:	80 e8       	ldi	r24, 0x80	; 128
    12dc:	8f b9       	out	0x0f, r24	; 15
    12de:	77 9b       	sbis	0x0e, 7	; 14
    12e0:	fe cf       	rjmp	.-4      	; 0x12de <rf_addr_decode_set_my_mac+0x2c>
    12e2:	fe 01       	movw	r30, r28
    12e4:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    12e6:	ce 01       	movw	r24, r28
    12e8:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    12ea:	21 91       	ld	r18, Z+
    12ec:	2f b9       	out	0x0f, r18	; 15
    12ee:	77 9b       	sbis	0x0e, 7	; 14
    12f0:	fe cf       	rjmp	.-4      	; 0x12ee <rf_addr_decode_set_my_mac+0x3c>
    12f2:	e8 17       	cp	r30, r24
    12f4:	f9 07       	cpc	r31, r25
    12f6:	c9 f7       	brne	.-14     	; 0x12ea <rf_addr_decode_set_my_mac+0x38>
    12f8:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    12fa:	84 ef       	ldi	r24, 0xF4	; 244
    12fc:	91 e0       	ldi	r25, 0x01	; 1
    12fe:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
}
    1302:	0f 90       	pop	r0
    1304:	0f 90       	pop	r0
    1306:	cf 91       	pop	r28
    1308:	df 91       	pop	r29
    130a:	08 95       	ret

0000130c <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    130c:	cf 93       	push	r28
    130e:	df 93       	push	r29
    1310:	ec 01       	movw	r28, r24
    1312:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1314:	c0 98       	cbi	0x18, 0	; 24
    1316:	98 e0       	ldi	r25, 0x08	; 8
    1318:	9f b9       	out	0x0f, r25	; 15
    131a:	77 9b       	sbis	0x0e, 7	; 14
    131c:	fe cf       	rjmp	.-4      	; 0x131a <rf_set_rx+0xe>
    131e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1320:	c0 98       	cbi	0x18, 0	; 24
    1322:	98 e0       	ldi	r25, 0x08	; 8
    1324:	9f b9       	out	0x0f, r25	; 15
    1326:	77 9b       	sbis	0x0e, 7	; 14
    1328:	fe cf       	rjmp	.-4      	; 0x1326 <rf_set_rx+0x1a>
    132a:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    132c:	0e 94 45 07 	call	0xe8a	; 0xe8a <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1330:	d0 93 af 06 	sts	0x06AF, r29
    1334:	c0 93 ae 06 	sts	0x06AE, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1338:	df 91       	pop	r29
    133a:	cf 91       	pop	r28
    133c:	08 95       	ret

0000133e <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    133e:	df 92       	push	r13
    1340:	ef 92       	push	r14
    1342:	ff 92       	push	r15
    1344:	0f 93       	push	r16
    1346:	1f 93       	push	r17
    1348:	df 93       	push	r29
    134a:	cf 93       	push	r28
    134c:	00 d0       	rcall	.+0      	; 0x134e <rf_init+0x10>
    134e:	cd b7       	in	r28, 0x3d	; 61
    1350:	de b7       	in	r29, 0x3e	; 62
    1352:	8c 01       	movw	r16, r24
    1354:	d6 2e       	mov	r13, r22
    1356:	5a 83       	std	Y+2, r21	; 0x02
    1358:	49 83       	std	Y+1, r20	; 0x01
    135a:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    135c:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    135e:	88 ee       	ldi	r24, 0xE8	; 232
    1360:	93 e0       	ldi	r25, 0x03	; 3
    1362:	0e 94 a2 12 	call	0x2544	; 0x2544 <halWait>
    SET_RESET_ACTIVE();
    1366:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	0e 94 a2 12 	call	0x2544	; 0x2544 <halWait>
    SET_RESET_INACTIVE();
    1370:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1372:	84 e6       	ldi	r24, 0x64	; 100
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	0e 94 a2 12 	call	0x2544	; 0x2544 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    137a:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    137c:	c0 98       	cbi	0x18, 0	; 24
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	8f b9       	out	0x0f, r24	; 15
    1382:	77 9b       	sbis	0x0e, 7	; 14
    1384:	fe cf       	rjmp	.-4      	; 0x1382 <rf_init+0x44>
    1386:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    1388:	82 ee       	ldi	r24, 0xE2	; 226
    138a:	92 e0       	ldi	r25, 0x02	; 2
    138c:	90 93 ad 06 	sts	0x06AD, r25
    1390:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    1394:	c0 98       	cbi	0x18, 0	; 24
    1396:	81 e1       	ldi	r24, 0x11	; 17
    1398:	8f b9       	out	0x0f, r24	; 15
    139a:	77 9b       	sbis	0x0e, 7	; 14
    139c:	fe cf       	rjmp	.-4      	; 0x139a <rf_init+0x5c>
    139e:	80 91 ad 06 	lds	r24, 0x06AD
    13a2:	8f b9       	out	0x0f, r24	; 15
    13a4:	77 9b       	sbis	0x0e, 7	; 14
    13a6:	fe cf       	rjmp	.-4      	; 0x13a4 <rf_init+0x66>
    13a8:	80 91 ac 06 	lds	r24, 0x06AC
    13ac:	8f b9       	out	0x0f, r24	; 15
    13ae:	77 9b       	sbis	0x0e, 7	; 14
    13b0:	fe cf       	rjmp	.-4      	; 0x13ae <rf_init+0x70>
    13b2:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    13b4:	c0 98       	cbi	0x18, 0	; 24
    13b6:	82 e1       	ldi	r24, 0x12	; 18
    13b8:	8f b9       	out	0x0f, r24	; 15
    13ba:	77 9b       	sbis	0x0e, 7	; 14
    13bc:	fe cf       	rjmp	.-4      	; 0x13ba <rf_init+0x7c>
    13be:	85 e0       	ldi	r24, 0x05	; 5
    13c0:	8f b9       	out	0x0f, r24	; 15
    13c2:	77 9b       	sbis	0x0e, 7	; 14
    13c4:	fe cf       	rjmp	.-4      	; 0x13c2 <rf_init+0x84>
    13c6:	1f b8       	out	0x0f, r1	; 15
    13c8:	77 9b       	sbis	0x0e, 7	; 14
    13ca:	fe cf       	rjmp	.-4      	; 0x13c8 <rf_init+0x8a>
    13cc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    13ce:	c0 98       	cbi	0x18, 0	; 24
    13d0:	8c e1       	ldi	r24, 0x1C	; 28
    13d2:	8f b9       	out	0x0f, r24	; 15
    13d4:	77 9b       	sbis	0x0e, 7	; 14
    13d6:	fe cf       	rjmp	.-4      	; 0x13d4 <rf_init+0x96>
    13d8:	1f b8       	out	0x0f, r1	; 15
    13da:	77 9b       	sbis	0x0e, 7	; 14
    13dc:	fe cf       	rjmp	.-4      	; 0x13da <rf_init+0x9c>
    13de:	8f e7       	ldi	r24, 0x7F	; 127
    13e0:	8f b9       	out	0x0f, r24	; 15
    13e2:	77 9b       	sbis	0x0e, 7	; 14
    13e4:	fe cf       	rjmp	.-4      	; 0x13e2 <rf_init+0xa4>
    13e6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    13e8:	c0 98       	cbi	0x18, 0	; 24
    13ea:	89 e1       	ldi	r24, 0x19	; 25
    13ec:	8f b9       	out	0x0f, r24	; 15
    13ee:	77 9b       	sbis	0x0e, 7	; 14
    13f0:	fe cf       	rjmp	.-4      	; 0x13ee <rf_init+0xb0>
    13f2:	81 e0       	ldi	r24, 0x01	; 1
    13f4:	8f b9       	out	0x0f, r24	; 15
    13f6:	77 9b       	sbis	0x0e, 7	; 14
    13f8:	fe cf       	rjmp	.-4      	; 0x13f6 <rf_init+0xb8>
    13fa:	84 ec       	ldi	r24, 0xC4	; 196
    13fc:	8f b9       	out	0x0f, r24	; 15
    13fe:	77 9b       	sbis	0x0e, 7	; 14
    1400:	fe cf       	rjmp	.-4      	; 0x13fe <rf_init+0xc0>
    1402:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    1404:	c0 98       	cbi	0x18, 0	; 24
    1406:	87 e1       	ldi	r24, 0x17	; 23
    1408:	8f b9       	out	0x0f, r24	; 15
    140a:	77 9b       	sbis	0x0e, 7	; 14
    140c:	fe cf       	rjmp	.-4      	; 0x140a <rf_init+0xcc>
    140e:	8a e1       	ldi	r24, 0x1A	; 26
    1410:	8f b9       	out	0x0f, r24	; 15
    1412:	77 9b       	sbis	0x0e, 7	; 14
    1414:	fe cf       	rjmp	.-4      	; 0x1412 <rf_init+0xd4>
    1416:	86 e5       	ldi	r24, 0x56	; 86
    1418:	8f b9       	out	0x0f, r24	; 15
    141a:	77 9b       	sbis	0x0e, 7	; 14
    141c:	fe cf       	rjmp	.-4      	; 0x141a <rf_init+0xdc>
    141e:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1420:	84 ef       	ldi	r24, 0xF4	; 244
    1422:	91 e0       	ldi	r25, 0x01	; 1
    1424:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1428:	c0 98       	cbi	0x18, 0	; 24
    142a:	88 ee       	ldi	r24, 0xE8	; 232
    142c:	8f b9       	out	0x0f, r24	; 15
    142e:	77 9b       	sbis	0x0e, 7	; 14
    1430:	fe cf       	rjmp	.-4      	; 0x142e <rf_init+0xf0>
    1432:	80 e8       	ldi	r24, 0x80	; 128
    1434:	8f b9       	out	0x0f, r24	; 15
    1436:	77 9b       	sbis	0x0e, 7	; 14
    1438:	fe cf       	rjmp	.-4      	; 0x1436 <rf_init+0xf8>
    143a:	fe 01       	movw	r30, r28
    143c:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    143e:	ce 01       	movw	r24, r28
    1440:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1442:	21 91       	ld	r18, Z+
    1444:	2f b9       	out	0x0f, r18	; 15
    1446:	77 9b       	sbis	0x0e, 7	; 14
    1448:	fe cf       	rjmp	.-4      	; 0x1446 <rf_init+0x108>
    144a:	e8 17       	cp	r30, r24
    144c:	f9 07       	cpc	r31, r25
    144e:	c9 f7       	brne	.-14     	; 0x1442 <rf_init+0x104>
    1450:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1452:	84 ef       	ldi	r24, 0xF4	; 244
    1454:	91 e0       	ldi	r25, 0x01	; 1
    1456:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    145a:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    145c:	8d 2d       	mov	r24, r13
    145e:	0e 94 45 07 	call	0xe8a	; 0xe8a <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    1462:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    1464:	10 93 af 06 	sts	0x06AF, r17
    1468:	00 93 ae 06 	sts	0x06AE, r16
    rfSettings.panId = panId;
    146c:	89 81       	ldd	r24, Y+1	; 0x01
    146e:	9a 81       	ldd	r25, Y+2	; 0x02
    1470:	90 93 b3 06 	sts	0x06B3, r25
    1474:	80 93 b2 06 	sts	0x06B2, r24
    rfSettings.myAddr = myAddr;
    1478:	f0 92 b5 06 	sts	0x06B5, r15
    147c:	e0 92 b4 06 	sts	0x06B4, r14
    rfSettings.txSeqNumber = 0;
    1480:	10 92 b0 06 	sts	0x06B0, r1
    rfSettings.receiveOn = FALSE;
    1484:	10 92 b6 06 	sts	0x06B6, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    1488:	0e 94 60 07 	call	0xec0	; 0xec0 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    148c:	10 92 b9 06 	sts	0x06B9, r1
    security_enable=0;
    1490:	10 92 ab 06 	sts	0x06AB, r1
    last_pkt_encrypted=0;
    1494:	10 92 ba 06 	sts	0x06BA, r1
} // rf_init()
    1498:	0f 90       	pop	r0
    149a:	0f 90       	pop	r0
    149c:	cf 91       	pop	r28
    149e:	df 91       	pop	r29
    14a0:	1f 91       	pop	r17
    14a2:	0f 91       	pop	r16
    14a4:	ff 90       	pop	r15
    14a6:	ef 90       	pop	r14
    14a8:	df 90       	pop	r13
    14aa:	08 95       	ret

000014ac <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	80 93 b6 06 	sts	0x06B6, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    14b2:	c0 98       	cbi	0x18, 0	; 24
    14b4:	83 e0       	ldi	r24, 0x03	; 3
    14b6:	8f b9       	out	0x0f, r24	; 15
    14b8:	77 9b       	sbis	0x0e, 7	; 14
    14ba:	fe cf       	rjmp	.-4      	; 0x14b8 <rf_rx_on+0xc>
    14bc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    14be:	c0 98       	cbi	0x18, 0	; 24
    14c0:	88 e0       	ldi	r24, 0x08	; 8
    14c2:	8f b9       	out	0x0f, r24	; 15
    14c4:	77 9b       	sbis	0x0e, 7	; 14
    14c6:	fe cf       	rjmp	.-4      	; 0x14c4 <rf_rx_on+0x18>
    14c8:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    14ca:	10 92 bf 06 	sts	0x06BF, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    14ce:	08 95       	ret

000014d0 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    14d0:	81 e0       	ldi	r24, 0x01	; 1
    14d2:	80 93 b6 06 	sts	0x06B6, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    14d6:	c0 98       	cbi	0x18, 0	; 24
    14d8:	83 e0       	ldi	r24, 0x03	; 3
    14da:	8f b9       	out	0x0f, r24	; 15
    14dc:	77 9b       	sbis	0x0e, 7	; 14
    14de:	fe cf       	rjmp	.-4      	; 0x14dc <rf_polling_rx_on+0xc>
    14e0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    14e2:	c0 98       	cbi	0x18, 0	; 24
    14e4:	88 e0       	ldi	r24, 0x08	; 8
    14e6:	8f b9       	out	0x0f, r24	; 15
    14e8:	77 9b       	sbis	0x0e, 7	; 14
    14ea:	fe cf       	rjmp	.-4      	; 0x14e8 <rf_polling_rx_on+0x18>
    14ec:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    14ee:	10 92 bf 06 	sts	0x06BF, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    14f2:	08 95       	ret

000014f4 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    14f4:	10 92 b6 06 	sts	0x06B6, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    14f8:	c0 98       	cbi	0x18, 0	; 24
    14fa:	86 e0       	ldi	r24, 0x06	; 6
    14fc:	8f b9       	out	0x0f, r24	; 15
    14fe:	77 9b       	sbis	0x0e, 7	; 14
    1500:	fe cf       	rjmp	.-4      	; 0x14fe <rf_rx_off+0xa>
    1502:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1504:	10 92 bf 06 	sts	0x06BF, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    1508:	08 95       	ret

0000150a <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    150a:	bf 92       	push	r11
    150c:	cf 92       	push	r12
    150e:	df 92       	push	r13
    1510:	ef 92       	push	r14
    1512:	ff 92       	push	r15
    1514:	0f 93       	push	r16
    1516:	1f 93       	push	r17
    1518:	df 93       	push	r29
    151a:	cf 93       	push	r28
    151c:	00 d0       	rcall	.+0      	; 0x151e <rf_tx_tdma_packet+0x14>
    151e:	0f 92       	push	r0
    1520:	cd b7       	in	r28, 0x3d	; 61
    1522:	de b7       	in	r29, 0x3e	; 62
    1524:	8c 01       	movw	r16, r24
    1526:	6b 01       	movw	r12, r22
    1528:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    152a:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    152e:	c0 98       	cbi	0x18, 0	; 24
    1530:	88 e0       	ldi	r24, 0x08	; 8
    1532:	8f b9       	out	0x0f, r24	; 15
    1534:	77 9b       	sbis	0x0e, 7	; 14
    1536:	fe cf       	rjmp	.-4      	; 0x1534 <rf_tx_tdma_packet+0x2a>
    1538:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    153a:	c0 98       	cbi	0x18, 0	; 24
    153c:	88 e0       	ldi	r24, 0x08	; 8
    153e:	8f b9       	out	0x0f, r24	; 15
    1540:	77 9b       	sbis	0x0e, 7	; 14
    1542:	fe cf       	rjmp	.-4      	; 0x1540 <rf_tx_tdma_packet+0x36>
    1544:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1546:	0e 99       	sbic	0x01, 6	; 1
    1548:	fe cf       	rjmp	.-4      	; 0x1546 <rf_tx_tdma_packet+0x3c>
    154a:	84 99       	sbic	0x10, 4	; 16
    154c:	fc cf       	rjmp	.-8      	; 0x1546 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    154e:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1550:	c0 98       	cbi	0x18, 0	; 24
    1552:	89 e0       	ldi	r24, 0x09	; 9
    1554:	8f b9       	out	0x0f, r24	; 15
    1556:	77 9b       	sbis	0x0e, 7	; 14
    1558:	fe cf       	rjmp	.-4      	; 0x1556 <rf_tx_tdma_packet+0x4c>
    155a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    155c:	c0 98       	cbi	0x18, 0	; 24
    155e:	89 e0       	ldi	r24, 0x09	; 9
    1560:	8f b9       	out	0x0f, r24	; 15
    1562:	77 9b       	sbis	0x0e, 7	; 14
    1564:	fe cf       	rjmp	.-4      	; 0x1562 <rf_tx_tdma_packet+0x58>
    1566:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1568:	d8 01       	movw	r26, r16
    156a:	12 96       	adiw	r26, 0x02	; 2
    156c:	5c 91       	ld	r21, X
    156e:	12 97       	sbiw	r26, 0x02	; 2
    1570:	25 2f       	mov	r18, r21
    1572:	33 27       	eor	r19, r19
    1574:	27 fd       	sbrc	r18, 7
    1576:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    1578:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    157a:	40 e0       	ldi	r20, 0x00	; 0
    157c:	0a c0       	rjmp	.+20     	; 0x1592 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    157e:	d8 01       	movw	r26, r16
    1580:	13 96       	adiw	r26, 0x03	; 3
    1582:	ed 91       	ld	r30, X+
    1584:	fc 91       	ld	r31, X
    1586:	14 97       	sbiw	r26, 0x04	; 4
    1588:	e8 0f       	add	r30, r24
    158a:	f9 1f       	adc	r31, r25
    158c:	80 81       	ld	r24, Z
    158e:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1590:	4f 5f       	subi	r20, 0xFF	; 255
    1592:	84 2f       	mov	r24, r20
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	82 17       	cp	r24, r18
    1598:	93 07       	cpc	r25, r19
    159a:	8c f3       	brlt	.-30     	; 0x157e <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    159c:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    159e:	c0 98       	cbi	0x18, 0	; 24
    15a0:	8e e3       	ldi	r24, 0x3E	; 62
    15a2:	8f b9       	out	0x0f, r24	; 15
    15a4:	77 9b       	sbis	0x0e, 7	; 14
    15a6:	fe cf       	rjmp	.-4      	; 0x15a4 <rf_tx_tdma_packet+0x9a>
    15a8:	5f b9       	out	0x0f, r21	; 15
    15aa:	77 9b       	sbis	0x0e, 7	; 14
    15ac:	fe cf       	rjmp	.-4      	; 0x15aa <rf_tx_tdma_packet+0xa0>
    15ae:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    15b0:	f8 01       	movw	r30, r16
    15b2:	86 81       	ldd	r24, Z+6	; 0x06
    15b4:	88 23       	and	r24, r24
    15b6:	19 f0       	breq	.+6      	; 0x15be <rf_tx_tdma_packet+0xb4>
    15b8:	81 e6       	ldi	r24, 0x61	; 97
    15ba:	98 e8       	ldi	r25, 0x88	; 136
    15bc:	02 c0       	rjmp	.+4      	; 0x15c2 <rf_tx_tdma_packet+0xb8>
    15be:	81 e4       	ldi	r24, 0x41	; 65
    15c0:	98 e8       	ldi	r25, 0x88	; 136
    15c2:	9a 83       	std	Y+2, r25	; 0x02
    15c4:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    15c6:	c0 98       	cbi	0x18, 0	; 24
    15c8:	8e e3       	ldi	r24, 0x3E	; 62
    15ca:	8f b9       	out	0x0f, r24	; 15
    15cc:	77 9b       	sbis	0x0e, 7	; 14
    15ce:	fe cf       	rjmp	.-4      	; 0x15cc <rf_tx_tdma_packet+0xc2>
    15d0:	fe 01       	movw	r30, r28
    15d2:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    15d4:	ce 01       	movw	r24, r28
    15d6:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    15d8:	21 91       	ld	r18, Z+
    15da:	2f b9       	out	0x0f, r18	; 15
    15dc:	77 9b       	sbis	0x0e, 7	; 14
    15de:	fe cf       	rjmp	.-4      	; 0x15dc <rf_tx_tdma_packet+0xd2>
    15e0:	e8 17       	cp	r30, r24
    15e2:	f9 07       	cpc	r31, r25
    15e4:	c9 f7       	brne	.-14     	; 0x15d8 <rf_tx_tdma_packet+0xce>
    15e6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    15e8:	c0 98       	cbi	0x18, 0	; 24
    15ea:	8e e3       	ldi	r24, 0x3E	; 62
    15ec:	8f b9       	out	0x0f, r24	; 15
    15ee:	77 9b       	sbis	0x0e, 7	; 14
    15f0:	fe cf       	rjmp	.-4      	; 0x15ee <rf_tx_tdma_packet+0xe4>
    15f2:	80 91 b0 06 	lds	r24, 0x06B0
    15f6:	8f b9       	out	0x0f, r24	; 15
    15f8:	77 9b       	sbis	0x0e, 7	; 14
    15fa:	fe cf       	rjmp	.-4      	; 0x15f8 <rf_tx_tdma_packet+0xee>
    15fc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    15fe:	c0 98       	cbi	0x18, 0	; 24
    1600:	8e e3       	ldi	r24, 0x3E	; 62
    1602:	8f b9       	out	0x0f, r24	; 15
    1604:	77 9b       	sbis	0x0e, 7	; 14
    1606:	fe cf       	rjmp	.-4      	; 0x1604 <rf_tx_tdma_packet+0xfa>
    1608:	80 e0       	ldi	r24, 0x00	; 0
    160a:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    160c:	fc 01       	movw	r30, r24
    160e:	e2 55       	subi	r30, 0x52	; 82
    1610:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1612:	24 81       	ldd	r18, Z+4	; 0x04
    1614:	2f b9       	out	0x0f, r18	; 15
    1616:	77 9b       	sbis	0x0e, 7	; 14
    1618:	fe cf       	rjmp	.-4      	; 0x1616 <rf_tx_tdma_packet+0x10c>
    161a:	01 96       	adiw	r24, 0x01	; 1
    161c:	82 30       	cpi	r24, 0x02	; 2
    161e:	91 05       	cpc	r25, r1
    1620:	a9 f7       	brne	.-22     	; 0x160c <rf_tx_tdma_packet+0x102>
    1622:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1624:	c0 98       	cbi	0x18, 0	; 24
    1626:	8e e3       	ldi	r24, 0x3E	; 62
    1628:	8f b9       	out	0x0f, r24	; 15
    162a:	77 9b       	sbis	0x0e, 7	; 14
    162c:	fe cf       	rjmp	.-4      	; 0x162a <rf_tx_tdma_packet+0x120>
    162e:	80 e0       	ldi	r24, 0x00	; 0
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	f8 01       	movw	r30, r16
    1634:	e8 0f       	add	r30, r24
    1636:	f9 1f       	adc	r31, r25
    1638:	20 81       	ld	r18, Z
    163a:	2f b9       	out	0x0f, r18	; 15
    163c:	77 9b       	sbis	0x0e, 7	; 14
    163e:	fe cf       	rjmp	.-4      	; 0x163c <rf_tx_tdma_packet+0x132>
    1640:	01 96       	adiw	r24, 0x01	; 1
    1642:	82 30       	cpi	r24, 0x02	; 2
    1644:	91 05       	cpc	r25, r1
    1646:	a9 f7       	brne	.-22     	; 0x1632 <rf_tx_tdma_packet+0x128>
    1648:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    164a:	c0 98       	cbi	0x18, 0	; 24
    164c:	8e e3       	ldi	r24, 0x3E	; 62
    164e:	8f b9       	out	0x0f, r24	; 15
    1650:	77 9b       	sbis	0x0e, 7	; 14
    1652:	fe cf       	rjmp	.-4      	; 0x1650 <rf_tx_tdma_packet+0x146>
    1654:	80 e0       	ldi	r24, 0x00	; 0
    1656:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1658:	fc 01       	movw	r30, r24
    165a:	e2 55       	subi	r30, 0x52	; 82
    165c:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    165e:	26 81       	ldd	r18, Z+6	; 0x06
    1660:	2f b9       	out	0x0f, r18	; 15
    1662:	77 9b       	sbis	0x0e, 7	; 14
    1664:	fe cf       	rjmp	.-4      	; 0x1662 <rf_tx_tdma_packet+0x158>
    1666:	01 96       	adiw	r24, 0x01	; 1
    1668:	82 30       	cpi	r24, 0x02	; 2
    166a:	91 05       	cpc	r25, r1
    166c:	a9 f7       	brne	.-22     	; 0x1658 <rf_tx_tdma_packet+0x14e>
    166e:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1670:	c6 01       	movw	r24, r12
    1672:	b7 01       	movw	r22, r14
    1674:	0e 94 d5 2c 	call	0x59aa	; 0x59aa <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1678:	d8 01       	movw	r26, r16
    167a:	15 96       	adiw	r26, 0x05	; 5
    167c:	8c 91       	ld	r24, X
    167e:	15 97       	sbiw	r26, 0x05	; 5
    1680:	88 23       	and	r24, r24
    1682:	a9 f1       	breq	.+106    	; 0x16ee <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1684:	80 91 b6 06 	lds	r24, 0x06B6
    1688:	88 23       	and	r24, r24
    168a:	31 f4       	brne	.+12     	; 0x1698 <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    168c:	c0 98       	cbi	0x18, 0	; 24
    168e:	83 e0       	ldi	r24, 0x03	; 3
    1690:	8f b9       	out	0x0f, r24	; 15
    1692:	77 9b       	sbis	0x0e, 7	; 14
    1694:	fe cf       	rjmp	.-4      	; 0x1692 <rf_tx_tdma_packet+0x188>
    1696:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1698:	c0 98       	cbi	0x18, 0	; 24
    169a:	1f b8       	out	0x0f, r1	; 15
    169c:	77 9b       	sbis	0x0e, 7	; 14
    169e:	fe cf       	rjmp	.-4      	; 0x169c <rf_tx_tdma_packet+0x192>
    16a0:	8f b1       	in	r24, 0x0f	; 15
    16a2:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    16a4:	81 ff       	sbrs	r24, 1
    16a6:	f8 cf       	rjmp	.-16     	; 0x1698 <rf_tx_tdma_packet+0x18e>
    16a8:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    16aa:	a5 e0       	ldi	r26, 0x05	; 5
    16ac:	ea 2e       	mov	r14, r26
    16ae:	c0 98       	cbi	0x18, 0	; 24
    16b0:	ef b8       	out	0x0f, r14	; 15
    16b2:	77 9b       	sbis	0x0e, 7	; 14
    16b4:	fe cf       	rjmp	.-4      	; 0x16b2 <rf_tx_tdma_packet+0x1a8>
    16b6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    16b8:	c0 98       	cbi	0x18, 0	; 24
    16ba:	1f b8       	out	0x0f, r1	; 15
    16bc:	77 9b       	sbis	0x0e, 7	; 14
    16be:	fe cf       	rjmp	.-4      	; 0x16bc <rf_tx_tdma_packet+0x1b2>
    16c0:	cf b0       	in	r12, 0x0f	; 15
    16c2:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    16c4:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    16c6:	25 36       	cpi	r18, 0x65	; 101
    16c8:	49 f4       	brne	.+18     	; 0x16dc <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    16ca:	78 94       	sei
                nrk_sem_post(radio_sem);
    16cc:	80 91 a9 06 	lds	r24, 0x06A9
    16d0:	90 91 aa 06 	lds	r25, 0x06AA
    16d4:	0e 94 a8 21 	call	0x4350	; 0x4350 <nrk_sem_post>
                return FALSE;
    16d8:	80 e0       	ldi	r24, 0x00	; 0
    16da:	60 c0       	rjmp	.+192    	; 0x179c <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    16dc:	84 e6       	ldi	r24, 0x64	; 100
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	2b 83       	std	Y+3, r18	; 0x03
    16e2:	0e 94 a2 12 	call	0x2544	; 0x2544 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    16e6:	2b 81       	ldd	r18, Y+3	; 0x03
    16e8:	c3 fe       	sbrs	r12, 3
    16ea:	e1 cf       	rjmp	.-62     	; 0x16ae <rf_tx_tdma_packet+0x1a4>
    16ec:	06 c0       	rjmp	.+12     	; 0x16fa <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    16ee:	c0 98       	cbi	0x18, 0	; 24
    16f0:	84 e0       	ldi	r24, 0x04	; 4
    16f2:	8f b9       	out	0x0f, r24	; 15
    16f4:	77 9b       	sbis	0x0e, 7	; 14
    16f6:	fe cf       	rjmp	.-4      	; 0x16f4 <rf_tx_tdma_packet+0x1ea>
    16f8:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    16fa:	c0 98       	cbi	0x18, 0	; 24
    16fc:	8e e3       	ldi	r24, 0x3E	; 62
    16fe:	8f b9       	out	0x0f, r24	; 15
    1700:	77 9b       	sbis	0x0e, 7	; 14
    1702:	fe cf       	rjmp	.-4      	; 0x1700 <rf_tx_tdma_packet+0x1f6>
    1704:	40 e0       	ldi	r20, 0x00	; 0
    1706:	0c c0       	rjmp	.+24     	; 0x1720 <rf_tx_tdma_packet+0x216>
    1708:	d8 01       	movw	r26, r16
    170a:	13 96       	adiw	r26, 0x03	; 3
    170c:	ed 91       	ld	r30, X+
    170e:	fc 91       	ld	r31, X
    1710:	14 97       	sbiw	r26, 0x04	; 4
    1712:	e8 0f       	add	r30, r24
    1714:	f9 1f       	adc	r31, r25
    1716:	80 81       	ld	r24, Z
    1718:	8f b9       	out	0x0f, r24	; 15
    171a:	77 9b       	sbis	0x0e, 7	; 14
    171c:	fe cf       	rjmp	.-4      	; 0x171a <rf_tx_tdma_packet+0x210>
    171e:	4f 5f       	subi	r20, 0xFF	; 255
    1720:	84 2f       	mov	r24, r20
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	f8 01       	movw	r30, r16
    1726:	22 81       	ldd	r18, Z+2	; 0x02
    1728:	33 27       	eor	r19, r19
    172a:	27 fd       	sbrc	r18, 7
    172c:	30 95       	com	r19
    172e:	82 17       	cp	r24, r18
    1730:	93 07       	cpc	r25, r19
    1732:	54 f3       	brlt	.-44     	; 0x1708 <rf_tx_tdma_packet+0x1fe>
    1734:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1736:	c0 98       	cbi	0x18, 0	; 24
    1738:	8e e3       	ldi	r24, 0x3E	; 62
    173a:	8f b9       	out	0x0f, r24	; 15
    173c:	77 9b       	sbis	0x0e, 7	; 14
    173e:	fe cf       	rjmp	.-4      	; 0x173c <rf_tx_tdma_packet+0x232>
    1740:	bf b8       	out	0x0f, r11	; 15
    1742:	77 9b       	sbis	0x0e, 7	; 14
    1744:	fe cf       	rjmp	.-4      	; 0x1742 <rf_tx_tdma_packet+0x238>
    1746:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1748:	84 9b       	sbis	0x10, 4	; 16
    174a:	fe cf       	rjmp	.-4      	; 0x1748 <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    174c:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    174e:	84 99       	sbic	0x10, 4	; 16
    1750:	fe cf       	rjmp	.-4      	; 0x174e <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1752:	c0 98       	cbi	0x18, 0	; 24
    1754:	88 e0       	ldi	r24, 0x08	; 8
    1756:	8f b9       	out	0x0f, r24	; 15
    1758:	77 9b       	sbis	0x0e, 7	; 14
    175a:	fe cf       	rjmp	.-4      	; 0x1758 <rf_tx_tdma_packet+0x24e>
    175c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    175e:	c0 98       	cbi	0x18, 0	; 24
    1760:	88 e0       	ldi	r24, 0x08	; 8
    1762:	8f b9       	out	0x0f, r24	; 15
    1764:	77 9b       	sbis	0x0e, 7	; 14
    1766:	fe cf       	rjmp	.-4      	; 0x1764 <rf_tx_tdma_packet+0x25a>
    1768:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    176a:	c0 98       	cbi	0x18, 0	; 24
    176c:	89 e0       	ldi	r24, 0x09	; 9
    176e:	8f b9       	out	0x0f, r24	; 15
    1770:	77 9b       	sbis	0x0e, 7	; 14
    1772:	fe cf       	rjmp	.-4      	; 0x1770 <rf_tx_tdma_packet+0x266>
    1774:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1776:	c0 98       	cbi	0x18, 0	; 24
    1778:	89 e0       	ldi	r24, 0x09	; 9
    177a:	8f b9       	out	0x0f, r24	; 15
    177c:	77 9b       	sbis	0x0e, 7	; 14
    177e:	fe cf       	rjmp	.-4      	; 0x177c <rf_tx_tdma_packet+0x272>
    1780:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1782:	c0 98       	cbi	0x18, 0	; 24
    1784:	86 e0       	ldi	r24, 0x06	; 6
    1786:	8f b9       	out	0x0f, r24	; 15
    1788:	77 9b       	sbis	0x0e, 7	; 14
    178a:	fe cf       	rjmp	.-4      	; 0x1788 <rf_tx_tdma_packet+0x27e>
    178c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    178e:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1790:	80 91 b0 06 	lds	r24, 0x06B0
    1794:	8f 5f       	subi	r24, 0xFF	; 255
    1796:	80 93 b0 06 	sts	0x06B0, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    179a:	81 e0       	ldi	r24, 0x01	; 1

}
    179c:	0f 90       	pop	r0
    179e:	0f 90       	pop	r0
    17a0:	0f 90       	pop	r0
    17a2:	cf 91       	pop	r28
    17a4:	df 91       	pop	r29
    17a6:	1f 91       	pop	r17
    17a8:	0f 91       	pop	r16
    17aa:	ff 90       	pop	r15
    17ac:	ef 90       	pop	r14
    17ae:	df 90       	pop	r13
    17b0:	cf 90       	pop	r12
    17b2:	bf 90       	pop	r11
    17b4:	08 95       	ret

000017b6 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    17b6:	ff 92       	push	r15
    17b8:	0f 93       	push	r16
    17ba:	1f 93       	push	r17
    17bc:	df 93       	push	r29
    17be:	cf 93       	push	r28
    17c0:	00 d0       	rcall	.+0      	; 0x17c2 <rf_tx_packet+0xc>
    17c2:	cd b7       	in	r28, 0x3d	; 61
    17c4:	de b7       	in	r29, 0x3e	; 62
    17c6:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    17c8:	80 91 ab 06 	lds	r24, 0x06AB
    17cc:	88 23       	and	r24, r24
    17ce:	31 f0       	breq	.+12     	; 0x17dc <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    17d0:	c0 98       	cbi	0x18, 0	; 24
    17d2:	8d e0       	ldi	r24, 0x0D	; 13
    17d4:	8f b9       	out	0x0f, r24	; 15
    17d6:	77 9b       	sbis	0x0e, 7	; 14
    17d8:	fe cf       	rjmp	.-4      	; 0x17d6 <rf_tx_packet+0x20>
    17da:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17dc:	32 81       	ldd	r19, Z+2	; 0x02
    17de:	43 2f       	mov	r20, r19
    17e0:	55 27       	eor	r21, r21
    17e2:	47 fd       	sbrc	r20, 7
    17e4:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    17e6:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    17e8:	60 e0       	ldi	r22, 0x00	; 0
    17ea:	07 c0       	rjmp	.+14     	; 0x17fa <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    17ec:	a3 81       	ldd	r26, Z+3	; 0x03
    17ee:	b4 81       	ldd	r27, Z+4	; 0x04
    17f0:	a8 0f       	add	r26, r24
    17f2:	b9 1f       	adc	r27, r25
    17f4:	8c 91       	ld	r24, X
    17f6:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17f8:	6f 5f       	subi	r22, 0xFF	; 255
    17fa:	86 2f       	mov	r24, r22
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	84 17       	cp	r24, r20
    1800:	95 07       	cpc	r25, r21
    1802:	a4 f3       	brlt	.-24     	; 0x17ec <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1804:	83 2f       	mov	r24, r19
    1806:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1808:	90 91 ab 06 	lds	r25, 0x06AB
    180c:	91 11       	cpse	r25, r1
    180e:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1810:	c0 98       	cbi	0x18, 0	; 24
    1812:	98 e0       	ldi	r25, 0x08	; 8
    1814:	9f b9       	out	0x0f, r25	; 15
    1816:	77 9b       	sbis	0x0e, 7	; 14
    1818:	fe cf       	rjmp	.-4      	; 0x1816 <rf_tx_packet+0x60>
    181a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    181c:	c0 98       	cbi	0x18, 0	; 24
    181e:	98 e0       	ldi	r25, 0x08	; 8
    1820:	9f b9       	out	0x0f, r25	; 15
    1822:	77 9b       	sbis	0x0e, 7	; 14
    1824:	fe cf       	rjmp	.-4      	; 0x1822 <rf_tx_packet+0x6c>
    1826:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1828:	0e 99       	sbic	0x01, 6	; 1
    182a:	fe cf       	rjmp	.-4      	; 0x1828 <rf_tx_packet+0x72>
    182c:	84 99       	sbic	0x10, 4	; 16
    182e:	fc cf       	rjmp	.-8      	; 0x1828 <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1830:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1832:	c0 98       	cbi	0x18, 0	; 24
    1834:	99 e0       	ldi	r25, 0x09	; 9
    1836:	9f b9       	out	0x0f, r25	; 15
    1838:	77 9b       	sbis	0x0e, 7	; 14
    183a:	fe cf       	rjmp	.-4      	; 0x1838 <rf_tx_packet+0x82>
    183c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    183e:	c0 98       	cbi	0x18, 0	; 24
    1840:	99 e0       	ldi	r25, 0x09	; 9
    1842:	9f b9       	out	0x0f, r25	; 15
    1844:	77 9b       	sbis	0x0e, 7	; 14
    1846:	fe cf       	rjmp	.-4      	; 0x1844 <rf_tx_packet+0x8e>
    1848:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    184a:	c0 98       	cbi	0x18, 0	; 24
    184c:	9e e3       	ldi	r25, 0x3E	; 62
    184e:	9f b9       	out	0x0f, r25	; 15
    1850:	77 9b       	sbis	0x0e, 7	; 14
    1852:	fe cf       	rjmp	.-4      	; 0x1850 <rf_tx_packet+0x9a>
    1854:	8f b9       	out	0x0f, r24	; 15
    1856:	77 9b       	sbis	0x0e, 7	; 14
    1858:	fe cf       	rjmp	.-4      	; 0x1856 <rf_tx_packet+0xa0>
    185a:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    185c:	81 e4       	ldi	r24, 0x41	; 65
    185e:	98 e8       	ldi	r25, 0x88	; 136
    1860:	9a 83       	std	Y+2, r25	; 0x02
    1862:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1864:	80 91 b9 06 	lds	r24, 0x06B9
    1868:	88 23       	and	r24, r24
    186a:	21 f0       	breq	.+8      	; 0x1874 <rf_tx_packet+0xbe>
    186c:	81 e6       	ldi	r24, 0x61	; 97
    186e:	98 e8       	ldi	r25, 0x88	; 136
    1870:	9a 83       	std	Y+2, r25	; 0x02
    1872:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1874:	80 91 ab 06 	lds	r24, 0x06AB
    1878:	88 23       	and	r24, r24
    187a:	29 f0       	breq	.+10     	; 0x1886 <rf_tx_packet+0xd0>
    187c:	89 81       	ldd	r24, Y+1	; 0x01
    187e:	9a 81       	ldd	r25, Y+2	; 0x02
    1880:	88 60       	ori	r24, 0x08	; 8
    1882:	9a 83       	std	Y+2, r25	; 0x02
    1884:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1886:	c0 98       	cbi	0x18, 0	; 24
    1888:	8e e3       	ldi	r24, 0x3E	; 62
    188a:	8f b9       	out	0x0f, r24	; 15
    188c:	77 9b       	sbis	0x0e, 7	; 14
    188e:	fe cf       	rjmp	.-4      	; 0x188c <rf_tx_packet+0xd6>
    1890:	de 01       	movw	r26, r28
    1892:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1894:	ce 01       	movw	r24, r28
    1896:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1898:	3d 91       	ld	r19, X+
    189a:	3f b9       	out	0x0f, r19	; 15
    189c:	77 9b       	sbis	0x0e, 7	; 14
    189e:	fe cf       	rjmp	.-4      	; 0x189c <rf_tx_packet+0xe6>
    18a0:	a8 17       	cp	r26, r24
    18a2:	b9 07       	cpc	r27, r25
    18a4:	c9 f7       	brne	.-14     	; 0x1898 <rf_tx_packet+0xe2>
    18a6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    18a8:	c0 98       	cbi	0x18, 0	; 24
    18aa:	8e e3       	ldi	r24, 0x3E	; 62
    18ac:	8f b9       	out	0x0f, r24	; 15
    18ae:	77 9b       	sbis	0x0e, 7	; 14
    18b0:	fe cf       	rjmp	.-4      	; 0x18ae <rf_tx_packet+0xf8>
    18b2:	80 91 b0 06 	lds	r24, 0x06B0
    18b6:	8f b9       	out	0x0f, r24	; 15
    18b8:	77 9b       	sbis	0x0e, 7	; 14
    18ba:	fe cf       	rjmp	.-4      	; 0x18b8 <rf_tx_packet+0x102>
    18bc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    18be:	c0 98       	cbi	0x18, 0	; 24
    18c0:	8e e3       	ldi	r24, 0x3E	; 62
    18c2:	8f b9       	out	0x0f, r24	; 15
    18c4:	77 9b       	sbis	0x0e, 7	; 14
    18c6:	fe cf       	rjmp	.-4      	; 0x18c4 <rf_tx_packet+0x10e>
    18c8:	80 e0       	ldi	r24, 0x00	; 0
    18ca:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    18cc:	dc 01       	movw	r26, r24
    18ce:	a2 55       	subi	r26, 0x52	; 82
    18d0:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    18d2:	14 96       	adiw	r26, 0x04	; 4
    18d4:	3c 91       	ld	r19, X
    18d6:	14 97       	sbiw	r26, 0x04	; 4
    18d8:	3f b9       	out	0x0f, r19	; 15
    18da:	77 9b       	sbis	0x0e, 7	; 14
    18dc:	fe cf       	rjmp	.-4      	; 0x18da <rf_tx_packet+0x124>
    18de:	01 96       	adiw	r24, 0x01	; 1
    18e0:	82 30       	cpi	r24, 0x02	; 2
    18e2:	91 05       	cpc	r25, r1
    18e4:	99 f7       	brne	.-26     	; 0x18cc <rf_tx_packet+0x116>
    18e6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    18e8:	c0 98       	cbi	0x18, 0	; 24
    18ea:	8e e3       	ldi	r24, 0x3E	; 62
    18ec:	8f b9       	out	0x0f, r24	; 15
    18ee:	77 9b       	sbis	0x0e, 7	; 14
    18f0:	fe cf       	rjmp	.-4      	; 0x18ee <rf_tx_packet+0x138>
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	df 01       	movw	r26, r30
    18f8:	a8 0f       	add	r26, r24
    18fa:	b9 1f       	adc	r27, r25
    18fc:	3c 91       	ld	r19, X
    18fe:	3f b9       	out	0x0f, r19	; 15
    1900:	77 9b       	sbis	0x0e, 7	; 14
    1902:	fe cf       	rjmp	.-4      	; 0x1900 <rf_tx_packet+0x14a>
    1904:	01 96       	adiw	r24, 0x01	; 1
    1906:	82 30       	cpi	r24, 0x02	; 2
    1908:	91 05       	cpc	r25, r1
    190a:	a9 f7       	brne	.-22     	; 0x18f6 <rf_tx_packet+0x140>
    190c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    190e:	c0 98       	cbi	0x18, 0	; 24
    1910:	8e e3       	ldi	r24, 0x3E	; 62
    1912:	8f b9       	out	0x0f, r24	; 15
    1914:	77 9b       	sbis	0x0e, 7	; 14
    1916:	fe cf       	rjmp	.-4      	; 0x1914 <rf_tx_packet+0x15e>
    1918:	80 e0       	ldi	r24, 0x00	; 0
    191a:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    191c:	dc 01       	movw	r26, r24
    191e:	a2 55       	subi	r26, 0x52	; 82
    1920:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1922:	16 96       	adiw	r26, 0x06	; 6
    1924:	3c 91       	ld	r19, X
    1926:	16 97       	sbiw	r26, 0x06	; 6
    1928:	3f b9       	out	0x0f, r19	; 15
    192a:	77 9b       	sbis	0x0e, 7	; 14
    192c:	fe cf       	rjmp	.-4      	; 0x192a <rf_tx_packet+0x174>
    192e:	01 96       	adiw	r24, 0x01	; 1
    1930:	82 30       	cpi	r24, 0x02	; 2
    1932:	91 05       	cpc	r25, r1
    1934:	99 f7       	brne	.-26     	; 0x191c <rf_tx_packet+0x166>
    1936:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1938:	80 91 ab 06 	lds	r24, 0x06AB
    193c:	88 23       	and	r24, r24
    193e:	81 f0       	breq	.+32     	; 0x1960 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1940:	c0 98       	cbi	0x18, 0	; 24
    1942:	8e e3       	ldi	r24, 0x3E	; 62
    1944:	8f b9       	out	0x0f, r24	; 15
    1946:	77 9b       	sbis	0x0e, 7	; 14
    1948:	fe cf       	rjmp	.-4      	; 0x1946 <rf_tx_packet+0x190>
    194a:	ab eb       	ldi	r26, 0xBB	; 187
    194c:	b6 e0       	ldi	r27, 0x06	; 6
    194e:	8d 91       	ld	r24, X+
    1950:	8f b9       	out	0x0f, r24	; 15
    1952:	77 9b       	sbis	0x0e, 7	; 14
    1954:	fe cf       	rjmp	.-4      	; 0x1952 <rf_tx_packet+0x19c>
    1956:	86 e0       	ldi	r24, 0x06	; 6
    1958:	af 3b       	cpi	r26, 0xBF	; 191
    195a:	b8 07       	cpc	r27, r24
    195c:	c1 f7       	brne	.-16     	; 0x194e <rf_tx_packet+0x198>
    195e:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1960:	c0 98       	cbi	0x18, 0	; 24
    1962:	8e e3       	ldi	r24, 0x3E	; 62
    1964:	8f b9       	out	0x0f, r24	; 15
    1966:	77 9b       	sbis	0x0e, 7	; 14
    1968:	fe cf       	rjmp	.-4      	; 0x1966 <rf_tx_packet+0x1b0>
    196a:	30 e0       	ldi	r19, 0x00	; 0
    196c:	09 c0       	rjmp	.+18     	; 0x1980 <rf_tx_packet+0x1ca>
    196e:	a3 81       	ldd	r26, Z+3	; 0x03
    1970:	b4 81       	ldd	r27, Z+4	; 0x04
    1972:	a8 0f       	add	r26, r24
    1974:	b9 1f       	adc	r27, r25
    1976:	8c 91       	ld	r24, X
    1978:	8f b9       	out	0x0f, r24	; 15
    197a:	77 9b       	sbis	0x0e, 7	; 14
    197c:	fe cf       	rjmp	.-4      	; 0x197a <rf_tx_packet+0x1c4>
    197e:	3f 5f       	subi	r19, 0xFF	; 255
    1980:	83 2f       	mov	r24, r19
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	42 81       	ldd	r20, Z+2	; 0x02
    1986:	55 27       	eor	r21, r21
    1988:	47 fd       	sbrc	r20, 7
    198a:	50 95       	com	r21
    198c:	84 17       	cp	r24, r20
    198e:	95 07       	cpc	r25, r21
    1990:	74 f3       	brlt	.-36     	; 0x196e <rf_tx_packet+0x1b8>
    1992:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1994:	c0 98       	cbi	0x18, 0	; 24
    1996:	8e e3       	ldi	r24, 0x3E	; 62
    1998:	8f b9       	out	0x0f, r24	; 15
    199a:	77 9b       	sbis	0x0e, 7	; 14
    199c:	fe cf       	rjmp	.-4      	; 0x199a <rf_tx_packet+0x1e4>
    199e:	2f b9       	out	0x0f, r18	; 15
    19a0:	77 9b       	sbis	0x0e, 7	; 14
    19a2:	fe cf       	rjmp	.-4      	; 0x19a0 <rf_tx_packet+0x1ea>
    19a4:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    19a6:	85 81       	ldd	r24, Z+5	; 0x05
    19a8:	88 23       	and	r24, r24
    19aa:	91 f1       	breq	.+100    	; 0x1a10 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    19ac:	80 91 b6 06 	lds	r24, 0x06B6
    19b0:	88 23       	and	r24, r24
    19b2:	31 f4       	brne	.+12     	; 0x19c0 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    19b4:	c0 98       	cbi	0x18, 0	; 24
    19b6:	83 e0       	ldi	r24, 0x03	; 3
    19b8:	8f b9       	out	0x0f, r24	; 15
    19ba:	77 9b       	sbis	0x0e, 7	; 14
    19bc:	fe cf       	rjmp	.-4      	; 0x19ba <rf_tx_packet+0x204>
    19be:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    19c0:	c0 98       	cbi	0x18, 0	; 24
    19c2:	1f b8       	out	0x0f, r1	; 15
    19c4:	77 9b       	sbis	0x0e, 7	; 14
    19c6:	fe cf       	rjmp	.-4      	; 0x19c4 <rf_tx_packet+0x20e>
    19c8:	8f b1       	in	r24, 0x0f	; 15
    19ca:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    19cc:	81 ff       	sbrs	r24, 1
    19ce:	f8 cf       	rjmp	.-16     	; 0x19c0 <rf_tx_packet+0x20a>
    19d0:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    19d2:	05 e0       	ldi	r16, 0x05	; 5
    19d4:	c0 98       	cbi	0x18, 0	; 24
    19d6:	0f b9       	out	0x0f, r16	; 15
    19d8:	77 9b       	sbis	0x0e, 7	; 14
    19da:	fe cf       	rjmp	.-4      	; 0x19d8 <rf_tx_packet+0x222>
    19dc:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    19de:	c0 98       	cbi	0x18, 0	; 24
    19e0:	1f b8       	out	0x0f, r1	; 15
    19e2:	77 9b       	sbis	0x0e, 7	; 14
    19e4:	fe cf       	rjmp	.-4      	; 0x19e2 <rf_tx_packet+0x22c>
    19e6:	ff b0       	in	r15, 0x0f	; 15
    19e8:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    19ea:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    19ec:	15 36       	cpi	r17, 0x65	; 101
    19ee:	49 f4       	brne	.+18     	; 0x1a02 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    19f0:	78 94       	sei
                nrk_sem_post(radio_sem);
    19f2:	80 91 a9 06 	lds	r24, 0x06A9
    19f6:	90 91 aa 06 	lds	r25, 0x06AA
    19fa:	0e 94 a8 21 	call	0x4350	; 0x4350 <nrk_sem_post>
                return FALSE;
    19fe:	80 e0       	ldi	r24, 0x00	; 0
    1a00:	43 c0       	rjmp	.+134    	; 0x1a88 <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1a02:	84 e6       	ldi	r24, 0x64	; 100
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	0e 94 a2 12 	call	0x2544	; 0x2544 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1a0a:	f3 fe       	sbrs	r15, 3
    1a0c:	e3 cf       	rjmp	.-58     	; 0x19d4 <rf_tx_packet+0x21e>
    1a0e:	06 c0       	rjmp	.+12     	; 0x1a1c <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1a10:	c0 98       	cbi	0x18, 0	; 24
    1a12:	84 e0       	ldi	r24, 0x04	; 4
    1a14:	8f b9       	out	0x0f, r24	; 15
    1a16:	77 9b       	sbis	0x0e, 7	; 14
    1a18:	fe cf       	rjmp	.-4      	; 0x1a16 <rf_tx_packet+0x260>
    1a1a:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1a1c:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1a1e:	84 9b       	sbis	0x10, 4	; 16
    1a20:	fe cf       	rjmp	.-4      	; 0x1a1e <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1a22:	84 99       	sbic	0x10, 4	; 16
    1a24:	fe cf       	rjmp	.-4      	; 0x1a22 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1a26:	80 91 b9 06 	lds	r24, 0x06B9
    1a2a:	88 23       	and	r24, r24
    1a2c:	f9 f0       	breq	.+62     	; 0x1a6c <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1a2e:	84 ea       	ldi	r24, 0xA4	; 164
    1a30:	92 e0       	ldi	r25, 0x02	; 2
    1a32:	0e 94 a2 12 	call	0x2544	; 0x2544 <halWait>

        if(FIFO_IS_1)
    1a36:	b7 9b       	sbis	0x16, 7	; 22
    1a38:	0b c0       	rjmp	.+22     	; 0x1a50 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1a3a:	c0 98       	cbi	0x18, 0	; 24
    1a3c:	8f e7       	ldi	r24, 0x7F	; 127
    1a3e:	8f b9       	out	0x0f, r24	; 15
    1a40:	77 9b       	sbis	0x0e, 7	; 14
    1a42:	fe cf       	rjmp	.-4      	; 0x1a40 <rf_tx_packet+0x28a>
    1a44:	1f b8       	out	0x0f, r1	; 15
    1a46:	77 9b       	sbis	0x0e, 7	; 14
    1a48:	fe cf       	rjmp	.-4      	; 0x1a46 <rf_tx_packet+0x290>
    1a4a:	8f b1       	in	r24, 0x0f	; 15
    1a4c:	c0 9a       	sbi	0x18, 0	; 24
    1a4e:	0e c0       	rjmp	.+28     	; 0x1a6c <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a50:	c0 98       	cbi	0x18, 0	; 24
    1a52:	88 e0       	ldi	r24, 0x08	; 8
    1a54:	8f b9       	out	0x0f, r24	; 15
    1a56:	77 9b       	sbis	0x0e, 7	; 14
    1a58:	fe cf       	rjmp	.-4      	; 0x1a56 <rf_tx_packet+0x2a0>
    1a5a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a5c:	c0 98       	cbi	0x18, 0	; 24
    1a5e:	88 e0       	ldi	r24, 0x08	; 8
    1a60:	8f b9       	out	0x0f, r24	; 15
    1a62:	77 9b       	sbis	0x0e, 7	; 14
    1a64:	fe cf       	rjmp	.-4      	; 0x1a62 <rf_tx_packet+0x2ac>
    1a66:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1a68:	80 e0       	ldi	r24, 0x00	; 0
    1a6a:	01 c0       	rjmp	.+2      	; 0x1a6e <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1a6c:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1a6e:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1a70:	c0 98       	cbi	0x18, 0	; 24
    1a72:	96 e0       	ldi	r25, 0x06	; 6
    1a74:	9f b9       	out	0x0f, r25	; 15
    1a76:	77 9b       	sbis	0x0e, 7	; 14
    1a78:	fe cf       	rjmp	.-4      	; 0x1a76 <rf_tx_packet+0x2c0>
    1a7a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1a7c:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1a7e:	90 91 b0 06 	lds	r25, 0x06B0
    1a82:	9f 5f       	subi	r25, 0xFF	; 255
    1a84:	90 93 b0 06 	sts	0x06B0, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1a88:	0f 90       	pop	r0
    1a8a:	0f 90       	pop	r0
    1a8c:	cf 91       	pop	r28
    1a8e:	df 91       	pop	r29
    1a90:	1f 91       	pop	r17
    1a92:	0f 91       	pop	r16
    1a94:	ff 90       	pop	r15
    1a96:	08 95       	ret

00001a98 <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1a98:	81 e0       	ldi	r24, 0x01	; 1
    1a9a:	84 9b       	sbis	0x10, 4	; 16
    1a9c:	80 e0       	ldi	r24, 0x00	; 0
}
    1a9e:	08 95       	ret

00001aa0 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1aa0:	81 e0       	ldi	r24, 0x01	; 1
    1aa2:	0e 9b       	sbis	0x01, 6	; 1
    1aa4:	80 e0       	ldi	r24, 0x00	; 0
}
    1aa6:	08 95       	ret

00001aa8 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1aa8:	81 e0       	ldi	r24, 0x01	; 1
    1aaa:	84 9b       	sbis	0x10, 4	; 16
    1aac:	80 e0       	ldi	r24, 0x00	; 0
}
    1aae:	08 95       	ret

00001ab0 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1ab0:	df 93       	push	r29
    1ab2:	cf 93       	push	r28
    1ab4:	00 d0       	rcall	.+0      	; 0x1ab6 <rf_polling_rx_packet+0x6>
    1ab6:	00 d0       	rcall	.+0      	; 0x1ab8 <rf_polling_rx_packet+0x8>
    1ab8:	cd b7       	in	r28, 0x3d	; 61
    1aba:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1abc:	0e 9b       	sbis	0x01, 6	; 1
    1abe:	c7 c1       	rjmp	.+910    	; 0x1e4e <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1ac0:	10 92 ba 06 	sts	0x06BA, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1ac4:	0e 9b       	sbis	0x01, 6	; 1
    1ac6:	1a c0       	rjmp	.+52     	; 0x1afc <rf_polling_rx_packet+0x4c>
    1ac8:	b7 99       	sbic	0x16, 7	; 22
    1aca:	18 c0       	rjmp	.+48     	; 0x1afc <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1acc:	c0 98       	cbi	0x18, 0	; 24
    1ace:	8f e7       	ldi	r24, 0x7F	; 127
    1ad0:	8f b9       	out	0x0f, r24	; 15
    1ad2:	77 9b       	sbis	0x0e, 7	; 14
    1ad4:	fe cf       	rjmp	.-4      	; 0x1ad2 <rf_polling_rx_packet+0x22>
    1ad6:	1f b8       	out	0x0f, r1	; 15
    1ad8:	77 9b       	sbis	0x0e, 7	; 14
    1ada:	fe cf       	rjmp	.-4      	; 0x1ad8 <rf_polling_rx_packet+0x28>
    1adc:	8f b1       	in	r24, 0x0f	; 15
    1ade:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ae0:	c0 98       	cbi	0x18, 0	; 24
    1ae2:	88 e0       	ldi	r24, 0x08	; 8
    1ae4:	8f b9       	out	0x0f, r24	; 15
    1ae6:	77 9b       	sbis	0x0e, 7	; 14
    1ae8:	fe cf       	rjmp	.-4      	; 0x1ae6 <rf_polling_rx_packet+0x36>
    1aea:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1aec:	c0 98       	cbi	0x18, 0	; 24
    1aee:	88 e0       	ldi	r24, 0x08	; 8
    1af0:	8f b9       	out	0x0f, r24	; 15
    1af2:	77 9b       	sbis	0x0e, 7	; 14
    1af4:	fe cf       	rjmp	.-4      	; 0x1af2 <rf_polling_rx_packet+0x42>
    1af6:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1af8:	8f ef       	ldi	r24, 0xFF	; 255
    1afa:	aa c1       	rjmp	.+852    	; 0x1e50 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1afc:	c0 98       	cbi	0x18, 0	; 24
    1afe:	8f e7       	ldi	r24, 0x7F	; 127
    1b00:	8f b9       	out	0x0f, r24	; 15
    1b02:	77 9b       	sbis	0x0e, 7	; 14
    1b04:	fe cf       	rjmp	.-4      	; 0x1b02 <rf_polling_rx_packet+0x52>
    1b06:	1f b8       	out	0x0f, r1	; 15
    1b08:	77 9b       	sbis	0x0e, 7	; 14
    1b0a:	fe cf       	rjmp	.-4      	; 0x1b08 <rf_polling_rx_packet+0x58>
    1b0c:	4f b1       	in	r20, 0x0f	; 15
    1b0e:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1b10:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1b12:	c1 f4       	brne	.+48     	; 0x1b44 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1b14:	c0 98       	cbi	0x18, 0	; 24
    1b16:	8f e7       	ldi	r24, 0x7F	; 127
    1b18:	8f b9       	out	0x0f, r24	; 15
    1b1a:	77 9b       	sbis	0x0e, 7	; 14
    1b1c:	fe cf       	rjmp	.-4      	; 0x1b1a <rf_polling_rx_packet+0x6a>
    1b1e:	1f b8       	out	0x0f, r1	; 15
    1b20:	77 9b       	sbis	0x0e, 7	; 14
    1b22:	fe cf       	rjmp	.-4      	; 0x1b20 <rf_polling_rx_packet+0x70>
    1b24:	8f b1       	in	r24, 0x0f	; 15
    1b26:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b28:	c0 98       	cbi	0x18, 0	; 24
    1b2a:	88 e0       	ldi	r24, 0x08	; 8
    1b2c:	8f b9       	out	0x0f, r24	; 15
    1b2e:	77 9b       	sbis	0x0e, 7	; 14
    1b30:	fe cf       	rjmp	.-4      	; 0x1b2e <rf_polling_rx_packet+0x7e>
    1b32:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b34:	c0 98       	cbi	0x18, 0	; 24
    1b36:	88 e0       	ldi	r24, 0x08	; 8
    1b38:	8f b9       	out	0x0f, r24	; 15
    1b3a:	77 9b       	sbis	0x0e, 7	; 14
    1b3c:	fe cf       	rjmp	.-4      	; 0x1b3a <rf_polling_rx_packet+0x8a>
    1b3e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1b40:	8e ef       	ldi	r24, 0xFE	; 254
    1b42:	86 c1       	rjmp	.+780    	; 0x1e50 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1b44:	4c 30       	cpi	r20, 0x0C	; 12
    1b46:	84 f0       	brlt	.+32     	; 0x1b68 <rf_polling_rx_packet+0xb8>
    1b48:	e0 91 ae 06 	lds	r30, 0x06AE
    1b4c:	f0 91 af 06 	lds	r31, 0x06AF
    1b50:	84 2f       	mov	r24, r20
    1b52:	99 27       	eor	r25, r25
    1b54:	87 fd       	sbrc	r24, 7
    1b56:	90 95       	com	r25
    1b58:	0b 97       	sbiw	r24, 0x0b	; 11
    1b5a:	24 81       	ldd	r18, Z+4	; 0x04
    1b5c:	33 27       	eor	r19, r19
    1b5e:	27 fd       	sbrc	r18, 7
    1b60:	30 95       	com	r19
    1b62:	28 17       	cp	r18, r24
    1b64:	39 07       	cpc	r19, r25
    1b66:	7c f5       	brge	.+94     	; 0x1bc6 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1b68:	c0 98       	cbi	0x18, 0	; 24
    1b6a:	8f e7       	ldi	r24, 0x7F	; 127
    1b6c:	8f b9       	out	0x0f, r24	; 15
    1b6e:	77 9b       	sbis	0x0e, 7	; 14
    1b70:	fe cf       	rjmp	.-4      	; 0x1b6e <rf_polling_rx_packet+0xbe>
    1b72:	50 e0       	ldi	r21, 0x00	; 0
    1b74:	84 2f       	mov	r24, r20
    1b76:	99 27       	eor	r25, r25
    1b78:	87 fd       	sbrc	r24, 7
    1b7a:	90 95       	com	r25
    1b7c:	04 c0       	rjmp	.+8      	; 0x1b86 <rf_polling_rx_packet+0xd6>
    1b7e:	1f b8       	out	0x0f, r1	; 15
    1b80:	77 9b       	sbis	0x0e, 7	; 14
    1b82:	fe cf       	rjmp	.-4      	; 0x1b80 <rf_polling_rx_packet+0xd0>
    1b84:	5f 5f       	subi	r21, 0xFF	; 255
    1b86:	25 2f       	mov	r18, r21
    1b88:	30 e0       	ldi	r19, 0x00	; 0
    1b8a:	28 17       	cp	r18, r24
    1b8c:	39 07       	cpc	r19, r25
    1b8e:	14 f4       	brge	.+4      	; 0x1b94 <rf_polling_rx_packet+0xe4>
    1b90:	b7 99       	sbic	0x16, 7	; 22
    1b92:	f5 cf       	rjmp	.-22     	; 0x1b7e <rf_polling_rx_packet+0xce>
    1b94:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1b96:	c0 98       	cbi	0x18, 0	; 24
    1b98:	8f e7       	ldi	r24, 0x7F	; 127
    1b9a:	8f b9       	out	0x0f, r24	; 15
    1b9c:	77 9b       	sbis	0x0e, 7	; 14
    1b9e:	fe cf       	rjmp	.-4      	; 0x1b9c <rf_polling_rx_packet+0xec>
    1ba0:	1f b8       	out	0x0f, r1	; 15
    1ba2:	77 9b       	sbis	0x0e, 7	; 14
    1ba4:	fe cf       	rjmp	.-4      	; 0x1ba2 <rf_polling_rx_packet+0xf2>
    1ba6:	8f b1       	in	r24, 0x0f	; 15
    1ba8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1baa:	c0 98       	cbi	0x18, 0	; 24
    1bac:	88 e0       	ldi	r24, 0x08	; 8
    1bae:	8f b9       	out	0x0f, r24	; 15
    1bb0:	77 9b       	sbis	0x0e, 7	; 14
    1bb2:	fe cf       	rjmp	.-4      	; 0x1bb0 <rf_polling_rx_packet+0x100>
    1bb4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1bb6:	c0 98       	cbi	0x18, 0	; 24
    1bb8:	88 e0       	ldi	r24, 0x08	; 8
    1bba:	8f b9       	out	0x0f, r24	; 15
    1bbc:	77 9b       	sbis	0x0e, 7	; 14
    1bbe:	fe cf       	rjmp	.-4      	; 0x1bbc <rf_polling_rx_packet+0x10c>
    1bc0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1bc2:	8d ef       	ldi	r24, 0xFD	; 253
    1bc4:	45 c1       	rjmp	.+650    	; 0x1e50 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1bc6:	e0 91 ae 06 	lds	r30, 0x06AE
    1bca:	f0 91 af 06 	lds	r31, 0x06AF
    1bce:	4c 50       	subi	r20, 0x0C	; 12
    1bd0:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1bd2:	c0 98       	cbi	0x18, 0	; 24
    1bd4:	8f e7       	ldi	r24, 0x7F	; 127
    1bd6:	8f b9       	out	0x0f, r24	; 15
    1bd8:	77 9b       	sbis	0x0e, 7	; 14
    1bda:	fe cf       	rjmp	.-4      	; 0x1bd8 <rf_polling_rx_packet+0x128>
    1bdc:	fe 01       	movw	r30, r28
    1bde:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1be0:	ce 01       	movw	r24, r28
    1be2:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1be4:	1f b8       	out	0x0f, r1	; 15
    1be6:	77 9b       	sbis	0x0e, 7	; 14
    1be8:	fe cf       	rjmp	.-4      	; 0x1be6 <rf_polling_rx_packet+0x136>
    1bea:	2f b1       	in	r18, 0x0f	; 15
    1bec:	21 93       	st	Z+, r18
    1bee:	e8 17       	cp	r30, r24
    1bf0:	f9 07       	cpc	r31, r25
    1bf2:	c1 f7       	brne	.-16     	; 0x1be4 <rf_polling_rx_packet+0x134>
    1bf4:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1bf6:	e0 91 ae 06 	lds	r30, 0x06AE
    1bfa:	f0 91 af 06 	lds	r31, 0x06AF
    1bfe:	99 81       	ldd	r25, Y+1	; 0x01
    1c00:	81 e0       	ldi	r24, 0x01	; 1
    1c02:	95 ff       	sbrs	r25, 5
    1c04:	80 e0       	ldi	r24, 0x00	; 0
    1c06:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1c08:	c0 98       	cbi	0x18, 0	; 24
    1c0a:	8f e7       	ldi	r24, 0x7F	; 127
    1c0c:	8f b9       	out	0x0f, r24	; 15
    1c0e:	77 9b       	sbis	0x0e, 7	; 14
    1c10:	fe cf       	rjmp	.-4      	; 0x1c0e <rf_polling_rx_packet+0x15e>
    1c12:	1f b8       	out	0x0f, r1	; 15
    1c14:	77 9b       	sbis	0x0e, 7	; 14
    1c16:	fe cf       	rjmp	.-4      	; 0x1c14 <rf_polling_rx_packet+0x164>
    1c18:	e0 91 ae 06 	lds	r30, 0x06AE
    1c1c:	f0 91 af 06 	lds	r31, 0x06AF
    1c20:	8f b1       	in	r24, 0x0f	; 15
    1c22:	80 83       	st	Z, r24
    1c24:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1c26:	c0 98       	cbi	0x18, 0	; 24
    1c28:	8f e7       	ldi	r24, 0x7F	; 127
    1c2a:	8f b9       	out	0x0f, r24	; 15
    1c2c:	77 9b       	sbis	0x0e, 7	; 14
    1c2e:	fe cf       	rjmp	.-4      	; 0x1c2c <rf_polling_rx_packet+0x17c>
    1c30:	84 e0       	ldi	r24, 0x04	; 4
    1c32:	05 c0       	rjmp	.+10     	; 0x1c3e <rf_polling_rx_packet+0x18e>
    1c34:	1f b8       	out	0x0f, r1	; 15
    1c36:	77 9b       	sbis	0x0e, 7	; 14
    1c38:	fe cf       	rjmp	.-4      	; 0x1c36 <rf_polling_rx_packet+0x186>
    1c3a:	81 50       	subi	r24, 0x01	; 1
    1c3c:	11 f0       	breq	.+4      	; 0x1c42 <rf_polling_rx_packet+0x192>
    1c3e:	b7 99       	sbic	0x16, 7	; 22
    1c40:	f9 cf       	rjmp	.-14     	; 0x1c34 <rf_polling_rx_packet+0x184>
    1c42:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1c44:	c0 98       	cbi	0x18, 0	; 24
    1c46:	8f e7       	ldi	r24, 0x7F	; 127
    1c48:	8f b9       	out	0x0f, r24	; 15
    1c4a:	77 9b       	sbis	0x0e, 7	; 14
    1c4c:	fe cf       	rjmp	.-4      	; 0x1c4a <rf_polling_rx_packet+0x19a>
    1c4e:	80 e0       	ldi	r24, 0x00	; 0
    1c50:	90 e0       	ldi	r25, 0x00	; 0
    1c52:	1f b8       	out	0x0f, r1	; 15
    1c54:	77 9b       	sbis	0x0e, 7	; 14
    1c56:	fe cf       	rjmp	.-4      	; 0x1c54 <rf_polling_rx_packet+0x1a4>
    1c58:	e0 91 ae 06 	lds	r30, 0x06AE
    1c5c:	f0 91 af 06 	lds	r31, 0x06AF
    1c60:	2f b1       	in	r18, 0x0f	; 15
    1c62:	e8 0f       	add	r30, r24
    1c64:	f9 1f       	adc	r31, r25
    1c66:	21 83       	std	Z+1, r18	; 0x01
    1c68:	01 96       	adiw	r24, 0x01	; 1
    1c6a:	82 30       	cpi	r24, 0x02	; 2
    1c6c:	91 05       	cpc	r25, r1
    1c6e:	89 f7       	brne	.-30     	; 0x1c52 <rf_polling_rx_packet+0x1a2>
    1c70:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1c72:	89 81       	ldd	r24, Y+1	; 0x01
    1c74:	83 ff       	sbrs	r24, 3
    1c76:	4d c0       	rjmp	.+154    	; 0x1d12 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1c78:	c0 98       	cbi	0x18, 0	; 24
    1c7a:	8f e7       	ldi	r24, 0x7F	; 127
    1c7c:	8f b9       	out	0x0f, r24	; 15
    1c7e:	77 9b       	sbis	0x0e, 7	; 14
    1c80:	fe cf       	rjmp	.-4      	; 0x1c7e <rf_polling_rx_packet+0x1ce>
    1c82:	e5 ea       	ldi	r30, 0xA5	; 165
    1c84:	f6 e0       	ldi	r31, 0x06	; 6
    1c86:	1f b8       	out	0x0f, r1	; 15
    1c88:	77 9b       	sbis	0x0e, 7	; 14
    1c8a:	fe cf       	rjmp	.-4      	; 0x1c88 <rf_polling_rx_packet+0x1d8>
    1c8c:	8f b1       	in	r24, 0x0f	; 15
    1c8e:	81 93       	st	Z+, r24
    1c90:	86 e0       	ldi	r24, 0x06	; 6
    1c92:	e9 3a       	cpi	r30, 0xA9	; 169
    1c94:	f8 07       	cpc	r31, r24
    1c96:	b9 f7       	brne	.-18     	; 0x1c86 <rf_polling_rx_packet+0x1d6>
    1c98:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1c9a:	c0 98       	cbi	0x18, 0	; 24
    1c9c:	89 e9       	ldi	r24, 0x99	; 153
    1c9e:	8f b9       	out	0x0f, r24	; 15
    1ca0:	77 9b       	sbis	0x0e, 7	; 14
    1ca2:	fe cf       	rjmp	.-4      	; 0x1ca0 <rf_polling_rx_packet+0x1f0>
    1ca4:	80 e8       	ldi	r24, 0x80	; 128
    1ca6:	8f b9       	out	0x0f, r24	; 15
    1ca8:	77 9b       	sbis	0x0e, 7	; 14
    1caa:	fe cf       	rjmp	.-4      	; 0x1ca8 <rf_polling_rx_packet+0x1f8>
    1cac:	82 e0       	ldi	r24, 0x02	; 2
    1cae:	81 50       	subi	r24, 0x01	; 1
    1cb0:	e8 2f       	mov	r30, r24
    1cb2:	f0 e0       	ldi	r31, 0x00	; 0
    1cb4:	eb 55       	subi	r30, 0x5B	; 91
    1cb6:	f9 4f       	sbci	r31, 0xF9	; 249
    1cb8:	90 81       	ld	r25, Z
    1cba:	9f b9       	out	0x0f, r25	; 15
    1cbc:	77 9b       	sbis	0x0e, 7	; 14
    1cbe:	fe cf       	rjmp	.-4      	; 0x1cbc <rf_polling_rx_packet+0x20c>
    1cc0:	88 23       	and	r24, r24
    1cc2:	a9 f7       	brne	.-22     	; 0x1cae <rf_polling_rx_packet+0x1fe>
    1cc4:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1cc6:	c0 98       	cbi	0x18, 0	; 24
    1cc8:	8b e9       	ldi	r24, 0x9B	; 155
    1cca:	8f b9       	out	0x0f, r24	; 15
    1ccc:	77 9b       	sbis	0x0e, 7	; 14
    1cce:	fe cf       	rjmp	.-4      	; 0x1ccc <rf_polling_rx_packet+0x21c>
    1cd0:	80 e8       	ldi	r24, 0x80	; 128
    1cd2:	8f b9       	out	0x0f, r24	; 15
    1cd4:	77 9b       	sbis	0x0e, 7	; 14
    1cd6:	fe cf       	rjmp	.-4      	; 0x1cd4 <rf_polling_rx_packet+0x224>
    1cd8:	82 e0       	ldi	r24, 0x02	; 2
    1cda:	81 50       	subi	r24, 0x01	; 1
    1cdc:	e8 2f       	mov	r30, r24
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	e9 55       	subi	r30, 0x59	; 89
    1ce2:	f9 4f       	sbci	r31, 0xF9	; 249
    1ce4:	90 81       	ld	r25, Z
    1ce6:	9f b9       	out	0x0f, r25	; 15
    1ce8:	77 9b       	sbis	0x0e, 7	; 14
    1cea:	fe cf       	rjmp	.-4      	; 0x1ce8 <rf_polling_rx_packet+0x238>
    1cec:	88 23       	and	r24, r24
    1cee:	a9 f7       	brne	.-22     	; 0x1cda <rf_polling_rx_packet+0x22a>
    1cf0:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1cf2:	c0 98       	cbi	0x18, 0	; 24
    1cf4:	8c e0       	ldi	r24, 0x0C	; 12
    1cf6:	8f b9       	out	0x0f, r24	; 15
    1cf8:	77 9b       	sbis	0x0e, 7	; 14
    1cfa:	fe cf       	rjmp	.-4      	; 0x1cf8 <rf_polling_rx_packet+0x248>
    1cfc:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1cfe:	81 e0       	ldi	r24, 0x01	; 1
    1d00:	80 93 ba 06 	sts	0x06BA, r24
                rfSettings.pRxInfo->length -= 4;
    1d04:	e0 91 ae 06 	lds	r30, 0x06AE
    1d08:	f0 91 af 06 	lds	r31, 0x06AF
    1d0c:	83 81       	ldd	r24, Z+3	; 0x03
    1d0e:	84 50       	subi	r24, 0x04	; 4
    1d10:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1d12:	c0 98       	cbi	0x18, 0	; 24
    1d14:	8f e7       	ldi	r24, 0x7F	; 127
    1d16:	8f b9       	out	0x0f, r24	; 15
    1d18:	77 9b       	sbis	0x0e, 7	; 14
    1d1a:	fe cf       	rjmp	.-4      	; 0x1d18 <rf_polling_rx_packet+0x268>
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	0f c0       	rjmp	.+30     	; 0x1d3e <rf_polling_rx_packet+0x28e>
    1d20:	1f b8       	out	0x0f, r1	; 15
    1d22:	77 9b       	sbis	0x0e, 7	; 14
    1d24:	fe cf       	rjmp	.-4      	; 0x1d22 <rf_polling_rx_packet+0x272>
    1d26:	e0 91 ae 06 	lds	r30, 0x06AE
    1d2a:	f0 91 af 06 	lds	r31, 0x06AF
    1d2e:	8f b1       	in	r24, 0x0f	; 15
    1d30:	05 80       	ldd	r0, Z+5	; 0x05
    1d32:	f6 81       	ldd	r31, Z+6	; 0x06
    1d34:	e0 2d       	mov	r30, r0
    1d36:	e4 0f       	add	r30, r20
    1d38:	f1 1d       	adc	r31, r1
    1d3a:	80 83       	st	Z, r24
    1d3c:	4f 5f       	subi	r20, 0xFF	; 255
    1d3e:	e0 91 ae 06 	lds	r30, 0x06AE
    1d42:	f0 91 af 06 	lds	r31, 0x06AF
    1d46:	24 2f       	mov	r18, r20
    1d48:	30 e0       	ldi	r19, 0x00	; 0
    1d4a:	83 81       	ldd	r24, Z+3	; 0x03
    1d4c:	99 27       	eor	r25, r25
    1d4e:	87 fd       	sbrc	r24, 7
    1d50:	90 95       	com	r25
    1d52:	28 17       	cp	r18, r24
    1d54:	39 07       	cpc	r19, r25
    1d56:	24 f3       	brlt	.-56     	; 0x1d20 <rf_polling_rx_packet+0x270>
    1d58:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1d5a:	c0 98       	cbi	0x18, 0	; 24
    1d5c:	8f e7       	ldi	r24, 0x7F	; 127
    1d5e:	8f b9       	out	0x0f, r24	; 15
    1d60:	77 9b       	sbis	0x0e, 7	; 14
    1d62:	fe cf       	rjmp	.-4      	; 0x1d60 <rf_polling_rx_packet+0x2b0>
    1d64:	1f b8       	out	0x0f, r1	; 15
    1d66:	77 9b       	sbis	0x0e, 7	; 14
    1d68:	fe cf       	rjmp	.-4      	; 0x1d66 <rf_polling_rx_packet+0x2b6>
    1d6a:	6f b1       	in	r22, 0x0f	; 15
    1d6c:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1d6e:	c0 98       	cbi	0x18, 0	; 24
    1d70:	8f e7       	ldi	r24, 0x7F	; 127
    1d72:	8f b9       	out	0x0f, r24	; 15
    1d74:	77 9b       	sbis	0x0e, 7	; 14
    1d76:	fe cf       	rjmp	.-4      	; 0x1d74 <rf_polling_rx_packet+0x2c4>
    1d78:	fe 01       	movw	r30, r28
    1d7a:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1d7c:	ce 01       	movw	r24, r28
    1d7e:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1d80:	1f b8       	out	0x0f, r1	; 15
    1d82:	77 9b       	sbis	0x0e, 7	; 14
    1d84:	fe cf       	rjmp	.-4      	; 0x1d82 <rf_polling_rx_packet+0x2d2>
    1d86:	2f b1       	in	r18, 0x0f	; 15
    1d88:	21 93       	st	Z+, r18
    1d8a:	e8 17       	cp	r30, r24
    1d8c:	f9 07       	cpc	r31, r25
    1d8e:	c1 f7       	brne	.-16     	; 0x1d80 <rf_polling_rx_packet+0x2d0>
    1d90:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1d92:	e0 91 ae 06 	lds	r30, 0x06AE
    1d96:	f0 91 af 06 	lds	r31, 0x06AF
    1d9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9c:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1d9e:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1da0:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1da2:	0c c0       	rjmp	.+24     	; 0x1dbc <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1da4:	e0 91 ae 06 	lds	r30, 0x06AE
    1da8:	f0 91 af 06 	lds	r31, 0x06AF
    1dac:	05 80       	ldd	r0, Z+5	; 0x05
    1dae:	f6 81       	ldd	r31, Z+6	; 0x06
    1db0:	e0 2d       	mov	r30, r0
    1db2:	e8 0f       	add	r30, r24
    1db4:	f9 1f       	adc	r31, r25
    1db6:	80 81       	ld	r24, Z
    1db8:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1dba:	5f 5f       	subi	r21, 0xFF	; 255
    1dbc:	e0 91 ae 06 	lds	r30, 0x06AE
    1dc0:	f0 91 af 06 	lds	r31, 0x06AF
    1dc4:	85 2f       	mov	r24, r21
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	23 81       	ldd	r18, Z+3	; 0x03
    1dca:	33 27       	eor	r19, r19
    1dcc:	27 fd       	sbrc	r18, 7
    1dce:	30 95       	com	r19
    1dd0:	82 17       	cp	r24, r18
    1dd2:	93 07       	cpc	r25, r19
    1dd4:	3c f3       	brlt	.-50     	; 0x1da4 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1dd6:	46 17       	cp	r20, r22
    1dd8:	c1 f0       	breq	.+48     	; 0x1e0a <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1dda:	c0 98       	cbi	0x18, 0	; 24
    1ddc:	8f e7       	ldi	r24, 0x7F	; 127
    1dde:	8f b9       	out	0x0f, r24	; 15
    1de0:	77 9b       	sbis	0x0e, 7	; 14
    1de2:	fe cf       	rjmp	.-4      	; 0x1de0 <rf_polling_rx_packet+0x330>
    1de4:	1f b8       	out	0x0f, r1	; 15
    1de6:	77 9b       	sbis	0x0e, 7	; 14
    1de8:	fe cf       	rjmp	.-4      	; 0x1de6 <rf_polling_rx_packet+0x336>
    1dea:	8f b1       	in	r24, 0x0f	; 15
    1dec:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dee:	c0 98       	cbi	0x18, 0	; 24
    1df0:	88 e0       	ldi	r24, 0x08	; 8
    1df2:	8f b9       	out	0x0f, r24	; 15
    1df4:	77 9b       	sbis	0x0e, 7	; 14
    1df6:	fe cf       	rjmp	.-4      	; 0x1df4 <rf_polling_rx_packet+0x344>
    1df8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dfa:	c0 98       	cbi	0x18, 0	; 24
    1dfc:	88 e0       	ldi	r24, 0x08	; 8
    1dfe:	8f b9       	out	0x0f, r24	; 15
    1e00:	77 9b       	sbis	0x0e, 7	; 14
    1e02:	fe cf       	rjmp	.-4      	; 0x1e00 <rf_polling_rx_packet+0x350>
    1e04:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1e06:	8c ef       	ldi	r24, 0xFC	; 252
    1e08:	23 c0       	rjmp	.+70     	; 0x1e50 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1e0a:	8c 81       	ldd	r24, Y+4	; 0x04
    1e0c:	87 ff       	sbrs	r24, 7
    1e0e:	07 c0       	rjmp	.+14     	; 0x1e1e <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1e10:	80 91 bf 06 	lds	r24, 0x06BF
    1e14:	8f 5f       	subi	r24, 0xFF	; 255
    1e16:	80 93 bf 06 	sts	0x06BF, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1e1a:	81 e0       	ldi	r24, 0x01	; 1
    1e1c:	19 c0       	rjmp	.+50     	; 0x1e50 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1e1e:	c0 98       	cbi	0x18, 0	; 24
    1e20:	8f e7       	ldi	r24, 0x7F	; 127
    1e22:	8f b9       	out	0x0f, r24	; 15
    1e24:	77 9b       	sbis	0x0e, 7	; 14
    1e26:	fe cf       	rjmp	.-4      	; 0x1e24 <rf_polling_rx_packet+0x374>
    1e28:	1f b8       	out	0x0f, r1	; 15
    1e2a:	77 9b       	sbis	0x0e, 7	; 14
    1e2c:	fe cf       	rjmp	.-4      	; 0x1e2a <rf_polling_rx_packet+0x37a>
    1e2e:	8f b1       	in	r24, 0x0f	; 15
    1e30:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e32:	c0 98       	cbi	0x18, 0	; 24
    1e34:	88 e0       	ldi	r24, 0x08	; 8
    1e36:	8f b9       	out	0x0f, r24	; 15
    1e38:	77 9b       	sbis	0x0e, 7	; 14
    1e3a:	fe cf       	rjmp	.-4      	; 0x1e38 <rf_polling_rx_packet+0x388>
    1e3c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e3e:	c0 98       	cbi	0x18, 0	; 24
    1e40:	88 e0       	ldi	r24, 0x08	; 8
    1e42:	8f b9       	out	0x0f, r24	; 15
    1e44:	77 9b       	sbis	0x0e, 7	; 14
    1e46:	fe cf       	rjmp	.-4      	; 0x1e44 <rf_polling_rx_packet+0x394>
    1e48:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1e4a:	8b ef       	ldi	r24, 0xFB	; 251
    1e4c:	01 c0       	rjmp	.+2      	; 0x1e50 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1e4e:	80 e0       	ldi	r24, 0x00	; 0
}
    1e50:	0f 90       	pop	r0
    1e52:	0f 90       	pop	r0
    1e54:	0f 90       	pop	r0
    1e56:	0f 90       	pop	r0
    1e58:	cf 91       	pop	r28
    1e5a:	df 91       	pop	r29
    1e5c:	08 95       	ret

00001e5e <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1e5e:	80 91 bf 06 	lds	r24, 0x06BF
    1e62:	88 23       	and	r24, r24
    1e64:	29 f0       	breq	.+10     	; 0x1e70 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1e66:	80 91 bf 06 	lds	r24, 0x06BF
        rx_ready=0;
    1e6a:	10 92 bf 06 	sts	0x06BF, r1
        return tmp;
    1e6e:	08 95       	ret
    }
    return 0;
    1e70:	80 e0       	ldi	r24, 0x00	; 0
}
    1e72:	08 95       	ret

00001e74 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e74:	c0 98       	cbi	0x18, 0	; 24
    1e76:	88 e0       	ldi	r24, 0x08	; 8
    1e78:	8f b9       	out	0x0f, r24	; 15
    1e7a:	77 9b       	sbis	0x0e, 7	; 14
    1e7c:	fe cf       	rjmp	.-4      	; 0x1e7a <rf_flush_rx_fifo+0x6>
    1e7e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e80:	c0 98       	cbi	0x18, 0	; 24
    1e82:	88 e0       	ldi	r24, 0x08	; 8
    1e84:	8f b9       	out	0x0f, r24	; 15
    1e86:	77 9b       	sbis	0x0e, 7	; 14
    1e88:	fe cf       	rjmp	.-4      	; 0x1e86 <rf_flush_rx_fifo+0x12>
    1e8a:	c0 9a       	sbi	0x18, 0	; 24
}
    1e8c:	08 95       	ret

00001e8e <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1e8e:	99 27       	eor	r25, r25
    1e90:	87 fd       	sbrc	r24, 7
    1e92:	90 95       	com	r25
    1e94:	98 2f       	mov	r25, r24
    1e96:	88 27       	eor	r24, r24
    1e98:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1e9a:	c0 98       	cbi	0x18, 0	; 24
    1e9c:	23 e1       	ldi	r18, 0x13	; 19
    1e9e:	2f b9       	out	0x0f, r18	; 15
    1ea0:	77 9b       	sbis	0x0e, 7	; 14
    1ea2:	fe cf       	rjmp	.-4      	; 0x1ea0 <rf_set_cca_thresh+0x12>
    1ea4:	9f b9       	out	0x0f, r25	; 15
    1ea6:	77 9b       	sbis	0x0e, 7	; 14
    1ea8:	fe cf       	rjmp	.-4      	; 0x1ea6 <rf_set_cca_thresh+0x18>
    1eaa:	8f b9       	out	0x0f, r24	; 15
    1eac:	77 9b       	sbis	0x0e, 7	; 14
    1eae:	fe cf       	rjmp	.-4      	; 0x1eac <rf_set_cca_thresh+0x1e>
    1eb0:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1eb2:	08 95       	ret

00001eb4 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1eb4:	c0 98       	cbi	0x18, 0	; 24
    1eb6:	86 e0       	ldi	r24, 0x06	; 6
    1eb8:	8f b9       	out	0x0f, r24	; 15
    1eba:	77 9b       	sbis	0x0e, 7	; 14
    1ebc:	fe cf       	rjmp	.-4      	; 0x1eba <rf_test_mode+0x6>
    1ebe:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    1ec0:	c0 98       	cbi	0x18, 0	; 24
    1ec2:	82 e1       	ldi	r24, 0x12	; 18
    1ec4:	8f b9       	out	0x0f, r24	; 15
    1ec6:	77 9b       	sbis	0x0e, 7	; 14
    1ec8:	fe cf       	rjmp	.-4      	; 0x1ec6 <rf_test_mode+0x12>
    1eca:	85 e0       	ldi	r24, 0x05	; 5
    1ecc:	8f b9       	out	0x0f, r24	; 15
    1ece:	77 9b       	sbis	0x0e, 7	; 14
    1ed0:	fe cf       	rjmp	.-4      	; 0x1ece <rf_test_mode+0x1a>
    1ed2:	88 e0       	ldi	r24, 0x08	; 8
    1ed4:	8f b9       	out	0x0f, r24	; 15
    1ed6:	77 9b       	sbis	0x0e, 7	; 14
    1ed8:	fe cf       	rjmp	.-4      	; 0x1ed6 <rf_test_mode+0x22>
    1eda:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    1edc:	c0 98       	cbi	0x18, 0	; 24
    1ede:	8e e2       	ldi	r24, 0x2E	; 46
    1ee0:	8f b9       	out	0x0f, r24	; 15
    1ee2:	77 9b       	sbis	0x0e, 7	; 14
    1ee4:	fe cf       	rjmp	.-4      	; 0x1ee2 <rf_test_mode+0x2e>
    1ee6:	88 e1       	ldi	r24, 0x18	; 24
    1ee8:	8f b9       	out	0x0f, r24	; 15
    1eea:	77 9b       	sbis	0x0e, 7	; 14
    1eec:	fe cf       	rjmp	.-4      	; 0x1eea <rf_test_mode+0x36>
    1eee:	1f b8       	out	0x0f, r1	; 15
    1ef0:	77 9b       	sbis	0x0e, 7	; 14
    1ef2:	fe cf       	rjmp	.-4      	; 0x1ef0 <rf_test_mode+0x3c>
    1ef4:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1ef6:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1efa:	08 95       	ret

00001efc <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1efc:	c0 98       	cbi	0x18, 0	; 24
    1efe:	86 e0       	ldi	r24, 0x06	; 6
    1f00:	8f b9       	out	0x0f, r24	; 15
    1f02:	77 9b       	sbis	0x0e, 7	; 14
    1f04:	fe cf       	rjmp	.-4      	; 0x1f02 <rf_data_mode+0x6>
    1f06:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    1f08:	c0 98       	cbi	0x18, 0	; 24
    1f0a:	82 e1       	ldi	r24, 0x12	; 18
    1f0c:	8f b9       	out	0x0f, r24	; 15
    1f0e:	77 9b       	sbis	0x0e, 7	; 14
    1f10:	fe cf       	rjmp	.-4      	; 0x1f0e <rf_data_mode+0x12>
    1f12:	85 e0       	ldi	r24, 0x05	; 5
    1f14:	8f b9       	out	0x0f, r24	; 15
    1f16:	77 9b       	sbis	0x0e, 7	; 14
    1f18:	fe cf       	rjmp	.-4      	; 0x1f16 <rf_data_mode+0x1a>
    1f1a:	1f b8       	out	0x0f, r1	; 15
    1f1c:	77 9b       	sbis	0x0e, 7	; 14
    1f1e:	fe cf       	rjmp	.-4      	; 0x1f1c <rf_data_mode+0x20>
    1f20:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    1f22:	c0 98       	cbi	0x18, 0	; 24
    1f24:	8e e2       	ldi	r24, 0x2E	; 46
    1f26:	8f b9       	out	0x0f, r24	; 15
    1f28:	77 9b       	sbis	0x0e, 7	; 14
    1f2a:	fe cf       	rjmp	.-4      	; 0x1f28 <rf_data_mode+0x2c>
    1f2c:	1f b8       	out	0x0f, r1	; 15
    1f2e:	77 9b       	sbis	0x0e, 7	; 14
    1f30:	fe cf       	rjmp	.-4      	; 0x1f2e <rf_data_mode+0x32>
    1f32:	1f b8       	out	0x0f, r1	; 15
    1f34:	77 9b       	sbis	0x0e, 7	; 14
    1f36:	fe cf       	rjmp	.-4      	; 0x1f34 <rf_data_mode+0x38>
    1f38:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1f3a:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1f3e:	08 95       	ret

00001f40 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    1f40:	c0 98       	cbi	0x18, 0	; 24
    1f42:	86 e0       	ldi	r24, 0x06	; 6
    1f44:	8f b9       	out	0x0f, r24	; 15
    1f46:	77 9b       	sbis	0x0e, 7	; 14
    1f48:	fe cf       	rjmp	.-4      	; 0x1f46 <rf_rx_set_serial+0x6>
    1f4a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1f4c:	c0 98       	cbi	0x18, 0	; 24
    1f4e:	82 e1       	ldi	r24, 0x12	; 18
    1f50:	8f b9       	out	0x0f, r24	; 15
    1f52:	77 9b       	sbis	0x0e, 7	; 14
    1f54:	fe cf       	rjmp	.-4      	; 0x1f52 <rf_rx_set_serial+0x12>
    1f56:	85 e0       	ldi	r24, 0x05	; 5
    1f58:	8f b9       	out	0x0f, r24	; 15
    1f5a:	77 9b       	sbis	0x0e, 7	; 14
    1f5c:	fe cf       	rjmp	.-4      	; 0x1f5a <rf_rx_set_serial+0x1a>
    1f5e:	81 e0       	ldi	r24, 0x01	; 1
    1f60:	8f b9       	out	0x0f, r24	; 15
    1f62:	77 9b       	sbis	0x0e, 7	; 14
    1f64:	fe cf       	rjmp	.-4      	; 0x1f62 <rf_rx_set_serial+0x22>
    1f66:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1f68:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <rf_flush_rx_fifo>
}
    1f6c:	08 95       	ret

00001f6e <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1f6e:	c0 98       	cbi	0x18, 0	; 24
    1f70:	82 e1       	ldi	r24, 0x12	; 18
    1f72:	8f b9       	out	0x0f, r24	; 15
    1f74:	77 9b       	sbis	0x0e, 7	; 14
    1f76:	fe cf       	rjmp	.-4      	; 0x1f74 <rf_tx_set_serial+0x6>
    1f78:	85 e0       	ldi	r24, 0x05	; 5
    1f7a:	8f b9       	out	0x0f, r24	; 15
    1f7c:	77 9b       	sbis	0x0e, 7	; 14
    1f7e:	fe cf       	rjmp	.-4      	; 0x1f7c <rf_tx_set_serial+0xe>
    1f80:	84 e0       	ldi	r24, 0x04	; 4
    1f82:	8f b9       	out	0x0f, r24	; 15
    1f84:	77 9b       	sbis	0x0e, 7	; 14
    1f86:	fe cf       	rjmp	.-4      	; 0x1f84 <rf_tx_set_serial+0x16>
    1f88:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1f8a:	0e 94 3a 0f 	call	0x1e74	; 0x1e74 <rf_flush_rx_fifo>
}
    1f8e:	08 95       	ret

00001f90 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	8f 70       	andi	r24, 0x0F	; 15
    1f94:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    1f96:	20 91 ac 06 	lds	r18, 0x06AC
    1f9a:	30 91 ad 06 	lds	r19, 0x06AD
    1f9e:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    1fa0:	82 2b       	or	r24, r18
    1fa2:	93 2b       	or	r25, r19
    1fa4:	90 93 ad 06 	sts	0x06AD, r25
    1fa8:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1fac:	c0 98       	cbi	0x18, 0	; 24
    1fae:	81 e1       	ldi	r24, 0x11	; 17
    1fb0:	8f b9       	out	0x0f, r24	; 15
    1fb2:	77 9b       	sbis	0x0e, 7	; 14
    1fb4:	fe cf       	rjmp	.-4      	; 0x1fb2 <rf_set_preamble_length+0x22>
    1fb6:	80 91 ad 06 	lds	r24, 0x06AD
    1fba:	8f b9       	out	0x0f, r24	; 15
    1fbc:	77 9b       	sbis	0x0e, 7	; 14
    1fbe:	fe cf       	rjmp	.-4      	; 0x1fbc <rf_set_preamble_length+0x2c>
    1fc0:	80 91 ac 06 	lds	r24, 0x06AC
    1fc4:	8f b9       	out	0x0f, r24	; 15
    1fc6:	77 9b       	sbis	0x0e, 7	; 14
    1fc8:	fe cf       	rjmp	.-4      	; 0x1fc6 <rf_set_preamble_length+0x36>
    1fca:	c0 9a       	sbi	0x18, 0	; 24
}
    1fcc:	08 95       	ret

00001fce <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	26 e0       	ldi	r18, 0x06	; 6
    1fd2:	88 0f       	add	r24, r24
    1fd4:	99 1f       	adc	r25, r25
    1fd6:	2a 95       	dec	r18
    1fd8:	e1 f7       	brne	.-8      	; 0x1fd2 <rf_set_cca_mode+0x4>
    1fda:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    1fdc:	20 91 ac 06 	lds	r18, 0x06AC
    1fe0:	30 91 ad 06 	lds	r19, 0x06AD
    1fe4:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    1fe6:	82 2b       	or	r24, r18
    1fe8:	93 2b       	or	r25, r19
    1fea:	90 93 ad 06 	sts	0x06AD, r25
    1fee:	80 93 ac 06 	sts	0x06AC, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1ff2:	c0 98       	cbi	0x18, 0	; 24
    1ff4:	81 e1       	ldi	r24, 0x11	; 17
    1ff6:	8f b9       	out	0x0f, r24	; 15
    1ff8:	77 9b       	sbis	0x0e, 7	; 14
    1ffa:	fe cf       	rjmp	.-4      	; 0x1ff8 <rf_set_cca_mode+0x2a>
    1ffc:	80 91 ad 06 	lds	r24, 0x06AD
    2000:	8f b9       	out	0x0f, r24	; 15
    2002:	77 9b       	sbis	0x0e, 7	; 14
    2004:	fe cf       	rjmp	.-4      	; 0x2002 <rf_set_cca_mode+0x34>
    2006:	80 91 ac 06 	lds	r24, 0x06AC
    200a:	8f b9       	out	0x0f, r24	; 15
    200c:	77 9b       	sbis	0x0e, 7	; 14
    200e:	fe cf       	rjmp	.-4      	; 0x200c <rf_set_cca_mode+0x3e>
    2010:	c0 9a       	sbi	0x18, 0	; 24
}
    2012:	08 95       	ret

00002014 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    2014:	c0 98       	cbi	0x18, 0	; 24
    2016:	84 e0       	ldi	r24, 0x04	; 4
    2018:	8f b9       	out	0x0f, r24	; 15
    201a:	77 9b       	sbis	0x0e, 7	; 14
    201c:	fe cf       	rjmp	.-4      	; 0x201a <rf_carrier_on+0x6>
    201e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2020:	08 95       	ret

00002022 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    2022:	c0 98       	cbi	0x18, 0	; 24
    2024:	86 e0       	ldi	r24, 0x06	; 6
    2026:	8f b9       	out	0x0f, r24	; 15
    2028:	77 9b       	sbis	0x0e, 7	; 14
    202a:	fe cf       	rjmp	.-4      	; 0x2028 <rf_carrier_off+0x6>
    202c:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    202e:	08 95       	ret

00002030 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    2030:	5f 9b       	sbis	0x0b, 7	; 11
    2032:	fe cf       	rjmp	.-4      	; 0x2030 <getc0>
    2034:	5f 98       	cbi	0x0b, 7	; 11
    2036:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    2038:	08 95       	ret

0000203a <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    203a:	5d 9b       	sbis	0x0b, 5	; 11
    203c:	fe cf       	rjmp	.-4      	; 0x203a <putc0>
    203e:	5d 98       	cbi	0x0b, 5	; 11
    2040:	8c b9       	out	0x0c, r24	; 12
}
    2042:	08 95       	ret

00002044 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    2044:	8f ef       	ldi	r24, 0xFF	; 255
    2046:	08 95       	ret

00002048 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    2048:	88 23       	and	r24, r24
    204a:	11 f4       	brne	.+4      	; 0x2050 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    204c:	8b b1       	in	r24, 0x0b	; 11
    204e:	04 c0       	rjmp	.+8      	; 0x2058 <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    2050:	81 30       	cpi	r24, 0x01	; 1
    2052:	31 f4       	brne	.+12     	; 0x2060 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    2054:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    2058:	88 1f       	adc	r24, r24
    205a:	88 27       	eor	r24, r24
    205c:	88 1f       	adc	r24, r24
    205e:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    2060:	80 e0       	ldi	r24, 0x00	; 0
}
    2062:	08 95       	ret

00002064 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    2064:	cf 93       	push	r28
    2066:	df 93       	push	r29
    2068:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    206a:	07 c0       	rjmp	.+14     	; 0x207a <nrk_kprintf+0x16>
        putchar(c);
    206c:	60 91 e7 07 	lds	r22, 0x07E7
    2070:	70 91 e8 07 	lds	r23, 0x07E8
    2074:	90 e0       	ldi	r25, 0x00	; 0
    2076:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    207a:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    207c:	21 96       	adiw	r28, 0x01	; 1
    207e:	84 91       	lpm	r24, Z+
    2080:	88 23       	and	r24, r24
    2082:	a1 f7       	brne	.-24     	; 0x206c <nrk_kprintf+0x8>
        putchar(c);
}
    2084:	df 91       	pop	r29
    2086:	cf 91       	pop	r28
    2088:	08 95       	ret

0000208a <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    208a:	8f 3f       	cpi	r24, 0xFF	; 255
    208c:	09 f4       	brne	.+2      	; 0x2090 <nrk_gpio_set+0x6>
    208e:	3f c0       	rjmp	.+126    	; 0x210e <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2090:	98 2f       	mov	r25, r24
    2092:	96 95       	lsr	r25
    2094:	96 95       	lsr	r25
    2096:	96 95       	lsr	r25
    2098:	21 e0       	ldi	r18, 0x01	; 1
    209a:	30 e0       	ldi	r19, 0x00	; 0
    209c:	02 c0       	rjmp	.+4      	; 0x20a2 <nrk_gpio_set+0x18>
    209e:	22 0f       	add	r18, r18
    20a0:	33 1f       	adc	r19, r19
    20a2:	9a 95       	dec	r25
    20a4:	e2 f7       	brpl	.-8      	; 0x209e <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    20a6:	90 e0       	ldi	r25, 0x00	; 0
    20a8:	87 70       	andi	r24, 0x07	; 7
    20aa:	90 70       	andi	r25, 0x00	; 0
    20ac:	82 30       	cpi	r24, 0x02	; 2
    20ae:	91 05       	cpc	r25, r1
    20b0:	d9 f0       	breq	.+54     	; 0x20e8 <nrk_gpio_set+0x5e>
    20b2:	83 30       	cpi	r24, 0x03	; 3
    20b4:	91 05       	cpc	r25, r1
    20b6:	34 f4       	brge	.+12     	; 0x20c4 <nrk_gpio_set+0x3a>
    20b8:	00 97       	sbiw	r24, 0x00	; 0
    20ba:	71 f0       	breq	.+28     	; 0x20d8 <nrk_gpio_set+0x4e>
    20bc:	81 30       	cpi	r24, 0x01	; 1
    20be:	91 05       	cpc	r25, r1
    20c0:	41 f5       	brne	.+80     	; 0x2112 <nrk_gpio_set+0x88>
    20c2:	0e c0       	rjmp	.+28     	; 0x20e0 <nrk_gpio_set+0x56>
    20c4:	84 30       	cpi	r24, 0x04	; 4
    20c6:	91 05       	cpc	r25, r1
    20c8:	c1 f0       	breq	.+48     	; 0x20fa <nrk_gpio_set+0x70>
    20ca:	84 30       	cpi	r24, 0x04	; 4
    20cc:	91 05       	cpc	r25, r1
    20ce:	8c f0       	brlt	.+34     	; 0x20f2 <nrk_gpio_set+0x68>
    20d0:	85 30       	cpi	r24, 0x05	; 5
    20d2:	91 05       	cpc	r25, r1
    20d4:	f1 f4       	brne	.+60     	; 0x2112 <nrk_gpio_set+0x88>
    20d6:	15 c0       	rjmp	.+42     	; 0x2102 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    20d8:	8b b3       	in	r24, 0x1b	; 27
    20da:	82 2b       	or	r24, r18
    20dc:	8b bb       	out	0x1b, r24	; 27
    20de:	07 c0       	rjmp	.+14     	; 0x20ee <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    20e0:	88 b3       	in	r24, 0x18	; 24
    20e2:	82 2b       	or	r24, r18
    20e4:	88 bb       	out	0x18, r24	; 24
    20e6:	03 c0       	rjmp	.+6      	; 0x20ee <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    20e8:	85 b3       	in	r24, 0x15	; 21
    20ea:	82 2b       	or	r24, r18
    20ec:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    20ee:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    20f0:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    20f2:	82 b3       	in	r24, 0x12	; 18
    20f4:	82 2b       	or	r24, r18
    20f6:	82 bb       	out	0x12, r24	; 18
    20f8:	fa cf       	rjmp	.-12     	; 0x20ee <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    20fa:	83 b1       	in	r24, 0x03	; 3
    20fc:	82 2b       	or	r24, r18
    20fe:	83 b9       	out	0x03, r24	; 3
    2100:	f6 cf       	rjmp	.-20     	; 0x20ee <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2102:	80 91 62 00 	lds	r24, 0x0062
    2106:	82 2b       	or	r24, r18
    2108:	80 93 62 00 	sts	0x0062, r24
    210c:	f0 cf       	rjmp	.-32     	; 0x20ee <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    210e:	8f ef       	ldi	r24, 0xFF	; 255
    2110:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    2112:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2114:	08 95       	ret

00002116 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2116:	8f 3f       	cpi	r24, 0xFF	; 255
    2118:	09 f4       	brne	.+2      	; 0x211c <nrk_gpio_clr+0x6>
    211a:	40 c0       	rjmp	.+128    	; 0x219c <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    211c:	98 2f       	mov	r25, r24
    211e:	96 95       	lsr	r25
    2120:	96 95       	lsr	r25
    2122:	96 95       	lsr	r25
    2124:	21 e0       	ldi	r18, 0x01	; 1
    2126:	30 e0       	ldi	r19, 0x00	; 0
    2128:	02 c0       	rjmp	.+4      	; 0x212e <nrk_gpio_clr+0x18>
    212a:	22 0f       	add	r18, r18
    212c:	33 1f       	adc	r19, r19
    212e:	9a 95       	dec	r25
    2130:	e2 f7       	brpl	.-8      	; 0x212a <nrk_gpio_clr+0x14>
    2132:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2134:	90 e0       	ldi	r25, 0x00	; 0
    2136:	87 70       	andi	r24, 0x07	; 7
    2138:	90 70       	andi	r25, 0x00	; 0
    213a:	82 30       	cpi	r24, 0x02	; 2
    213c:	91 05       	cpc	r25, r1
    213e:	d9 f0       	breq	.+54     	; 0x2176 <nrk_gpio_clr+0x60>
    2140:	83 30       	cpi	r24, 0x03	; 3
    2142:	91 05       	cpc	r25, r1
    2144:	34 f4       	brge	.+12     	; 0x2152 <nrk_gpio_clr+0x3c>
    2146:	00 97       	sbiw	r24, 0x00	; 0
    2148:	71 f0       	breq	.+28     	; 0x2166 <nrk_gpio_clr+0x50>
    214a:	81 30       	cpi	r24, 0x01	; 1
    214c:	91 05       	cpc	r25, r1
    214e:	41 f5       	brne	.+80     	; 0x21a0 <nrk_gpio_clr+0x8a>
    2150:	0e c0       	rjmp	.+28     	; 0x216e <nrk_gpio_clr+0x58>
    2152:	84 30       	cpi	r24, 0x04	; 4
    2154:	91 05       	cpc	r25, r1
    2156:	c1 f0       	breq	.+48     	; 0x2188 <nrk_gpio_clr+0x72>
    2158:	84 30       	cpi	r24, 0x04	; 4
    215a:	91 05       	cpc	r25, r1
    215c:	8c f0       	brlt	.+34     	; 0x2180 <nrk_gpio_clr+0x6a>
    215e:	85 30       	cpi	r24, 0x05	; 5
    2160:	91 05       	cpc	r25, r1
    2162:	f1 f4       	brne	.+60     	; 0x21a0 <nrk_gpio_clr+0x8a>
    2164:	15 c0       	rjmp	.+42     	; 0x2190 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    2166:	8b b3       	in	r24, 0x1b	; 27
    2168:	82 23       	and	r24, r18
    216a:	8b bb       	out	0x1b, r24	; 27
    216c:	07 c0       	rjmp	.+14     	; 0x217c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    216e:	88 b3       	in	r24, 0x18	; 24
    2170:	82 23       	and	r24, r18
    2172:	88 bb       	out	0x18, r24	; 24
    2174:	03 c0       	rjmp	.+6      	; 0x217c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    2176:	85 b3       	in	r24, 0x15	; 21
    2178:	82 23       	and	r24, r18
    217a:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    217c:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    217e:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    2180:	82 b3       	in	r24, 0x12	; 18
    2182:	82 23       	and	r24, r18
    2184:	82 bb       	out	0x12, r24	; 18
    2186:	fa cf       	rjmp	.-12     	; 0x217c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    2188:	83 b1       	in	r24, 0x03	; 3
    218a:	82 23       	and	r24, r18
    218c:	83 b9       	out	0x03, r24	; 3
    218e:	f6 cf       	rjmp	.-20     	; 0x217c <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    2190:	80 91 62 00 	lds	r24, 0x0062
    2194:	82 23       	and	r24, r18
    2196:	80 93 62 00 	sts	0x0062, r24
    219a:	f0 cf       	rjmp	.-32     	; 0x217c <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    219c:	8f ef       	ldi	r24, 0xFF	; 255
    219e:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    21a0:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    21a2:	08 95       	ret

000021a4 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    21a4:	8f 3f       	cpi	r24, 0xFF	; 255
    21a6:	89 f1       	breq	.+98     	; 0x220a <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    21a8:	28 2f       	mov	r18, r24
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	27 70       	andi	r18, 0x07	; 7
    21ae:	30 70       	andi	r19, 0x00	; 0
    21b0:	22 30       	cpi	r18, 0x02	; 2
    21b2:	31 05       	cpc	r19, r1
    21b4:	c1 f0       	breq	.+48     	; 0x21e6 <nrk_gpio_get+0x42>
    21b6:	23 30       	cpi	r18, 0x03	; 3
    21b8:	31 05       	cpc	r19, r1
    21ba:	3c f4       	brge	.+14     	; 0x21ca <nrk_gpio_get+0x26>
    21bc:	21 15       	cp	r18, r1
    21be:	31 05       	cpc	r19, r1
    21c0:	71 f0       	breq	.+28     	; 0x21de <nrk_gpio_get+0x3a>
    21c2:	21 30       	cpi	r18, 0x01	; 1
    21c4:	31 05       	cpc	r19, r1
    21c6:	09 f5       	brne	.+66     	; 0x220a <nrk_gpio_get+0x66>
    21c8:	0c c0       	rjmp	.+24     	; 0x21e2 <nrk_gpio_get+0x3e>
    21ca:	24 30       	cpi	r18, 0x04	; 4
    21cc:	31 05       	cpc	r19, r1
    21ce:	79 f0       	breq	.+30     	; 0x21ee <nrk_gpio_get+0x4a>
    21d0:	24 30       	cpi	r18, 0x04	; 4
    21d2:	31 05       	cpc	r19, r1
    21d4:	54 f0       	brlt	.+20     	; 0x21ea <nrk_gpio_get+0x46>
    21d6:	25 30       	cpi	r18, 0x05	; 5
    21d8:	31 05       	cpc	r19, r1
    21da:	b9 f4       	brne	.+46     	; 0x220a <nrk_gpio_get+0x66>
    21dc:	0a c0       	rjmp	.+20     	; 0x21f2 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    21de:	29 b3       	in	r18, 0x19	; 25
    21e0:	09 c0       	rjmp	.+18     	; 0x21f4 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    21e2:	26 b3       	in	r18, 0x16	; 22
    21e4:	07 c0       	rjmp	.+14     	; 0x21f4 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    21e6:	23 b3       	in	r18, 0x13	; 19
    21e8:	05 c0       	rjmp	.+10     	; 0x21f4 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    21ea:	20 b3       	in	r18, 0x10	; 16
    21ec:	03 c0       	rjmp	.+6      	; 0x21f4 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    21ee:	21 b1       	in	r18, 0x01	; 1
    21f0:	01 c0       	rjmp	.+2      	; 0x21f4 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    21f2:	20 b1       	in	r18, 0x00	; 0
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	86 95       	lsr	r24
    21f8:	86 95       	lsr	r24
    21fa:	86 95       	lsr	r24
    21fc:	02 c0       	rjmp	.+4      	; 0x2202 <nrk_gpio_get+0x5e>
    21fe:	35 95       	asr	r19
    2200:	27 95       	ror	r18
    2202:	8a 95       	dec	r24
    2204:	e2 f7       	brpl	.-8      	; 0x21fe <nrk_gpio_get+0x5a>
    2206:	21 70       	andi	r18, 0x01	; 1
    2208:	01 c0       	rjmp	.+2      	; 0x220c <nrk_gpio_get+0x68>
        default:
            return -1;
    220a:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    220c:	82 2f       	mov	r24, r18
    220e:	08 95       	ret

00002210 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2210:	88 23       	and	r24, r24
    2212:	19 f0       	breq	.+6      	; 0x221a <nrk_gpio_pullups+0xa>
    2214:	80 b5       	in	r24, 0x20	; 32
    2216:	8b 7f       	andi	r24, 0xFB	; 251
    2218:	02 c0       	rjmp	.+4      	; 0x221e <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    221a:	80 b5       	in	r24, 0x20	; 32
    221c:	84 60       	ori	r24, 0x04	; 4
    221e:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2220:	81 e0       	ldi	r24, 0x01	; 1
    2222:	08 95       	ret

00002224 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2224:	8f 3f       	cpi	r24, 0xFF	; 255
    2226:	09 f4       	brne	.+2      	; 0x222a <nrk_gpio_toggle+0x6>
    2228:	3f c0       	rjmp	.+126    	; 0x22a8 <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    222a:	98 2f       	mov	r25, r24
    222c:	96 95       	lsr	r25
    222e:	96 95       	lsr	r25
    2230:	96 95       	lsr	r25
    2232:	21 e0       	ldi	r18, 0x01	; 1
    2234:	30 e0       	ldi	r19, 0x00	; 0
    2236:	02 c0       	rjmp	.+4      	; 0x223c <nrk_gpio_toggle+0x18>
    2238:	22 0f       	add	r18, r18
    223a:	33 1f       	adc	r19, r19
    223c:	9a 95       	dec	r25
    223e:	e2 f7       	brpl	.-8      	; 0x2238 <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2240:	90 e0       	ldi	r25, 0x00	; 0
    2242:	87 70       	andi	r24, 0x07	; 7
    2244:	90 70       	andi	r25, 0x00	; 0
    2246:	82 30       	cpi	r24, 0x02	; 2
    2248:	91 05       	cpc	r25, r1
    224a:	d9 f0       	breq	.+54     	; 0x2282 <nrk_gpio_toggle+0x5e>
    224c:	83 30       	cpi	r24, 0x03	; 3
    224e:	91 05       	cpc	r25, r1
    2250:	34 f4       	brge	.+12     	; 0x225e <nrk_gpio_toggle+0x3a>
    2252:	00 97       	sbiw	r24, 0x00	; 0
    2254:	71 f0       	breq	.+28     	; 0x2272 <nrk_gpio_toggle+0x4e>
    2256:	81 30       	cpi	r24, 0x01	; 1
    2258:	91 05       	cpc	r25, r1
    225a:	41 f5       	brne	.+80     	; 0x22ac <nrk_gpio_toggle+0x88>
    225c:	0e c0       	rjmp	.+28     	; 0x227a <nrk_gpio_toggle+0x56>
    225e:	84 30       	cpi	r24, 0x04	; 4
    2260:	91 05       	cpc	r25, r1
    2262:	c1 f0       	breq	.+48     	; 0x2294 <nrk_gpio_toggle+0x70>
    2264:	84 30       	cpi	r24, 0x04	; 4
    2266:	91 05       	cpc	r25, r1
    2268:	8c f0       	brlt	.+34     	; 0x228c <nrk_gpio_toggle+0x68>
    226a:	85 30       	cpi	r24, 0x05	; 5
    226c:	91 05       	cpc	r25, r1
    226e:	f1 f4       	brne	.+60     	; 0x22ac <nrk_gpio_toggle+0x88>
    2270:	15 c0       	rjmp	.+42     	; 0x229c <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    2272:	8b b3       	in	r24, 0x1b	; 27
    2274:	82 27       	eor	r24, r18
    2276:	8b bb       	out	0x1b, r24	; 27
    2278:	07 c0       	rjmp	.+14     	; 0x2288 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    227a:	88 b3       	in	r24, 0x18	; 24
    227c:	82 27       	eor	r24, r18
    227e:	88 bb       	out	0x18, r24	; 24
    2280:	03 c0       	rjmp	.+6      	; 0x2288 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    2282:	85 b3       	in	r24, 0x15	; 21
    2284:	82 27       	eor	r24, r18
    2286:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2288:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    228a:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    228c:	82 b3       	in	r24, 0x12	; 18
    228e:	82 27       	eor	r24, r18
    2290:	82 bb       	out	0x12, r24	; 18
    2292:	fa cf       	rjmp	.-12     	; 0x2288 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    2294:	83 b1       	in	r24, 0x03	; 3
    2296:	82 27       	eor	r24, r18
    2298:	83 b9       	out	0x03, r24	; 3
    229a:	f6 cf       	rjmp	.-20     	; 0x2288 <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    229c:	80 91 62 00 	lds	r24, 0x0062
    22a0:	82 27       	eor	r24, r18
    22a2:	80 93 62 00 	sts	0x0062, r24
    22a6:	f0 cf       	rjmp	.-32     	; 0x2288 <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    22a8:	8f ef       	ldi	r24, 0xFF	; 255
    22aa:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    22ac:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    22ae:	08 95       	ret

000022b0 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    22b0:	8f 3f       	cpi	r24, 0xFF	; 255
    22b2:	09 f4       	brne	.+2      	; 0x22b6 <nrk_gpio_direction+0x6>
    22b4:	8c c0       	rjmp	.+280    	; 0x23ce <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    22b6:	98 2f       	mov	r25, r24
    22b8:	96 95       	lsr	r25
    22ba:	96 95       	lsr	r25
    22bc:	96 95       	lsr	r25
    22be:	21 e0       	ldi	r18, 0x01	; 1
    22c0:	30 e0       	ldi	r19, 0x00	; 0
    22c2:	02 c0       	rjmp	.+4      	; 0x22c8 <nrk_gpio_direction+0x18>
    22c4:	22 0f       	add	r18, r18
    22c6:	33 1f       	adc	r19, r19
    22c8:	9a 95       	dec	r25
    22ca:	e2 f7       	brpl	.-8      	; 0x22c4 <nrk_gpio_direction+0x14>
    22cc:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    22ce:	66 23       	and	r22, r22
    22d0:	09 f0       	breq	.+2      	; 0x22d4 <nrk_gpio_direction+0x24>
    22d2:	4a c0       	rjmp	.+148    	; 0x2368 <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    22d4:	32 2f       	mov	r19, r18
    22d6:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    22d8:	87 70       	andi	r24, 0x07	; 7
    22da:	90 70       	andi	r25, 0x00	; 0
    22dc:	82 30       	cpi	r24, 0x02	; 2
    22de:	91 05       	cpc	r25, r1
    22e0:	19 f1       	breq	.+70     	; 0x2328 <nrk_gpio_direction+0x78>
    22e2:	83 30       	cpi	r24, 0x03	; 3
    22e4:	91 05       	cpc	r25, r1
    22e6:	3c f4       	brge	.+14     	; 0x22f6 <nrk_gpio_direction+0x46>
    22e8:	00 97       	sbiw	r24, 0x00	; 0
    22ea:	81 f0       	breq	.+32     	; 0x230c <nrk_gpio_direction+0x5c>
    22ec:	81 30       	cpi	r24, 0x01	; 1
    22ee:	91 05       	cpc	r25, r1
    22f0:	09 f0       	breq	.+2      	; 0x22f4 <nrk_gpio_direction+0x44>
    22f2:	6d c0       	rjmp	.+218    	; 0x23ce <nrk_gpio_direction+0x11e>
    22f4:	12 c0       	rjmp	.+36     	; 0x231a <nrk_gpio_direction+0x6a>
    22f6:	84 30       	cpi	r24, 0x04	; 4
    22f8:	91 05       	cpc	r25, r1
    22fa:	21 f1       	breq	.+72     	; 0x2344 <nrk_gpio_direction+0x94>
    22fc:	84 30       	cpi	r24, 0x04	; 4
    22fe:	91 05       	cpc	r25, r1
    2300:	d4 f0       	brlt	.+52     	; 0x2336 <nrk_gpio_direction+0x86>
    2302:	85 30       	cpi	r24, 0x05	; 5
    2304:	91 05       	cpc	r25, r1
    2306:	09 f0       	breq	.+2      	; 0x230a <nrk_gpio_direction+0x5a>
    2308:	62 c0       	rjmp	.+196    	; 0x23ce <nrk_gpio_direction+0x11e>
    230a:	23 c0       	rjmp	.+70     	; 0x2352 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    230c:	8a b3       	in	r24, 0x1a	; 26
    230e:	83 23       	and	r24, r19
    2310:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2312:	8b b3       	in	r24, 0x1b	; 27
    2314:	82 2b       	or	r24, r18
    2316:	8b bb       	out	0x1b, r24	; 27
    2318:	58 c0       	rjmp	.+176    	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    231a:	87 b3       	in	r24, 0x17	; 23
    231c:	83 23       	and	r24, r19
    231e:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2320:	88 b3       	in	r24, 0x18	; 24
    2322:	82 2b       	or	r24, r18
    2324:	88 bb       	out	0x18, r24	; 24
    2326:	51 c0       	rjmp	.+162    	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2328:	84 b3       	in	r24, 0x14	; 20
    232a:	83 23       	and	r24, r19
    232c:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    232e:	85 b3       	in	r24, 0x15	; 21
    2330:	82 2b       	or	r24, r18
    2332:	85 bb       	out	0x15, r24	; 21
    2334:	4a c0       	rjmp	.+148    	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2336:	81 b3       	in	r24, 0x11	; 17
    2338:	83 23       	and	r24, r19
    233a:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    233c:	82 b3       	in	r24, 0x12	; 18
    233e:	82 2b       	or	r24, r18
    2340:	82 bb       	out	0x12, r24	; 18
    2342:	43 c0       	rjmp	.+134    	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2344:	82 b1       	in	r24, 0x02	; 2
    2346:	83 23       	and	r24, r19
    2348:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    234a:	83 b1       	in	r24, 0x03	; 3
    234c:	82 2b       	or	r24, r18
    234e:	83 b9       	out	0x03, r24	; 3
    2350:	3c c0       	rjmp	.+120    	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2352:	80 91 61 00 	lds	r24, 0x0061
    2356:	83 23       	and	r24, r19
    2358:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    235c:	80 91 62 00 	lds	r24, 0x0062
    2360:	82 2b       	or	r24, r18
    2362:	80 93 62 00 	sts	0x0062, r24
    2366:	31 c0       	rjmp	.+98     	; 0x23ca <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    2368:	87 70       	andi	r24, 0x07	; 7
    236a:	90 70       	andi	r25, 0x00	; 0
    236c:	82 30       	cpi	r24, 0x02	; 2
    236e:	91 05       	cpc	r25, r1
    2370:	d9 f0       	breq	.+54     	; 0x23a8 <nrk_gpio_direction+0xf8>
    2372:	83 30       	cpi	r24, 0x03	; 3
    2374:	91 05       	cpc	r25, r1
    2376:	34 f4       	brge	.+12     	; 0x2384 <nrk_gpio_direction+0xd4>
    2378:	00 97       	sbiw	r24, 0x00	; 0
    237a:	71 f0       	breq	.+28     	; 0x2398 <nrk_gpio_direction+0xe8>
    237c:	81 30       	cpi	r24, 0x01	; 1
    237e:	91 05       	cpc	r25, r1
    2380:	41 f5       	brne	.+80     	; 0x23d2 <nrk_gpio_direction+0x122>
    2382:	0e c0       	rjmp	.+28     	; 0x23a0 <nrk_gpio_direction+0xf0>
    2384:	84 30       	cpi	r24, 0x04	; 4
    2386:	91 05       	cpc	r25, r1
    2388:	b9 f0       	breq	.+46     	; 0x23b8 <nrk_gpio_direction+0x108>
    238a:	84 30       	cpi	r24, 0x04	; 4
    238c:	91 05       	cpc	r25, r1
    238e:	84 f0       	brlt	.+32     	; 0x23b0 <nrk_gpio_direction+0x100>
    2390:	85 30       	cpi	r24, 0x05	; 5
    2392:	91 05       	cpc	r25, r1
    2394:	f1 f4       	brne	.+60     	; 0x23d2 <nrk_gpio_direction+0x122>
    2396:	14 c0       	rjmp	.+40     	; 0x23c0 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    2398:	8a b3       	in	r24, 0x1a	; 26
    239a:	82 2b       	or	r24, r18
    239c:	8a bb       	out	0x1a, r24	; 26
    239e:	15 c0       	rjmp	.+42     	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    23a0:	87 b3       	in	r24, 0x17	; 23
    23a2:	82 2b       	or	r24, r18
    23a4:	87 bb       	out	0x17, r24	; 23
    23a6:	11 c0       	rjmp	.+34     	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    23a8:	84 b3       	in	r24, 0x14	; 20
    23aa:	82 2b       	or	r24, r18
    23ac:	84 bb       	out	0x14, r24	; 20
    23ae:	0d c0       	rjmp	.+26     	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    23b0:	81 b3       	in	r24, 0x11	; 17
    23b2:	82 2b       	or	r24, r18
    23b4:	81 bb       	out	0x11, r24	; 17
    23b6:	09 c0       	rjmp	.+18     	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    23b8:	82 b1       	in	r24, 0x02	; 2
    23ba:	82 2b       	or	r24, r18
    23bc:	82 b9       	out	0x02, r24	; 2
    23be:	05 c0       	rjmp	.+10     	; 0x23ca <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    23c0:	80 91 61 00 	lds	r24, 0x0061
    23c4:	82 2b       	or	r24, r18
    23c6:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    23ca:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    23cc:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    23ce:	8f ef       	ldi	r24, 0xFF	; 255
    23d0:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    23d2:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    23d4:	08 95       	ret

000023d6 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    23d6:	8f ef       	ldi	r24, 0xFF	; 255
    23d8:	08 95       	ret

000023da <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    23da:	00 97       	sbiw	r24, 0x00	; 0
    23dc:	11 f4       	brne	.+4      	; 0x23e2 <nrk_led_toggle+0x8>
    23de:	80 e0       	ldi	r24, 0x00	; 0
    23e0:	09 c0       	rjmp	.+18     	; 0x23f4 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    23e2:	81 30       	cpi	r24, 0x01	; 1
    23e4:	91 05       	cpc	r25, r1
    23e6:	11 f4       	brne	.+4      	; 0x23ec <nrk_led_toggle+0x12>
    23e8:	88 e0       	ldi	r24, 0x08	; 8
    23ea:	04 c0       	rjmp	.+8      	; 0x23f4 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    23ec:	82 30       	cpi	r24, 0x02	; 2
    23ee:	91 05       	cpc	r25, r1
    23f0:	29 f4       	brne	.+10     	; 0x23fc <nrk_led_toggle+0x22>
    23f2:	80 e1       	ldi	r24, 0x10	; 16
    23f4:	0e 94 12 11 	call	0x2224	; 0x2224 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    23f8:	81 e0       	ldi	r24, 0x01	; 1
    23fa:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    23fc:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    23fe:	08 95       	ret

00002400 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2400:	00 97       	sbiw	r24, 0x00	; 0
    2402:	11 f4       	brne	.+4      	; 0x2408 <nrk_led_clr+0x8>
    2404:	80 e0       	ldi	r24, 0x00	; 0
    2406:	09 c0       	rjmp	.+18     	; 0x241a <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2408:	81 30       	cpi	r24, 0x01	; 1
    240a:	91 05       	cpc	r25, r1
    240c:	11 f4       	brne	.+4      	; 0x2412 <nrk_led_clr+0x12>
    240e:	88 e0       	ldi	r24, 0x08	; 8
    2410:	04 c0       	rjmp	.+8      	; 0x241a <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2412:	82 30       	cpi	r24, 0x02	; 2
    2414:	91 05       	cpc	r25, r1
    2416:	29 f4       	brne	.+10     	; 0x2422 <nrk_led_clr+0x22>
    2418:	80 e1       	ldi	r24, 0x10	; 16
    241a:	0e 94 45 10 	call	0x208a	; 0x208a <nrk_gpio_set>
    else            return -1;

    return 1;
    241e:	81 e0       	ldi	r24, 0x01	; 1
    2420:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2422:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2424:	08 95       	ret

00002426 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2426:	80 b5       	in	r24, 0x20	; 32
    2428:	84 60       	ori	r24, 0x04	; 4
    242a:	80 bd       	out	0x20, r24	; 32
    242c:	87 e0       	ldi	r24, 0x07	; 7
    242e:	87 bb       	out	0x17, r24	; 23
    2430:	88 bb       	out	0x18, r24	; 24
    2432:	8f ef       	ldi	r24, 0xFF	; 255
    2434:	84 bb       	out	0x14, r24	; 20
    2436:	15 ba       	out	0x15, r1	; 21
    2438:	82 e0       	ldi	r24, 0x02	; 2
    243a:	82 b9       	out	0x02, r24	; 2
    243c:	87 e6       	ldi	r24, 0x67	; 103
    243e:	8a bb       	out	0x1a, r24	; 26
    2440:	80 e4       	ldi	r24, 0x40	; 64
    2442:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2444:	80 e5       	ldi	r24, 0x50	; 80
    2446:	8d b9       	out	0x0d, r24	; 13
    2448:	81 e0       	ldi	r24, 0x01	; 1
    244a:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    244c:	80 e0       	ldi	r24, 0x00	; 0
    244e:	90 e0       	ldi	r25, 0x00	; 0
    2450:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
    nrk_led_clr(1);
    2454:	81 e0       	ldi	r24, 0x01	; 1
    2456:	90 e0       	ldi	r25, 0x00	; 0
    2458:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
    nrk_led_clr(2);
    245c:	82 e0       	ldi	r24, 0x02	; 2
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
    nrk_led_clr(3);
    2464:	83 e0       	ldi	r24, 0x03	; 3
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
}
    246c:	08 95       	ret

0000246e <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    246e:	00 97       	sbiw	r24, 0x00	; 0
    2470:	11 f4       	brne	.+4      	; 0x2476 <nrk_led_set+0x8>
    2472:	80 e0       	ldi	r24, 0x00	; 0
    2474:	09 c0       	rjmp	.+18     	; 0x2488 <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2476:	81 30       	cpi	r24, 0x01	; 1
    2478:	91 05       	cpc	r25, r1
    247a:	11 f4       	brne	.+4      	; 0x2480 <nrk_led_set+0x12>
    247c:	88 e0       	ldi	r24, 0x08	; 8
    247e:	04 c0       	rjmp	.+8      	; 0x2488 <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2480:	82 30       	cpi	r24, 0x02	; 2
    2482:	91 05       	cpc	r25, r1
    2484:	29 f4       	brne	.+10     	; 0x2490 <nrk_led_set+0x22>
    2486:	80 e1       	ldi	r24, 0x10	; 16
    2488:	0e 94 8b 10 	call	0x2116	; 0x2116 <nrk_gpio_clr>
    else            return -1;

    return 1;
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2490:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2492:	08 95       	ret

00002494 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    2494:	90 91 9b 00 	lds	r25, 0x009B
    2498:	95 ff       	sbrs	r25, 5
    249a:	fc cf       	rjmp	.-8      	; 0x2494 <putc1>
    249c:	90 91 9b 00 	lds	r25, 0x009B
    24a0:	9f 7d       	andi	r25, 0xDF	; 223
    24a2:	90 93 9b 00 	sts	0x009B, r25
    24a6:	80 93 9c 00 	sts	0x009C, r24
}
    24aa:	08 95       	ret

000024ac <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    24ac:	90 93 90 00 	sts	0x0090, r25
    24b0:	89 b9       	out	0x09, r24	; 9
    24b2:	86 e0       	ldi	r24, 0x06	; 6
    24b4:	80 93 95 00 	sts	0x0095, r24
    24b8:	52 98       	cbi	0x0a, 2	; 10
    24ba:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    24bc:	8a b1       	in	r24, 0x0a	; 10
    24be:	88 61       	ori	r24, 0x18	; 24
    24c0:	8a b9       	out	0x0a, r24	; 10
}
    24c2:	08 95       	ret

000024c4 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    24c4:	0f 93       	push	r16
    24c6:	1f 93       	push	r17
    24c8:	cf 93       	push	r28
    24ca:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    24cc:	0e 94 56 12 	call	0x24ac	; 0x24ac <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    24d0:	cd e1       	ldi	r28, 0x1D	; 29
    24d2:	d0 e1       	ldi	r29, 0x10	; 16
    24d4:	08 e1       	ldi	r16, 0x18	; 24
    24d6:	10 e1       	ldi	r17, 0x10	; 16
    24d8:	ce 01       	movw	r24, r28
    24da:	b8 01       	movw	r22, r16
    24dc:	0e 94 8e 49 	call	0x931c	; 0x931c <fdevopen>
    24e0:	90 93 e8 07 	sts	0x07E8, r25
    24e4:	80 93 e7 07 	sts	0x07E7, r24
    stdin = fdevopen( putc0, getc0);
    24e8:	ce 01       	movw	r24, r28
    24ea:	b8 01       	movw	r22, r16
    24ec:	0e 94 8e 49 	call	0x931c	; 0x931c <fdevopen>
    24f0:	90 93 e6 07 	sts	0x07E6, r25
    24f4:	80 93 e5 07 	sts	0x07E5, r24
    ENABLE_UART0_RX_INT();
#endif



}
    24f8:	df 91       	pop	r29
    24fa:	cf 91       	pop	r28
    24fc:	1f 91       	pop	r17
    24fe:	0f 91       	pop	r16
    2500:	08 95       	ret

00002502 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2502:	90 93 98 00 	sts	0x0098, r25
    2506:	80 93 99 00 	sts	0x0099, r24
    250a:	86 e0       	ldi	r24, 0x06	; 6
    250c:	80 93 9d 00 	sts	0x009D, r24
    2510:	ea e9       	ldi	r30, 0x9A	; 154
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	80 81       	ld	r24, Z
    2516:	8b 7f       	andi	r24, 0xFB	; 251
    2518:	80 83       	st	Z, r24
    251a:	ab e9       	ldi	r26, 0x9B	; 155
    251c:	b0 e0       	ldi	r27, 0x00	; 0
    251e:	8c 91       	ld	r24, X
    2520:	82 60       	ori	r24, 0x02	; 2
    2522:	8c 93       	st	X, r24
    ENABLE_UART1();
    2524:	80 81       	ld	r24, Z
    2526:	88 61       	ori	r24, 0x18	; 24
    2528:	80 83       	st	Z, r24
}
    252a:	08 95       	ret

0000252c <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    252c:	80 91 9b 00 	lds	r24, 0x009B
    2530:	87 ff       	sbrs	r24, 7
    2532:	fc cf       	rjmp	.-8      	; 0x252c <getc1>
    2534:	80 91 9b 00 	lds	r24, 0x009B
    2538:	8f 77       	andi	r24, 0x7F	; 127
    253a:	80 93 9b 00 	sts	0x009B, r24
    253e:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2542:	08 95       	ret

00002544 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    254c:	01 97       	sbiw	r24, 0x01	; 1
    254e:	d1 f7       	brne	.-12     	; 0x2544 <halWait>

} // halWait
    2550:	08 95       	ret

00002552 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2552:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
}
    2556:	08 95       	ret

00002558 <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2558:	0e 94 26 4b 	call	0x964c	; 0x964c <__eewr_byte_m128>
    return 0;
}
    255c:	80 e0       	ldi	r24, 0x00	; 0
    255e:	08 95       	ret

00002560 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2560:	ef 92       	push	r14
    2562:	ff 92       	push	r15
    2564:	0f 93       	push	r16
    2566:	1f 93       	push	r17
    2568:	cf 93       	push	r28
    256a:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    256c:	e8 2e       	mov	r14, r24
    256e:	e7 01       	movw	r28, r14
    2570:	7e 01       	movw	r14, r28
    2572:	f9 2e       	mov	r15, r25
    2574:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2576:	80 e0       	ldi	r24, 0x00	; 0
    2578:	90 e0       	ldi	r25, 0x00	; 0
    257a:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    257e:	08 2f       	mov	r16, r24
    2580:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2582:	81 e0       	ldi	r24, 0x01	; 1
    2584:	90 e0       	ldi	r25, 0x00	; 0
    2586:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    258a:	e8 2e       	mov	r14, r24
    258c:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    258e:	82 e0       	ldi	r24, 0x02	; 2
    2590:	90 e0       	ldi	r25, 0x00	; 0
    2592:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    2596:	f8 2e       	mov	r15, r24
    2598:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    259a:	83 e0       	ldi	r24, 0x03	; 3
    259c:	90 e0       	ldi	r25, 0x00	; 0
    259e:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    25a2:	18 2f       	mov	r17, r24
    25a4:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    25a6:	84 e0       	ldi	r24, 0x04	; 4
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    25ae:	fe 0c       	add	r15, r14
    ct+=buf[2];
    25b0:	f0 0e       	add	r15, r16
    ct+=buf[3];
    25b2:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    25b4:	8f 15       	cp	r24, r15
    25b6:	11 f4       	brne	.+4      	; 0x25bc <read_eeprom_mac_address+0x5c>
    25b8:	81 e0       	ldi	r24, 0x01	; 1
    25ba:	01 c0       	rjmp	.+2      	; 0x25be <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    25bc:	8f ef       	ldi	r24, 0xFF	; 255
}
    25be:	df 91       	pop	r29
    25c0:	cf 91       	pop	r28
    25c2:	1f 91       	pop	r17
    25c4:	0f 91       	pop	r16
    25c6:	ff 90       	pop	r15
    25c8:	ef 90       	pop	r14
    25ca:	08 95       	ret

000025cc <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    25cc:	cf 93       	push	r28
    25ce:	df 93       	push	r29
    25d0:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    25d2:	85 e0       	ldi	r24, 0x05	; 5
    25d4:	90 e0       	ldi	r25, 0x00	; 0
    25d6:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    25da:	88 83       	st	Y, r24
    return NRK_OK;
}
    25dc:	81 e0       	ldi	r24, 0x01	; 1
    25de:	df 91       	pop	r29
    25e0:	cf 91       	pop	r28
    25e2:	08 95       	ret

000025e4 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    25e4:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    25e6:	86 e0       	ldi	r24, 0x06	; 6
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	60 81       	ld	r22, Z
    25ec:	0e 94 26 4b 	call	0x964c	; 0x964c <__eewr_byte_m128>
    return NRK_OK;
}
    25f0:	81 e0       	ldi	r24, 0x01	; 1
    25f2:	08 95       	ret

000025f4 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    25f4:	cf 93       	push	r28
    25f6:	df 93       	push	r29
    25f8:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    25fa:	86 e0       	ldi	r24, 0x06	; 6
    25fc:	90 e0       	ldi	r25, 0x00	; 0
    25fe:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    2602:	88 83       	st	Y, r24
    return NRK_OK;
}
    2604:	81 e0       	ldi	r24, 0x01	; 1
    2606:	df 91       	pop	r29
    2608:	cf 91       	pop	r28
    260a:	08 95       	ret

0000260c <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    260c:	0f 93       	push	r16
    260e:	1f 93       	push	r17
    2610:	cf 93       	push	r28
    2612:	df 93       	push	r29
    2614:	08 2f       	mov	r16, r24
    2616:	19 2f       	mov	r17, r25
    2618:	c8 e0       	ldi	r28, 0x08	; 8
    261a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    261c:	ce 01       	movw	r24, r28
    261e:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    2622:	f8 01       	movw	r30, r16
    2624:	81 93       	st	Z+, r24
    2626:	8f 01       	movw	r16, r30
    2628:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    262a:	c8 31       	cpi	r28, 0x18	; 24
    262c:	d1 05       	cpc	r29, r1
    262e:	b1 f7       	brne	.-20     	; 0x261c <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	df 91       	pop	r29
    2634:	cf 91       	pop	r28
    2636:	1f 91       	pop	r17
    2638:	0f 91       	pop	r16
    263a:	08 95       	ret

0000263c <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    263c:	0f 93       	push	r16
    263e:	1f 93       	push	r17
    2640:	cf 93       	push	r28
    2642:	df 93       	push	r29
    2644:	08 2f       	mov	r16, r24
    2646:	19 2f       	mov	r17, r25
    2648:	c8 e0       	ldi	r28, 0x08	; 8
    264a:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    264c:	f8 01       	movw	r30, r16
    264e:	61 91       	ld	r22, Z+
    2650:	8f 01       	movw	r16, r30
    2652:	ce 01       	movw	r24, r28
    2654:	0e 94 26 4b 	call	0x964c	; 0x964c <__eewr_byte_m128>
    2658:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    265a:	c8 31       	cpi	r28, 0x18	; 24
    265c:	d1 05       	cpc	r29, r1
    265e:	b1 f7       	brne	.-20     	; 0x264c <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    2660:	81 e0       	ldi	r24, 0x01	; 1
    2662:	df 91       	pop	r29
    2664:	cf 91       	pop	r28
    2666:	1f 91       	pop	r17
    2668:	0f 91       	pop	r16
    266a:	08 95       	ret

0000266c <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    266c:	cf 93       	push	r28
    266e:	df 93       	push	r29
    2670:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2672:	87 e0       	ldi	r24, 0x07	; 7
    2674:	90 e0       	ldi	r25, 0x00	; 0
    2676:	0e 94 1e 4b 	call	0x963c	; 0x963c <__eerd_byte_m128>
    267a:	88 83       	st	Y, r24
    return NRK_OK;
}
    267c:	81 e0       	ldi	r24, 0x01	; 1
    267e:	df 91       	pop	r29
    2680:	cf 91       	pop	r28
    2682:	08 95       	ret

00002684 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2684:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2686:	87 e0       	ldi	r24, 0x07	; 7
    2688:	90 e0       	ldi	r25, 0x00	; 0
    268a:	60 81       	ld	r22, Z
    268c:	0e 94 26 4b 	call	0x964c	; 0x964c <__eewr_byte_m128>
    return NRK_OK;
}
    2690:	81 e0       	ldi	r24, 0x01	; 1
    2692:	08 95       	ret

00002694 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2694:	f8 94       	cli
};
    2696:	08 95       	ret

00002698 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2698:	78 94       	sei
};
    269a:	08 95       	ret

0000269c <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    269c:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    26a0:	ff cf       	rjmp	.-2      	; 0x26a0 <nrk_halt+0x4>

000026a2 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    26a2:	0f 93       	push	r16
    26a4:	1f 93       	push	r17
    26a6:	df 93       	push	r29
    26a8:	cf 93       	push	r28
    26aa:	cd b7       	in	r28, 0x3d	; 61
    26ac:	de b7       	in	r29, 0x3e	; 62
    26ae:	a3 97       	sbiw	r28, 0x23	; 35
    26b0:	0f b6       	in	r0, 0x3f	; 63
    26b2:	f8 94       	cli
    26b4:	de bf       	out	0x3e, r29	; 62
    26b6:	0f be       	out	0x3f, r0	; 63
    26b8:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    26ba:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <nrk_signal_create>
    26be:	80 93 6d 07 	sts	0x076D, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    26c2:	8f 3f       	cpi	r24, 0xFF	; 255
    26c4:	21 f4       	brne	.+8      	; 0x26ce <nrk_init+0x2c>
    26c6:	8e e0       	ldi	r24, 0x0E	; 14
    26c8:	60 e0       	ldi	r22, 0x00	; 0
    26ca:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    26ce:	0e 94 2b 2e 	call	0x5c56	; 0x5c56 <_nrk_startup_error>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    26d2:	0e 94 9b 2e 	call	0x5d36	; 0x5d36 <nrk_watchdog_check>
    26d6:	8f 3f       	cpi	r24, 0xFF	; 255
    26d8:	31 f4       	brne	.+12     	; 0x26e6 <nrk_init+0x44>
	{
    	nrk_watchdog_disable();
    26da:	0e 94 80 2e 	call	0x5d00	; 0x5d00 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    26de:	80 e1       	ldi	r24, 0x10	; 16
    26e0:	60 e0       	ldi	r22, 0x00	; 0
    26e2:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    26e6:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    26ea:	10 92 70 07 	sts	0x0770, r1
    nrk_cur_task_TCB = NULL;
    26ee:	10 92 7e 07 	sts	0x077E, r1
    26f2:	10 92 7d 07 	sts	0x077D, r1
    
    nrk_high_ready_TCB = NULL;
    26f6:	10 92 6f 07 	sts	0x076F, r1
    26fa:	10 92 6e 07 	sts	0x076E, r1
    nrk_high_ready_prio = 0; 
    26fe:	10 92 7f 07 	sts	0x077F, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2702:	0e 94 43 15 	call	0x2a86	; 0x2a86 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2706:	10 92 7c 07 	sts	0x077C, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    270a:	8f ef       	ldi	r24, 0xFF	; 255
    270c:	80 93 69 07 	sts	0x0769, r24
    nrk_sem_list[i].value=-1;
    2710:	80 93 6b 07 	sts	0x076B, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2714:	80 93 6a 07 	sts	0x076A, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2718:	93 e6       	ldi	r25, 0x63	; 99
    271a:	90 93 cc 06 	sts	0x06CC, r25
        nrk_task_TCB[i].task_ID = -1; 
    271e:	80 93 ca 06 	sts	0x06CA, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2722:	90 93 ed 06 	sts	0x06ED, r25
        nrk_task_TCB[i].task_ID = -1; 
    2726:	80 93 eb 06 	sts	0x06EB, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    272a:	90 93 0e 07 	sts	0x070E, r25
        nrk_task_TCB[i].task_ID = -1; 
    272e:	80 93 0c 07 	sts	0x070C, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2732:	90 93 2f 07 	sts	0x072F, r25
        nrk_task_TCB[i].task_ID = -1; 
    2736:	80 93 2d 07 	sts	0x072D, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    273a:	90 93 50 07 	sts	0x0750, r25
        nrk_task_TCB[i].task_ID = -1; 
    273e:	80 93 4e 07 	sts	0x074E, r24
    2742:	ec eb       	ldi	r30, 0xBC	; 188
    2744:	f7 e0       	ldi	r31, 0x07	; 7
    2746:	20 e0       	ldi	r18, 0x00	; 0
    2748:	30 e0       	ldi	r19, 0x00	; 0
    274a:	01 c0       	rjmp	.+2      	; 0x274e <nrk_init+0xac>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    274c:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    274e:	a9 01       	movw	r20, r18
    2750:	4f 5f       	subi	r20, 0xFF	; 255
    2752:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2754:	ca 01       	movw	r24, r20
    2756:	88 0f       	add	r24, r24
    2758:	99 1f       	adc	r25, r25
    275a:	88 0f       	add	r24, r24
    275c:	99 1f       	adc	r25, r25
    275e:	84 0f       	add	r24, r20
    2760:	95 1f       	adc	r25, r21
    2762:	87 54       	subi	r24, 0x47	; 71
    2764:	98 4f       	sbci	r25, 0xF8	; 248
    2766:	91 83       	std	Z+1, r25	; 0x01
    2768:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    276a:	c9 01       	movw	r24, r18
    276c:	88 0f       	add	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	88 0f       	add	r24, r24
    2772:	99 1f       	adc	r25, r25
    2774:	82 0f       	add	r24, r18
    2776:	93 1f       	adc	r25, r19
    2778:	87 54       	subi	r24, 0x47	; 71
    277a:	98 4f       	sbci	r25, 0xF8	; 248
    277c:	94 83       	std	Z+4, r25	; 0x04
    277e:	83 83       	std	Z+3, r24	; 0x03
    2780:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2782:	45 30       	cpi	r20, 0x05	; 5
    2784:	51 05       	cpc	r21, r1
    2786:	11 f7       	brne	.-60     	; 0x274c <nrk_init+0xaa>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2788:	10 92 bb 07 	sts	0x07BB, r1
    278c:	10 92 ba 07 	sts	0x07BA, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2790:	10 92 d6 07 	sts	0x07D6, r1
    2794:	10 92 d5 07 	sts	0x07D5, r1
	_head_node = NULL;
    2798:	10 92 73 07 	sts	0x0773, r1
    279c:	10 92 72 07 	sts	0x0772, r1
	_free_node = &_nrk_readyQ[0];
    27a0:	89 eb       	ldi	r24, 0xB9	; 185
    27a2:	97 e0       	ldi	r25, 0x07	; 7
    27a4:	90 93 c1 06 	sts	0x06C1, r25
    27a8:	80 93 c0 06 	sts	0x06C0, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    27ac:	8e 01       	movw	r16, r28
    27ae:	0f 5f       	subi	r16, 0xFF	; 255
    27b0:	1f 4f       	sbci	r17, 0xFF	; 255
    27b2:	c8 01       	movw	r24, r16
    27b4:	63 e9       	ldi	r22, 0x93	; 147
    27b6:	78 e2       	ldi	r23, 0x28	; 40
    27b8:	0e 94 a5 2e 	call	0x5d4a	; 0x5d4a <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    27bc:	c8 01       	movw	r24, r16
    27be:	62 e8       	ldi	r22, 0x82	; 130
    27c0:	75 e0       	ldi	r23, 0x05	; 5
    27c2:	40 e8       	ldi	r20, 0x80	; 128
    27c4:	50 e0       	ldi	r21, 0x00	; 0
    27c6:	0e 94 eb 2e 	call	0x5dd6	; 0x5dd6 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    27ca:	85 e5       	ldi	r24, 0x55	; 85
    27cc:	80 93 82 05 	sts	0x0582, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    27d0:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    27d2:	1c 86       	std	Y+12, r1	; 0x0c
    27d4:	1d 86       	std	Y+13, r1	; 0x0d
    27d6:	1e 86       	std	Y+14, r1	; 0x0e
    27d8:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    27da:	18 8a       	std	Y+16, r1	; 0x10
    27dc:	19 8a       	std	Y+17, r1	; 0x11
    27de:	1a 8a       	std	Y+18, r1	; 0x12
    27e0:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    27e2:	1c 8a       	std	Y+20, r1	; 0x14
    27e4:	1d 8a       	std	Y+21, r1	; 0x15
    27e6:	1e 8a       	std	Y+22, r1	; 0x16
    27e8:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    27ea:	18 8e       	std	Y+24, r1	; 0x18
    27ec:	19 8e       	std	Y+25, r1	; 0x19
    27ee:	1a 8e       	std	Y+26, r1	; 0x1a
    27f0:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    27f2:	1c 8e       	std	Y+28, r1	; 0x1c
    27f4:	1d 8e       	std	Y+29, r1	; 0x1d
    27f6:	1e 8e       	std	Y+30, r1	; 0x1e
    27f8:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    27fa:	18 a2       	std	Y+32, r1	; 0x20
    27fc:	19 a2       	std	Y+33, r1	; 0x21
    27fe:	1a a2       	std	Y+34, r1	; 0x22
    2800:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2802:	81 e0       	ldi	r24, 0x01	; 1
    2804:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2806:	92 e0       	ldi	r25, 0x02	; 2
    2808:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    280a:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    280c:	c8 01       	movw	r24, r16
    280e:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <nrk_activate_task>
	
}
    2812:	a3 96       	adiw	r28, 0x23	; 35
    2814:	0f b6       	in	r0, 0x3f	; 63
    2816:	f8 94       	cli
    2818:	de bf       	out	0x3e, r29	; 62
    281a:	0f be       	out	0x3f, r0	; 63
    281c:	cd bf       	out	0x3d, r28	; 61
    281e:	cf 91       	pop	r28
    2820:	df 91       	pop	r29
    2822:	1f 91       	pop	r17
    2824:	0f 91       	pop	r16
    2826:	08 95       	ret

00002828 <nrk_start>:




void nrk_start (void)
{
    2828:	cf 92       	push	r12
    282a:	df 92       	push	r13
    282c:	ff 92       	push	r15
    282e:	0f 93       	push	r16
    2830:	1f 93       	push	r17
    2832:	df 93       	push	r29
    2834:	cf 93       	push	r28
    2836:	00 d0       	rcall	.+0      	; 0x2838 <nrk_start+0x10>
    2838:	cd b7       	in	r28, 0x3d	; 61
    283a:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    283c:	ba ec       	ldi	r27, 0xCA	; 202
    283e:	cb 2e       	mov	r12, r27
    2840:	b6 e0       	ldi	r27, 0x06	; 6
    2842:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2844:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2846:	f6 01       	movw	r30, r12
    2848:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    284a:	ff 2d       	mov	r31, r15
    284c:	ff 3f       	cpi	r31, 0xFF	; 255
    284e:	b1 f0       	breq	.+44     	; 0x287c <nrk_start+0x54>
    2850:	0a ec       	ldi	r16, 0xCA	; 202
    2852:	16 e0       	ldi	r17, 0x06	; 6
    2854:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2856:	92 17       	cp	r25, r18
    2858:	61 f0       	breq	.+24     	; 0x2872 <nrk_start+0x4a>
    285a:	f8 01       	movw	r30, r16
    285c:	80 81       	ld	r24, Z
    285e:	f8 16       	cp	r15, r24
    2860:	41 f4       	brne	.+16     	; 0x2872 <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2862:	85 e0       	ldi	r24, 0x05	; 5
    2864:	6f 2d       	mov	r22, r15
    2866:	29 83       	std	Y+1, r18	; 0x01
    2868:	9a 83       	std	Y+2, r25	; 0x02
    286a:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
    286e:	9a 81       	ldd	r25, Y+2	; 0x02
    2870:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2872:	2f 5f       	subi	r18, 0xFF	; 255
    2874:	0f 5d       	subi	r16, 0xDF	; 223
    2876:	1f 4f       	sbci	r17, 0xFF	; 255
    2878:	25 30       	cpi	r18, 0x05	; 5
    287a:	69 f7       	brne	.-38     	; 0x2856 <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    287c:	9f 5f       	subi	r25, 0xFF	; 255
    287e:	21 e2       	ldi	r18, 0x21	; 33
    2880:	30 e0       	ldi	r19, 0x00	; 0
    2882:	c2 0e       	add	r12, r18
    2884:	d3 1e       	adc	r13, r19
    2886:	95 30       	cpi	r25, 0x05	; 5
    2888:	f1 f6       	brne	.-68     	; 0x2846 <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    288a:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    288e:	99 27       	eor	r25, r25
    2890:	87 fd       	sbrc	r24, 7
    2892:	90 95       	com	r25
    2894:	fc 01       	movw	r30, r24
    2896:	a5 e0       	ldi	r26, 0x05	; 5
    2898:	ee 0f       	add	r30, r30
    289a:	ff 1f       	adc	r31, r31
    289c:	aa 95       	dec	r26
    289e:	e1 f7       	brne	.-8      	; 0x2898 <nrk_start+0x70>
    28a0:	e8 0f       	add	r30, r24
    28a2:	f9 1f       	adc	r31, r25
    28a4:	ee 53       	subi	r30, 0x3E	; 62
    28a6:	f9 4f       	sbci	r31, 0xF9	; 249
    28a8:	82 85       	ldd	r24, Z+10	; 0x0a
    28aa:	80 93 7f 07 	sts	0x077F, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    28ae:	f0 93 7e 07 	sts	0x077E, r31
    28b2:	e0 93 7d 07 	sts	0x077D, r30
    28b6:	f0 93 6f 07 	sts	0x076F, r31
    28ba:	e0 93 6e 07 	sts	0x076E, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    28be:	80 93 70 07 	sts	0x0770, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    28c2:	0e 94 20 2f 	call	0x5e40	; 0x5e40 <nrk_target_start>
    nrk_stack_pointer_init(); 
    28c6:	0e 94 11 2f 	call	0x5e22	; 0x5e22 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    28ca:	0e 94 6d 3a 	call	0x74da	; 0x74da <nrk_start_high_ready_task>
    28ce:	ff cf       	rjmp	.-2      	; 0x28ce <nrk_start+0xa6>

000028d0 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    28d0:	ef 92       	push	r14
    28d2:	ff 92       	push	r15
    28d4:	0f 93       	push	r16
    28d6:	1f 93       	push	r17
    28d8:	cf 93       	push	r28
    28da:	df 93       	push	r29
    28dc:	ec 01       	movw	r28, r24
    28de:	7b 01       	movw	r14, r22
    28e0:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    28e2:	89 85       	ldd	r24, Y+9	; 0x09
    28e4:	82 30       	cpi	r24, 0x02	; 2
    28e6:	21 f0       	breq	.+8      	; 0x28f0 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    28e8:	80 91 6c 07 	lds	r24, 0x076C
    28ec:	88 83       	st	Y, r24
    28ee:	01 c0       	rjmp	.+2      	; 0x28f2 <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    28f0:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    28f2:	80 91 6c 07 	lds	r24, 0x076C
    28f6:	85 30       	cpi	r24, 0x05	; 5
    28f8:	20 f0       	brcs	.+8      	; 0x2902 <nrk_TCB_init+0x32>
    28fa:	87 e0       	ldi	r24, 0x07	; 7
    28fc:	60 e0       	ldi	r22, 0x00	; 0
    28fe:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2902:	89 85       	ldd	r24, Y+9	; 0x09
    2904:	82 30       	cpi	r24, 0x02	; 2
    2906:	29 f0       	breq	.+10     	; 0x2912 <nrk_TCB_init+0x42>
    2908:	80 91 6c 07 	lds	r24, 0x076C
    290c:	8f 5f       	subi	r24, 0xFF	; 255
    290e:	80 93 6c 07 	sts	0x076C, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2912:	80 91 6c 07 	lds	r24, 0x076C
    2916:	88 23       	and	r24, r24
    2918:	19 f4       	brne	.+6      	; 0x2920 <nrk_TCB_init+0x50>
    291a:	81 e0       	ldi	r24, 0x01	; 1
    291c:	80 93 6c 07 	sts	0x076C, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2920:	88 81       	ld	r24, Y
    2922:	99 27       	eor	r25, r25
    2924:	87 fd       	sbrc	r24, 7
    2926:	90 95       	com	r25
    2928:	fc 01       	movw	r30, r24
    292a:	a5 e0       	ldi	r26, 0x05	; 5
    292c:	ee 0f       	add	r30, r30
    292e:	ff 1f       	adc	r31, r31
    2930:	aa 95       	dec	r26
    2932:	e1 f7       	brne	.-8      	; 0x292c <nrk_TCB_init+0x5c>
    2934:	e8 0f       	add	r30, r24
    2936:	f9 1f       	adc	r31, r25
    2938:	ee 53       	subi	r30, 0x3E	; 62
    293a:	f9 4f       	sbci	r31, 0xF9	; 249
    293c:	f1 82       	std	Z+1, r15	; 0x01
    293e:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2940:	88 85       	ldd	r24, Y+8	; 0x08
    2942:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2944:	88 81       	ld	r24, Y
    2946:	99 27       	eor	r25, r25
    2948:	87 fd       	sbrc	r24, 7
    294a:	90 95       	com	r25
    294c:	fc 01       	movw	r30, r24
    294e:	75 e0       	ldi	r23, 0x05	; 5
    2950:	ee 0f       	add	r30, r30
    2952:	ff 1f       	adc	r31, r31
    2954:	7a 95       	dec	r23
    2956:	e1 f7       	brne	.-8      	; 0x2950 <nrk_TCB_init+0x80>
    2958:	e8 0f       	add	r30, r24
    295a:	f9 1f       	adc	r31, r25
    295c:	ee 53       	subi	r30, 0x3E	; 62
    295e:	f9 4f       	sbci	r31, 0xF9	; 249
    2960:	83 e0       	ldi	r24, 0x03	; 3
    2962:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2964:	28 81       	ld	r18, Y
    2966:	82 2f       	mov	r24, r18
    2968:	99 27       	eor	r25, r25
    296a:	87 fd       	sbrc	r24, 7
    296c:	90 95       	com	r25
    296e:	fc 01       	movw	r30, r24
    2970:	65 e0       	ldi	r22, 0x05	; 5
    2972:	ee 0f       	add	r30, r30
    2974:	ff 1f       	adc	r31, r31
    2976:	6a 95       	dec	r22
    2978:	e1 f7       	brne	.-8      	; 0x2972 <nrk_TCB_init+0xa2>
    297a:	e8 0f       	add	r30, r24
    297c:	f9 1f       	adc	r31, r25
    297e:	ee 53       	subi	r30, 0x3E	; 62
    2980:	f9 4f       	sbci	r31, 0xF9	; 249
    2982:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2984:	88 81       	ld	r24, Y
    2986:	99 27       	eor	r25, r25
    2988:	87 fd       	sbrc	r24, 7
    298a:	90 95       	com	r25
    298c:	7c 01       	movw	r14, r24
    298e:	55 e0       	ldi	r21, 0x05	; 5
    2990:	ee 0c       	add	r14, r14
    2992:	ff 1c       	adc	r15, r15
    2994:	5a 95       	dec	r21
    2996:	e1 f7       	brne	.-8      	; 0x2990 <nrk_TCB_init+0xc0>
    2998:	e8 0e       	add	r14, r24
    299a:	f9 1e       	adc	r15, r25
    299c:	82 ec       	ldi	r24, 0xC2	; 194
    299e:	96 e0       	ldi	r25, 0x06	; 6
    29a0:	e8 0e       	add	r14, r24
    29a2:	f9 1e       	adc	r15, r25
    29a4:	f7 01       	movw	r30, r14
    29a6:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    29a8:	ce 01       	movw	r24, r28
    29aa:	0b 96       	adiw	r24, 0x0b	; 11
    29ac:	0e 94 44 27 	call	0x4e88	; 0x4e88 <_nrk_time_to_ticks>
    29b0:	f7 01       	movw	r30, r14
    29b2:	94 8f       	std	Z+28, r25	; 0x1c
    29b4:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    29b6:	8b 85       	ldd	r24, Y+11	; 0x0b
    29b8:	9c 85       	ldd	r25, Y+12	; 0x0c
    29ba:	ad 85       	ldd	r26, Y+13	; 0x0d
    29bc:	be 85       	ldd	r27, Y+14	; 0x0e
    29be:	8e 33       	cpi	r24, 0x3E	; 62
    29c0:	91 05       	cpc	r25, r1
    29c2:	a1 05       	cpc	r26, r1
    29c4:	b1 05       	cpc	r27, r1
    29c6:	20 f0       	brcs	.+8      	; 0x29d0 <nrk_TCB_init+0x100>
    29c8:	86 e1       	ldi	r24, 0x16	; 22
    29ca:	68 81       	ld	r22, Y
    29cc:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    29d0:	e8 80       	ld	r14, Y
    29d2:	ff 24       	eor	r15, r15
    29d4:	e7 fc       	sbrc	r14, 7
    29d6:	f0 94       	com	r15
    29d8:	ce 01       	movw	r24, r28
    29da:	4b 96       	adiw	r24, 0x1b	; 27
    29dc:	0e 94 44 27 	call	0x4e88	; 0x4e88 <_nrk_time_to_ticks>
    29e0:	f7 01       	movw	r30, r14
    29e2:	45 e0       	ldi	r20, 0x05	; 5
    29e4:	ee 0f       	add	r30, r30
    29e6:	ff 1f       	adc	r31, r31
    29e8:	4a 95       	dec	r20
    29ea:	e1 f7       	brne	.-8      	; 0x29e4 <nrk_TCB_init+0x114>
    29ec:	ee 0d       	add	r30, r14
    29ee:	ff 1d       	adc	r31, r15
    29f0:	ee 53       	subi	r30, 0x3E	; 62
    29f2:	f9 4f       	sbci	r31, 0xF9	; 249
    29f4:	96 8b       	std	Z+22, r25	; 0x16
    29f6:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    29f8:	88 81       	ld	r24, Y
    29fa:	99 27       	eor	r25, r25
    29fc:	87 fd       	sbrc	r24, 7
    29fe:	90 95       	com	r25
    2a00:	7c 01       	movw	r14, r24
    2a02:	35 e0       	ldi	r19, 0x05	; 5
    2a04:	ee 0c       	add	r14, r14
    2a06:	ff 1c       	adc	r15, r15
    2a08:	3a 95       	dec	r19
    2a0a:	e1 f7       	brne	.-8      	; 0x2a04 <nrk_TCB_init+0x134>
    2a0c:	e8 0e       	add	r14, r24
    2a0e:	f9 1e       	adc	r15, r25
    2a10:	82 ec       	ldi	r24, 0xC2	; 194
    2a12:	96 e0       	ldi	r25, 0x06	; 6
    2a14:	e8 0e       	add	r14, r24
    2a16:	f9 1e       	adc	r15, r25
    2a18:	f7 01       	movw	r30, r14
    2a1a:	85 89       	ldd	r24, Z+21	; 0x15
    2a1c:	96 89       	ldd	r25, Z+22	; 0x16
    2a1e:	23 8d       	ldd	r18, Z+27	; 0x1b
    2a20:	34 8d       	ldd	r19, Z+28	; 0x1c
    2a22:	82 0f       	add	r24, r18
    2a24:	93 1f       	adc	r25, r19
    2a26:	90 8f       	std	Z+24, r25	; 0x18
    2a28:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2a2a:	ce 01       	movw	r24, r28
    2a2c:	43 96       	adiw	r24, 0x13	; 19
    2a2e:	0e 94 44 27 	call	0x4e88	; 0x4e88 <_nrk_time_to_ticks>
    2a32:	f7 01       	movw	r30, r14
    2a34:	96 8f       	std	Z+30, r25	; 0x1e
    2a36:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2a38:	88 81       	ld	r24, Y
    2a3a:	99 27       	eor	r25, r25
    2a3c:	87 fd       	sbrc	r24, 7
    2a3e:	90 95       	com	r25
    2a40:	fc 01       	movw	r30, r24
    2a42:	25 e0       	ldi	r18, 0x05	; 5
    2a44:	ee 0f       	add	r30, r30
    2a46:	ff 1f       	adc	r31, r31
    2a48:	2a 95       	dec	r18
    2a4a:	e1 f7       	brne	.-8      	; 0x2a44 <nrk_TCB_init+0x174>
    2a4c:	e8 0f       	add	r30, r24
    2a4e:	f9 1f       	adc	r31, r25
    2a50:	ee 53       	subi	r30, 0x3E	; 62
    2a52:	f9 4f       	sbci	r31, 0xF9	; 249
    2a54:	85 8d       	ldd	r24, Z+29	; 0x1d
    2a56:	96 8d       	ldd	r25, Z+30	; 0x1e
    2a58:	92 8f       	std	Z+26, r25	; 0x1a
    2a5a:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2a5c:	81 e0       	ldi	r24, 0x01	; 1
    2a5e:	90 e0       	ldi	r25, 0x00	; 0
    2a60:	90 a3       	std	Z+32, r25	; 0x20
    2a62:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2a64:	13 83       	std	Z+3, r17	; 0x03
    2a66:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2a68:	81 e0       	ldi	r24, 0x01	; 1
    2a6a:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2a6c:	df 91       	pop	r29
    2a6e:	cf 91       	pop	r28
    2a70:	1f 91       	pop	r17
    2a72:	0f 91       	pop	r16
    2a74:	ff 90       	pop	r15
    2a76:	ef 90       	pop	r14
    2a78:	08 95       	ret

00002a7a <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2a7a:	0e 94 b9 28 	call	0x5172	; 0x5172 <_nrk_scheduler>

  	return;
}
    2a7e:	08 95       	ret

00002a80 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2a80:	85 e6       	ldi	r24, 0x65	; 101
    2a82:	90 e0       	ldi	r25, 0x00	; 0
    2a84:	08 95       	ret

00002a86 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2a86:	10 92 b8 03 	sts	0x03B8, r1
    2a8a:	10 92 b9 03 	sts	0x03B9, r1
    2a8e:	10 92 ba 03 	sts	0x03BA, r1
    2a92:	10 92 bb 03 	sts	0x03BB, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2a96:	10 92 bc 03 	sts	0x03BC, r1
    2a9a:	10 92 bd 03 	sts	0x03BD, r1
    2a9e:	10 92 be 03 	sts	0x03BE, r1
    2aa2:	10 92 bf 03 	sts	0x03BF, r1
    2aa6:	eb ee       	ldi	r30, 0xEB	; 235
    2aa8:	f4 e0       	ldi	r31, 0x04	; 4
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2aaa:	10 82       	st	Z, r1
    2aac:	11 82       	std	Z+1, r1	; 0x01
    2aae:	12 82       	std	Z+2, r1	; 0x02
    2ab0:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2ab2:	10 86       	std	Z+8, r1	; 0x08
    2ab4:	11 86       	std	Z+9, r1	; 0x09
    2ab6:	12 86       	std	Z+10, r1	; 0x0a
    2ab8:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2aba:	14 82       	std	Z+4, r1	; 0x04
    2abc:	15 82       	std	Z+5, r1	; 0x05
    2abe:	16 82       	std	Z+6, r1	; 0x06
    2ac0:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2ac2:	14 86       	std	Z+12, r1	; 0x0c
    2ac4:	15 86       	std	Z+13, r1	; 0x0d
    2ac6:	16 86       	std	Z+14, r1	; 0x0e
    2ac8:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2aca:	10 8a       	std	Z+16, r1	; 0x10
    2acc:	11 8a       	std	Z+17, r1	; 0x11
    2ace:	12 8a       	std	Z+18, r1	; 0x12
    2ad0:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2ad2:	10 8e       	std	Z+24, r1	; 0x18
    2ad4:	11 8e       	std	Z+25, r1	; 0x19
    2ad6:	12 8e       	std	Z+26, r1	; 0x1a
    2ad8:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2ada:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2adc:	15 8e       	std	Z+29, r1	; 0x1d
    2ade:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2ae0:	85 e0       	ldi	r24, 0x05	; 5
    2ae2:	e1 38       	cpi	r30, 0x81	; 129
    2ae4:	f8 07       	cpc	r31, r24
    2ae6:	09 f7       	brne	.-62     	; 0x2aaa <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2ae8:	08 95       	ret

00002aea <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    2aea:	68 2f       	mov	r22, r24
    2aec:	70 e0       	ldi	r23, 0x00	; 0
    2aee:	80 e0       	ldi	r24, 0x00	; 0
    2af0:	90 e0       	ldi	r25, 0x00	; 0
    2af2:	23 eb       	ldi	r18, 0xB3	; 179
    2af4:	36 ee       	ldi	r19, 0xE6	; 230
    2af6:	4e e0       	ldi	r20, 0x0E	; 14
    2af8:	50 e0       	ldi	r21, 0x00	; 0
    2afa:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    2afe:	20 91 bc 03 	lds	r18, 0x03BC
    2b02:	30 91 bd 03 	lds	r19, 0x03BD
    2b06:	40 91 be 03 	lds	r20, 0x03BE
    2b0a:	50 91 bf 03 	lds	r21, 0x03BF
    2b0e:	62 0f       	add	r22, r18
    2b10:	73 1f       	adc	r23, r19
    2b12:	84 1f       	adc	r24, r20
    2b14:	95 1f       	adc	r25, r21
    2b16:	60 93 bc 03 	sts	0x03BC, r22
    2b1a:	70 93 bd 03 	sts	0x03BD, r23
    2b1e:	80 93 be 03 	sts	0x03BE, r24
    2b22:	90 93 bf 03 	sts	0x03BF, r25
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    2b26:	88 eb       	ldi	r24, 0xB8	; 184
    2b28:	93 e0       	ldi	r25, 0x03	; 3
    2b2a:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <nrk_time_compact_nanos>
}
    2b2e:	08 95       	ret

00002b30 <nrk_stats_get_deep_sleep>:

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2b30:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2b32:	20 91 b8 03 	lds	r18, 0x03B8
    2b36:	30 91 b9 03 	lds	r19, 0x03B9
    2b3a:	40 91 ba 03 	lds	r20, 0x03BA
    2b3e:	50 91 bb 03 	lds	r21, 0x03BB
    2b42:	20 83       	st	Z, r18
    2b44:	31 83       	std	Z+1, r19	; 0x01
    2b46:	42 83       	std	Z+2, r20	; 0x02
    2b48:	53 83       	std	Z+3, r21	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2b4a:	20 91 bc 03 	lds	r18, 0x03BC
    2b4e:	30 91 bd 03 	lds	r19, 0x03BD
    2b52:	40 91 be 03 	lds	r20, 0x03BE
    2b56:	50 91 bf 03 	lds	r21, 0x03BF
    2b5a:	24 83       	std	Z+4, r18	; 0x04
    2b5c:	35 83       	std	Z+5, r19	; 0x05
    2b5e:	46 83       	std	Z+6, r20	; 0x06
    2b60:	57 83       	std	Z+7, r21	; 0x07
}
    2b62:	08 95       	ret

00002b64 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2b64:	e8 2f       	mov	r30, r24
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	9f 01       	movw	r18, r30
    2b6a:	22 0f       	add	r18, r18
    2b6c:	33 1f       	adc	r19, r19
    2b6e:	a5 e0       	ldi	r26, 0x05	; 5
    2b70:	ee 0f       	add	r30, r30
    2b72:	ff 1f       	adc	r31, r31
    2b74:	aa 95       	dec	r26
    2b76:	e1 f7       	brne	.-8      	; 0x2b70 <_nrk_stats_add_violation+0xc>
    2b78:	e2 1b       	sub	r30, r18
    2b7a:	f3 0b       	sbc	r31, r19
    2b7c:	e5 51       	subi	r30, 0x15	; 21
    2b7e:	fb 4f       	sbci	r31, 0xFB	; 251
    2b80:	95 8d       	ldd	r25, Z+29	; 0x1d
    2b82:	91 30       	cpi	r25, 0x01	; 1
    2b84:	89 f1       	breq	.+98     	; 0x2be8 <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2b86:	e8 2f       	mov	r30, r24
    2b88:	f0 e0       	ldi	r31, 0x00	; 0
    2b8a:	9f 01       	movw	r18, r30
    2b8c:	22 0f       	add	r18, r18
    2b8e:	33 1f       	adc	r19, r19
    2b90:	65 e0       	ldi	r22, 0x05	; 5
    2b92:	ee 0f       	add	r30, r30
    2b94:	ff 1f       	adc	r31, r31
    2b96:	6a 95       	dec	r22
    2b98:	e1 f7       	brne	.-8      	; 0x2b92 <_nrk_stats_add_violation+0x2e>
    2b9a:	e2 1b       	sub	r30, r18
    2b9c:	f3 0b       	sbc	r31, r19
    2b9e:	e5 51       	subi	r30, 0x15	; 21
    2ba0:	fb 4f       	sbci	r31, 0xFB	; 251
    2ba2:	94 8d       	ldd	r25, Z+28	; 0x1c
    2ba4:	9f 5f       	subi	r25, 0xFF	; 255
    2ba6:	e8 2f       	mov	r30, r24
    2ba8:	f0 e0       	ldi	r31, 0x00	; 0
    2baa:	9f 01       	movw	r18, r30
    2bac:	22 0f       	add	r18, r18
    2bae:	33 1f       	adc	r19, r19
    2bb0:	45 e0       	ldi	r20, 0x05	; 5
    2bb2:	ee 0f       	add	r30, r30
    2bb4:	ff 1f       	adc	r31, r31
    2bb6:	4a 95       	dec	r20
    2bb8:	e1 f7       	brne	.-8      	; 0x2bb2 <_nrk_stats_add_violation+0x4e>
    2bba:	e2 1b       	sub	r30, r18
    2bbc:	f3 0b       	sbc	r31, r19
    2bbe:	e5 51       	subi	r30, 0x15	; 21
    2bc0:	fb 4f       	sbci	r31, 0xFB	; 251
    2bc2:	94 8f       	std	Z+28, r25	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2bc4:	9f 3f       	cpi	r25, 0xFF	; 255
    2bc6:	81 f4       	brne	.+32     	; 0x2be8 <_nrk_stats_add_violation+0x84>
    2bc8:	e8 2f       	mov	r30, r24
    2bca:	f0 e0       	ldi	r31, 0x00	; 0
    2bcc:	cf 01       	movw	r24, r30
    2bce:	88 0f       	add	r24, r24
    2bd0:	99 1f       	adc	r25, r25
    2bd2:	25 e0       	ldi	r18, 0x05	; 5
    2bd4:	ee 0f       	add	r30, r30
    2bd6:	ff 1f       	adc	r31, r31
    2bd8:	2a 95       	dec	r18
    2bda:	e1 f7       	brne	.-8      	; 0x2bd4 <_nrk_stats_add_violation+0x70>
    2bdc:	e8 1b       	sub	r30, r24
    2bde:	f9 0b       	sbc	r31, r25
    2be0:	e5 51       	subi	r30, 0x15	; 21
    2be2:	fb 4f       	sbci	r31, 0xFB	; 251
    2be4:	81 e0       	ldi	r24, 0x01	; 1
    2be6:	85 8f       	std	Z+29, r24	; 0x1d
    2be8:	08 95       	ret

00002bea <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    2bea:	e8 2f       	mov	r30, r24
    2bec:	f0 e0       	ldi	r31, 0x00	; 0
    2bee:	9f 01       	movw	r18, r30
    2bf0:	22 0f       	add	r18, r18
    2bf2:	33 1f       	adc	r19, r19
    2bf4:	75 e0       	ldi	r23, 0x05	; 5
    2bf6:	ee 0f       	add	r30, r30
    2bf8:	ff 1f       	adc	r31, r31
    2bfa:	7a 95       	dec	r23
    2bfc:	e1 f7       	brne	.-8      	; 0x2bf6 <_nrk_stats_task_start+0xc>
    2bfe:	e2 1b       	sub	r30, r18
    2c00:	f3 0b       	sbc	r31, r19
    2c02:	e5 51       	subi	r30, 0x15	; 21
    2c04:	fb 4f       	sbci	r31, 0xFB	; 251
    2c06:	95 8d       	ldd	r25, Z+29	; 0x1d
    2c08:	91 30       	cpi	r25, 0x01	; 1
    2c0a:	09 f4       	brne	.+2      	; 0x2c0e <_nrk_stats_task_start+0x24>
    2c0c:	52 c0       	rjmp	.+164    	; 0x2cb2 <_nrk_stats_task_start+0xc8>
    cur_task_stats[task_id].cur_ticks=0;
    2c0e:	e8 2f       	mov	r30, r24
    2c10:	f0 e0       	ldi	r31, 0x00	; 0
    2c12:	9f 01       	movw	r18, r30
    2c14:	22 0f       	add	r18, r18
    2c16:	33 1f       	adc	r19, r19
    2c18:	55 e0       	ldi	r21, 0x05	; 5
    2c1a:	ee 0f       	add	r30, r30
    2c1c:	ff 1f       	adc	r31, r31
    2c1e:	5a 95       	dec	r21
    2c20:	e1 f7       	brne	.-8      	; 0x2c1a <_nrk_stats_task_start+0x30>
    2c22:	e2 1b       	sub	r30, r18
    2c24:	f3 0b       	sbc	r31, r19
    2c26:	e5 51       	subi	r30, 0x15	; 21
    2c28:	fb 4f       	sbci	r31, 0xFB	; 251
    2c2a:	14 8a       	std	Z+20, r1	; 0x14
    2c2c:	15 8a       	std	Z+21, r1	; 0x15
    2c2e:	16 8a       	std	Z+22, r1	; 0x16
    2c30:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    2c32:	e8 2f       	mov	r30, r24
    2c34:	f0 e0       	ldi	r31, 0x00	; 0
    2c36:	9f 01       	movw	r18, r30
    2c38:	22 0f       	add	r18, r18
    2c3a:	33 1f       	adc	r19, r19
    2c3c:	95 e0       	ldi	r25, 0x05	; 5
    2c3e:	ee 0f       	add	r30, r30
    2c40:	ff 1f       	adc	r31, r31
    2c42:	9a 95       	dec	r25
    2c44:	e1 f7       	brne	.-8      	; 0x2c3e <_nrk_stats_task_start+0x54>
    2c46:	e2 1b       	sub	r30, r18
    2c48:	f3 0b       	sbc	r31, r19
    2c4a:	e5 51       	subi	r30, 0x15	; 21
    2c4c:	fb 4f       	sbci	r31, 0xFB	; 251
    2c4e:	20 89       	ldd	r18, Z+16	; 0x10
    2c50:	31 89       	ldd	r19, Z+17	; 0x11
    2c52:	42 89       	ldd	r20, Z+18	; 0x12
    2c54:	53 89       	ldd	r21, Z+19	; 0x13
    2c56:	2f 5f       	subi	r18, 0xFF	; 255
    2c58:	3f 4f       	sbci	r19, 0xFF	; 255
    2c5a:	4f 4f       	sbci	r20, 0xFF	; 255
    2c5c:	5f 4f       	sbci	r21, 0xFF	; 255
    2c5e:	e8 2f       	mov	r30, r24
    2c60:	f0 e0       	ldi	r31, 0x00	; 0
    2c62:	bf 01       	movw	r22, r30
    2c64:	66 0f       	add	r22, r22
    2c66:	77 1f       	adc	r23, r23
    2c68:	a5 e0       	ldi	r26, 0x05	; 5
    2c6a:	ee 0f       	add	r30, r30
    2c6c:	ff 1f       	adc	r31, r31
    2c6e:	aa 95       	dec	r26
    2c70:	e1 f7       	brne	.-8      	; 0x2c6a <_nrk_stats_task_start+0x80>
    2c72:	e6 1b       	sub	r30, r22
    2c74:	f7 0b       	sbc	r31, r23
    2c76:	e5 51       	subi	r30, 0x15	; 21
    2c78:	fb 4f       	sbci	r31, 0xFB	; 251
    2c7a:	20 8b       	std	Z+16, r18	; 0x10
    2c7c:	31 8b       	std	Z+17, r19	; 0x11
    2c7e:	42 8b       	std	Z+18, r20	; 0x12
    2c80:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2c82:	2e 3f       	cpi	r18, 0xFE	; 254
    2c84:	9f ef       	ldi	r25, 0xFF	; 255
    2c86:	39 07       	cpc	r19, r25
    2c88:	9f ef       	ldi	r25, 0xFF	; 255
    2c8a:	49 07       	cpc	r20, r25
    2c8c:	9f ef       	ldi	r25, 0xFF	; 255
    2c8e:	59 07       	cpc	r21, r25
    2c90:	81 f4       	brne	.+32     	; 0x2cb2 <_nrk_stats_task_start+0xc8>
    2c92:	e8 2f       	mov	r30, r24
    2c94:	f0 e0       	ldi	r31, 0x00	; 0
    2c96:	cf 01       	movw	r24, r30
    2c98:	88 0f       	add	r24, r24
    2c9a:	99 1f       	adc	r25, r25
    2c9c:	25 e0       	ldi	r18, 0x05	; 5
    2c9e:	ee 0f       	add	r30, r30
    2ca0:	ff 1f       	adc	r31, r31
    2ca2:	2a 95       	dec	r18
    2ca4:	e1 f7       	brne	.-8      	; 0x2c9e <_nrk_stats_task_start+0xb4>
    2ca6:	e8 1b       	sub	r30, r24
    2ca8:	f9 0b       	sbc	r31, r25
    2caa:	e5 51       	subi	r30, 0x15	; 21
    2cac:	fb 4f       	sbci	r31, 0xFB	; 251
    2cae:	81 e0       	ldi	r24, 0x01	; 1
    2cb0:	85 8f       	std	Z+29, r24	; 0x1d
    2cb2:	08 95       	ret

00002cb4 <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    2cb4:	ef 92       	push	r14
    2cb6:	ff 92       	push	r15
    2cb8:	cf 93       	push	r28
    2cba:	df 93       	push	r29
    2cbc:	a8 2f       	mov	r26, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2cbe:	e8 2f       	mov	r30, r24
    2cc0:	f0 e0       	ldi	r31, 0x00	; 0
    2cc2:	cf 01       	movw	r24, r30
    2cc4:	88 0f       	add	r24, r24
    2cc6:	99 1f       	adc	r25, r25
    2cc8:	75 e0       	ldi	r23, 0x05	; 5
    2cca:	ee 0f       	add	r30, r30
    2ccc:	ff 1f       	adc	r31, r31
    2cce:	7a 95       	dec	r23
    2cd0:	e1 f7       	brne	.-8      	; 0x2cca <_nrk_stats_task_preempted+0x16>
    2cd2:	e8 1b       	sub	r30, r24
    2cd4:	f9 0b       	sbc	r31, r25
    2cd6:	e5 51       	subi	r30, 0x15	; 21
    2cd8:	fb 4f       	sbci	r31, 0xFB	; 251
    2cda:	85 8d       	ldd	r24, Z+29	; 0x1d
    2cdc:	81 30       	cpi	r24, 0x01	; 1
    2cde:	09 f4       	brne	.+2      	; 0x2ce2 <_nrk_stats_task_preempted+0x2e>
    2ce0:	b1 c0       	rjmp	.+354    	; 0x2e44 <_nrk_stats_task_preempted+0x190>
    cur_task_stats[task_id].preempted++;
    2ce2:	ea 2f       	mov	r30, r26
    2ce4:	f0 e0       	ldi	r31, 0x00	; 0
    2ce6:	cf 01       	movw	r24, r30
    2ce8:	88 0f       	add	r24, r24
    2cea:	99 1f       	adc	r25, r25
    2cec:	45 e0       	ldi	r20, 0x05	; 5
    2cee:	ee 0f       	add	r30, r30
    2cf0:	ff 1f       	adc	r31, r31
    2cf2:	4a 95       	dec	r20
    2cf4:	e1 f7       	brne	.-8      	; 0x2cee <_nrk_stats_task_preempted+0x3a>
    2cf6:	e8 1b       	sub	r30, r24
    2cf8:	f9 0b       	sbc	r31, r25
    2cfa:	e5 51       	subi	r30, 0x15	; 21
    2cfc:	fb 4f       	sbci	r31, 0xFB	; 251
    2cfe:	ea 2e       	mov	r14, r26
    2d00:	e7 01       	movw	r28, r14
    2d02:	7e 01       	movw	r14, r28
    2d04:	20 e0       	ldi	r18, 0x00	; 0
    2d06:	f2 2e       	mov	r15, r18
    2d08:	e7 01       	movw	r28, r14
    2d0a:	c7 01       	movw	r24, r14
    2d0c:	88 0f       	add	r24, r24
    2d0e:	99 1f       	adc	r25, r25
    2d10:	25 e0       	ldi	r18, 0x05	; 5
    2d12:	cc 0f       	add	r28, r28
    2d14:	dd 1f       	adc	r29, r29
    2d16:	2a 95       	dec	r18
    2d18:	e1 f7       	brne	.-8      	; 0x2d12 <_nrk_stats_task_preempted+0x5e>
    2d1a:	c8 1b       	sub	r28, r24
    2d1c:	d9 0b       	sbc	r29, r25
    2d1e:	c5 51       	subi	r28, 0x15	; 21
    2d20:	db 4f       	sbci	r29, 0xFB	; 251
    2d22:	28 8d       	ldd	r18, Y+24	; 0x18
    2d24:	39 8d       	ldd	r19, Y+25	; 0x19
    2d26:	4a 8d       	ldd	r20, Y+26	; 0x1a
    2d28:	5b 8d       	ldd	r21, Y+27	; 0x1b
    2d2a:	2f 5f       	subi	r18, 0xFF	; 255
    2d2c:	3f 4f       	sbci	r19, 0xFF	; 255
    2d2e:	4f 4f       	sbci	r20, 0xFF	; 255
    2d30:	5f 4f       	sbci	r21, 0xFF	; 255
    2d32:	20 8f       	std	Z+24, r18	; 0x18
    2d34:	31 8f       	std	Z+25, r19	; 0x19
    2d36:	42 8f       	std	Z+26, r20	; 0x1a
    2d38:	53 8f       	std	Z+27, r21	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    2d3a:	70 e0       	ldi	r23, 0x00	; 0
    2d3c:	80 e0       	ldi	r24, 0x00	; 0
    2d3e:	90 e0       	ldi	r25, 0x00	; 0
    2d40:	ea 2f       	mov	r30, r26
    2d42:	f0 e0       	ldi	r31, 0x00	; 0
    2d44:	9f 01       	movw	r18, r30
    2d46:	22 0f       	add	r18, r18
    2d48:	33 1f       	adc	r19, r19
    2d4a:	55 e0       	ldi	r21, 0x05	; 5
    2d4c:	ee 0f       	add	r30, r30
    2d4e:	ff 1f       	adc	r31, r31
    2d50:	5a 95       	dec	r21
    2d52:	e1 f7       	brne	.-8      	; 0x2d4c <_nrk_stats_task_preempted+0x98>
    2d54:	e2 1b       	sub	r30, r18
    2d56:	f3 0b       	sbc	r31, r19
    2d58:	e5 51       	subi	r30, 0x15	; 21
    2d5a:	fb 4f       	sbci	r31, 0xFB	; 251
    2d5c:	ea 2e       	mov	r14, r26
    2d5e:	e7 01       	movw	r28, r14
    2d60:	7e 01       	movw	r14, r28
    2d62:	20 e0       	ldi	r18, 0x00	; 0
    2d64:	f2 2e       	mov	r15, r18
    2d66:	e7 01       	movw	r28, r14
    2d68:	97 01       	movw	r18, r14
    2d6a:	22 0f       	add	r18, r18
    2d6c:	33 1f       	adc	r19, r19
    2d6e:	b5 e0       	ldi	r27, 0x05	; 5
    2d70:	cc 0f       	add	r28, r28
    2d72:	dd 1f       	adc	r29, r29
    2d74:	ba 95       	dec	r27
    2d76:	e1 f7       	brne	.-8      	; 0x2d70 <_nrk_stats_task_preempted+0xbc>
    2d78:	c2 1b       	sub	r28, r18
    2d7a:	d3 0b       	sbc	r29, r19
    2d7c:	c5 51       	subi	r28, 0x15	; 21
    2d7e:	db 4f       	sbci	r29, 0xFB	; 251
    2d80:	2c 89       	ldd	r18, Y+20	; 0x14
    2d82:	3d 89       	ldd	r19, Y+21	; 0x15
    2d84:	4e 89       	ldd	r20, Y+22	; 0x16
    2d86:	5f 89       	ldd	r21, Y+23	; 0x17
    2d88:	26 0f       	add	r18, r22
    2d8a:	37 1f       	adc	r19, r23
    2d8c:	48 1f       	adc	r20, r24
    2d8e:	59 1f       	adc	r21, r25
    2d90:	24 8b       	std	Z+20, r18	; 0x14
    2d92:	35 8b       	std	Z+21, r19	; 0x15
    2d94:	46 8b       	std	Z+22, r20	; 0x16
    2d96:	57 8b       	std	Z+23, r21	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    2d98:	ea 2f       	mov	r30, r26
    2d9a:	f0 e0       	ldi	r31, 0x00	; 0
    2d9c:	9f 01       	movw	r18, r30
    2d9e:	22 0f       	add	r18, r18
    2da0:	33 1f       	adc	r19, r19
    2da2:	45 e0       	ldi	r20, 0x05	; 5
    2da4:	ee 0f       	add	r30, r30
    2da6:	ff 1f       	adc	r31, r31
    2da8:	4a 95       	dec	r20
    2daa:	e1 f7       	brne	.-8      	; 0x2da4 <_nrk_stats_task_preempted+0xf0>
    2dac:	e2 1b       	sub	r30, r18
    2dae:	f3 0b       	sbc	r31, r19
    2db0:	e5 51       	subi	r30, 0x15	; 21
    2db2:	fb 4f       	sbci	r31, 0xFB	; 251
    2db4:	ea 2e       	mov	r14, r26
    2db6:	e7 01       	movw	r28, r14
    2db8:	7e 01       	movw	r14, r28
    2dba:	20 e0       	ldi	r18, 0x00	; 0
    2dbc:	f2 2e       	mov	r15, r18
    2dbe:	e7 01       	movw	r28, r14
    2dc0:	97 01       	movw	r18, r14
    2dc2:	22 0f       	add	r18, r18
    2dc4:	33 1f       	adc	r19, r19
    2dc6:	55 e0       	ldi	r21, 0x05	; 5
    2dc8:	cc 0f       	add	r28, r28
    2dca:	dd 1f       	adc	r29, r29
    2dcc:	5a 95       	dec	r21
    2dce:	e1 f7       	brne	.-8      	; 0x2dc8 <_nrk_stats_task_preempted+0x114>
    2dd0:	c2 1b       	sub	r28, r18
    2dd2:	d3 0b       	sbc	r29, r19
    2dd4:	c5 51       	subi	r28, 0x15	; 21
    2dd6:	db 4f       	sbci	r29, 0xFB	; 251
    2dd8:	28 81       	ld	r18, Y
    2dda:	39 81       	ldd	r19, Y+1	; 0x01
    2ddc:	4a 81       	ldd	r20, Y+2	; 0x02
    2dde:	5b 81       	ldd	r21, Y+3	; 0x03
    2de0:	26 0f       	add	r18, r22
    2de2:	37 1f       	adc	r19, r23
    2de4:	48 1f       	adc	r20, r24
    2de6:	59 1f       	adc	r21, r25
    2de8:	20 83       	st	Z, r18
    2dea:	31 83       	std	Z+1, r19	; 0x01
    2dec:	42 83       	std	Z+2, r20	; 0x02
    2dee:	53 83       	std	Z+3, r21	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    2df0:	ea 2f       	mov	r30, r26
    2df2:	f0 e0       	ldi	r31, 0x00	; 0
    2df4:	cf 01       	movw	r24, r30
    2df6:	88 0f       	add	r24, r24
    2df8:	99 1f       	adc	r25, r25
    2dfa:	35 e0       	ldi	r19, 0x05	; 5
    2dfc:	ee 0f       	add	r30, r30
    2dfe:	ff 1f       	adc	r31, r31
    2e00:	3a 95       	dec	r19
    2e02:	e1 f7       	brne	.-8      	; 0x2dfc <_nrk_stats_task_preempted+0x148>
    2e04:	e8 1b       	sub	r30, r24
    2e06:	f9 0b       	sbc	r31, r25
    2e08:	e5 51       	subi	r30, 0x15	; 21
    2e0a:	fb 4f       	sbci	r31, 0xFB	; 251
    2e0c:	20 8d       	ldd	r18, Z+24	; 0x18
    2e0e:	31 8d       	ldd	r19, Z+25	; 0x19
    2e10:	42 8d       	ldd	r20, Z+26	; 0x1a
    2e12:	53 8d       	ldd	r21, Z+27	; 0x1b
    2e14:	2e 3f       	cpi	r18, 0xFE	; 254
    2e16:	8f ef       	ldi	r24, 0xFF	; 255
    2e18:	38 07       	cpc	r19, r24
    2e1a:	8f ef       	ldi	r24, 0xFF	; 255
    2e1c:	48 07       	cpc	r20, r24
    2e1e:	8f ef       	ldi	r24, 0xFF	; 255
    2e20:	58 07       	cpc	r21, r24
    2e22:	81 f4       	brne	.+32     	; 0x2e44 <_nrk_stats_task_preempted+0x190>
    2e24:	ea 2f       	mov	r30, r26
    2e26:	f0 e0       	ldi	r31, 0x00	; 0
    2e28:	cf 01       	movw	r24, r30
    2e2a:	88 0f       	add	r24, r24
    2e2c:	99 1f       	adc	r25, r25
    2e2e:	b5 e0       	ldi	r27, 0x05	; 5
    2e30:	ee 0f       	add	r30, r30
    2e32:	ff 1f       	adc	r31, r31
    2e34:	ba 95       	dec	r27
    2e36:	e1 f7       	brne	.-8      	; 0x2e30 <_nrk_stats_task_preempted+0x17c>
    2e38:	e8 1b       	sub	r30, r24
    2e3a:	f9 0b       	sbc	r31, r25
    2e3c:	e5 51       	subi	r30, 0x15	; 21
    2e3e:	fb 4f       	sbci	r31, 0xFB	; 251
    2e40:	81 e0       	ldi	r24, 0x01	; 1
    2e42:	85 8f       	std	Z+29, r24	; 0x1d
}
    2e44:	df 91       	pop	r29
    2e46:	cf 91       	pop	r28
    2e48:	ff 90       	pop	r15
    2e4a:	ef 90       	pop	r14
    2e4c:	08 95       	ret

00002e4e <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    2e4e:	ef 92       	push	r14
    2e50:	ff 92       	push	r15
    2e52:	cf 93       	push	r28
    2e54:	df 93       	push	r29
    2e56:	e8 2f       	mov	r30, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2e58:	a8 2f       	mov	r26, r24
    2e5a:	b0 e0       	ldi	r27, 0x00	; 0
    2e5c:	cd 01       	movw	r24, r26
    2e5e:	88 0f       	add	r24, r24
    2e60:	99 1f       	adc	r25, r25
    2e62:	75 e0       	ldi	r23, 0x05	; 5
    2e64:	aa 0f       	add	r26, r26
    2e66:	bb 1f       	adc	r27, r27
    2e68:	7a 95       	dec	r23
    2e6a:	e1 f7       	brne	.-8      	; 0x2e64 <_nrk_stats_task_suspend+0x16>
    2e6c:	a8 1b       	sub	r26, r24
    2e6e:	b9 0b       	sbc	r27, r25
    2e70:	a5 51       	subi	r26, 0x15	; 21
    2e72:	bb 4f       	sbci	r27, 0xFB	; 251
    2e74:	5d 96       	adiw	r26, 0x1d	; 29
    2e76:	8c 91       	ld	r24, X
    2e78:	5d 97       	sbiw	r26, 0x1d	; 29
    2e7a:	81 30       	cpi	r24, 0x01	; 1
    2e7c:	09 f4       	brne	.+2      	; 0x2e80 <_nrk_stats_task_suspend+0x32>
    2e7e:	fa c0       	rjmp	.+500    	; 0x3074 <_nrk_stats_task_suspend+0x226>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    2e80:	70 e0       	ldi	r23, 0x00	; 0
    2e82:	80 e0       	ldi	r24, 0x00	; 0
    2e84:	90 e0       	ldi	r25, 0x00	; 0
    2e86:	ae 2f       	mov	r26, r30
    2e88:	b0 e0       	ldi	r27, 0x00	; 0
    2e8a:	9d 01       	movw	r18, r26
    2e8c:	22 0f       	add	r18, r18
    2e8e:	33 1f       	adc	r19, r19
    2e90:	45 e0       	ldi	r20, 0x05	; 5
    2e92:	aa 0f       	add	r26, r26
    2e94:	bb 1f       	adc	r27, r27
    2e96:	4a 95       	dec	r20
    2e98:	e1 f7       	brne	.-8      	; 0x2e92 <_nrk_stats_task_suspend+0x44>
    2e9a:	a2 1b       	sub	r26, r18
    2e9c:	b3 0b       	sbc	r27, r19
    2e9e:	a5 51       	subi	r26, 0x15	; 21
    2ea0:	bb 4f       	sbci	r27, 0xFB	; 251
    2ea2:	ee 2e       	mov	r14, r30
    2ea4:	e7 01       	movw	r28, r14
    2ea6:	7e 01       	movw	r14, r28
    2ea8:	20 e0       	ldi	r18, 0x00	; 0
    2eaa:	f2 2e       	mov	r15, r18
    2eac:	e7 01       	movw	r28, r14
    2eae:	97 01       	movw	r18, r14
    2eb0:	22 0f       	add	r18, r18
    2eb2:	33 1f       	adc	r19, r19
    2eb4:	55 e0       	ldi	r21, 0x05	; 5
    2eb6:	cc 0f       	add	r28, r28
    2eb8:	dd 1f       	adc	r29, r29
    2eba:	5a 95       	dec	r21
    2ebc:	e1 f7       	brne	.-8      	; 0x2eb6 <_nrk_stats_task_suspend+0x68>
    2ebe:	c2 1b       	sub	r28, r18
    2ec0:	d3 0b       	sbc	r29, r19
    2ec2:	c5 51       	subi	r28, 0x15	; 21
    2ec4:	db 4f       	sbci	r29, 0xFB	; 251
    2ec6:	2c 89       	ldd	r18, Y+20	; 0x14
    2ec8:	3d 89       	ldd	r19, Y+21	; 0x15
    2eca:	4e 89       	ldd	r20, Y+22	; 0x16
    2ecc:	5f 89       	ldd	r21, Y+23	; 0x17
    2ece:	26 0f       	add	r18, r22
    2ed0:	37 1f       	adc	r19, r23
    2ed2:	48 1f       	adc	r20, r24
    2ed4:	59 1f       	adc	r21, r25
    2ed6:	1c 96       	adiw	r26, 0x0c	; 12
    2ed8:	2d 93       	st	X+, r18
    2eda:	3d 93       	st	X+, r19
    2edc:	4d 93       	st	X+, r20
    2ede:	5c 93       	st	X, r21
    2ee0:	1f 97       	sbiw	r26, 0x0f	; 15
    cur_task_stats[task_id].total_ticks+=ticks;
    2ee2:	ae 2f       	mov	r26, r30
    2ee4:	b0 e0       	ldi	r27, 0x00	; 0
    2ee6:	9d 01       	movw	r18, r26
    2ee8:	22 0f       	add	r18, r18
    2eea:	33 1f       	adc	r19, r19
    2eec:	f5 e0       	ldi	r31, 0x05	; 5
    2eee:	aa 0f       	add	r26, r26
    2ef0:	bb 1f       	adc	r27, r27
    2ef2:	fa 95       	dec	r31
    2ef4:	e1 f7       	brne	.-8      	; 0x2eee <_nrk_stats_task_suspend+0xa0>
    2ef6:	a2 1b       	sub	r26, r18
    2ef8:	b3 0b       	sbc	r27, r19
    2efa:	a5 51       	subi	r26, 0x15	; 21
    2efc:	bb 4f       	sbci	r27, 0xFB	; 251
    2efe:	ee 2e       	mov	r14, r30
    2f00:	e7 01       	movw	r28, r14
    2f02:	7e 01       	movw	r14, r28
    2f04:	20 e0       	ldi	r18, 0x00	; 0
    2f06:	f2 2e       	mov	r15, r18
    2f08:	e7 01       	movw	r28, r14
    2f0a:	97 01       	movw	r18, r14
    2f0c:	22 0f       	add	r18, r18
    2f0e:	33 1f       	adc	r19, r19
    2f10:	45 e0       	ldi	r20, 0x05	; 5
    2f12:	cc 0f       	add	r28, r28
    2f14:	dd 1f       	adc	r29, r29
    2f16:	4a 95       	dec	r20
    2f18:	e1 f7       	brne	.-8      	; 0x2f12 <_nrk_stats_task_suspend+0xc4>
    2f1a:	c2 1b       	sub	r28, r18
    2f1c:	d3 0b       	sbc	r29, r19
    2f1e:	c5 51       	subi	r28, 0x15	; 21
    2f20:	db 4f       	sbci	r29, 0xFB	; 251
    2f22:	28 81       	ld	r18, Y
    2f24:	39 81       	ldd	r19, Y+1	; 0x01
    2f26:	4a 81       	ldd	r20, Y+2	; 0x02
    2f28:	5b 81       	ldd	r21, Y+3	; 0x03
    2f2a:	26 0f       	add	r18, r22
    2f2c:	37 1f       	adc	r19, r23
    2f2e:	48 1f       	adc	r20, r24
    2f30:	59 1f       	adc	r21, r25
    2f32:	2d 93       	st	X+, r18
    2f34:	3d 93       	st	X+, r19
    2f36:	4d 93       	st	X+, r20
    2f38:	5c 93       	st	X, r21
    2f3a:	13 97       	sbiw	r26, 0x03	; 3

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    2f3c:	ae 2f       	mov	r26, r30
    2f3e:	b0 e0       	ldi	r27, 0x00	; 0
    2f40:	cd 01       	movw	r24, r26
    2f42:	88 0f       	add	r24, r24
    2f44:	99 1f       	adc	r25, r25
    2f46:	f5 e0       	ldi	r31, 0x05	; 5
    2f48:	aa 0f       	add	r26, r26
    2f4a:	bb 1f       	adc	r27, r27
    2f4c:	fa 95       	dec	r31
    2f4e:	e1 f7       	brne	.-8      	; 0x2f48 <_nrk_stats_task_suspend+0xfa>
    2f50:	a8 1b       	sub	r26, r24
    2f52:	b9 0b       	sbc	r27, r25
    2f54:	a5 51       	subi	r26, 0x15	; 21
    2f56:	bb 4f       	sbci	r27, 0xFB	; 251
    2f58:	14 96       	adiw	r26, 0x04	; 4
    2f5a:	2d 91       	ld	r18, X+
    2f5c:	3d 91       	ld	r19, X+
    2f5e:	4d 91       	ld	r20, X+
    2f60:	5c 91       	ld	r21, X
    2f62:	17 97       	sbiw	r26, 0x07	; 7
    2f64:	21 15       	cp	r18, r1
    2f66:	31 05       	cpc	r19, r1
    2f68:	41 05       	cpc	r20, r1
    2f6a:	51 05       	cpc	r21, r1
    2f6c:	c9 f0       	breq	.+50     	; 0x2fa0 <_nrk_stats_task_suspend+0x152>
    2f6e:	ae 2f       	mov	r26, r30
    2f70:	b0 e0       	ldi	r27, 0x00	; 0
    2f72:	cd 01       	movw	r24, r26
    2f74:	88 0f       	add	r24, r24
    2f76:	99 1f       	adc	r25, r25
    2f78:	65 e0       	ldi	r22, 0x05	; 5
    2f7a:	aa 0f       	add	r26, r26
    2f7c:	bb 1f       	adc	r27, r27
    2f7e:	6a 95       	dec	r22
    2f80:	e1 f7       	brne	.-8      	; 0x2f7a <_nrk_stats_task_suspend+0x12c>
    2f82:	a8 1b       	sub	r26, r24
    2f84:	b9 0b       	sbc	r27, r25
    2f86:	a5 51       	subi	r26, 0x15	; 21
    2f88:	bb 4f       	sbci	r27, 0xFB	; 251
    2f8a:	1c 96       	adiw	r26, 0x0c	; 12
    2f8c:	8d 91       	ld	r24, X+
    2f8e:	9d 91       	ld	r25, X+
    2f90:	0d 90       	ld	r0, X+
    2f92:	bc 91       	ld	r27, X
    2f94:	a0 2d       	mov	r26, r0
    2f96:	82 17       	cp	r24, r18
    2f98:	93 07       	cpc	r25, r19
    2f9a:	a4 07       	cpc	r26, r20
    2f9c:	b5 07       	cpc	r27, r21
    2f9e:	50 f5       	brcc	.+84     	; 0x2ff4 <_nrk_stats_task_suspend+0x1a6>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    2fa0:	8e 2f       	mov	r24, r30
    2fa2:	ec 01       	movw	r28, r24
    2fa4:	7e 01       	movw	r14, r28
    2fa6:	20 e0       	ldi	r18, 0x00	; 0
    2fa8:	f2 2e       	mov	r15, r18
    2faa:	e7 01       	movw	r28, r14
    2fac:	c7 01       	movw	r24, r14
    2fae:	88 0f       	add	r24, r24
    2fb0:	99 1f       	adc	r25, r25
    2fb2:	45 e0       	ldi	r20, 0x05	; 5
    2fb4:	cc 0f       	add	r28, r28
    2fb6:	dd 1f       	adc	r29, r29
    2fb8:	4a 95       	dec	r20
    2fba:	e1 f7       	brne	.-8      	; 0x2fb4 <_nrk_stats_task_suspend+0x166>
    2fbc:	c8 1b       	sub	r28, r24
    2fbe:	d9 0b       	sbc	r29, r25
    2fc0:	c5 51       	subi	r28, 0x15	; 21
    2fc2:	db 4f       	sbci	r29, 0xFB	; 251
    2fc4:	ae 2f       	mov	r26, r30
    2fc6:	b0 e0       	ldi	r27, 0x00	; 0
    2fc8:	cd 01       	movw	r24, r26
    2fca:	88 0f       	add	r24, r24
    2fcc:	99 1f       	adc	r25, r25
    2fce:	25 e0       	ldi	r18, 0x05	; 5
    2fd0:	aa 0f       	add	r26, r26
    2fd2:	bb 1f       	adc	r27, r27
    2fd4:	2a 95       	dec	r18
    2fd6:	e1 f7       	brne	.-8      	; 0x2fd0 <_nrk_stats_task_suspend+0x182>
    2fd8:	a8 1b       	sub	r26, r24
    2fda:	b9 0b       	sbc	r27, r25
    2fdc:	a5 51       	subi	r26, 0x15	; 21
    2fde:	bb 4f       	sbci	r27, 0xFB	; 251
    2fe0:	1c 96       	adiw	r26, 0x0c	; 12
    2fe2:	8d 91       	ld	r24, X+
    2fe4:	9d 91       	ld	r25, X+
    2fe6:	0d 90       	ld	r0, X+
    2fe8:	bc 91       	ld	r27, X
    2fea:	a0 2d       	mov	r26, r0
    2fec:	8c 83       	std	Y+4, r24	; 0x04
    2fee:	9d 83       	std	Y+5, r25	; 0x05
    2ff0:	ae 83       	std	Y+6, r26	; 0x06
    2ff2:	bf 83       	std	Y+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    2ff4:	ae 2f       	mov	r26, r30
    2ff6:	b0 e0       	ldi	r27, 0x00	; 0
    2ff8:	cd 01       	movw	r24, r26
    2ffa:	88 0f       	add	r24, r24
    2ffc:	99 1f       	adc	r25, r25
    2ffe:	75 e0       	ldi	r23, 0x05	; 5
    3000:	aa 0f       	add	r26, r26
    3002:	bb 1f       	adc	r27, r27
    3004:	7a 95       	dec	r23
    3006:	e1 f7       	brne	.-8      	; 0x3000 <_nrk_stats_task_suspend+0x1b2>
    3008:	a8 1b       	sub	r26, r24
    300a:	b9 0b       	sbc	r27, r25
    300c:	a5 51       	subi	r26, 0x15	; 21
    300e:	bb 4f       	sbci	r27, 0xFB	; 251
    3010:	1c 96       	adiw	r26, 0x0c	; 12
    3012:	2d 91       	ld	r18, X+
    3014:	3d 91       	ld	r19, X+
    3016:	4d 91       	ld	r20, X+
    3018:	5c 91       	ld	r21, X
    301a:	1f 97       	sbiw	r26, 0x0f	; 15
    301c:	ae 2f       	mov	r26, r30
    301e:	b0 e0       	ldi	r27, 0x00	; 0
    3020:	cd 01       	movw	r24, r26
    3022:	88 0f       	add	r24, r24
    3024:	99 1f       	adc	r25, r25
    3026:	f5 e0       	ldi	r31, 0x05	; 5
    3028:	aa 0f       	add	r26, r26
    302a:	bb 1f       	adc	r27, r27
    302c:	fa 95       	dec	r31
    302e:	e1 f7       	brne	.-8      	; 0x3028 <_nrk_stats_task_suspend+0x1da>
    3030:	a8 1b       	sub	r26, r24
    3032:	b9 0b       	sbc	r27, r25
    3034:	a5 51       	subi	r26, 0x15	; 21
    3036:	bb 4f       	sbci	r27, 0xFB	; 251
    3038:	18 96       	adiw	r26, 0x08	; 8
    303a:	6d 91       	ld	r22, X+
    303c:	7d 91       	ld	r23, X+
    303e:	8d 91       	ld	r24, X+
    3040:	9c 91       	ld	r25, X
    3042:	1b 97       	sbiw	r26, 0x0b	; 11
    3044:	62 17       	cp	r22, r18
    3046:	73 07       	cpc	r23, r19
    3048:	84 07       	cpc	r24, r20
    304a:	95 07       	cpc	r25, r21
    304c:	98 f4       	brcc	.+38     	; 0x3074 <_nrk_stats_task_suspend+0x226>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    304e:	8e 2f       	mov	r24, r30
    3050:	90 e0       	ldi	r25, 0x00	; 0
    3052:	bc 01       	movw	r22, r24
    3054:	66 0f       	add	r22, r22
    3056:	77 1f       	adc	r23, r23
    3058:	fc 01       	movw	r30, r24
    305a:	85 e0       	ldi	r24, 0x05	; 5
    305c:	ee 0f       	add	r30, r30
    305e:	ff 1f       	adc	r31, r31
    3060:	8a 95       	dec	r24
    3062:	e1 f7       	brne	.-8      	; 0x305c <_nrk_stats_task_suspend+0x20e>
    3064:	e6 1b       	sub	r30, r22
    3066:	f7 0b       	sbc	r31, r23
    3068:	e5 51       	subi	r30, 0x15	; 21
    306a:	fb 4f       	sbci	r31, 0xFB	; 251
    306c:	20 87       	std	Z+8, r18	; 0x08
    306e:	31 87       	std	Z+9, r19	; 0x09
    3070:	42 87       	std	Z+10, r20	; 0x0a
    3072:	53 87       	std	Z+11, r21	; 0x0b

}
    3074:	df 91       	pop	r29
    3076:	cf 91       	pop	r28
    3078:	ff 90       	pop	r15
    307a:	ef 90       	pop	r14
    307c:	08 95       	ret

0000307e <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    307e:	8f 92       	push	r8
    3080:	9f 92       	push	r9
    3082:	af 92       	push	r10
    3084:	bf 92       	push	r11
    3086:	cf 92       	push	r12
    3088:	df 92       	push	r13
    308a:	ef 92       	push	r14
    308c:	ff 92       	push	r15
    308e:	1f 93       	push	r17
    3090:	df 93       	push	r29
    3092:	cf 93       	push	r28
    3094:	cd b7       	in	r28, 0x3d	; 61
    3096:	de b7       	in	r29, 0x3e	; 62
    3098:	60 97       	sbiw	r28, 0x10	; 16
    309a:	0f b6       	in	r0, 0x3f	; 63
    309c:	f8 94       	cli
    309e:	de bf       	out	0x3e, r29	; 62
    30a0:	0f be       	out	0x3f, r0	; 63
    30a2:	cd bf       	out	0x3d, r28	; 61
    30a4:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    30a6:	8b e1       	ldi	r24, 0x1B	; 27
    30a8:	92 e0       	ldi	r25, 0x02	; 2
    30aa:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    printf( "%d",pid );
    30ae:	00 d0       	rcall	.+0      	; 0x30b0 <nrk_stats_display_pid+0x32>
    30b0:	00 d0       	rcall	.+0      	; 0x30b2 <nrk_stats_display_pid+0x34>
    30b2:	ed b7       	in	r30, 0x3d	; 61
    30b4:	fe b7       	in	r31, 0x3e	; 62
    30b6:	31 96       	adiw	r30, 0x01	; 1
    30b8:	8a e4       	ldi	r24, 0x4A	; 74
    30ba:	91 e0       	ldi	r25, 0x01	; 1
    30bc:	ad b7       	in	r26, 0x3d	; 61
    30be:	be b7       	in	r27, 0x3e	; 62
    30c0:	12 96       	adiw	r26, 0x02	; 2
    30c2:	9c 93       	st	X, r25
    30c4:	8e 93       	st	-X, r24
    30c6:	11 97       	sbiw	r26, 0x01	; 1
    30c8:	12 83       	std	Z+2, r17	; 0x02
    30ca:	13 82       	std	Z+3, r1	; 0x03
    30cc:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    if(pid==NRK_IDLE_TASK_ID)
    30d0:	0f 90       	pop	r0
    30d2:	0f 90       	pop	r0
    30d4:	0f 90       	pop	r0
    30d6:	0f 90       	pop	r0
    30d8:	11 23       	and	r17, r17
    30da:	09 f0       	breq	.+2      	; 0x30de <nrk_stats_display_pid+0x60>
    30dc:	85 c0       	rjmp	.+266    	; 0x31e8 <nrk_stats_display_pid+0x16a>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    30de:	80 e0       	ldi	r24, 0x00	; 0
    30e0:	92 e0       	ldi	r25, 0x02	; 2
    30e2:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
        nrk_time_get(&t);
    30e6:	ce 01       	movw	r24, r28
    30e8:	01 96       	adiw	r24, 0x01	; 1
    30ea:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    30ee:	ed b7       	in	r30, 0x3d	; 61
    30f0:	fe b7       	in	r31, 0x3e	; 62
    30f2:	3a 97       	sbiw	r30, 0x0a	; 10
    30f4:	0f b6       	in	r0, 0x3f	; 63
    30f6:	f8 94       	cli
    30f8:	fe bf       	out	0x3e, r31	; 62
    30fa:	0f be       	out	0x3f, r0	; 63
    30fc:	ed bf       	out	0x3d, r30	; 61
    30fe:	8d b6       	in	r8, 0x3d	; 61
    3100:	9e b6       	in	r9, 0x3e	; 62
    3102:	08 94       	sec
    3104:	81 1c       	adc	r8, r1
    3106:	91 1c       	adc	r9, r1
    3108:	3d e4       	ldi	r19, 0x4D	; 77
    310a:	a3 2e       	mov	r10, r19
    310c:	31 e0       	ldi	r19, 0x01	; 1
    310e:	b3 2e       	mov	r11, r19
    3110:	b2 82       	std	Z+2, r11	; 0x02
    3112:	a1 82       	std	Z+1, r10	; 0x01
    3114:	89 81       	ldd	r24, Y+1	; 0x01
    3116:	9a 81       	ldd	r25, Y+2	; 0x02
    3118:	ab 81       	ldd	r26, Y+3	; 0x03
    311a:	bc 81       	ldd	r27, Y+4	; 0x04
    311c:	f4 01       	movw	r30, r8
    311e:	82 83       	std	Z+2, r24	; 0x02
    3120:	93 83       	std	Z+3, r25	; 0x03
    3122:	a4 83       	std	Z+4, r26	; 0x04
    3124:	b5 83       	std	Z+5, r27	; 0x05
    3126:	6d 81       	ldd	r22, Y+5	; 0x05
    3128:	7e 81       	ldd	r23, Y+6	; 0x06
    312a:	8f 81       	ldd	r24, Y+7	; 0x07
    312c:	98 85       	ldd	r25, Y+8	; 0x08
    312e:	20 e4       	ldi	r18, 0x40	; 64
    3130:	c2 2e       	mov	r12, r18
    3132:	22 e4       	ldi	r18, 0x42	; 66
    3134:	d2 2e       	mov	r13, r18
    3136:	2f e0       	ldi	r18, 0x0F	; 15
    3138:	e2 2e       	mov	r14, r18
    313a:	f1 2c       	mov	r15, r1
    313c:	a7 01       	movw	r20, r14
    313e:	96 01       	movw	r18, r12
    3140:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    3144:	d4 01       	movw	r26, r8
    3146:	16 96       	adiw	r26, 0x06	; 6
    3148:	2d 93       	st	X+, r18
    314a:	3d 93       	st	X+, r19
    314c:	4d 93       	st	X+, r20
    314e:	5c 93       	st	X, r21
    3150:	19 97       	sbiw	r26, 0x09	; 9
    3152:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    3156:	ed b7       	in	r30, 0x3d	; 61
    3158:	fe b7       	in	r31, 0x3e	; 62
    315a:	3a 96       	adiw	r30, 0x0a	; 10
    315c:	0f b6       	in	r0, 0x3f	; 63
    315e:	f8 94       	cli
    3160:	fe bf       	out	0x3e, r31	; 62
    3162:	0f be       	out	0x3f, r0	; 63
    3164:	ed bf       	out	0x3d, r30	; 61
    3166:	8f ed       	ldi	r24, 0xDF	; 223
    3168:	91 e0       	ldi	r25, 0x01	; 1
    316a:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    316e:	8d b7       	in	r24, 0x3d	; 61
    3170:	9e b7       	in	r25, 0x3e	; 62
    3172:	0a 97       	sbiw	r24, 0x0a	; 10
    3174:	0f b6       	in	r0, 0x3f	; 63
    3176:	f8 94       	cli
    3178:	9e bf       	out	0x3e, r25	; 62
    317a:	0f be       	out	0x3f, r0	; 63
    317c:	8d bf       	out	0x3d, r24	; 61
    317e:	8d b6       	in	r8, 0x3d	; 61
    3180:	9e b6       	in	r9, 0x3e	; 62
    3182:	08 94       	sec
    3184:	81 1c       	adc	r8, r1
    3186:	91 1c       	adc	r9, r1
    3188:	ad b7       	in	r26, 0x3d	; 61
    318a:	be b7       	in	r27, 0x3e	; 62
    318c:	12 96       	adiw	r26, 0x02	; 2
    318e:	bc 92       	st	X, r11
    3190:	ae 92       	st	-X, r10
    3192:	11 97       	sbiw	r26, 0x01	; 1
    3194:	80 91 b8 03 	lds	r24, 0x03B8
    3198:	90 91 b9 03 	lds	r25, 0x03B9
    319c:	a0 91 ba 03 	lds	r26, 0x03BA
    31a0:	b0 91 bb 03 	lds	r27, 0x03BB
    31a4:	f4 01       	movw	r30, r8
    31a6:	82 83       	std	Z+2, r24	; 0x02
    31a8:	93 83       	std	Z+3, r25	; 0x03
    31aa:	a4 83       	std	Z+4, r26	; 0x04
    31ac:	b5 83       	std	Z+5, r27	; 0x05
    31ae:	60 91 bc 03 	lds	r22, 0x03BC
    31b2:	70 91 bd 03 	lds	r23, 0x03BD
    31b6:	80 91 be 03 	lds	r24, 0x03BE
    31ba:	90 91 bf 03 	lds	r25, 0x03BF
    31be:	a7 01       	movw	r20, r14
    31c0:	96 01       	movw	r18, r12
    31c2:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    31c6:	d4 01       	movw	r26, r8
    31c8:	16 96       	adiw	r26, 0x06	; 6
    31ca:	2d 93       	st	X+, r18
    31cc:	3d 93       	st	X+, r19
    31ce:	4d 93       	st	X+, r20
    31d0:	5c 93       	st	X, r21
    31d2:	19 97       	sbiw	r26, 0x09	; 9
    31d4:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    31d8:	ed b7       	in	r30, 0x3d	; 61
    31da:	fe b7       	in	r31, 0x3e	; 62
    31dc:	3a 96       	adiw	r30, 0x0a	; 10
    31de:	0f b6       	in	r0, 0x3f	; 63
    31e0:	f8 94       	cli
    31e2:	fe bf       	out	0x3e, r31	; 62
    31e4:	0f be       	out	0x3f, r0	; 63
    31e6:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    31e8:	8e ec       	ldi	r24, 0xCE	; 206
    31ea:	91 e0       	ldi	r25, 0x01	; 1
    31ec:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    31f0:	e1 2f       	mov	r30, r17
    31f2:	f0 e0       	ldi	r31, 0x00	; 0
    31f4:	cf 01       	movw	r24, r30
    31f6:	88 0f       	add	r24, r24
    31f8:	99 1f       	adc	r25, r25
    31fa:	a5 e0       	ldi	r26, 0x05	; 5
    31fc:	ee 0f       	add	r30, r30
    31fe:	ff 1f       	adc	r31, r31
    3200:	aa 95       	dec	r26
    3202:	e1 f7       	brne	.-8      	; 0x31fc <nrk_stats_display_pid+0x17e>
    3204:	e8 1b       	sub	r30, r24
    3206:	f9 0b       	sbc	r31, r25
    3208:	e5 51       	subi	r30, 0x15	; 21
    320a:	fb 4f       	sbci	r31, 0xFB	; 251
    320c:	60 81       	ld	r22, Z
    320e:	71 81       	ldd	r23, Z+1	; 0x01
    3210:	82 81       	ldd	r24, Z+2	; 0x02
    3212:	93 81       	ldd	r25, Z+3	; 0x03
    3214:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <_nrk_ticks_to_time>
    3218:	29 87       	std	Y+9, r18	; 0x09
    321a:	3a 87       	std	Y+10, r19	; 0x0a
    321c:	4b 87       	std	Y+11, r20	; 0x0b
    321e:	5c 87       	std	Y+12, r21	; 0x0c
    3220:	6d 87       	std	Y+13, r22	; 0x0d
    3222:	7e 87       	std	Y+14, r23	; 0x0e
    3224:	8f 87       	std	Y+15, r24	; 0x0f
    3226:	98 8b       	std	Y+16, r25	; 0x10
    3228:	de 01       	movw	r26, r28
    322a:	11 96       	adiw	r26, 0x01	; 1
    322c:	fe 01       	movw	r30, r28
    322e:	39 96       	adiw	r30, 0x09	; 9
    3230:	88 e0       	ldi	r24, 0x08	; 8
    3232:	01 90       	ld	r0, Z+
    3234:	0d 92       	st	X+, r0
    3236:	81 50       	subi	r24, 0x01	; 1
    3238:	e1 f7       	brne	.-8      	; 0x3232 <nrk_stats_display_pid+0x1b4>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    323a:	8d b7       	in	r24, 0x3d	; 61
    323c:	9e b7       	in	r25, 0x3e	; 62
    323e:	0a 97       	sbiw	r24, 0x0a	; 10
    3240:	0f b6       	in	r0, 0x3f	; 63
    3242:	f8 94       	cli
    3244:	9e bf       	out	0x3e, r25	; 62
    3246:	0f be       	out	0x3f, r0	; 63
    3248:	8d bf       	out	0x3d, r24	; 61
    324a:	cd b6       	in	r12, 0x3d	; 61
    324c:	de b6       	in	r13, 0x3e	; 62
    324e:	08 94       	sec
    3250:	c1 1c       	adc	r12, r1
    3252:	d1 1c       	adc	r13, r1
    3254:	8d e4       	ldi	r24, 0x4D	; 77
    3256:	91 e0       	ldi	r25, 0x01	; 1
    3258:	ad b7       	in	r26, 0x3d	; 61
    325a:	be b7       	in	r27, 0x3e	; 62
    325c:	12 96       	adiw	r26, 0x02	; 2
    325e:	9c 93       	st	X, r25
    3260:	8e 93       	st	-X, r24
    3262:	11 97       	sbiw	r26, 0x01	; 1
    3264:	89 81       	ldd	r24, Y+1	; 0x01
    3266:	9a 81       	ldd	r25, Y+2	; 0x02
    3268:	ab 81       	ldd	r26, Y+3	; 0x03
    326a:	bc 81       	ldd	r27, Y+4	; 0x04
    326c:	f6 01       	movw	r30, r12
    326e:	82 83       	std	Z+2, r24	; 0x02
    3270:	93 83       	std	Z+3, r25	; 0x03
    3272:	a4 83       	std	Z+4, r26	; 0x04
    3274:	b5 83       	std	Z+5, r27	; 0x05
    3276:	6d 81       	ldd	r22, Y+5	; 0x05
    3278:	7e 81       	ldd	r23, Y+6	; 0x06
    327a:	8f 81       	ldd	r24, Y+7	; 0x07
    327c:	98 85       	ldd	r25, Y+8	; 0x08
    327e:	20 e4       	ldi	r18, 0x40	; 64
    3280:	32 e4       	ldi	r19, 0x42	; 66
    3282:	4f e0       	ldi	r20, 0x0F	; 15
    3284:	50 e0       	ldi	r21, 0x00	; 0
    3286:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    328a:	d6 01       	movw	r26, r12
    328c:	16 96       	adiw	r26, 0x06	; 6
    328e:	2d 93       	st	X+, r18
    3290:	3d 93       	st	X+, r19
    3292:	4d 93       	st	X+, r20
    3294:	5c 93       	st	X, r21
    3296:	19 97       	sbiw	r26, 0x09	; 9
    3298:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    329c:	ed b7       	in	r30, 0x3d	; 61
    329e:	fe b7       	in	r31, 0x3e	; 62
    32a0:	3a 96       	adiw	r30, 0x0a	; 10
    32a2:	0f b6       	in	r0, 0x3f	; 63
    32a4:	f8 94       	cli
    32a6:	fe bf       	out	0x3e, r31	; 62
    32a8:	0f be       	out	0x3f, r0	; 63
    32aa:	ed bf       	out	0x3d, r30	; 61
    32ac:	83 eb       	ldi	r24, 0xB3	; 179
    32ae:	91 e0       	ldi	r25, 0x01	; 1
    32b0:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    32b4:	e1 2f       	mov	r30, r17
    32b6:	f0 e0       	ldi	r31, 0x00	; 0
    32b8:	cf 01       	movw	r24, r30
    32ba:	88 0f       	add	r24, r24
    32bc:	99 1f       	adc	r25, r25
    32be:	65 e0       	ldi	r22, 0x05	; 5
    32c0:	ee 0f       	add	r30, r30
    32c2:	ff 1f       	adc	r31, r31
    32c4:	6a 95       	dec	r22
    32c6:	e1 f7       	brne	.-8      	; 0x32c0 <nrk_stats_display_pid+0x242>
    32c8:	e8 1b       	sub	r30, r24
    32ca:	f9 0b       	sbc	r31, r25
    32cc:	e5 51       	subi	r30, 0x15	; 21
    32ce:	fb 4f       	sbci	r31, 0xFB	; 251
    32d0:	64 81       	ldd	r22, Z+4	; 0x04
    32d2:	75 81       	ldd	r23, Z+5	; 0x05
    32d4:	86 81       	ldd	r24, Z+6	; 0x06
    32d6:	97 81       	ldd	r25, Z+7	; 0x07
    32d8:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <_nrk_ticks_to_time>
    32dc:	29 87       	std	Y+9, r18	; 0x09
    32de:	3a 87       	std	Y+10, r19	; 0x0a
    32e0:	4b 87       	std	Y+11, r20	; 0x0b
    32e2:	5c 87       	std	Y+12, r21	; 0x0c
    32e4:	6d 87       	std	Y+13, r22	; 0x0d
    32e6:	7e 87       	std	Y+14, r23	; 0x0e
    32e8:	8f 87       	std	Y+15, r24	; 0x0f
    32ea:	98 8b       	std	Y+16, r25	; 0x10
    32ec:	de 01       	movw	r26, r28
    32ee:	11 96       	adiw	r26, 0x01	; 1
    32f0:	fe 01       	movw	r30, r28
    32f2:	39 96       	adiw	r30, 0x09	; 9
    32f4:	88 e0       	ldi	r24, 0x08	; 8
    32f6:	01 90       	ld	r0, Z+
    32f8:	0d 92       	st	X+, r0
    32fa:	81 50       	subi	r24, 0x01	; 1
    32fc:	e1 f7       	brne	.-8      	; 0x32f6 <nrk_stats_display_pid+0x278>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    32fe:	8d b7       	in	r24, 0x3d	; 61
    3300:	9e b7       	in	r25, 0x3e	; 62
    3302:	0a 97       	sbiw	r24, 0x0a	; 10
    3304:	0f b6       	in	r0, 0x3f	; 63
    3306:	f8 94       	cli
    3308:	9e bf       	out	0x3e, r25	; 62
    330a:	0f be       	out	0x3f, r0	; 63
    330c:	8d bf       	out	0x3d, r24	; 61
    330e:	cd b6       	in	r12, 0x3d	; 61
    3310:	de b6       	in	r13, 0x3e	; 62
    3312:	08 94       	sec
    3314:	c1 1c       	adc	r12, r1
    3316:	d1 1c       	adc	r13, r1
    3318:	8d e5       	ldi	r24, 0x5D	; 93
    331a:	91 e0       	ldi	r25, 0x01	; 1
    331c:	ad b7       	in	r26, 0x3d	; 61
    331e:	be b7       	in	r27, 0x3e	; 62
    3320:	12 96       	adiw	r26, 0x02	; 2
    3322:	9c 93       	st	X, r25
    3324:	8e 93       	st	-X, r24
    3326:	11 97       	sbiw	r26, 0x01	; 1
    3328:	89 81       	ldd	r24, Y+1	; 0x01
    332a:	9a 81       	ldd	r25, Y+2	; 0x02
    332c:	ab 81       	ldd	r26, Y+3	; 0x03
    332e:	bc 81       	ldd	r27, Y+4	; 0x04
    3330:	f6 01       	movw	r30, r12
    3332:	82 83       	std	Z+2, r24	; 0x02
    3334:	93 83       	std	Z+3, r25	; 0x03
    3336:	a4 83       	std	Z+4, r26	; 0x04
    3338:	b5 83       	std	Z+5, r27	; 0x05
    333a:	6d 81       	ldd	r22, Y+5	; 0x05
    333c:	7e 81       	ldd	r23, Y+6	; 0x06
    333e:	8f 81       	ldd	r24, Y+7	; 0x07
    3340:	98 85       	ldd	r25, Y+8	; 0x08
    3342:	20 e4       	ldi	r18, 0x40	; 64
    3344:	32 e4       	ldi	r19, 0x42	; 66
    3346:	4f e0       	ldi	r20, 0x0F	; 15
    3348:	50 e0       	ldi	r21, 0x00	; 0
    334a:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    334e:	d6 01       	movw	r26, r12
    3350:	16 96       	adiw	r26, 0x06	; 6
    3352:	2d 93       	st	X+, r18
    3354:	3d 93       	st	X+, r19
    3356:	4d 93       	st	X+, r20
    3358:	5c 93       	st	X, r21
    335a:	19 97       	sbiw	r26, 0x09	; 9
    335c:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    3360:	ed b7       	in	r30, 0x3d	; 61
    3362:	fe b7       	in	r31, 0x3e	; 62
    3364:	3a 96       	adiw	r30, 0x0a	; 10
    3366:	0f b6       	in	r0, 0x3f	; 63
    3368:	f8 94       	cli
    336a:	fe bf       	out	0x3e, r31	; 62
    336c:	0f be       	out	0x3f, r0	; 63
    336e:	ed bf       	out	0x3d, r30	; 61
    3370:	e1 2f       	mov	r30, r17
    3372:	f0 e0       	ldi	r31, 0x00	; 0
    3374:	cf 01       	movw	r24, r30
    3376:	88 0f       	add	r24, r24
    3378:	99 1f       	adc	r25, r25
    337a:	45 e0       	ldi	r20, 0x05	; 5
    337c:	ee 0f       	add	r30, r30
    337e:	ff 1f       	adc	r31, r31
    3380:	4a 95       	dec	r20
    3382:	e1 f7       	brne	.-8      	; 0x337c <nrk_stats_display_pid+0x2fe>
    3384:	e8 1b       	sub	r30, r24
    3386:	f9 0b       	sbc	r31, r25
    3388:	e5 51       	subi	r30, 0x15	; 21
    338a:	fb 4f       	sbci	r31, 0xFB	; 251
    338c:	64 85       	ldd	r22, Z+12	; 0x0c
    338e:	75 85       	ldd	r23, Z+13	; 0x0d
    3390:	86 85       	ldd	r24, Z+14	; 0x0e
    3392:	97 85       	ldd	r25, Z+15	; 0x0f
    3394:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <_nrk_ticks_to_time>
    3398:	29 87       	std	Y+9, r18	; 0x09
    339a:	3a 87       	std	Y+10, r19	; 0x0a
    339c:	4b 87       	std	Y+11, r20	; 0x0b
    339e:	5c 87       	std	Y+12, r21	; 0x0c
    33a0:	6d 87       	std	Y+13, r22	; 0x0d
    33a2:	7e 87       	std	Y+14, r23	; 0x0e
    33a4:	8f 87       	std	Y+15, r24	; 0x0f
    33a6:	98 8b       	std	Y+16, r25	; 0x10
    33a8:	de 01       	movw	r26, r28
    33aa:	11 96       	adiw	r26, 0x01	; 1
    33ac:	fe 01       	movw	r30, r28
    33ae:	39 96       	adiw	r30, 0x09	; 9
    33b0:	88 e0       	ldi	r24, 0x08	; 8
    33b2:	01 90       	ld	r0, Z+
    33b4:	0d 92       	st	X+, r0
    33b6:	81 50       	subi	r24, 0x01	; 1
    33b8:	e1 f7       	brne	.-8      	; 0x33b2 <nrk_stats_display_pid+0x334>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    33ba:	8d b7       	in	r24, 0x3d	; 61
    33bc:	9e b7       	in	r25, 0x3e	; 62
    33be:	0a 97       	sbiw	r24, 0x0a	; 10
    33c0:	0f b6       	in	r0, 0x3f	; 63
    33c2:	f8 94       	cli
    33c4:	9e bf       	out	0x3e, r25	; 62
    33c6:	0f be       	out	0x3f, r0	; 63
    33c8:	8d bf       	out	0x3d, r24	; 61
    33ca:	cd b6       	in	r12, 0x3d	; 61
    33cc:	de b6       	in	r13, 0x3e	; 62
    33ce:	08 94       	sec
    33d0:	c1 1c       	adc	r12, r1
    33d2:	d1 1c       	adc	r13, r1
    33d4:	8d e5       	ldi	r24, 0x5D	; 93
    33d6:	91 e0       	ldi	r25, 0x01	; 1
    33d8:	ad b7       	in	r26, 0x3d	; 61
    33da:	be b7       	in	r27, 0x3e	; 62
    33dc:	12 96       	adiw	r26, 0x02	; 2
    33de:	9c 93       	st	X, r25
    33e0:	8e 93       	st	-X, r24
    33e2:	11 97       	sbiw	r26, 0x01	; 1
    33e4:	89 81       	ldd	r24, Y+1	; 0x01
    33e6:	9a 81       	ldd	r25, Y+2	; 0x02
    33e8:	ab 81       	ldd	r26, Y+3	; 0x03
    33ea:	bc 81       	ldd	r27, Y+4	; 0x04
    33ec:	f6 01       	movw	r30, r12
    33ee:	82 83       	std	Z+2, r24	; 0x02
    33f0:	93 83       	std	Z+3, r25	; 0x03
    33f2:	a4 83       	std	Z+4, r26	; 0x04
    33f4:	b5 83       	std	Z+5, r27	; 0x05
    33f6:	6d 81       	ldd	r22, Y+5	; 0x05
    33f8:	7e 81       	ldd	r23, Y+6	; 0x06
    33fa:	8f 81       	ldd	r24, Y+7	; 0x07
    33fc:	98 85       	ldd	r25, Y+8	; 0x08
    33fe:	20 e4       	ldi	r18, 0x40	; 64
    3400:	32 e4       	ldi	r19, 0x42	; 66
    3402:	4f e0       	ldi	r20, 0x0F	; 15
    3404:	50 e0       	ldi	r21, 0x00	; 0
    3406:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    340a:	d6 01       	movw	r26, r12
    340c:	16 96       	adiw	r26, 0x06	; 6
    340e:	2d 93       	st	X+, r18
    3410:	3d 93       	st	X+, r19
    3412:	4d 93       	st	X+, r20
    3414:	5c 93       	st	X, r21
    3416:	19 97       	sbiw	r26, 0x09	; 9
    3418:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    341c:	ed b7       	in	r30, 0x3d	; 61
    341e:	fe b7       	in	r31, 0x3e	; 62
    3420:	3a 96       	adiw	r30, 0x0a	; 10
    3422:	0f b6       	in	r0, 0x3f	; 63
    3424:	f8 94       	cli
    3426:	fe bf       	out	0x3e, r31	; 62
    3428:	0f be       	out	0x3f, r0	; 63
    342a:	ed bf       	out	0x3d, r30	; 61
    342c:	e1 2f       	mov	r30, r17
    342e:	f0 e0       	ldi	r31, 0x00	; 0
    3430:	cf 01       	movw	r24, r30
    3432:	88 0f       	add	r24, r24
    3434:	99 1f       	adc	r25, r25
    3436:	25 e0       	ldi	r18, 0x05	; 5
    3438:	ee 0f       	add	r30, r30
    343a:	ff 1f       	adc	r31, r31
    343c:	2a 95       	dec	r18
    343e:	e1 f7       	brne	.-8      	; 0x3438 <nrk_stats_display_pid+0x3ba>
    3440:	e8 1b       	sub	r30, r24
    3442:	f9 0b       	sbc	r31, r25
    3444:	e5 51       	subi	r30, 0x15	; 21
    3446:	fb 4f       	sbci	r31, 0xFB	; 251
    3448:	60 85       	ldd	r22, Z+8	; 0x08
    344a:	71 85       	ldd	r23, Z+9	; 0x09
    344c:	82 85       	ldd	r24, Z+10	; 0x0a
    344e:	93 85       	ldd	r25, Z+11	; 0x0b
    3450:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <_nrk_ticks_to_time>
    3454:	29 87       	std	Y+9, r18	; 0x09
    3456:	3a 87       	std	Y+10, r19	; 0x0a
    3458:	4b 87       	std	Y+11, r20	; 0x0b
    345a:	5c 87       	std	Y+12, r21	; 0x0c
    345c:	6d 87       	std	Y+13, r22	; 0x0d
    345e:	7e 87       	std	Y+14, r23	; 0x0e
    3460:	8f 87       	std	Y+15, r24	; 0x0f
    3462:	98 8b       	std	Y+16, r25	; 0x10
    3464:	de 01       	movw	r26, r28
    3466:	11 96       	adiw	r26, 0x01	; 1
    3468:	fe 01       	movw	r30, r28
    346a:	39 96       	adiw	r30, 0x09	; 9
    346c:	88 e0       	ldi	r24, 0x08	; 8
    346e:	01 90       	ld	r0, Z+
    3470:	0d 92       	st	X+, r0
    3472:	81 50       	subi	r24, 0x01	; 1
    3474:	e1 f7       	brne	.-8      	; 0x346e <nrk_stats_display_pid+0x3f0>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3476:	8d b7       	in	r24, 0x3d	; 61
    3478:	9e b7       	in	r25, 0x3e	; 62
    347a:	0a 97       	sbiw	r24, 0x0a	; 10
    347c:	0f b6       	in	r0, 0x3f	; 63
    347e:	f8 94       	cli
    3480:	9e bf       	out	0x3e, r25	; 62
    3482:	0f be       	out	0x3f, r0	; 63
    3484:	8d bf       	out	0x3d, r24	; 61
    3486:	cd b6       	in	r12, 0x3d	; 61
    3488:	de b6       	in	r13, 0x3e	; 62
    348a:	08 94       	sec
    348c:	c1 1c       	adc	r12, r1
    348e:	d1 1c       	adc	r13, r1
    3490:	8d e4       	ldi	r24, 0x4D	; 77
    3492:	91 e0       	ldi	r25, 0x01	; 1
    3494:	ad b7       	in	r26, 0x3d	; 61
    3496:	be b7       	in	r27, 0x3e	; 62
    3498:	12 96       	adiw	r26, 0x02	; 2
    349a:	9c 93       	st	X, r25
    349c:	8e 93       	st	-X, r24
    349e:	11 97       	sbiw	r26, 0x01	; 1
    34a0:	89 81       	ldd	r24, Y+1	; 0x01
    34a2:	9a 81       	ldd	r25, Y+2	; 0x02
    34a4:	ab 81       	ldd	r26, Y+3	; 0x03
    34a6:	bc 81       	ldd	r27, Y+4	; 0x04
    34a8:	f6 01       	movw	r30, r12
    34aa:	82 83       	std	Z+2, r24	; 0x02
    34ac:	93 83       	std	Z+3, r25	; 0x03
    34ae:	a4 83       	std	Z+4, r26	; 0x04
    34b0:	b5 83       	std	Z+5, r27	; 0x05
    34b2:	6d 81       	ldd	r22, Y+5	; 0x05
    34b4:	7e 81       	ldd	r23, Y+6	; 0x06
    34b6:	8f 81       	ldd	r24, Y+7	; 0x07
    34b8:	98 85       	ldd	r25, Y+8	; 0x08
    34ba:	20 e4       	ldi	r18, 0x40	; 64
    34bc:	32 e4       	ldi	r19, 0x42	; 66
    34be:	4f e0       	ldi	r20, 0x0F	; 15
    34c0:	50 e0       	ldi	r21, 0x00	; 0
    34c2:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    34c6:	d6 01       	movw	r26, r12
    34c8:	16 96       	adiw	r26, 0x06	; 6
    34ca:	2d 93       	st	X+, r18
    34cc:	3d 93       	st	X+, r19
    34ce:	4d 93       	st	X+, r20
    34d0:	5c 93       	st	X, r21
    34d2:	19 97       	sbiw	r26, 0x09	; 9
    34d4:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    34d8:	ed b7       	in	r30, 0x3d	; 61
    34da:	fe b7       	in	r31, 0x3e	; 62
    34dc:	3a 96       	adiw	r30, 0x0a	; 10
    34de:	0f b6       	in	r0, 0x3f	; 63
    34e0:	f8 94       	cli
    34e2:	fe bf       	out	0x3e, r31	; 62
    34e4:	0f be       	out	0x3f, r0	; 63
    34e6:	ed bf       	out	0x3d, r30	; 61
    34e8:	83 ea       	ldi	r24, 0xA3	; 163
    34ea:	91 e0       	ldi	r25, 0x01	; 1
    34ec:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    34f0:	00 d0       	rcall	.+0      	; 0x34f2 <nrk_stats_display_pid+0x474>
    34f2:	00 d0       	rcall	.+0      	; 0x34f4 <nrk_stats_display_pid+0x476>
    34f4:	00 d0       	rcall	.+0      	; 0x34f6 <nrk_stats_display_pid+0x478>
    34f6:	8f e6       	ldi	r24, 0x6F	; 111
    34f8:	c8 2e       	mov	r12, r24
    34fa:	81 e0       	ldi	r24, 0x01	; 1
    34fc:	d8 2e       	mov	r13, r24
    34fe:	ad b7       	in	r26, 0x3d	; 61
    3500:	be b7       	in	r27, 0x3e	; 62
    3502:	12 96       	adiw	r26, 0x02	; 2
    3504:	dc 92       	st	X, r13
    3506:	ce 92       	st	-X, r12
    3508:	11 97       	sbiw	r26, 0x01	; 1
    350a:	e1 2f       	mov	r30, r17
    350c:	f0 e0       	ldi	r31, 0x00	; 0
    350e:	cf 01       	movw	r24, r30
    3510:	88 0f       	add	r24, r24
    3512:	99 1f       	adc	r25, r25
    3514:	a5 e0       	ldi	r26, 0x05	; 5
    3516:	ee 0f       	add	r30, r30
    3518:	ff 1f       	adc	r31, r31
    351a:	aa 95       	dec	r26
    351c:	e1 f7       	brne	.-8      	; 0x3516 <nrk_stats_display_pid+0x498>
    351e:	e8 1b       	sub	r30, r24
    3520:	f9 0b       	sbc	r31, r25
    3522:	e5 51       	subi	r30, 0x15	; 21
    3524:	fb 4f       	sbci	r31, 0xFB	; 251
    3526:	80 89       	ldd	r24, Z+16	; 0x10
    3528:	91 89       	ldd	r25, Z+17	; 0x11
    352a:	a2 89       	ldd	r26, Z+18	; 0x12
    352c:	b3 89       	ldd	r27, Z+19	; 0x13
    352e:	ed b7       	in	r30, 0x3d	; 61
    3530:	fe b7       	in	r31, 0x3e	; 62
    3532:	83 83       	std	Z+3, r24	; 0x03
    3534:	94 83       	std	Z+4, r25	; 0x04
    3536:	a5 83       	std	Z+5, r26	; 0x05
    3538:	b6 83       	std	Z+6, r27	; 0x06
    353a:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    353e:	8d b7       	in	r24, 0x3d	; 61
    3540:	9e b7       	in	r25, 0x3e	; 62
    3542:	06 96       	adiw	r24, 0x06	; 6
    3544:	0f b6       	in	r0, 0x3f	; 63
    3546:	f8 94       	cli
    3548:	9e bf       	out	0x3e, r25	; 62
    354a:	0f be       	out	0x3f, r0	; 63
    354c:	8d bf       	out	0x3d, r24	; 61
    354e:	80 e9       	ldi	r24, 0x90	; 144
    3550:	91 e0       	ldi	r25, 0x01	; 1
    3552:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3556:	00 d0       	rcall	.+0      	; 0x3558 <nrk_stats_display_pid+0x4da>
    3558:	00 d0       	rcall	.+0      	; 0x355a <nrk_stats_display_pid+0x4dc>
    355a:	00 d0       	rcall	.+0      	; 0x355c <nrk_stats_display_pid+0x4de>
    355c:	ad b7       	in	r26, 0x3d	; 61
    355e:	be b7       	in	r27, 0x3e	; 62
    3560:	12 96       	adiw	r26, 0x02	; 2
    3562:	dc 92       	st	X, r13
    3564:	ce 92       	st	-X, r12
    3566:	11 97       	sbiw	r26, 0x01	; 1
    3568:	e1 2f       	mov	r30, r17
    356a:	f0 e0       	ldi	r31, 0x00	; 0
    356c:	cf 01       	movw	r24, r30
    356e:	88 0f       	add	r24, r24
    3570:	99 1f       	adc	r25, r25
    3572:	65 e0       	ldi	r22, 0x05	; 5
    3574:	ee 0f       	add	r30, r30
    3576:	ff 1f       	adc	r31, r31
    3578:	6a 95       	dec	r22
    357a:	e1 f7       	brne	.-8      	; 0x3574 <nrk_stats_display_pid+0x4f6>
    357c:	e8 1b       	sub	r30, r24
    357e:	f9 0b       	sbc	r31, r25
    3580:	e5 51       	subi	r30, 0x15	; 21
    3582:	fb 4f       	sbci	r31, 0xFB	; 251
    3584:	80 8d       	ldd	r24, Z+24	; 0x18
    3586:	91 8d       	ldd	r25, Z+25	; 0x19
    3588:	a2 8d       	ldd	r26, Z+26	; 0x1a
    358a:	b3 8d       	ldd	r27, Z+27	; 0x1b
    358c:	ed b7       	in	r30, 0x3d	; 61
    358e:	fe b7       	in	r31, 0x3e	; 62
    3590:	83 83       	std	Z+3, r24	; 0x03
    3592:	94 83       	std	Z+4, r25	; 0x04
    3594:	a5 83       	std	Z+5, r26	; 0x05
    3596:	b6 83       	std	Z+6, r27	; 0x06
    3598:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    359c:	8d b7       	in	r24, 0x3d	; 61
    359e:	9e b7       	in	r25, 0x3e	; 62
    35a0:	06 96       	adiw	r24, 0x06	; 6
    35a2:	0f b6       	in	r0, 0x3f	; 63
    35a4:	f8 94       	cli
    35a6:	9e bf       	out	0x3e, r25	; 62
    35a8:	0f be       	out	0x3f, r0	; 63
    35aa:	8d bf       	out	0x3d, r24	; 61
    35ac:	87 e7       	ldi	r24, 0x77	; 119
    35ae:	91 e0       	ldi	r25, 0x01	; 1
    35b0:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    35b4:	00 d0       	rcall	.+0      	; 0x35b6 <nrk_stats_display_pid+0x538>
    35b6:	00 d0       	rcall	.+0      	; 0x35b8 <nrk_stats_display_pid+0x53a>
    35b8:	ad b7       	in	r26, 0x3d	; 61
    35ba:	be b7       	in	r27, 0x3e	; 62
    35bc:	11 96       	adiw	r26, 0x01	; 1
    35be:	53 e7       	ldi	r21, 0x73	; 115
    35c0:	c5 2e       	mov	r12, r21
    35c2:	51 e0       	ldi	r21, 0x01	; 1
    35c4:	d5 2e       	mov	r13, r21
    35c6:	ed b7       	in	r30, 0x3d	; 61
    35c8:	fe b7       	in	r31, 0x3e	; 62
    35ca:	d2 82       	std	Z+2, r13	; 0x02
    35cc:	c1 82       	std	Z+1, r12	; 0x01
    35ce:	e1 2f       	mov	r30, r17
    35d0:	f0 e0       	ldi	r31, 0x00	; 0
    35d2:	cf 01       	movw	r24, r30
    35d4:	88 0f       	add	r24, r24
    35d6:	99 1f       	adc	r25, r25
    35d8:	35 e0       	ldi	r19, 0x05	; 5
    35da:	ee 0f       	add	r30, r30
    35dc:	ff 1f       	adc	r31, r31
    35de:	3a 95       	dec	r19
    35e0:	e1 f7       	brne	.-8      	; 0x35da <nrk_stats_display_pid+0x55c>
    35e2:	e8 1b       	sub	r30, r24
    35e4:	f9 0b       	sbc	r31, r25
    35e6:	e5 51       	subi	r30, 0x15	; 21
    35e8:	fb 4f       	sbci	r31, 0xFB	; 251
    35ea:	84 8d       	ldd	r24, Z+28	; 0x1c
    35ec:	12 96       	adiw	r26, 0x02	; 2
    35ee:	8c 93       	st	X, r24
    35f0:	12 97       	sbiw	r26, 0x02	; 2
    35f2:	13 96       	adiw	r26, 0x03	; 3
    35f4:	1c 92       	st	X, r1
    35f6:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    35fa:	0f 90       	pop	r0
    35fc:	0f 90       	pop	r0
    35fe:	0f 90       	pop	r0
    3600:	0f 90       	pop	r0
    3602:	8a e5       	ldi	r24, 0x5A	; 90
    3604:	91 e0       	ldi	r25, 0x01	; 1
    3606:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    360a:	00 d0       	rcall	.+0      	; 0x360c <nrk_stats_display_pid+0x58e>
    360c:	00 d0       	rcall	.+0      	; 0x360e <nrk_stats_display_pid+0x590>
    360e:	ad b7       	in	r26, 0x3d	; 61
    3610:	be b7       	in	r27, 0x3e	; 62
    3612:	11 96       	adiw	r26, 0x01	; 1
    3614:	ed b7       	in	r30, 0x3d	; 61
    3616:	fe b7       	in	r31, 0x3e	; 62
    3618:	d2 82       	std	Z+2, r13	; 0x02
    361a:	c1 82       	std	Z+1, r12	; 0x01
    361c:	e1 2f       	mov	r30, r17
    361e:	f0 e0       	ldi	r31, 0x00	; 0
    3620:	cf 01       	movw	r24, r30
    3622:	88 0f       	add	r24, r24
    3624:	99 1f       	adc	r25, r25
    3626:	15 e0       	ldi	r17, 0x05	; 5
    3628:	ee 0f       	add	r30, r30
    362a:	ff 1f       	adc	r31, r31
    362c:	1a 95       	dec	r17
    362e:	e1 f7       	brne	.-8      	; 0x3628 <nrk_stats_display_pid+0x5aa>
    3630:	e8 1b       	sub	r30, r24
    3632:	f9 0b       	sbc	r31, r25
    3634:	e5 51       	subi	r30, 0x15	; 21
    3636:	fb 4f       	sbci	r31, 0xFB	; 251
    3638:	85 8d       	ldd	r24, Z+29	; 0x1d
    363a:	12 96       	adiw	r26, 0x02	; 2
    363c:	8c 93       	st	X, r24
    363e:	12 97       	sbiw	r26, 0x02	; 2
    3640:	13 96       	adiw	r26, 0x03	; 3
    3642:	1c 92       	st	X, r1
    3644:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    nrk_kprintf( PSTR("\r\n") );
    3648:	0f 90       	pop	r0
    364a:	0f 90       	pop	r0
    364c:	0f 90       	pop	r0
    364e:	0f 90       	pop	r0
    3650:	87 e5       	ldi	r24, 0x57	; 87
    3652:	91 e0       	ldi	r25, 0x01	; 1
    3654:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>

}
    3658:	60 96       	adiw	r28, 0x10	; 16
    365a:	0f b6       	in	r0, 0x3f	; 63
    365c:	f8 94       	cli
    365e:	de bf       	out	0x3e, r29	; 62
    3660:	0f be       	out	0x3f, r0	; 63
    3662:	cd bf       	out	0x3d, r28	; 61
    3664:	cf 91       	pop	r28
    3666:	df 91       	pop	r29
    3668:	1f 91       	pop	r17
    366a:	ff 90       	pop	r15
    366c:	ef 90       	pop	r14
    366e:	df 90       	pop	r13
    3670:	cf 90       	pop	r12
    3672:	bf 90       	pop	r11
    3674:	af 90       	pop	r10
    3676:	9f 90       	pop	r9
    3678:	8f 90       	pop	r8
    367a:	08 95       	ret

0000367c <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    367c:	8a e3       	ldi	r24, 0x3A	; 58
    367e:	91 e0       	ldi	r25, 0x01	; 1
    3680:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3684:	80 e0       	ldi	r24, 0x00	; 0
    3686:	0e 94 3f 18 	call	0x307e	; 0x307e <nrk_stats_display_pid>
    368a:	81 e0       	ldi	r24, 0x01	; 1
    368c:	0e 94 3f 18 	call	0x307e	; 0x307e <nrk_stats_display_pid>
    3690:	82 e0       	ldi	r24, 0x02	; 2
    3692:	0e 94 3f 18 	call	0x307e	; 0x307e <nrk_stats_display_pid>
    3696:	83 e0       	ldi	r24, 0x03	; 3
    3698:	0e 94 3f 18 	call	0x307e	; 0x307e <nrk_stats_display_pid>
    369c:	84 e0       	ldi	r24, 0x04	; 4
    369e:	0e 94 3f 18 	call	0x307e	; 0x307e <nrk_stats_display_pid>
}
    36a2:	08 95       	ret

000036a4 <nrk_stats_get>:


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    36a4:	fb 01       	movw	r30, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    36a6:	85 30       	cpi	r24, 0x05	; 5
    36a8:	08 f0       	brcs	.+2      	; 0x36ac <nrk_stats_get+0x8>
    36aa:	cb c0       	rjmp	.+406    	; 0x3842 <nrk_stats_get+0x19e>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    36ac:	a8 2f       	mov	r26, r24
    36ae:	b0 e0       	ldi	r27, 0x00	; 0
    36b0:	9d 01       	movw	r18, r26
    36b2:	22 0f       	add	r18, r18
    36b4:	33 1f       	adc	r19, r19
    36b6:	55 e0       	ldi	r21, 0x05	; 5
    36b8:	aa 0f       	add	r26, r26
    36ba:	bb 1f       	adc	r27, r27
    36bc:	5a 95       	dec	r21
    36be:	e1 f7       	brne	.-8      	; 0x36b8 <nrk_stats_get+0x14>
    36c0:	a2 1b       	sub	r26, r18
    36c2:	b3 0b       	sbc	r27, r19
    36c4:	a5 51       	subi	r26, 0x15	; 21
    36c6:	bb 4f       	sbci	r27, 0xFB	; 251
    36c8:	2d 91       	ld	r18, X+
    36ca:	3d 91       	ld	r19, X+
    36cc:	4d 91       	ld	r20, X+
    36ce:	5c 91       	ld	r21, X
    36d0:	20 83       	st	Z, r18
    36d2:	31 83       	std	Z+1, r19	; 0x01
    36d4:	42 83       	std	Z+2, r20	; 0x02
    36d6:	53 83       	std	Z+3, r21	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    36d8:	a8 2f       	mov	r26, r24
    36da:	b0 e0       	ldi	r27, 0x00	; 0
    36dc:	9d 01       	movw	r18, r26
    36de:	22 0f       	add	r18, r18
    36e0:	33 1f       	adc	r19, r19
    36e2:	95 e0       	ldi	r25, 0x05	; 5
    36e4:	aa 0f       	add	r26, r26
    36e6:	bb 1f       	adc	r27, r27
    36e8:	9a 95       	dec	r25
    36ea:	e1 f7       	brne	.-8      	; 0x36e4 <nrk_stats_get+0x40>
    36ec:	a2 1b       	sub	r26, r18
    36ee:	b3 0b       	sbc	r27, r19
    36f0:	a5 51       	subi	r26, 0x15	; 21
    36f2:	bb 4f       	sbci	r27, 0xFB	; 251
    36f4:	14 96       	adiw	r26, 0x04	; 4
    36f6:	2d 91       	ld	r18, X+
    36f8:	3d 91       	ld	r19, X+
    36fa:	4d 91       	ld	r20, X+
    36fc:	5c 91       	ld	r21, X
    36fe:	17 97       	sbiw	r26, 0x07	; 7
    3700:	24 83       	std	Z+4, r18	; 0x04
    3702:	35 83       	std	Z+5, r19	; 0x05
    3704:	46 83       	std	Z+6, r20	; 0x06
    3706:	57 83       	std	Z+7, r21	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    3708:	a8 2f       	mov	r26, r24
    370a:	b0 e0       	ldi	r27, 0x00	; 0
    370c:	9d 01       	movw	r18, r26
    370e:	22 0f       	add	r18, r18
    3710:	33 1f       	adc	r19, r19
    3712:	65 e0       	ldi	r22, 0x05	; 5
    3714:	aa 0f       	add	r26, r26
    3716:	bb 1f       	adc	r27, r27
    3718:	6a 95       	dec	r22
    371a:	e1 f7       	brne	.-8      	; 0x3714 <nrk_stats_get+0x70>
    371c:	a2 1b       	sub	r26, r18
    371e:	b3 0b       	sbc	r27, r19
    3720:	a5 51       	subi	r26, 0x15	; 21
    3722:	bb 4f       	sbci	r27, 0xFB	; 251
    3724:	18 96       	adiw	r26, 0x08	; 8
    3726:	2d 91       	ld	r18, X+
    3728:	3d 91       	ld	r19, X+
    372a:	4d 91       	ld	r20, X+
    372c:	5c 91       	ld	r21, X
    372e:	1b 97       	sbiw	r26, 0x0b	; 11
    3730:	20 87       	std	Z+8, r18	; 0x08
    3732:	31 87       	std	Z+9, r19	; 0x09
    3734:	42 87       	std	Z+10, r20	; 0x0a
    3736:	53 87       	std	Z+11, r21	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    3738:	a8 2f       	mov	r26, r24
    373a:	b0 e0       	ldi	r27, 0x00	; 0
    373c:	9d 01       	movw	r18, r26
    373e:	22 0f       	add	r18, r18
    3740:	33 1f       	adc	r19, r19
    3742:	45 e0       	ldi	r20, 0x05	; 5
    3744:	aa 0f       	add	r26, r26
    3746:	bb 1f       	adc	r27, r27
    3748:	4a 95       	dec	r20
    374a:	e1 f7       	brne	.-8      	; 0x3744 <nrk_stats_get+0xa0>
    374c:	a2 1b       	sub	r26, r18
    374e:	b3 0b       	sbc	r27, r19
    3750:	a5 51       	subi	r26, 0x15	; 21
    3752:	bb 4f       	sbci	r27, 0xFB	; 251
    3754:	1c 96       	adiw	r26, 0x0c	; 12
    3756:	2d 91       	ld	r18, X+
    3758:	3d 91       	ld	r19, X+
    375a:	4d 91       	ld	r20, X+
    375c:	5c 91       	ld	r21, X
    375e:	1f 97       	sbiw	r26, 0x0f	; 15
    3760:	24 87       	std	Z+12, r18	; 0x0c
    3762:	35 87       	std	Z+13, r19	; 0x0d
    3764:	46 87       	std	Z+14, r20	; 0x0e
    3766:	57 87       	std	Z+15, r21	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    3768:	a8 2f       	mov	r26, r24
    376a:	b0 e0       	ldi	r27, 0x00	; 0
    376c:	9d 01       	movw	r18, r26
    376e:	22 0f       	add	r18, r18
    3770:	33 1f       	adc	r19, r19
    3772:	75 e0       	ldi	r23, 0x05	; 5
    3774:	aa 0f       	add	r26, r26
    3776:	bb 1f       	adc	r27, r27
    3778:	7a 95       	dec	r23
    377a:	e1 f7       	brne	.-8      	; 0x3774 <nrk_stats_get+0xd0>
    377c:	a2 1b       	sub	r26, r18
    377e:	b3 0b       	sbc	r27, r19
    3780:	a5 51       	subi	r26, 0x15	; 21
    3782:	bb 4f       	sbci	r27, 0xFB	; 251
    3784:	50 96       	adiw	r26, 0x10	; 16
    3786:	2d 91       	ld	r18, X+
    3788:	3d 91       	ld	r19, X+
    378a:	4d 91       	ld	r20, X+
    378c:	5c 91       	ld	r21, X
    378e:	53 97       	sbiw	r26, 0x13	; 19
    3790:	20 8b       	std	Z+16, r18	; 0x10
    3792:	31 8b       	std	Z+17, r19	; 0x11
    3794:	42 8b       	std	Z+18, r20	; 0x12
    3796:	53 8b       	std	Z+19, r21	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3798:	a8 2f       	mov	r26, r24
    379a:	b0 e0       	ldi	r27, 0x00	; 0
    379c:	9d 01       	movw	r18, r26
    379e:	22 0f       	add	r18, r18
    37a0:	33 1f       	adc	r19, r19
    37a2:	55 e0       	ldi	r21, 0x05	; 5
    37a4:	aa 0f       	add	r26, r26
    37a6:	bb 1f       	adc	r27, r27
    37a8:	5a 95       	dec	r21
    37aa:	e1 f7       	brne	.-8      	; 0x37a4 <nrk_stats_get+0x100>
    37ac:	a2 1b       	sub	r26, r18
    37ae:	b3 0b       	sbc	r27, r19
    37b0:	a5 51       	subi	r26, 0x15	; 21
    37b2:	bb 4f       	sbci	r27, 0xFB	; 251
    37b4:	54 96       	adiw	r26, 0x14	; 20
    37b6:	2d 91       	ld	r18, X+
    37b8:	3d 91       	ld	r19, X+
    37ba:	4d 91       	ld	r20, X+
    37bc:	5c 91       	ld	r21, X
    37be:	57 97       	sbiw	r26, 0x17	; 23
    37c0:	24 8b       	std	Z+20, r18	; 0x14
    37c2:	35 8b       	std	Z+21, r19	; 0x15
    37c4:	46 8b       	std	Z+22, r20	; 0x16
    37c6:	57 8b       	std	Z+23, r21	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    37c8:	a8 2f       	mov	r26, r24
    37ca:	b0 e0       	ldi	r27, 0x00	; 0
    37cc:	9d 01       	movw	r18, r26
    37ce:	22 0f       	add	r18, r18
    37d0:	33 1f       	adc	r19, r19
    37d2:	95 e0       	ldi	r25, 0x05	; 5
    37d4:	aa 0f       	add	r26, r26
    37d6:	bb 1f       	adc	r27, r27
    37d8:	9a 95       	dec	r25
    37da:	e1 f7       	brne	.-8      	; 0x37d4 <nrk_stats_get+0x130>
    37dc:	a2 1b       	sub	r26, r18
    37de:	b3 0b       	sbc	r27, r19
    37e0:	a5 51       	subi	r26, 0x15	; 21
    37e2:	bb 4f       	sbci	r27, 0xFB	; 251
    37e4:	58 96       	adiw	r26, 0x18	; 24
    37e6:	2d 91       	ld	r18, X+
    37e8:	3d 91       	ld	r19, X+
    37ea:	4d 91       	ld	r20, X+
    37ec:	5c 91       	ld	r21, X
    37ee:	5b 97       	sbiw	r26, 0x1b	; 27
    37f0:	20 8f       	std	Z+24, r18	; 0x18
    37f2:	31 8f       	std	Z+25, r19	; 0x19
    37f4:	42 8f       	std	Z+26, r20	; 0x1a
    37f6:	53 8f       	std	Z+27, r21	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    37f8:	a8 2f       	mov	r26, r24
    37fa:	b0 e0       	ldi	r27, 0x00	; 0
    37fc:	9d 01       	movw	r18, r26
    37fe:	22 0f       	add	r18, r18
    3800:	33 1f       	adc	r19, r19
    3802:	65 e0       	ldi	r22, 0x05	; 5
    3804:	aa 0f       	add	r26, r26
    3806:	bb 1f       	adc	r27, r27
    3808:	6a 95       	dec	r22
    380a:	e1 f7       	brne	.-8      	; 0x3804 <nrk_stats_get+0x160>
    380c:	a2 1b       	sub	r26, r18
    380e:	b3 0b       	sbc	r27, r19
    3810:	a5 51       	subi	r26, 0x15	; 21
    3812:	bb 4f       	sbci	r27, 0xFB	; 251
    3814:	5c 96       	adiw	r26, 0x1c	; 28
    3816:	9c 91       	ld	r25, X
    3818:	94 8f       	std	Z+28, r25	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    381a:	a8 2f       	mov	r26, r24
    381c:	b0 e0       	ldi	r27, 0x00	; 0
    381e:	cd 01       	movw	r24, r26
    3820:	88 0f       	add	r24, r24
    3822:	99 1f       	adc	r25, r25
    3824:	45 e0       	ldi	r20, 0x05	; 5
    3826:	aa 0f       	add	r26, r26
    3828:	bb 1f       	adc	r27, r27
    382a:	4a 95       	dec	r20
    382c:	e1 f7       	brne	.-8      	; 0x3826 <nrk_stats_get+0x182>
    382e:	a8 1b       	sub	r26, r24
    3830:	b9 0b       	sbc	r27, r25
    3832:	a5 51       	subi	r26, 0x15	; 21
    3834:	bb 4f       	sbci	r27, 0xFB	; 251
    3836:	5d 96       	adiw	r26, 0x1d	; 29
    3838:	8c 91       	ld	r24, X
    383a:	5d 97       	sbiw	r26, 0x1d	; 29
    383c:	85 8f       	std	Z+29, r24	; 0x1d

    return NRK_OK;
    383e:	81 e0       	ldi	r24, 0x01	; 1
    3840:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    3842:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    3844:	08 95       	ret

00003846 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3846:	e0 91 7d 07 	lds	r30, 0x077D
    384a:	f0 91 7e 07 	lds	r31, 0x077E
    384e:	84 87       	std	Z+12, r24	; 0x0c
}
    3850:	08 95       	ret

00003852 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    3852:	e0 91 7d 07 	lds	r30, 0x077D
    3856:	f0 91 7e 07 	lds	r31, 0x077E
}
    385a:	84 85       	ldd	r24, Z+12	; 0x0c
    385c:	08 95       	ret

0000385e <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    385e:	ff 92       	push	r15
    3860:	0f 93       	push	r16
    3862:	1f 93       	push	r17
    3864:	f8 2e       	mov	r15, r24
    3866:	06 2f       	mov	r16, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3868:	80 e0       	ldi	r24, 0x00	; 0
    386a:	92 e0       	ldi	r25, 0x02	; 2
    386c:	0e 94 a9 12 	call	0x2552	; 0x2552 <nrk_eeprom_read_byte>
    error_cnt++;
    3870:	8f 5f       	subi	r24, 0xFF	; 255
    3872:	80 93 de 02 	sts	0x02DE, r24
    if(error_cnt==255) error_cnt=0;
    3876:	8f 3f       	cpi	r24, 0xFF	; 255
    3878:	11 f4       	brne	.+4      	; 0x387e <_nrk_log_error+0x20>
    387a:	10 92 de 02 	sts	0x02DE, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    387e:	20 91 de 02 	lds	r18, 0x02DE
    3882:	16 e0       	ldi	r17, 0x06	; 6
    3884:	21 9f       	mul	r18, r17
    3886:	90 01       	movw	r18, r0
    3888:	11 24       	eor	r1, r1
    388a:	c9 01       	movw	r24, r18
    388c:	8f 5f       	subi	r24, 0xFF	; 255
    388e:	9d 4f       	sbci	r25, 0xFD	; 253
    3890:	6f 2d       	mov	r22, r15
    3892:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3896:	80 91 de 02 	lds	r24, 0x02DE
    389a:	81 9f       	mul	r24, r17
    389c:	c0 01       	movw	r24, r0
    389e:	11 24       	eor	r1, r1
    38a0:	8e 5f       	subi	r24, 0xFE	; 254
    38a2:	9d 4f       	sbci	r25, 0xFD	; 253
    38a4:	60 2f       	mov	r22, r16
    38a6:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    38aa:	80 91 de 02 	lds	r24, 0x02DE
    38ae:	81 9f       	mul	r24, r17
    38b0:	c0 01       	movw	r24, r0
    38b2:	11 24       	eor	r1, r1
    38b4:	20 91 74 07 	lds	r18, 0x0774
    38b8:	30 91 75 07 	lds	r19, 0x0775
    38bc:	40 91 76 07 	lds	r20, 0x0776
    38c0:	50 91 77 07 	lds	r21, 0x0777
    38c4:	25 2f       	mov	r18, r21
    38c6:	33 27       	eor	r19, r19
    38c8:	44 27       	eor	r20, r20
    38ca:	55 27       	eor	r21, r21
    38cc:	8d 5f       	subi	r24, 0xFD	; 253
    38ce:	9d 4f       	sbci	r25, 0xFD	; 253
    38d0:	62 2f       	mov	r22, r18
    38d2:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    38d6:	80 91 de 02 	lds	r24, 0x02DE
    38da:	81 9f       	mul	r24, r17
    38dc:	c0 01       	movw	r24, r0
    38de:	11 24       	eor	r1, r1
    38e0:	20 91 74 07 	lds	r18, 0x0774
    38e4:	30 91 75 07 	lds	r19, 0x0775
    38e8:	40 91 76 07 	lds	r20, 0x0776
    38ec:	50 91 77 07 	lds	r21, 0x0777
    38f0:	9a 01       	movw	r18, r20
    38f2:	44 27       	eor	r20, r20
    38f4:	55 27       	eor	r21, r21
    38f6:	8c 5f       	subi	r24, 0xFC	; 252
    38f8:	9d 4f       	sbci	r25, 0xFD	; 253
    38fa:	62 2f       	mov	r22, r18
    38fc:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3900:	80 91 de 02 	lds	r24, 0x02DE
    3904:	81 9f       	mul	r24, r17
    3906:	c0 01       	movw	r24, r0
    3908:	11 24       	eor	r1, r1
    390a:	20 91 74 07 	lds	r18, 0x0774
    390e:	30 91 75 07 	lds	r19, 0x0775
    3912:	40 91 76 07 	lds	r20, 0x0776
    3916:	50 91 77 07 	lds	r21, 0x0777
    391a:	23 2f       	mov	r18, r19
    391c:	34 2f       	mov	r19, r20
    391e:	45 2f       	mov	r20, r21
    3920:	55 27       	eor	r21, r21
    3922:	8b 5f       	subi	r24, 0xFB	; 251
    3924:	9d 4f       	sbci	r25, 0xFD	; 253
    3926:	62 2f       	mov	r22, r18
    3928:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    392c:	80 91 de 02 	lds	r24, 0x02DE
    3930:	81 9f       	mul	r24, r17
    3932:	c0 01       	movw	r24, r0
    3934:	11 24       	eor	r1, r1
    3936:	8a 5f       	subi	r24, 0xFA	; 250
    3938:	9d 4f       	sbci	r25, 0xFD	; 253
    393a:	60 91 74 07 	lds	r22, 0x0774
    393e:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3942:	80 e0       	ldi	r24, 0x00	; 0
    3944:	92 e0       	ldi	r25, 0x02	; 2
    3946:	60 91 de 02 	lds	r22, 0x02DE
    394a:	0e 94 ac 12 	call	0x2558	; 0x2558 <nrk_eeprom_write_byte>
}
    394e:	1f 91       	pop	r17
    3950:	0f 91       	pop	r16
    3952:	ff 90       	pop	r15
    3954:	08 95       	ret

00003956 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    3956:	20 91 81 05 	lds	r18, 0x0581
    395a:	22 23       	and	r18, r18
    395c:	41 f0       	breq	.+16     	; 0x396e <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    395e:	fb 01       	movw	r30, r22
    3960:	20 83       	st	Z, r18
    *task_id = error_task;
    3962:	20 91 93 03 	lds	r18, 0x0393
    3966:	fc 01       	movw	r30, r24
    3968:	20 83       	st	Z, r18
    return 1;
    396a:	81 e0       	ldi	r24, 0x01	; 1
    396c:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    396e:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    3970:	08 95       	ret

00003972 <nrk_error_print>:

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3972:	80 91 81 05 	lds	r24, 0x0581
    3976:	88 23       	and	r24, r24
    3978:	09 f4       	brne	.+2      	; 0x397c <nrk_error_print+0xa>
    397a:	9b c0       	rjmp	.+310    	; 0x3ab2 <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    397c:	82 e5       	ldi	r24, 0x52	; 82
    397e:	94 e0       	ldi	r25, 0x04	; 4
    3980:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
        printf ("%d", error_task);
    3984:	00 d0       	rcall	.+0      	; 0x3986 <nrk_error_print+0x14>
    3986:	00 d0       	rcall	.+0      	; 0x3988 <nrk_error_print+0x16>
    3988:	ed b7       	in	r30, 0x3d	; 61
    398a:	fe b7       	in	r31, 0x3e	; 62
    398c:	31 96       	adiw	r30, 0x01	; 1
    398e:	86 e7       	ldi	r24, 0x76	; 118
    3990:	91 e0       	ldi	r25, 0x01	; 1
    3992:	ad b7       	in	r26, 0x3d	; 61
    3994:	be b7       	in	r27, 0x3e	; 62
    3996:	12 96       	adiw	r26, 0x02	; 2
    3998:	9c 93       	st	X, r25
    399a:	8e 93       	st	-X, r24
    399c:	11 97       	sbiw	r26, 0x01	; 1
    399e:	80 91 93 03 	lds	r24, 0x0393
    39a2:	82 83       	std	Z+2, r24	; 0x02
    39a4:	13 82       	std	Z+3, r1	; 0x03
    39a6:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
        nrk_kprintf (PSTR ("): "));
    39aa:	0f 90       	pop	r0
    39ac:	0f 90       	pop	r0
    39ae:	0f 90       	pop	r0
    39b0:	0f 90       	pop	r0
    39b2:	8e e4       	ldi	r24, 0x4E	; 78
    39b4:	94 e0       	ldi	r25, 0x04	; 4
    39b6:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    39ba:	80 91 81 05 	lds	r24, 0x0581
    39be:	88 31       	cpi	r24, 0x18	; 24
    39c0:	10 f0       	brcs	.+4      	; 0x39c6 <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    39c2:	10 92 81 05 	sts	0x0581, r1
        switch (error_num)
    39c6:	80 91 81 05 	lds	r24, 0x0581
    39ca:	90 e0       	ldi	r25, 0x00	; 0
    39cc:	01 97       	sbiw	r24, 0x01	; 1
    39ce:	86 31       	cpi	r24, 0x16	; 22
    39d0:	91 05       	cpc	r25, r1
    39d2:	08 f0       	brcs	.+2      	; 0x39d6 <nrk_error_print+0x64>
    39d4:	4b c0       	rjmp	.+150    	; 0x3a6c <nrk_error_print+0xfa>
    39d6:	8a 5b       	subi	r24, 0xBA	; 186
    39d8:	9f 4f       	sbci	r25, 0xFF	; 255
    39da:	fc 01       	movw	r30, r24
    39dc:	ee 0f       	add	r30, r30
    39de:	ff 1f       	adc	r31, r31
    39e0:	05 90       	lpm	r0, Z+
    39e2:	f4 91       	lpm	r31, Z+
    39e4:	e0 2d       	mov	r30, r0
    39e6:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    39e8:	82 e1       	ldi	r24, 0x12	; 18
    39ea:	94 e0       	ldi	r25, 0x04	; 4
    39ec:	41 c0       	rjmp	.+130    	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    39ee:	8b ee       	ldi	r24, 0xEB	; 235
    39f0:	93 e0       	ldi	r25, 0x03	; 3
    39f2:	3e c0       	rjmp	.+124    	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    39f4:	87 ed       	ldi	r24, 0xD7	; 215
    39f6:	93 e0       	ldi	r25, 0x03	; 3
    39f8:	3b c0       	rjmp	.+118    	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    39fa:	81 ec       	ldi	r24, 0xC1	; 193
    39fc:	93 e0       	ldi	r25, 0x03	; 3
    39fe:	38 c0       	rjmp	.+112    	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3a00:	86 ea       	ldi	r24, 0xA6	; 166
    3a02:	93 e0       	ldi	r25, 0x03	; 3
    3a04:	35 c0       	rjmp	.+106    	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3a06:	80 e9       	ldi	r24, 0x90	; 144
    3a08:	93 e0       	ldi	r25, 0x03	; 3
    3a0a:	32 c0       	rjmp	.+100    	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3a0c:	88 e7       	ldi	r24, 0x78	; 120
    3a0e:	93 e0       	ldi	r25, 0x03	; 3
    3a10:	2f c0       	rjmp	.+94     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3a12:	85 e6       	ldi	r24, 0x65	; 101
    3a14:	93 e0       	ldi	r25, 0x03	; 3
    3a16:	2c c0       	rjmp	.+88     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3a18:	82 e5       	ldi	r24, 0x52	; 82
    3a1a:	93 e0       	ldi	r25, 0x03	; 3
    3a1c:	29 c0       	rjmp	.+82     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3a1e:	84 e3       	ldi	r24, 0x34	; 52
    3a20:	93 e0       	ldi	r25, 0x03	; 3
    3a22:	26 c0       	rjmp	.+76     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3a24:	8f e0       	ldi	r24, 0x0F	; 15
    3a26:	93 e0       	ldi	r25, 0x03	; 3
    3a28:	23 c0       	rjmp	.+70     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3a2a:	83 e0       	ldi	r24, 0x03	; 3
    3a2c:	93 e0       	ldi	r25, 0x03	; 3
    3a2e:	20 c0       	rjmp	.+64     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3a30:	88 ee       	ldi	r24, 0xE8	; 232
    3a32:	92 e0       	ldi	r25, 0x02	; 2
    3a34:	1d c0       	rjmp	.+58     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3a36:	89 ed       	ldi	r24, 0xD9	; 217
    3a38:	92 e0       	ldi	r25, 0x02	; 2
    3a3a:	1a c0       	rjmp	.+52     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3a3c:	85 ec       	ldi	r24, 0xC5	; 197
    3a3e:	92 e0       	ldi	r25, 0x02	; 2
    3a40:	17 c0       	rjmp	.+46     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3a42:	84 eb       	ldi	r24, 0xB4	; 180
    3a44:	92 e0       	ldi	r25, 0x02	; 2
    3a46:	14 c0       	rjmp	.+40     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3a48:	80 ea       	ldi	r24, 0xA0	; 160
    3a4a:	92 e0       	ldi	r25, 0x02	; 2
    3a4c:	11 c0       	rjmp	.+34     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3a4e:	80 e8       	ldi	r24, 0x80	; 128
    3a50:	92 e0       	ldi	r25, 0x02	; 2
    3a52:	0e c0       	rjmp	.+28     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3a54:	88 e6       	ldi	r24, 0x68	; 104
    3a56:	92 e0       	ldi	r25, 0x02	; 2
    3a58:	0b c0       	rjmp	.+22     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3a5a:	8d e4       	ldi	r24, 0x4D	; 77
    3a5c:	92 e0       	ldi	r25, 0x02	; 2
    3a5e:	08 c0       	rjmp	.+16     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3a60:	8c e3       	ldi	r24, 0x3C	; 60
    3a62:	92 e0       	ldi	r25, 0x02	; 2
    3a64:	05 c0       	rjmp	.+10     	; 0x3a70 <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3a66:	8d e2       	ldi	r24, 0x2D	; 45
    3a68:	92 e0       	ldi	r25, 0x02	; 2
    3a6a:	02 c0       	rjmp	.+4      	; 0x3a70 <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3a6c:	86 e2       	ldi	r24, 0x26	; 38
    3a6e:	92 e0       	ldi	r25, 0x02	; 2
    3a70:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>
        }
        putchar ('\r');
    3a74:	60 91 e7 07 	lds	r22, 0x07E7
    3a78:	70 91 e8 07 	lds	r23, 0x07E8
    3a7c:	8d e0       	ldi	r24, 0x0D	; 13
    3a7e:	90 e0       	ldi	r25, 0x00	; 0
    3a80:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
        putchar ('\n');
    3a84:	60 91 e7 07 	lds	r22, 0x07E7
    3a88:	70 91 e8 07 	lds	r23, 0x07E8
    3a8c:	8a e0       	ldi	r24, 0x0A	; 10
    3a8e:	90 e0       	ldi	r25, 0x00	; 0
    3a90:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3a94:	80 91 81 05 	lds	r24, 0x0581
    3a98:	80 31       	cpi	r24, 0x10	; 16
    3a9a:	49 f0       	breq	.+18     	; 0x3aae <nrk_error_print+0x13c>
    3a9c:	83 31       	cpi	r24, 0x13	; 19
    3a9e:	39 f0       	breq	.+14     	; 0x3aae <nrk_error_print+0x13c>
    3aa0:	84 31       	cpi	r24, 0x14	; 20
    3aa2:	29 f0       	breq	.+10     	; 0x3aae <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3aa4:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <nrk_watchdog_enable>
            nrk_int_disable();
    3aa8:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    3aac:	ff cf       	rjmp	.-2      	; 0x3aac <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3aae:	10 92 81 05 	sts	0x0581, r1
    return t;
}
    3ab2:	80 e0       	ldi	r24, 0x00	; 0
    3ab4:	08 95       	ret

00003ab6 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3ab6:	1f 93       	push	r17
    3ab8:	18 2f       	mov	r17, r24
    error_num = n;
    3aba:	80 93 81 05 	sts	0x0581, r24
    error_task = task;
    3abe:	60 93 93 03 	sts	0x0393, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3ac2:	0e 94 2f 1c 	call	0x385e	; 0x385e <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3ac6:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    3aca:	10 31       	cpi	r17, 0x10	; 16
    3acc:	49 f0       	breq	.+18     	; 0x3ae0 <nrk_kernel_error_add+0x2a>
    3ace:	13 31       	cpi	r17, 0x13	; 19
    3ad0:	39 f0       	breq	.+14     	; 0x3ae0 <nrk_kernel_error_add+0x2a>
    3ad2:	14 31       	cpi	r17, 0x14	; 20
    3ad4:	29 f0       	breq	.+10     	; 0x3ae0 <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    3ad6:	0e 94 8d 2e 	call	0x5d1a	; 0x5d1a <nrk_watchdog_enable>
        nrk_int_disable();
    3ada:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    3ade:	ff cf       	rjmp	.-2      	; 0x3ade <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    3ae0:	1f 91       	pop	r17
    3ae2:	08 95       	ret

00003ae4 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3ae4:	80 93 81 05 	sts	0x0581, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3ae8:	e0 91 7d 07 	lds	r30, 0x077D
    3aec:	f0 91 7e 07 	lds	r31, 0x077E
    3af0:	60 85       	ldd	r22, Z+8	; 0x08
    3af2:	60 93 93 03 	sts	0x0393, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3af6:	0e 94 2f 1c 	call	0x385e	; 0x385e <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3afa:	0e 94 b9 1c 	call	0x3972	; 0x3972 <nrk_error_print>
#endif  /*  */
}
    3afe:	08 95       	ret

00003b00 <pause>:
    }

}

void pause()
{
    3b00:	df 93       	push	r29
    3b02:	cf 93       	push	r28
    3b04:	0f 92       	push	r0
    3b06:	cd b7       	in	r28, 0x3d	; 61
    3b08:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b0a:	19 82       	std	Y+1, r1	; 0x01
    3b0c:	07 c0       	rjmp	.+14     	; 0x3b1c <pause+0x1c>
        nrk_spin_wait_us (2000);
    3b0e:	80 ed       	ldi	r24, 0xD0	; 208
    3b10:	97 e0       	ldi	r25, 0x07	; 7
    3b12:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b16:	89 81       	ldd	r24, Y+1	; 0x01
    3b18:	8f 5f       	subi	r24, 0xFF	; 255
    3b1a:	89 83       	std	Y+1, r24	; 0x01
    3b1c:	89 81       	ldd	r24, Y+1	; 0x01
    3b1e:	84 36       	cpi	r24, 0x64	; 100
    3b20:	b0 f3       	brcs	.-20     	; 0x3b0e <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3b22:	0f 90       	pop	r0
    3b24:	cf 91       	pop	r28
    3b26:	df 91       	pop	r29
    3b28:	08 95       	ret

00003b2a <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3b2a:	81 e0       	ldi	r24, 0x01	; 1
    3b2c:	90 e0       	ldi	r25, 0x00	; 0
    3b2e:	0e 94 37 12 	call	0x246e	; 0x246e <nrk_led_set>
    pause();
    3b32:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
    nrk_led_clr(GREEN_LED);
    3b36:	81 e0       	ldi	r24, 0x01	; 1
    3b38:	90 e0       	ldi	r25, 0x00	; 0
    3b3a:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
    pause();
    3b3e:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
}
    3b42:	08 95       	ret

00003b44 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3b44:	81 e0       	ldi	r24, 0x01	; 1
    3b46:	90 e0       	ldi	r25, 0x00	; 0
    3b48:	0e 94 37 12 	call	0x246e	; 0x246e <nrk_led_set>
    pause();
    3b4c:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
    pause();
    3b50:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
    pause();
    3b54:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
    nrk_led_clr(GREEN_LED);
    3b58:	81 e0       	ldi	r24, 0x01	; 1
    3b5a:	90 e0       	ldi	r25, 0x00	; 0
    3b5c:	0e 94 00 12 	call	0x2400	; 0x2400 <nrk_led_clr>
    pause();
    3b60:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
}
    3b64:	08 95       	ret

00003b66 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3b66:	ff 92       	push	r15
    3b68:	0f 93       	push	r16
    3b6a:	1f 93       	push	r17
    3b6c:	df 93       	push	r29
    3b6e:	cf 93       	push	r28
    3b70:	00 d0       	rcall	.+0      	; 0x3b72 <blink_morse_code_error+0xc>
    3b72:	0f 92       	push	r0
    3b74:	cd b7       	in	r28, 0x3d	; 61
    3b76:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3b78:	00 d0       	rcall	.+0      	; 0x3b7a <blink_morse_code_error+0x14>
    3b7a:	00 d0       	rcall	.+0      	; 0x3b7c <blink_morse_code_error+0x16>
    3b7c:	00 d0       	rcall	.+0      	; 0x3b7e <blink_morse_code_error+0x18>
    3b7e:	ed b7       	in	r30, 0x3d	; 61
    3b80:	fe b7       	in	r31, 0x3e	; 62
    3b82:	31 96       	adiw	r30, 0x01	; 1
    3b84:	8e 01       	movw	r16, r28
    3b86:	0f 5f       	subi	r16, 0xFF	; 255
    3b88:	1f 4f       	sbci	r17, 0xFF	; 255
    3b8a:	ad b7       	in	r26, 0x3d	; 61
    3b8c:	be b7       	in	r27, 0x3e	; 62
    3b8e:	12 96       	adiw	r26, 0x02	; 2
    3b90:	1c 93       	st	X, r17
    3b92:	0e 93       	st	-X, r16
    3b94:	11 97       	sbiw	r26, 0x01	; 1
    3b96:	26 e7       	ldi	r18, 0x76	; 118
    3b98:	31 e0       	ldi	r19, 0x01	; 1
    3b9a:	33 83       	std	Z+3, r19	; 0x03
    3b9c:	22 83       	std	Z+2, r18	; 0x02
    3b9e:	84 83       	std	Z+4, r24	; 0x04
    3ba0:	15 82       	std	Z+5, r1	; 0x05
    3ba2:	0e 94 90 4a 	call	0x9520	; 0x9520 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3ba6:	ed b7       	in	r30, 0x3d	; 61
    3ba8:	fe b7       	in	r31, 0x3e	; 62
    3baa:	36 96       	adiw	r30, 0x06	; 6
    3bac:	0f b6       	in	r0, 0x3f	; 63
    3bae:	f8 94       	cli
    3bb0:	fe bf       	out	0x3e, r31	; 62
    3bb2:	0f be       	out	0x3f, r0	; 63
    3bb4:	ed bf       	out	0x3d, r30	; 61
    3bb6:	ff 24       	eor	r15, r15
    3bb8:	72 c0       	rjmp	.+228    	; 0x3c9e <blink_morse_code_error+0x138>
    {
        switch( str[i])
    3bba:	80 0f       	add	r24, r16
    3bbc:	91 1f       	adc	r25, r17
    3bbe:	dc 01       	movw	r26, r24
    3bc0:	8c 91       	ld	r24, X
    3bc2:	84 33       	cpi	r24, 0x34	; 52
    3bc4:	d1 f1       	breq	.+116    	; 0x3c3a <blink_morse_code_error+0xd4>
    3bc6:	85 33       	cpi	r24, 0x35	; 53
    3bc8:	70 f4       	brcc	.+28     	; 0x3be6 <blink_morse_code_error+0x80>
    3bca:	81 33       	cpi	r24, 0x31	; 49
    3bcc:	f9 f0       	breq	.+62     	; 0x3c0c <blink_morse_code_error+0xa6>
    3bce:	82 33       	cpi	r24, 0x32	; 50
    3bd0:	20 f4       	brcc	.+8      	; 0x3bda <blink_morse_code_error+0x74>
    3bd2:	80 33       	cpi	r24, 0x30	; 48
    3bd4:	09 f0       	breq	.+2      	; 0x3bd8 <blink_morse_code_error+0x72>
    3bd6:	5c c0       	rjmp	.+184    	; 0x3c90 <blink_morse_code_error+0x12a>
    3bd8:	16 c0       	rjmp	.+44     	; 0x3c06 <blink_morse_code_error+0xa0>
    3bda:	82 33       	cpi	r24, 0x32	; 50
    3bdc:	11 f1       	breq	.+68     	; 0x3c22 <blink_morse_code_error+0xbc>
    3bde:	83 33       	cpi	r24, 0x33	; 51
    3be0:	09 f0       	breq	.+2      	; 0x3be4 <blink_morse_code_error+0x7e>
    3be2:	56 c0       	rjmp	.+172    	; 0x3c90 <blink_morse_code_error+0x12a>
    3be4:	23 c0       	rjmp	.+70     	; 0x3c2c <blink_morse_code_error+0xc6>
    3be6:	87 33       	cpi	r24, 0x37	; 55
    3be8:	c9 f1       	breq	.+114    	; 0x3c5c <blink_morse_code_error+0xf6>
    3bea:	88 33       	cpi	r24, 0x38	; 56
    3bec:	30 f4       	brcc	.+12     	; 0x3bfa <blink_morse_code_error+0x94>
    3bee:	85 33       	cpi	r24, 0x35	; 53
    3bf0:	69 f1       	breq	.+90     	; 0x3c4c <blink_morse_code_error+0xe6>
    3bf2:	86 33       	cpi	r24, 0x36	; 54
    3bf4:	09 f0       	breq	.+2      	; 0x3bf8 <blink_morse_code_error+0x92>
    3bf6:	4c c0       	rjmp	.+152    	; 0x3c90 <blink_morse_code_error+0x12a>
    3bf8:	2c c0       	rjmp	.+88     	; 0x3c52 <blink_morse_code_error+0xec>
    3bfa:	88 33       	cpi	r24, 0x38	; 56
    3bfc:	b1 f1       	breq	.+108    	; 0x3c6a <blink_morse_code_error+0x104>
    3bfe:	89 33       	cpi	r24, 0x39	; 57
    3c00:	09 f0       	breq	.+2      	; 0x3c04 <blink_morse_code_error+0x9e>
    3c02:	46 c0       	rjmp	.+140    	; 0x3c90 <blink_morse_code_error+0x12a>
    3c04:	3b c0       	rjmp	.+118    	; 0x3c7c <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    3c06:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
    3c0a:	02 c0       	rjmp	.+4      	; 0x3c10 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3c0c:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dash();
    3c10:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c14:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c18:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c1c:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            break;
    3c20:	37 c0       	rjmp	.+110    	; 0x3c90 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    3c22:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dot();
    3c26:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c2a:	f4 cf       	rjmp	.-24     	; 0x3c14 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3c2c:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dot();
    3c30:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dot();
    3c34:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c38:	ef cf       	rjmp	.-34     	; 0x3c18 <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3c3a:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dot();
    3c3e:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dot();
    3c42:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            blink_dot();
    3c46:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c4a:	e8 cf       	rjmp	.-48     	; 0x3c1c <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3c4c:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c50:	02 c0       	rjmp	.+4      	; 0x3c56 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3c52:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dot();
    3c56:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c5a:	04 c0       	rjmp	.+8      	; 0x3c64 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3c5c:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c60:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dot();
    3c64:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c68:	06 c0       	rjmp	.+12     	; 0x3c76 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3c6a:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c6e:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c72:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dot();
    3c76:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
    3c7a:	08 c0       	rjmp	.+16     	; 0x3c8c <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3c7c:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c80:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c84:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dash();
    3c88:	0e 94 a2 1d 	call	0x3b44	; 0x3b44 <blink_dash>
            blink_dot();
    3c8c:	0e 94 95 1d 	call	0x3b2a	; 0x3b2a <blink_dot>
            break;
        }
        pause();
    3c90:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
        pause();
    3c94:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
        pause();
    3c98:	0e 94 80 1d 	call	0x3b00	; 0x3b00 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3c9c:	f3 94       	inc	r15
    3c9e:	f8 01       	movw	r30, r16
    3ca0:	01 90       	ld	r0, Z+
    3ca2:	00 20       	and	r0, r0
    3ca4:	e9 f7       	brne	.-6      	; 0x3ca0 <blink_morse_code_error+0x13a>
    3ca6:	31 97       	sbiw	r30, 0x01	; 1
    3ca8:	e0 1b       	sub	r30, r16
    3caa:	f1 0b       	sbc	r31, r17
    3cac:	8f 2d       	mov	r24, r15
    3cae:	90 e0       	ldi	r25, 0x00	; 0
    3cb0:	8e 17       	cp	r24, r30
    3cb2:	9f 07       	cpc	r25, r31
    3cb4:	08 f4       	brcc	.+2      	; 0x3cb8 <blink_morse_code_error+0x152>
    3cb6:	81 cf       	rjmp	.-254    	; 0x3bba <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3cb8:	0f 90       	pop	r0
    3cba:	0f 90       	pop	r0
    3cbc:	0f 90       	pop	r0
    3cbe:	cf 91       	pop	r28
    3cc0:	df 91       	pop	r29
    3cc2:	1f 91       	pop	r17
    3cc4:	0f 91       	pop	r16
    3cc6:	ff 90       	pop	r15
    3cc8:	08 95       	ret

00003cca <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3cca:	6f 92       	push	r6
    3ccc:	7f 92       	push	r7
    3cce:	8f 92       	push	r8
    3cd0:	9f 92       	push	r9
    3cd2:	af 92       	push	r10
    3cd4:	bf 92       	push	r11
    3cd6:	cf 92       	push	r12
    3cd8:	df 92       	push	r13
    3cda:	ef 92       	push	r14
    3cdc:	ff 92       	push	r15
    3cde:	0f 93       	push	r16
    3ce0:	1f 93       	push	r17
    3ce2:	cf 93       	push	r28
    3ce4:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3ce6:	8e e5       	ldi	r24, 0x5E	; 94
    3ce8:	94 e0       	ldi	r25, 0x04	; 4
    3cea:	0e 94 32 10 	call	0x2064	; 0x2064 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3cee:	00 d0       	rcall	.+0      	; 0x3cf0 <dump_stack_info+0x26>
    3cf0:	00 d0       	rcall	.+0      	; 0x3cf2 <dump_stack_info+0x28>
    3cf2:	89 e7       	ldi	r24, 0x79	; 121
    3cf4:	91 e0       	ldi	r25, 0x01	; 1
    3cf6:	ad b7       	in	r26, 0x3d	; 61
    3cf8:	be b7       	in	r27, 0x3e	; 62
    3cfa:	12 96       	adiw	r26, 0x02	; 2
    3cfc:	9c 93       	st	X, r25
    3cfe:	8e 93       	st	-X, r24
    3d00:	11 97       	sbiw	r26, 0x01	; 1
    3d02:	e0 91 7d 07 	lds	r30, 0x077D
    3d06:	f0 91 7e 07 	lds	r31, 0x077E
    3d0a:	80 85       	ldd	r24, Z+8	; 0x08
    3d0c:	99 27       	eor	r25, r25
    3d0e:	87 fd       	sbrc	r24, 7
    3d10:	90 95       	com	r25
    3d12:	14 96       	adiw	r26, 0x04	; 4
    3d14:	9c 93       	st	X, r25
    3d16:	8e 93       	st	-X, r24
    3d18:	13 97       	sbiw	r26, 0x03	; 3
    3d1a:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3d1e:	e0 91 7d 07 	lds	r30, 0x077D
    3d22:	f0 91 7e 07 	lds	r31, 0x077E
    3d26:	c2 81       	ldd	r28, Z+2	; 0x02
    3d28:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3d2a:	82 e8       	ldi	r24, 0x82	; 130
    3d2c:	91 e0       	ldi	r25, 0x01	; 1
    3d2e:	ed b7       	in	r30, 0x3d	; 61
    3d30:	fe b7       	in	r31, 0x3e	; 62
    3d32:	92 83       	std	Z+2, r25	; 0x02
    3d34:	81 83       	std	Z+1, r24	; 0x01
    3d36:	d4 83       	std	Z+4, r29	; 0x04
    3d38:	c3 83       	std	Z+3, r28	; 0x03
    3d3a:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    printf( "canary = %x ",*stkc );
    3d3e:	ed b7       	in	r30, 0x3d	; 61
    3d40:	fe b7       	in	r31, 0x3e	; 62
    3d42:	31 96       	adiw	r30, 0x01	; 1
    3d44:	6f e8       	ldi	r22, 0x8F	; 143
    3d46:	e6 2e       	mov	r14, r22
    3d48:	61 e0       	ldi	r22, 0x01	; 1
    3d4a:	f6 2e       	mov	r15, r22
    3d4c:	ad b7       	in	r26, 0x3d	; 61
    3d4e:	be b7       	in	r27, 0x3e	; 62
    3d50:	12 96       	adiw	r26, 0x02	; 2
    3d52:	fc 92       	st	X, r15
    3d54:	ee 92       	st	-X, r14
    3d56:	11 97       	sbiw	r26, 0x01	; 1
    3d58:	88 81       	ld	r24, Y
    3d5a:	82 83       	std	Z+2, r24	; 0x02
    3d5c:	13 82       	std	Z+3, r1	; 0x03
    3d5e:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3d62:	5c e9       	ldi	r21, 0x9C	; 156
    3d64:	c5 2e       	mov	r12, r21
    3d66:	51 e0       	ldi	r21, 0x01	; 1
    3d68:	d5 2e       	mov	r13, r21
    3d6a:	ed b7       	in	r30, 0x3d	; 61
    3d6c:	fe b7       	in	r31, 0x3e	; 62
    3d6e:	d2 82       	std	Z+2, r13	; 0x02
    3d70:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3d72:	e0 91 7d 07 	lds	r30, 0x077D
    3d76:	f0 91 7e 07 	lds	r31, 0x077E
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3d7a:	80 81       	ld	r24, Z
    3d7c:	91 81       	ldd	r25, Z+1	; 0x01
    3d7e:	ad b7       	in	r26, 0x3d	; 61
    3d80:	be b7       	in	r27, 0x3e	; 62
    3d82:	14 96       	adiw	r26, 0x04	; 4
    3d84:	9c 93       	st	X, r25
    3d86:	8e 93       	st	-X, r24
    3d88:	13 97       	sbiw	r26, 0x03	; 3
    3d8a:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3d8e:	46 ea       	ldi	r20, 0xA6	; 166
    3d90:	a4 2e       	mov	r10, r20
    3d92:	41 e0       	ldi	r20, 0x01	; 1
    3d94:	b4 2e       	mov	r11, r20
    3d96:	ed b7       	in	r30, 0x3d	; 61
    3d98:	fe b7       	in	r31, 0x3e	; 62
    3d9a:	b2 82       	std	Z+2, r11	; 0x02
    3d9c:	a1 82       	std	Z+1, r10	; 0x01
    3d9e:	80 91 7d 07 	lds	r24, 0x077D
    3da2:	90 91 7e 07 	lds	r25, 0x077E
    3da6:	94 83       	std	Z+4, r25	; 0x04
    3da8:	83 83       	std	Z+3, r24	; 0x03
    3daa:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    3dae:	02 ec       	ldi	r16, 0xC2	; 194
    3db0:	16 e0       	ldi	r17, 0x06	; 6
    3db2:	0f 90       	pop	r0
    3db4:	0f 90       	pop	r0
    3db6:	0f 90       	pop	r0
    3db8:	0f 90       	pop	r0
    3dba:	c0 e0       	ldi	r28, 0x00	; 0
    3dbc:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3dbe:	36 eb       	ldi	r19, 0xB6	; 182
    3dc0:	63 2e       	mov	r6, r19
    3dc2:	31 e0       	ldi	r19, 0x01	; 1
    3dc4:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    3dc6:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3dc8:	c6 01       	movw	r24, r12
    3dca:	dc 2c       	mov	r13, r12
    3dcc:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3dce:	c5 01       	movw	r24, r10
    3dd0:	ba 2c       	mov	r11, r10
    3dd2:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3dd4:	d8 01       	movw	r26, r16
    3dd6:	12 96       	adiw	r26, 0x02	; 2
    3dd8:	ed 90       	ld	r14, X+
    3dda:	fc 90       	ld	r15, X
    3ddc:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3dde:	00 d0       	rcall	.+0      	; 0x3de0 <dump_stack_info+0x116>
    3de0:	00 d0       	rcall	.+0      	; 0x3de2 <dump_stack_info+0x118>
    3de2:	00 d0       	rcall	.+0      	; 0x3de4 <dump_stack_info+0x11a>
    3de4:	ed b7       	in	r30, 0x3d	; 61
    3de6:	fe b7       	in	r31, 0x3e	; 62
    3de8:	31 96       	adiw	r30, 0x01	; 1
    3dea:	ad b7       	in	r26, 0x3d	; 61
    3dec:	be b7       	in	r27, 0x3e	; 62
    3dee:	12 96       	adiw	r26, 0x02	; 2
    3df0:	7c 92       	st	X, r7
    3df2:	6e 92       	st	-X, r6
    3df4:	11 97       	sbiw	r26, 0x01	; 1
    3df6:	d3 83       	std	Z+3, r29	; 0x03
    3df8:	c2 83       	std	Z+2, r28	; 0x02
    3dfa:	f5 82       	std	Z+5, r15	; 0x05
    3dfc:	e4 82       	std	Z+4, r14	; 0x04
    3dfe:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
        printf( "canary = %x ",*stkc );
    3e02:	0f 90       	pop	r0
    3e04:	0f 90       	pop	r0
    3e06:	ed b7       	in	r30, 0x3d	; 61
    3e08:	fe b7       	in	r31, 0x3e	; 62
    3e0a:	31 96       	adiw	r30, 0x01	; 1
    3e0c:	ad b7       	in	r26, 0x3d	; 61
    3e0e:	be b7       	in	r27, 0x3e	; 62
    3e10:	11 96       	adiw	r26, 0x01	; 1
    3e12:	8c 92       	st	X, r8
    3e14:	11 97       	sbiw	r26, 0x01	; 1
    3e16:	12 96       	adiw	r26, 0x02	; 2
    3e18:	9c 92       	st	X, r9
    3e1a:	d7 01       	movw	r26, r14
    3e1c:	8c 91       	ld	r24, X
    3e1e:	82 83       	std	Z+2, r24	; 0x02
    3e20:	13 82       	std	Z+3, r1	; 0x03
    3e22:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3e26:	ed b7       	in	r30, 0x3d	; 61
    3e28:	fe b7       	in	r31, 0x3e	; 62
    3e2a:	d1 82       	std	Z+1, r13	; 0x01
    3e2c:	c2 82       	std	Z+2, r12	; 0x02
    3e2e:	d8 01       	movw	r26, r16
    3e30:	8d 91       	ld	r24, X+
    3e32:	9c 91       	ld	r25, X
    3e34:	94 83       	std	Z+4, r25	; 0x04
    3e36:	83 83       	std	Z+3, r24	; 0x03
    3e38:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3e3c:	ed b7       	in	r30, 0x3d	; 61
    3e3e:	fe b7       	in	r31, 0x3e	; 62
    3e40:	b1 82       	std	Z+1, r11	; 0x01
    3e42:	a2 82       	std	Z+2, r10	; 0x02
    3e44:	ce 01       	movw	r24, r28
    3e46:	25 e0       	ldi	r18, 0x05	; 5
    3e48:	88 0f       	add	r24, r24
    3e4a:	99 1f       	adc	r25, r25
    3e4c:	2a 95       	dec	r18
    3e4e:	e1 f7       	brne	.-8      	; 0x3e48 <dump_stack_info+0x17e>
    3e50:	8c 0f       	add	r24, r28
    3e52:	9d 1f       	adc	r25, r29
    3e54:	8e 53       	subi	r24, 0x3E	; 62
    3e56:	99 4f       	sbci	r25, 0xF9	; 249
    3e58:	94 83       	std	Z+4, r25	; 0x04
    3e5a:	83 83       	std	Z+3, r24	; 0x03
    3e5c:	0e 94 47 4a 	call	0x948e	; 0x948e <printf>
    3e60:	21 96       	adiw	r28, 0x01	; 1
    3e62:	0f 5d       	subi	r16, 0xDF	; 223
    3e64:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3e66:	0f 90       	pop	r0
    3e68:	0f 90       	pop	r0
    3e6a:	0f 90       	pop	r0
    3e6c:	0f 90       	pop	r0
    3e6e:	c5 30       	cpi	r28, 0x05	; 5
    3e70:	d1 05       	cpc	r29, r1
    3e72:	09 f0       	breq	.+2      	; 0x3e76 <dump_stack_info+0x1ac>
    3e74:	af cf       	rjmp	.-162    	; 0x3dd4 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3e76:	df 91       	pop	r29
    3e78:	cf 91       	pop	r28
    3e7a:	1f 91       	pop	r17
    3e7c:	0f 91       	pop	r16
    3e7e:	ff 90       	pop	r15
    3e80:	ef 90       	pop	r14
    3e82:	df 90       	pop	r13
    3e84:	cf 90       	pop	r12
    3e86:	bf 90       	pop	r11
    3e88:	af 90       	pop	r10
    3e8a:	9f 90       	pop	r9
    3e8c:	8f 90       	pop	r8
    3e8e:	7f 90       	pop	r7
    3e90:	6f 90       	pop	r6
    3e92:	08 95       	ret

00003e94 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3e94:	cf 93       	push	r28
    3e96:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3e98:	e0 91 7d 07 	lds	r30, 0x077D
    3e9c:	f0 91 7e 07 	lds	r31, 0x077E
    3ea0:	c2 81       	ldd	r28, Z+2	; 0x02
    3ea2:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3ea4:	88 81       	ld	r24, Y
    3ea6:	85 35       	cpi	r24, 0x55	; 85
    3ea8:	39 f0       	breq	.+14     	; 0x3eb8 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3eaa:	0e 94 65 1e 	call	0x3cca	; 0x3cca <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3eae:	81 e0       	ldi	r24, 0x01	; 1
    3eb0:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3eb4:	85 e5       	ldi	r24, 0x55	; 85
    3eb6:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3eb8:	e0 91 7d 07 	lds	r30, 0x077D
    3ebc:	f0 91 7e 07 	lds	r31, 0x077E
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3ec0:	80 81       	ld	r24, Z
    3ec2:	91 81       	ldd	r25, Z+1	; 0x01
    3ec4:	21 e1       	ldi	r18, 0x11	; 17
    3ec6:	80 30       	cpi	r24, 0x00	; 0
    3ec8:	92 07       	cpc	r25, r18
    3eca:	28 f0       	brcs	.+10     	; 0x3ed6 <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3ecc:	0e 94 65 1e 	call	0x3cca	; 0x3cca <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3ed0:	82 e1       	ldi	r24, 0x12	; 18
    3ed2:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <nrk_error_add>




#endif
}
    3ed6:	df 91       	pop	r29
    3ed8:	cf 91       	pop	r28
    3eda:	08 95       	ret

00003edc <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3edc:	99 27       	eor	r25, r25
    3ede:	87 fd       	sbrc	r24, 7
    3ee0:	90 95       	com	r25
    3ee2:	fc 01       	movw	r30, r24
    3ee4:	75 e0       	ldi	r23, 0x05	; 5
    3ee6:	ee 0f       	add	r30, r30
    3ee8:	ff 1f       	adc	r31, r31
    3eea:	7a 95       	dec	r23
    3eec:	e1 f7       	brne	.-8      	; 0x3ee6 <nrk_stack_check_pid+0xa>
    3eee:	e8 0f       	add	r30, r24
    3ef0:	f9 1f       	adc	r31, r25
    3ef2:	ee 53       	subi	r30, 0x3E	; 62
    3ef4:	f9 4f       	sbci	r31, 0xF9	; 249
    3ef6:	a2 81       	ldd	r26, Z+2	; 0x02
    3ef8:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3efa:	8c 91       	ld	r24, X
    3efc:	85 35       	cpi	r24, 0x55	; 85
    3efe:	19 f0       	breq	.+6      	; 0x3f06 <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    3f00:	85 e5       	ldi	r24, 0x55	; 85
    3f02:	8c 93       	st	X, r24
    3f04:	09 c0       	rjmp	.+18     	; 0x3f18 <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3f06:	80 81       	ld	r24, Z
    3f08:	91 81       	ldd	r25, Z+1	; 0x01
    3f0a:	21 e1       	ldi	r18, 0x11	; 17
    3f0c:	80 30       	cpi	r24, 0x00	; 0
    3f0e:	92 07       	cpc	r25, r18
    3f10:	28 f0       	brcs	.+10     	; 0x3f1c <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3f12:	82 e1       	ldi	r24, 0x12	; 18
    3f14:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <nrk_error_add>
        return NRK_ERROR;
    3f18:	8f ef       	ldi	r24, 0xFF	; 255
    3f1a:	08 95       	ret
    }
#endif
    return NRK_OK;
    3f1c:	81 e0       	ldi	r24, 0x01	; 1
}
    3f1e:	08 95       	ret

00003f20 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3f20:	60 91 40 04 	lds	r22, 0x0440
    3f24:	70 91 41 04 	lds	r23, 0x0441
    3f28:	80 91 42 04 	lds	r24, 0x0442
    3f2c:	90 91 43 04 	lds	r25, 0x0443
    3f30:	e0 e0       	ldi	r30, 0x00	; 0
    3f32:	f0 e0       	ldi	r31, 0x00	; 0
    3f34:	9b 01       	movw	r18, r22
    3f36:	ac 01       	movw	r20, r24
    3f38:	0e 2e       	mov	r0, r30
    3f3a:	04 c0       	rjmp	.+8      	; 0x3f44 <nrk_signal_create+0x24>
    3f3c:	56 95       	lsr	r21
    3f3e:	47 95       	ror	r20
    3f40:	37 95       	ror	r19
    3f42:	27 95       	ror	r18
    3f44:	0a 94       	dec	r0
    3f46:	d2 f7       	brpl	.-12     	; 0x3f3c <nrk_signal_create+0x1c>
    3f48:	20 fd       	sbrc	r18, 0
    3f4a:	1a c0       	rjmp	.+52     	; 0x3f80 <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    3f4c:	21 e0       	ldi	r18, 0x01	; 1
    3f4e:	30 e0       	ldi	r19, 0x00	; 0
    3f50:	40 e0       	ldi	r20, 0x00	; 0
    3f52:	50 e0       	ldi	r21, 0x00	; 0
    3f54:	0e 2e       	mov	r0, r30
    3f56:	04 c0       	rjmp	.+8      	; 0x3f60 <nrk_signal_create+0x40>
    3f58:	22 0f       	add	r18, r18
    3f5a:	33 1f       	adc	r19, r19
    3f5c:	44 1f       	adc	r20, r20
    3f5e:	55 1f       	adc	r21, r21
    3f60:	0a 94       	dec	r0
    3f62:	d2 f7       	brpl	.-12     	; 0x3f58 <nrk_signal_create+0x38>
    3f64:	26 2b       	or	r18, r22
    3f66:	37 2b       	or	r19, r23
    3f68:	48 2b       	or	r20, r24
    3f6a:	59 2b       	or	r21, r25
    3f6c:	20 93 40 04 	sts	0x0440, r18
    3f70:	30 93 41 04 	sts	0x0441, r19
    3f74:	40 93 42 04 	sts	0x0442, r20
    3f78:	50 93 43 04 	sts	0x0443, r21
			return i;
    3f7c:	8e 2f       	mov	r24, r30
    3f7e:	08 95       	ret
    3f80:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3f82:	e0 32       	cpi	r30, 0x20	; 32
    3f84:	f1 05       	cpc	r31, r1
    3f86:	b1 f6       	brne	.-84     	; 0x3f34 <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3f88:	8f ef       	ldi	r24, 0xFF	; 255


}
    3f8a:	08 95       	ret

00003f8c <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3f8c:	e0 91 7d 07 	lds	r30, 0x077D
    3f90:	f0 91 7e 07 	lds	r31, 0x077E


}

uint32_t nrk_signal_get_registered_mask()
{
    3f94:	65 85       	ldd	r22, Z+13	; 0x0d
    3f96:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    3f98:	87 85       	ldd	r24, Z+15	; 0x0f
    3f9a:	90 89       	ldd	r25, Z+16	; 0x10
    3f9c:	08 95       	ret

00003f9e <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3f9e:	df 92       	push	r13
    3fa0:	ef 92       	push	r14
    3fa2:	ff 92       	push	r15
    3fa4:	0f 93       	push	r16
    3fa6:	1f 93       	push	r17
    3fa8:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3faa:	81 e0       	ldi	r24, 0x01	; 1
    3fac:	e8 2e       	mov	r14, r24
    3fae:	f1 2c       	mov	r15, r1
    3fb0:	01 2d       	mov	r16, r1
    3fb2:	11 2d       	mov	r17, r1
    3fb4:	0d 2c       	mov	r0, r13
    3fb6:	04 c0       	rjmp	.+8      	; 0x3fc0 <nrk_signal_delete+0x22>
    3fb8:	ee 0c       	add	r14, r14
    3fba:	ff 1c       	adc	r15, r15
    3fbc:	00 1f       	adc	r16, r16
    3fbe:	11 1f       	adc	r17, r17
    3fc0:	0a 94       	dec	r0
    3fc2:	d2 f7       	brpl	.-12     	; 0x3fb8 <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3fc4:	80 91 40 04 	lds	r24, 0x0440
    3fc8:	90 91 41 04 	lds	r25, 0x0441
    3fcc:	a0 91 42 04 	lds	r26, 0x0442
    3fd0:	b0 91 43 04 	lds	r27, 0x0443
    3fd4:	8e 21       	and	r24, r14
    3fd6:	9f 21       	and	r25, r15
    3fd8:	a0 23       	and	r26, r16
    3fda:	b1 23       	and	r27, r17
    3fdc:	00 97       	sbiw	r24, 0x00	; 0
    3fde:	a1 05       	cpc	r26, r1
    3fe0:	b1 05       	cpc	r27, r1
    3fe2:	09 f4       	brne	.+2      	; 0x3fe6 <nrk_signal_delete+0x48>
    3fe4:	5d c0       	rjmp	.+186    	; 0x40a0 <nrk_signal_delete+0x102>

	nrk_int_disable();
    3fe6:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    3fea:	e9 ec       	ldi	r30, 0xC9	; 201
    3fec:	f6 e0       	ldi	r31, 0x06	; 6
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3fee:	a8 01       	movw	r20, r16
    3ff0:	97 01       	movw	r18, r14
    3ff2:	20 95       	com	r18
    3ff4:	30 95       	com	r19
    3ff6:	40 95       	com	r20
    3ff8:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3ffa:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3ffc:	81 81       	ldd	r24, Z+1	; 0x01
    3ffe:	8f 3f       	cpi	r24, 0xFF	; 255
    4000:	39 f1       	breq	.+78     	; 0x4050 <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    4002:	86 81       	ldd	r24, Z+6	; 0x06
    4004:	97 81       	ldd	r25, Z+7	; 0x07
    4006:	a0 85       	ldd	r26, Z+8	; 0x08
    4008:	b1 85       	ldd	r27, Z+9	; 0x09
    400a:	8e 15       	cp	r24, r14
    400c:	9f 05       	cpc	r25, r15
    400e:	a0 07       	cpc	r26, r16
    4010:	b1 07       	cpc	r27, r17
    4012:	31 f4       	brne	.+12     	; 0x4020 <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    4014:	12 86       	std	Z+10, r1	; 0x0a
    4016:	13 86       	std	Z+11, r1	; 0x0b
    4018:	14 86       	std	Z+12, r1	; 0x0c
    401a:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    401c:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    401e:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4020:	86 81       	ldd	r24, Z+6	; 0x06
    4022:	97 81       	ldd	r25, Z+7	; 0x07
    4024:	a0 85       	ldd	r26, Z+8	; 0x08
    4026:	b1 85       	ldd	r27, Z+9	; 0x09
    4028:	82 23       	and	r24, r18
    402a:	93 23       	and	r25, r19
    402c:	a4 23       	and	r26, r20
    402e:	b5 23       	and	r27, r21
    4030:	86 83       	std	Z+6, r24	; 0x06
    4032:	97 83       	std	Z+7, r25	; 0x07
    4034:	a0 87       	std	Z+8, r26	; 0x08
    4036:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    4038:	82 85       	ldd	r24, Z+10	; 0x0a
    403a:	93 85       	ldd	r25, Z+11	; 0x0b
    403c:	a4 85       	ldd	r26, Z+12	; 0x0c
    403e:	b5 85       	ldd	r27, Z+13	; 0x0d
    4040:	82 23       	and	r24, r18
    4042:	93 23       	and	r25, r19
    4044:	a4 23       	and	r26, r20
    4046:	b5 23       	and	r27, r21
    4048:	82 87       	std	Z+10, r24	; 0x0a
    404a:	93 87       	std	Z+11, r25	; 0x0b
    404c:	a4 87       	std	Z+12, r26	; 0x0c
    404e:	b5 87       	std	Z+13, r27	; 0x0d
    4050:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4052:	87 e0       	ldi	r24, 0x07	; 7
    4054:	ee 36       	cpi	r30, 0x6E	; 110
    4056:	f8 07       	cpc	r31, r24
    4058:	89 f6       	brne	.-94     	; 0x3ffc <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    405a:	2e ef       	ldi	r18, 0xFE	; 254
    405c:	3f ef       	ldi	r19, 0xFF	; 255
    405e:	4f ef       	ldi	r20, 0xFF	; 255
    4060:	5f ef       	ldi	r21, 0xFF	; 255
    4062:	04 c0       	rjmp	.+8      	; 0x406c <nrk_signal_delete+0xce>
    4064:	22 0f       	add	r18, r18
    4066:	33 1f       	adc	r19, r19
    4068:	44 1f       	adc	r20, r20
    406a:	55 1f       	adc	r21, r21
    406c:	da 94       	dec	r13
    406e:	d2 f7       	brpl	.-12     	; 0x4064 <nrk_signal_delete+0xc6>
    4070:	80 91 40 04 	lds	r24, 0x0440
    4074:	90 91 41 04 	lds	r25, 0x0441
    4078:	a0 91 42 04 	lds	r26, 0x0442
    407c:	b0 91 43 04 	lds	r27, 0x0443
    4080:	82 23       	and	r24, r18
    4082:	93 23       	and	r25, r19
    4084:	a4 23       	and	r26, r20
    4086:	b5 23       	and	r27, r21
    4088:	80 93 40 04 	sts	0x0440, r24
    408c:	90 93 41 04 	sts	0x0441, r25
    4090:	a0 93 42 04 	sts	0x0442, r26
    4094:	b0 93 43 04 	sts	0x0443, r27
	nrk_int_enable();
    4098:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>

	return NRK_OK;
    409c:	81 e0       	ldi	r24, 0x01	; 1
    409e:	01 c0       	rjmp	.+2      	; 0x40a2 <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    40a0:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    40a2:	1f 91       	pop	r17
    40a4:	0f 91       	pop	r16
    40a6:	ff 90       	pop	r15
    40a8:	ef 90       	pop	r14
    40aa:	df 90       	pop	r13
    40ac:	08 95       	ret

000040ae <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    40ae:	ef 92       	push	r14
    40b0:	ff 92       	push	r15
    40b2:	0f 93       	push	r16
    40b4:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    40b6:	21 e0       	ldi	r18, 0x01	; 1
    40b8:	30 e0       	ldi	r19, 0x00	; 0
    40ba:	40 e0       	ldi	r20, 0x00	; 0
    40bc:	50 e0       	ldi	r21, 0x00	; 0
    40be:	04 c0       	rjmp	.+8      	; 0x40c8 <nrk_signal_unregister+0x1a>
    40c0:	22 0f       	add	r18, r18
    40c2:	33 1f       	adc	r19, r19
    40c4:	44 1f       	adc	r20, r20
    40c6:	55 1f       	adc	r21, r21
    40c8:	8a 95       	dec	r24
    40ca:	d2 f7       	brpl	.-12     	; 0x40c0 <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    40cc:	e0 91 7d 07 	lds	r30, 0x077D
    40d0:	f0 91 7e 07 	lds	r31, 0x077E
    40d4:	85 85       	ldd	r24, Z+13	; 0x0d
    40d6:	96 85       	ldd	r25, Z+14	; 0x0e
    40d8:	a7 85       	ldd	r26, Z+15	; 0x0f
    40da:	b0 89       	ldd	r27, Z+16	; 0x10
    40dc:	79 01       	movw	r14, r18
    40de:	8a 01       	movw	r16, r20
    40e0:	e8 22       	and	r14, r24
    40e2:	f9 22       	and	r15, r25
    40e4:	0a 23       	and	r16, r26
    40e6:	1b 23       	and	r17, r27
    40e8:	e1 14       	cp	r14, r1
    40ea:	f1 04       	cpc	r15, r1
    40ec:	01 05       	cpc	r16, r1
    40ee:	11 05       	cpc	r17, r1
    40f0:	d1 f0       	breq	.+52     	; 0x4126 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    40f2:	20 95       	com	r18
    40f4:	30 95       	com	r19
    40f6:	40 95       	com	r20
    40f8:	50 95       	com	r21
    40fa:	82 23       	and	r24, r18
    40fc:	93 23       	and	r25, r19
    40fe:	a4 23       	and	r26, r20
    4100:	b5 23       	and	r27, r21
    4102:	85 87       	std	Z+13, r24	; 0x0d
    4104:	96 87       	std	Z+14, r25	; 0x0e
    4106:	a7 87       	std	Z+15, r26	; 0x0f
    4108:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    410a:	81 89       	ldd	r24, Z+17	; 0x11
    410c:	92 89       	ldd	r25, Z+18	; 0x12
    410e:	a3 89       	ldd	r26, Z+19	; 0x13
    4110:	b4 89       	ldd	r27, Z+20	; 0x14
    4112:	82 23       	and	r24, r18
    4114:	93 23       	and	r25, r19
    4116:	a4 23       	and	r26, r20
    4118:	b5 23       	and	r27, r21
    411a:	81 8b       	std	Z+17, r24	; 0x11
    411c:	92 8b       	std	Z+18, r25	; 0x12
    411e:	a3 8b       	std	Z+19, r26	; 0x13
    4120:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    4122:	81 e0       	ldi	r24, 0x01	; 1
    4124:	01 c0       	rjmp	.+2      	; 0x4128 <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    4126:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    4128:	1f 91       	pop	r17
    412a:	0f 91       	pop	r16
    412c:	ff 90       	pop	r15
    412e:	ef 90       	pop	r14
    4130:	08 95       	ret

00004132 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    4132:	20 91 40 04 	lds	r18, 0x0440
    4136:	30 91 41 04 	lds	r19, 0x0441
    413a:	40 91 42 04 	lds	r20, 0x0442
    413e:	50 91 43 04 	lds	r21, 0x0443
    4142:	08 2e       	mov	r0, r24
    4144:	04 c0       	rjmp	.+8      	; 0x414e <nrk_signal_register+0x1c>
    4146:	56 95       	lsr	r21
    4148:	47 95       	ror	r20
    414a:	37 95       	ror	r19
    414c:	27 95       	ror	r18
    414e:	0a 94       	dec	r0
    4150:	d2 f7       	brpl	.-12     	; 0x4146 <nrk_signal_register+0x14>
    4152:	21 70       	andi	r18, 0x01	; 1
    4154:	30 70       	andi	r19, 0x00	; 0
    4156:	21 15       	cp	r18, r1
    4158:	31 05       	cpc	r19, r1
    415a:	e9 f0       	breq	.+58     	; 0x4196 <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    415c:	e0 91 7d 07 	lds	r30, 0x077D
    4160:	f0 91 7e 07 	lds	r31, 0x077E
    4164:	21 e0       	ldi	r18, 0x01	; 1
    4166:	30 e0       	ldi	r19, 0x00	; 0
    4168:	40 e0       	ldi	r20, 0x00	; 0
    416a:	50 e0       	ldi	r21, 0x00	; 0
    416c:	04 c0       	rjmp	.+8      	; 0x4176 <nrk_signal_register+0x44>
    416e:	22 0f       	add	r18, r18
    4170:	33 1f       	adc	r19, r19
    4172:	44 1f       	adc	r20, r20
    4174:	55 1f       	adc	r21, r21
    4176:	8a 95       	dec	r24
    4178:	d2 f7       	brpl	.-12     	; 0x416e <nrk_signal_register+0x3c>
    417a:	85 85       	ldd	r24, Z+13	; 0x0d
    417c:	96 85       	ldd	r25, Z+14	; 0x0e
    417e:	a7 85       	ldd	r26, Z+15	; 0x0f
    4180:	b0 89       	ldd	r27, Z+16	; 0x10
    4182:	82 2b       	or	r24, r18
    4184:	93 2b       	or	r25, r19
    4186:	a4 2b       	or	r26, r20
    4188:	b5 2b       	or	r27, r21
    418a:	85 87       	std	Z+13, r24	; 0x0d
    418c:	96 87       	std	Z+14, r25	; 0x0e
    418e:	a7 87       	std	Z+15, r26	; 0x0f
    4190:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    4192:	81 e0       	ldi	r24, 0x01	; 1
    4194:	08 95       	ret
	}
            
	return NRK_ERROR;
    4196:	8f ef       	ldi	r24, 0xFF	; 255
}
    4198:	08 95       	ret

0000419a <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    419a:	ef 92       	push	r14
    419c:	ff 92       	push	r15
    419e:	0f 93       	push	r16
    41a0:	1f 93       	push	r17
    41a2:	df 93       	push	r29
    41a4:	cf 93       	push	r28
    41a6:	0f 92       	push	r0
    41a8:	cd b7       	in	r28, 0x3d	; 61
    41aa:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    41ac:	91 e0       	ldi	r25, 0x01	; 1
    41ae:	e9 2e       	mov	r14, r25
    41b0:	f1 2c       	mov	r15, r1
    41b2:	01 2d       	mov	r16, r1
    41b4:	11 2d       	mov	r17, r1
    41b6:	04 c0       	rjmp	.+8      	; 0x41c0 <nrk_event_signal+0x26>
    41b8:	ee 0c       	add	r14, r14
    41ba:	ff 1c       	adc	r15, r15
    41bc:	00 1f       	adc	r16, r16
    41be:	11 1f       	adc	r17, r17
    41c0:	8a 95       	dec	r24
    41c2:	d2 f7       	brpl	.-12     	; 0x41b8 <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    41c4:	80 91 40 04 	lds	r24, 0x0440
    41c8:	90 91 41 04 	lds	r25, 0x0441
    41cc:	a0 91 42 04 	lds	r26, 0x0442
    41d0:	b0 91 43 04 	lds	r27, 0x0443
    41d4:	8e 21       	and	r24, r14
    41d6:	9f 21       	and	r25, r15
    41d8:	a0 23       	and	r26, r16
    41da:	b1 23       	and	r27, r17
    41dc:	00 97       	sbiw	r24, 0x00	; 0
    41de:	a1 05       	cpc	r26, r1
    41e0:	b1 05       	cpc	r27, r1
    41e2:	11 f4       	brne	.+4      	; 0x41e8 <nrk_event_signal+0x4e>
    41e4:	81 e0       	ldi	r24, 0x01	; 1
    41e6:	3f c0       	rjmp	.+126    	; 0x4266 <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    41e8:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    41ec:	e9 ec       	ldi	r30, 0xC9	; 201
    41ee:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    41f0:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    41f2:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    41f4:	80 81       	ld	r24, Z
    41f6:	81 30       	cpi	r24, 0x01	; 1
    41f8:	a9 f4       	brne	.+42     	; 0x4224 <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    41fa:	82 85       	ldd	r24, Z+10	; 0x0a
    41fc:	93 85       	ldd	r25, Z+11	; 0x0b
    41fe:	a4 85       	ldd	r26, Z+12	; 0x0c
    4200:	b5 85       	ldd	r27, Z+13	; 0x0d
    4202:	8e 21       	and	r24, r14
    4204:	9f 21       	and	r25, r15
    4206:	a0 23       	and	r26, r16
    4208:	b1 23       	and	r27, r17
    420a:	00 97       	sbiw	r24, 0x00	; 0
    420c:	a1 05       	cpc	r26, r1
    420e:	b1 05       	cpc	r27, r1
    4210:	49 f0       	breq	.+18     	; 0x4224 <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4212:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4214:	17 86       	std	Z+15, r1	; 0x0f
    4216:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4218:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    421a:	e2 86       	std	Z+10, r14	; 0x0a
    421c:	f3 86       	std	Z+11, r15	; 0x0b
    421e:	04 87       	std	Z+12, r16	; 0x0c
    4220:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    4222:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4224:	80 81       	ld	r24, Z
    4226:	82 30       	cpi	r24, 0x02	; 2
    4228:	91 f4       	brne	.+36     	; 0x424e <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    422a:	82 85       	ldd	r24, Z+10	; 0x0a
    422c:	93 85       	ldd	r25, Z+11	; 0x0b
    422e:	a4 85       	ldd	r26, Z+12	; 0x0c
    4230:	b5 85       	ldd	r27, Z+13	; 0x0d
    4232:	8e 15       	cp	r24, r14
    4234:	9f 05       	cpc	r25, r15
    4236:	a0 07       	cpc	r26, r16
    4238:	b1 07       	cpc	r27, r17
    423a:	49 f4       	brne	.+18     	; 0x424e <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    423c:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    423e:	17 86       	std	Z+15, r1	; 0x0f
    4240:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    4242:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4244:	12 86       	std	Z+10, r1	; 0x0a
    4246:	13 86       	std	Z+11, r1	; 0x0b
    4248:	14 86       	std	Z+12, r1	; 0x0c
    424a:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    424c:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    424e:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4250:	87 e0       	ldi	r24, 0x07	; 7
    4252:	ee 36       	cpi	r30, 0x6E	; 110
    4254:	f8 07       	cpc	r31, r24
    4256:	71 f6       	brne	.-100    	; 0x41f4 <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    4258:	29 83       	std	Y+1, r18	; 0x01
    425a:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
	if(event_occured)
    425e:	29 81       	ldd	r18, Y+1	; 0x01
    4260:	22 23       	and	r18, r18
    4262:	29 f4       	brne	.+10     	; 0x426e <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    4264:	82 e0       	ldi	r24, 0x02	; 2
    4266:	0e 94 23 1c 	call	0x3846	; 0x3846 <_nrk_errno_set>
	return NRK_ERROR;
    426a:	8f ef       	ldi	r24, 0xFF	; 255
    426c:	01 c0       	rjmp	.+2      	; 0x4270 <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    426e:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    4270:	0f 90       	pop	r0
    4272:	cf 91       	pop	r28
    4274:	df 91       	pop	r29
    4276:	1f 91       	pop	r17
    4278:	0f 91       	pop	r16
    427a:	ff 90       	pop	r15
    427c:	ef 90       	pop	r14
    427e:	08 95       	ret

00004280 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    4280:	e0 91 7d 07 	lds	r30, 0x077D
    4284:	f0 91 7e 07 	lds	r31, 0x077E
    4288:	25 85       	ldd	r18, Z+13	; 0x0d
    428a:	36 85       	ldd	r19, Z+14	; 0x0e
    428c:	47 85       	ldd	r20, Z+15	; 0x0f
    428e:	50 89       	ldd	r21, Z+16	; 0x10
    4290:	26 23       	and	r18, r22
    4292:	37 23       	and	r19, r23
    4294:	48 23       	and	r20, r24
    4296:	59 23       	and	r21, r25
    4298:	21 15       	cp	r18, r1
    429a:	31 05       	cpc	r19, r1
    429c:	41 05       	cpc	r20, r1
    429e:	51 05       	cpc	r21, r1
    42a0:	21 f1       	breq	.+72     	; 0x42ea <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    42a2:	61 8b       	std	Z+17, r22	; 0x11
    42a4:	72 8b       	std	Z+18, r23	; 0x12
    42a6:	83 8b       	std	Z+19, r24	; 0x13
    42a8:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    42aa:	21 e0       	ldi	r18, 0x01	; 1
    42ac:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    42ae:	00 90 6d 07 	lds	r0, 0x076D
    42b2:	04 c0       	rjmp	.+8      	; 0x42bc <nrk_event_wait+0x3c>
    42b4:	96 95       	lsr	r25
    42b6:	87 95       	ror	r24
    42b8:	77 95       	ror	r23
    42ba:	67 95       	ror	r22
    42bc:	0a 94       	dec	r0
    42be:	d2 f7       	brpl	.-12     	; 0x42b4 <nrk_event_wait+0x34>
    42c0:	61 70       	andi	r22, 0x01	; 1
    42c2:	70 70       	andi	r23, 0x00	; 0
    42c4:	61 15       	cp	r22, r1
    42c6:	71 05       	cpc	r23, r1
    42c8:	19 f0       	breq	.+6      	; 0x42d0 <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    42ca:	0e 94 69 24 	call	0x48d2	; 0x48d2 <nrk_wait_until_nw>
    42ce:	04 c0       	rjmp	.+8      	; 0x42d8 <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    42d0:	80 e0       	ldi	r24, 0x00	; 0
    42d2:	90 e0       	ldi	r25, 0x00	; 0
    42d4:	0e 94 90 24 	call	0x4920	; 0x4920 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    42d8:	e0 91 7d 07 	lds	r30, 0x077D
    42dc:	f0 91 7e 07 	lds	r31, 0x077E
    42e0:	21 89       	ldd	r18, Z+17	; 0x11
    42e2:	32 89       	ldd	r19, Z+18	; 0x12
    42e4:	43 89       	ldd	r20, Z+19	; 0x13
    42e6:	54 89       	ldd	r21, Z+20	; 0x14
    42e8:	03 c0       	rjmp	.+6      	; 0x42f0 <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    42ea:	20 e0       	ldi	r18, 0x00	; 0
    42ec:	30 e0       	ldi	r19, 0x00	; 0
    42ee:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    42f0:	b9 01       	movw	r22, r18
    42f2:	ca 01       	movw	r24, r20
    42f4:	08 95       	ret

000042f6 <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    42f6:	80 e0       	ldi	r24, 0x00	; 0
    42f8:	90 e0       	ldi	r25, 0x00	; 0
    42fa:	08 95       	ret

000042fc <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    42fc:	27 e0       	ldi	r18, 0x07	; 7
    42fe:	89 36       	cpi	r24, 0x69	; 105
    4300:	92 07       	cpc	r25, r18
    4302:	11 f4       	brne	.+4      	; 0x4308 <nrk_get_resource_index+0xc>
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    4304:	80 e0       	ldi	r24, 0x00	; 0
    4306:	08 95       	ret
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    4308:	8f ef       	ldi	r24, 0xFF	; 255
}
    430a:	08 95       	ret

0000430c <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    430c:	0e 94 7e 21 	call	0x42fc	; 0x42fc <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4310:	8f 3f       	cpi	r24, 0xFF	; 255
    4312:	11 f4       	brne	.+4      	; 0x4318 <nrk_sem_delete+0xc>
    4314:	81 e0       	ldi	r24, 0x01	; 1
    4316:	03 c0       	rjmp	.+6      	; 0x431e <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4318:	81 30       	cpi	r24, 0x01	; 1
    431a:	29 f4       	brne	.+10     	; 0x4326 <nrk_sem_delete+0x1a>
    431c:	82 e0       	ldi	r24, 0x02	; 2
    431e:	0e 94 23 1c 	call	0x3846	; 0x3846 <_nrk_errno_set>
    4322:	8f ef       	ldi	r24, 0xFF	; 255
    4324:	08 95       	ret

	nrk_sem_list[id].count=-1;
    4326:	99 27       	eor	r25, r25
    4328:	87 fd       	sbrc	r24, 7
    432a:	90 95       	com	r25
    432c:	fc 01       	movw	r30, r24
    432e:	ee 0f       	add	r30, r30
    4330:	ff 1f       	adc	r31, r31
    4332:	e8 0f       	add	r30, r24
    4334:	f9 1f       	adc	r31, r25
    4336:	e7 59       	subi	r30, 0x97	; 151
    4338:	f8 4f       	sbci	r31, 0xF8	; 248
    433a:	8f ef       	ldi	r24, 0xFF	; 255
    433c:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    433e:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    4340:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    4342:	80 91 7c 07 	lds	r24, 0x077C
    4346:	81 50       	subi	r24, 0x01	; 1
    4348:	80 93 7c 07 	sts	0x077C, r24
return NRK_OK;
    434c:	81 e0       	ldi	r24, 0x01	; 1
}
    434e:	08 95       	ret

00004350 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    4350:	0f 93       	push	r16
    4352:	1f 93       	push	r17
    4354:	df 93       	push	r29
    4356:	cf 93       	push	r28
    4358:	0f 92       	push	r0
    435a:	cd b7       	in	r28, 0x3d	; 61
    435c:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    435e:	0e 94 7e 21 	call	0x42fc	; 0x42fc <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4362:	8f 3f       	cpi	r24, 0xFF	; 255
    4364:	11 f4       	brne	.+4      	; 0x436a <nrk_sem_post+0x1a>
    4366:	81 e0       	ldi	r24, 0x01	; 1
    4368:	03 c0       	rjmp	.+6      	; 0x4370 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    436a:	81 30       	cpi	r24, 0x01	; 1
    436c:	29 f4       	brne	.+10     	; 0x4378 <nrk_sem_post+0x28>
    436e:	82 e0       	ldi	r24, 0x02	; 2
    4370:	0e 94 23 1c 	call	0x3846	; 0x3846 <_nrk_errno_set>
    4374:	8f ef       	ldi	r24, 0xFF	; 255
    4376:	43 c0       	rjmp	.+134    	; 0x43fe <nrk_sem_post+0xae>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    4378:	28 2f       	mov	r18, r24
    437a:	33 27       	eor	r19, r19
    437c:	27 fd       	sbrc	r18, 7
    437e:	30 95       	com	r19
    4380:	89 01       	movw	r16, r18
    4382:	00 0f       	add	r16, r16
    4384:	11 1f       	adc	r17, r17
    4386:	02 0f       	add	r16, r18
    4388:	13 1f       	adc	r17, r19
    438a:	07 59       	subi	r16, 0x97	; 151
    438c:	18 4f       	sbci	r17, 0xF8	; 248
    438e:	d8 01       	movw	r26, r16
    4390:	12 96       	adiw	r26, 0x02	; 2
    4392:	2c 91       	ld	r18, X
    4394:	12 97       	sbiw	r26, 0x02	; 2
    4396:	9c 91       	ld	r25, X
    4398:	29 17       	cp	r18, r25
    439a:	84 f5       	brge	.+96     	; 0x43fc <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    439c:	89 83       	std	Y+1, r24	; 0x01
    439e:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>

		nrk_sem_list[id].value++;
    43a2:	f8 01       	movw	r30, r16
    43a4:	92 81       	ldd	r25, Z+2	; 0x02
    43a6:	9f 5f       	subi	r25, 0xFF	; 255
    43a8:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    43aa:	e0 91 7d 07 	lds	r30, 0x077D
    43ae:	f0 91 7e 07 	lds	r31, 0x077E
    43b2:	14 82       	std	Z+4, r1	; 0x04
    43b4:	e9 ec       	ldi	r30, 0xC9	; 201
    43b6:	f6 e0       	ldi	r31, 0x06	; 6

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    43b8:	89 81       	ldd	r24, Y+1	; 0x01
    43ba:	99 27       	eor	r25, r25
    43bc:	87 fd       	sbrc	r24, 7
    43be:	90 95       	com	r25
    43c0:	a9 2f       	mov	r26, r25
    43c2:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    43c4:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    43c6:	20 81       	ld	r18, Z
    43c8:	22 30       	cpi	r18, 0x02	; 2
    43ca:	89 f4       	brne	.+34     	; 0x43ee <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    43cc:	22 85       	ldd	r18, Z+10	; 0x0a
    43ce:	33 85       	ldd	r19, Z+11	; 0x0b
    43d0:	44 85       	ldd	r20, Z+12	; 0x0c
    43d2:	55 85       	ldd	r21, Z+13	; 0x0d
    43d4:	28 17       	cp	r18, r24
    43d6:	39 07       	cpc	r19, r25
    43d8:	4a 07       	cpc	r20, r26
    43da:	5b 07       	cpc	r21, r27
    43dc:	41 f4       	brne	.+16     	; 0x43ee <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    43de:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    43e0:	17 86       	std	Z+15, r1	; 0x0f
    43e2:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    43e4:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    43e6:	12 86       	std	Z+10, r1	; 0x0a
    43e8:	13 86       	std	Z+11, r1	; 0x0b
    43ea:	14 86       	std	Z+12, r1	; 0x0c
    43ec:	15 86       	std	Z+13, r1	; 0x0d
    43ee:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    43f0:	27 e0       	ldi	r18, 0x07	; 7
    43f2:	ee 36       	cpi	r30, 0x6E	; 110
    43f4:	f2 07       	cpc	r31, r18
    43f6:	39 f7       	brne	.-50     	; 0x43c6 <nrk_sem_post+0x76>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    43f8:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
	}
		
return NRK_OK;
    43fc:	81 e0       	ldi	r24, 0x01	; 1
}
    43fe:	0f 90       	pop	r0
    4400:	cf 91       	pop	r28
    4402:	df 91       	pop	r29
    4404:	1f 91       	pop	r17
    4406:	0f 91       	pop	r16
    4408:	08 95       	ret

0000440a <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    440a:	0f 93       	push	r16
    440c:	1f 93       	push	r17
    440e:	df 93       	push	r29
    4410:	cf 93       	push	r28
    4412:	0f 92       	push	r0
    4414:	cd b7       	in	r28, 0x3d	; 61
    4416:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4418:	0e 94 7e 21 	call	0x42fc	; 0x42fc <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    441c:	8f 3f       	cpi	r24, 0xFF	; 255
    441e:	11 f4       	brne	.+4      	; 0x4424 <nrk_sem_pend+0x1a>
    4420:	81 e0       	ldi	r24, 0x01	; 1
    4422:	03 c0       	rjmp	.+6      	; 0x442a <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4424:	81 30       	cpi	r24, 0x01	; 1
    4426:	29 f4       	brne	.+10     	; 0x4432 <nrk_sem_pend+0x28>
    4428:	82 e0       	ldi	r24, 0x02	; 2
    442a:	0e 94 23 1c 	call	0x3846	; 0x3846 <_nrk_errno_set>
    442e:	8f ef       	ldi	r24, 0xFF	; 255
    4430:	40 c0       	rjmp	.+128    	; 0x44b2 <nrk_sem_pend+0xa8>
	
	nrk_int_disable();
    4432:	89 83       	std	Y+1, r24	; 0x01
    4434:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    4438:	89 81       	ldd	r24, Y+1	; 0x01
    443a:	08 2f       	mov	r16, r24
    443c:	11 27       	eor	r17, r17
    443e:	07 fd       	sbrc	r16, 7
    4440:	10 95       	com	r17
    4442:	f8 01       	movw	r30, r16
    4444:	ee 0f       	add	r30, r30
    4446:	ff 1f       	adc	r31, r31
    4448:	e0 0f       	add	r30, r16
    444a:	f1 1f       	adc	r31, r17
    444c:	e7 59       	subi	r30, 0x97	; 151
    444e:	f8 4f       	sbci	r31, 0xF8	; 248
    4450:	92 81       	ldd	r25, Z+2	; 0x02
    4452:	99 23       	and	r25, r25
    4454:	b1 f4       	brne	.+44     	; 0x4482 <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    4456:	e0 91 7d 07 	lds	r30, 0x077D
    445a:	f0 91 7e 07 	lds	r31, 0x077E
    445e:	97 81       	ldd	r25, Z+7	; 0x07
    4460:	92 60       	ori	r25, 0x02	; 2
    4462:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    4464:	99 27       	eor	r25, r25
    4466:	87 fd       	sbrc	r24, 7
    4468:	90 95       	com	r25
    446a:	a9 2f       	mov	r26, r25
    446c:	b9 2f       	mov	r27, r25
    446e:	81 8b       	std	Z+17, r24	; 0x11
    4470:	92 8b       	std	Z+18, r25	; 0x12
    4472:	a3 8b       	std	Z+19, r26	; 0x13
    4474:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    4476:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    447a:	80 e0       	ldi	r24, 0x00	; 0
    447c:	90 e0       	ldi	r25, 0x00	; 0
    447e:	0e 94 90 24 	call	0x4920	; 0x4920 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    4482:	f8 01       	movw	r30, r16
    4484:	ee 0f       	add	r30, r30
    4486:	ff 1f       	adc	r31, r31
    4488:	e0 0f       	add	r30, r16
    448a:	f1 1f       	adc	r31, r17
    448c:	e7 59       	subi	r30, 0x97	; 151
    448e:	f8 4f       	sbci	r31, 0xF8	; 248
    4490:	82 81       	ldd	r24, Z+2	; 0x02
    4492:	81 50       	subi	r24, 0x01	; 1
    4494:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    4496:	a0 91 7d 07 	lds	r26, 0x077D
    449a:	b0 91 7e 07 	lds	r27, 0x077E
    449e:	81 81       	ldd	r24, Z+1	; 0x01
    44a0:	1b 96       	adiw	r26, 0x0b	; 11
    44a2:	8c 93       	st	X, r24
    44a4:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    44a6:	81 e0       	ldi	r24, 0x01	; 1
    44a8:	14 96       	adiw	r26, 0x04	; 4
    44aa:	8c 93       	st	X, r24
	nrk_int_enable();
    44ac:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>

	return NRK_OK;
    44b0:	81 e0       	ldi	r24, 0x01	; 1
}
    44b2:	0f 90       	pop	r0
    44b4:	cf 91       	pop	r28
    44b6:	df 91       	pop	r29
    44b8:	1f 91       	pop	r17
    44ba:	0f 91       	pop	r16
    44bc:	08 95       	ret

000044be <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    44be:	0e 94 7e 21 	call	0x42fc	; 0x42fc <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    44c2:	8f 3f       	cpi	r24, 0xFF	; 255
    44c4:	11 f4       	brne	.+4      	; 0x44ca <nrk_sem_query+0xc>
    44c6:	81 e0       	ldi	r24, 0x01	; 1
    44c8:	03 c0       	rjmp	.+6      	; 0x44d0 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    44ca:	81 30       	cpi	r24, 0x01	; 1
    44cc:	29 f4       	brne	.+10     	; 0x44d8 <nrk_sem_query+0x1a>
    44ce:	82 e0       	ldi	r24, 0x02	; 2
    44d0:	0e 94 23 1c 	call	0x3846	; 0x3846 <_nrk_errno_set>
    44d4:	8f ef       	ldi	r24, 0xFF	; 255
    44d6:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    44d8:	99 27       	eor	r25, r25
    44da:	87 fd       	sbrc	r24, 7
    44dc:	90 95       	com	r25
    44de:	fc 01       	movw	r30, r24
    44e0:	ee 0f       	add	r30, r30
    44e2:	ff 1f       	adc	r31, r31
    44e4:	e8 0f       	add	r30, r24
    44e6:	f9 1f       	adc	r31, r25
    44e8:	e7 59       	subi	r30, 0x97	; 151
    44ea:	f8 4f       	sbci	r31, 0xF8	; 248
    44ec:	82 81       	ldd	r24, Z+2	; 0x02
}
    44ee:	08 95       	ret

000044f0 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    44f0:	e0 91 72 07 	lds	r30, 0x0772
    44f4:	f0 91 73 07 	lds	r31, 0x0773
}
    44f8:	80 81       	ld	r24, Z
    44fa:	08 95       	ret

000044fc <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    44fc:	e0 91 72 07 	lds	r30, 0x0772
    4500:	f0 91 73 07 	lds	r31, 0x0773
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    4504:	03 c0       	rjmp	.+6      	; 0x450c <nrk_print_readyQ+0x10>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    4506:	03 80       	ldd	r0, Z+3	; 0x03
    4508:	f4 81       	ldd	r31, Z+4	; 0x04
    450a:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    450c:	30 97       	sbiw	r30, 0x00	; 0
    450e:	d9 f7       	brne	.-10     	; 0x4506 <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4510:	08 95       	ret

00004512 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4512:	ef 92       	push	r14
    4514:	ff 92       	push	r15
    4516:	0f 93       	push	r16
    4518:	1f 93       	push	r17
    451a:	cf 93       	push	r28
    451c:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    451e:	e0 91 c0 06 	lds	r30, 0x06C0
    4522:	f0 91 c1 06 	lds	r31, 0x06C1
    4526:	30 97       	sbiw	r30, 0x00	; 0
    4528:	09 f4       	brne	.+2      	; 0x452c <nrk_add_to_readyQ+0x1a>
    452a:	8e c0       	rjmp	.+284    	; 0x4648 <nrk_add_to_readyQ+0x136>
    {
        return;
    }


    NextNode = _head_node;
    452c:	40 91 72 07 	lds	r20, 0x0772
    4530:	50 91 73 07 	lds	r21, 0x0773
    CurNode = _free_node;

    if (_head_node != NULL)
    4534:	41 15       	cp	r20, r1
    4536:	51 05       	cpc	r21, r1
    4538:	09 f4       	brne	.+2      	; 0x453c <nrk_add_to_readyQ+0x2a>
    453a:	4a c0       	rjmp	.+148    	; 0x45d0 <nrk_add_to_readyQ+0xbe>
    453c:	da 01       	movw	r26, r20
    453e:	68 2f       	mov	r22, r24
    4540:	77 27       	eor	r23, r23
    4542:	67 fd       	sbrc	r22, 7
    4544:	70 95       	com	r23
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
    4546:	9b 01       	movw	r18, r22
    4548:	15 e0       	ldi	r17, 0x05	; 5
    454a:	22 0f       	add	r18, r18
    454c:	33 1f       	adc	r19, r19
    454e:	1a 95       	dec	r17
    4550:	e1 f7       	brne	.-8      	; 0x454a <nrk_add_to_readyQ+0x38>
    4552:	26 0f       	add	r18, r22
    4554:	37 1f       	adc	r19, r23
    4556:	2e 53       	subi	r18, 0x3E	; 62
    4558:	39 4f       	sbci	r19, 0xF9	; 249
    455a:	b9 01       	movw	r22, r18
    455c:	6b 5e       	subi	r22, 0xEB	; 235
    455e:	7f 4f       	sbci	r23, 0xFF	; 255

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
    4560:	25 5e       	subi	r18, 0xE5	; 229
    4562:	3f 4f       	sbci	r19, 0xFF	; 255
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
*/

		// Put any new tasks in front of the idle task
	    	if(NextNode->task_ID == 0)
    4564:	0c 91       	ld	r16, X
    4566:	00 23       	and	r16, r16
    4568:	a9 f1       	breq	.+106    	; 0x45d4 <nrk_add_to_readyQ+0xc2>
			break;

		// Both tasks starting for the first time
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
    456a:	10 e0       	ldi	r17, 0x00	; 0
    456c:	78 01       	movw	r14, r16
    456e:	95 e0       	ldi	r25, 0x05	; 5
    4570:	ee 0c       	add	r14, r14
    4572:	ff 1c       	adc	r15, r15
    4574:	9a 95       	dec	r25
    4576:	e1 f7       	brne	.-8      	; 0x4570 <nrk_add_to_readyQ+0x5e>
    4578:	e0 0e       	add	r14, r16
    457a:	f1 1e       	adc	r15, r17
    457c:	c2 ec       	ldi	r28, 0xC2	; 194
    457e:	d6 e0       	ldi	r29, 0x06	; 6
    4580:	ec 0e       	add	r14, r28
    4582:	fd 1e       	adc	r15, r29
    4584:	e7 01       	movw	r28, r14
    4586:	0d 89       	ldd	r16, Y+21	; 0x15
    4588:	1e 89       	ldd	r17, Y+22	; 0x16
    458a:	01 15       	cp	r16, r1
    458c:	11 05       	cpc	r17, r1
    458e:	81 f4       	brne	.+32     	; 0x45b0 <nrk_add_to_readyQ+0x9e>
    4590:	eb 01       	movw	r28, r22
    4592:	08 81       	ld	r16, Y
    4594:	19 81       	ldd	r17, Y+1	; 0x01
    4596:	01 15       	cp	r16, r1
    4598:	11 05       	cpc	r17, r1
    459a:	99 f4       	brne	.+38     	; 0x45c2 <nrk_add_to_readyQ+0xb0>
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
    459c:	e9 01       	movw	r28, r18
    459e:	08 81       	ld	r16, Y
    45a0:	19 81       	ldd	r17, Y+1	; 0x01
    45a2:	e7 01       	movw	r28, r14
    45a4:	eb 8c       	ldd	r14, Y+27	; 0x1b
    45a6:	fc 8c       	ldd	r15, Y+28	; 0x1c
    45a8:	0e 15       	cp	r16, r14
    45aa:	1f 05       	cpc	r17, r15
    45ac:	50 f4       	brcc	.+20     	; 0x45c2 <nrk_add_to_readyQ+0xb0>
    45ae:	12 c0       	rjmp	.+36     	; 0x45d4 <nrk_add_to_readyQ+0xc2>
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
    45b0:	eb 01       	movw	r28, r22
    45b2:	e8 80       	ld	r14, Y
    45b4:	f9 80       	ldd	r15, Y+1	; 0x01
		// Compare both task's period only
		if(nrk_task_TCB[NextNode->task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].next_wakeup == 0 && 
		nrk_task_TCB[task_ID].period < nrk_task_TCB[NextNode->task_ID].period)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
    45b6:	e1 14       	cp	r14, r1
    45b8:	f1 04       	cpc	r15, r1
    45ba:	61 f0       	breq	.+24     	; 0x45d4 <nrk_add_to_readyQ+0xc2>
                nrk_task_TCB[task_ID].next_wakeup == 0 &&
                nrk_task_TCB[task_ID].next_wakeup < nrk_task_TCB[NextNode->task_ID].next_wakeup)
			break;
		else if (nrk_task_TCB[NextNode->task_ID].next_wakeup != 0 &&
		nrk_task_TCB[task_ID].next_wakeup != 0 &&
    45bc:	e0 16       	cp	r14, r16
    45be:	f1 06       	cpc	r15, r17
    45c0:	48 f0       	brcs	.+18     	; 0x45d4 <nrk_add_to_readyQ+0xc2>
		nrk_task_TCB[task_ID].next_wakeup < nrk_task_TCB[NextNode->task_ID].next_wakeup)
			break;

            	NextNode = NextNode->Next;
    45c2:	13 96       	adiw	r26, 0x03	; 3
    45c4:	0d 90       	ld	r0, X+
    45c6:	bc 91       	ld	r27, X
    45c8:	a0 2d       	mov	r26, r0
    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    {
        while (NextNode != NULL)
    45ca:	10 97       	sbiw	r26, 0x00	; 0
    45cc:	59 f6       	brne	.-106    	; 0x4564 <nrk_add_to_readyQ+0x52>
    45ce:	02 c0       	rjmp	.+4      	; 0x45d4 <nrk_add_to_readyQ+0xc2>


    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    45d0:	a0 e0       	ldi	r26, 0x00	; 0
    45d2:	b0 e0       	ldi	r27, 0x00	; 0
            	NextNode = NextNode->Next;
        }
    }


    CurNode->task_ID = task_ID;
    45d4:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    45d6:	c3 81       	ldd	r28, Z+3	; 0x03
    45d8:	d4 81       	ldd	r29, Z+4	; 0x04
    45da:	d0 93 c1 06 	sts	0x06C1, r29
    45de:	c0 93 c0 06 	sts	0x06C0, r28

    if (NextNode == _head_node)
    45e2:	a4 17       	cp	r26, r20
    45e4:	b5 07       	cpc	r27, r21
    45e6:	b1 f4       	brne	.+44     	; 0x4614 <nrk_add_to_readyQ+0x102>
    {
        //at start
        if (_head_node != NULL)
    45e8:	10 97       	sbiw	r26, 0x00	; 0
    45ea:	49 f0       	breq	.+18     	; 0x45fe <nrk_add_to_readyQ+0xec>
        {
            CurNode->Next = _head_node;
    45ec:	b4 83       	std	Z+4, r27	; 0x04
    45ee:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    45f0:	12 82       	std	Z+2, r1	; 0x02
    45f2:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    45f4:	12 96       	adiw	r26, 0x02	; 2
    45f6:	fc 93       	st	X, r31
    45f8:	ee 93       	st	-X, r30
    45fa:	11 97       	sbiw	r26, 0x01	; 1
    45fc:	06 c0       	rjmp	.+12     	; 0x460a <nrk_add_to_readyQ+0xf8>
        }
        else
        {
            CurNode->Next = NULL;
    45fe:	14 82       	std	Z+4, r1	; 0x04
    4600:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4602:	12 82       	std	Z+2, r1	; 0x02
    4604:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4606:	fa 83       	std	Y+2, r31	; 0x02
    4608:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    460a:	f0 93 73 07 	sts	0x0773, r31
    460e:	e0 93 72 07 	sts	0x0772, r30
    4612:	1a c0       	rjmp	.+52     	; 0x4648 <nrk_add_to_readyQ+0x136>
    4614:	11 96       	adiw	r26, 0x01	; 1
    4616:	8d 91       	ld	r24, X+
    4618:	9c 91       	ld	r25, X
    461a:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    461c:	ac 17       	cp	r26, r28
    461e:	bd 07       	cpc	r27, r29
    4620:	59 f0       	breq	.+22     	; 0x4638 <nrk_add_to_readyQ+0x126>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4622:	92 83       	std	Z+2, r25	; 0x02
    4624:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    4626:	b4 83       	std	Z+4, r27	; 0x04
    4628:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    462a:	11 96       	adiw	r26, 0x01	; 1
    462c:	cd 91       	ld	r28, X+
    462e:	dc 91       	ld	r29, X
    4630:	12 97       	sbiw	r26, 0x02	; 2
    4632:	fc 83       	std	Y+4, r31	; 0x04
    4634:	eb 83       	std	Y+3, r30	; 0x03
    4636:	04 c0       	rjmp	.+8      	; 0x4640 <nrk_add_to_readyQ+0x12e>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4638:	14 82       	std	Z+4, r1	; 0x04
    463a:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    463c:	92 83       	std	Z+2, r25	; 0x02
    463e:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4640:	12 96       	adiw	r26, 0x02	; 2
    4642:	fc 93       	st	X, r31
    4644:	ee 93       	st	-X, r30
    4646:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4648:	df 91       	pop	r29
    464a:	cf 91       	pop	r28
    464c:	1f 91       	pop	r17
    464e:	0f 91       	pop	r16
    4650:	ff 90       	pop	r15
    4652:	ef 90       	pop	r14
    4654:	08 95       	ret

00004656 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4656:	cf 93       	push	r28
    4658:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    465a:	e0 91 72 07 	lds	r30, 0x0772
    465e:	f0 91 73 07 	lds	r31, 0x0773
    4662:	30 97       	sbiw	r30, 0x00	; 0
    4664:	09 f4       	brne	.+2      	; 0x4668 <nrk_rem_from_readyQ+0x12>
    4666:	44 c0       	rjmp	.+136    	; 0x46f0 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4668:	99 27       	eor	r25, r25
    466a:	87 fd       	sbrc	r24, 7
    466c:	90 95       	com	r25
    466e:	20 81       	ld	r18, Z
    4670:	30 e0       	ldi	r19, 0x00	; 0
    4672:	28 17       	cp	r18, r24
    4674:	39 07       	cpc	r19, r25
    4676:	81 f4       	brne	.+32     	; 0x4698 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4678:	a3 81       	ldd	r26, Z+3	; 0x03
    467a:	b4 81       	ldd	r27, Z+4	; 0x04
    467c:	b0 93 73 07 	sts	0x0773, r27
    4680:	a0 93 72 07 	sts	0x0772, r26
        _head_node->Prev = NULL;
    4684:	12 96       	adiw	r26, 0x02	; 2
    4686:	1c 92       	st	X, r1
    4688:	1e 92       	st	-X, r1
    468a:	11 97       	sbiw	r26, 0x01	; 1
    468c:	18 c0       	rjmp	.+48     	; 0x46be <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    468e:	03 80       	ldd	r0, Z+3	; 0x03
    4690:	f4 81       	ldd	r31, Z+4	; 0x04
    4692:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    4694:	30 97       	sbiw	r30, 0x00	; 0
    4696:	61 f1       	breq	.+88     	; 0x46f0 <nrk_rem_from_readyQ+0x9a>
    4698:	20 81       	ld	r18, Z
    469a:	30 e0       	ldi	r19, 0x00	; 0
    469c:	28 17       	cp	r18, r24
    469e:	39 07       	cpc	r19, r25
    46a0:	b1 f7       	brne	.-20     	; 0x468e <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    46a2:	c1 81       	ldd	r28, Z+1	; 0x01
    46a4:	d2 81       	ldd	r29, Z+2	; 0x02
    46a6:	83 81       	ldd	r24, Z+3	; 0x03
    46a8:	94 81       	ldd	r25, Z+4	; 0x04
    46aa:	9c 83       	std	Y+4, r25	; 0x04
    46ac:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    46ae:	a3 81       	ldd	r26, Z+3	; 0x03
    46b0:	b4 81       	ldd	r27, Z+4	; 0x04
    46b2:	10 97       	sbiw	r26, 0x00	; 0
    46b4:	21 f0       	breq	.+8      	; 0x46be <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    46b6:	12 96       	adiw	r26, 0x02	; 2
    46b8:	dc 93       	st	X, r29
    46ba:	ce 93       	st	-X, r28
    46bc:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    46be:	a0 91 c0 06 	lds	r26, 0x06C0
    46c2:	b0 91 c1 06 	lds	r27, 0x06C1
    46c6:	10 97       	sbiw	r26, 0x00	; 0
    46c8:	39 f4       	brne	.+14     	; 0x46d8 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    46ca:	f0 93 c1 06 	sts	0x06C1, r31
    46ce:	e0 93 c0 06 	sts	0x06C0, r30
        _free_node->Next = NULL;
    46d2:	14 82       	std	Z+4, r1	; 0x04
    46d4:	13 82       	std	Z+3, r1	; 0x03
    46d6:	0a c0       	rjmp	.+20     	; 0x46ec <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    46d8:	b4 83       	std	Z+4, r27	; 0x04
    46da:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    46dc:	12 96       	adiw	r26, 0x02	; 2
    46de:	fc 93       	st	X, r31
    46e0:	ee 93       	st	-X, r30
    46e2:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    46e4:	f0 93 c1 06 	sts	0x06C1, r31
    46e8:	e0 93 c0 06 	sts	0x06C0, r30
    }
    _free_node->Prev = NULL;
    46ec:	12 82       	std	Z+2, r1	; 0x02
    46ee:	11 82       	std	Z+1, r1	; 0x01
}
    46f0:	df 91       	pop	r29
    46f2:	cf 91       	pop	r28
    46f4:	08 95       	ret

000046f6 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    46f6:	ef 92       	push	r14
    46f8:	ff 92       	push	r15
    46fa:	0f 93       	push	r16
    46fc:	1f 93       	push	r17
    46fe:	cf 93       	push	r28
    4700:	df 93       	push	r29
    4702:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4704:	69 81       	ldd	r22, Y+1	; 0x01
    4706:	7a 81       	ldd	r23, Y+2	; 0x02
    4708:	4b 81       	ldd	r20, Y+3	; 0x03
    470a:	5c 81       	ldd	r21, Y+4	; 0x04
    470c:	8d 81       	ldd	r24, Y+5	; 0x05
    470e:	9e 81       	ldd	r25, Y+6	; 0x06
    4710:	0e 94 c0 2e 	call	0x5d80	; 0x5d80 <nrk_task_stk_init>
    4714:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4716:	8f 81       	ldd	r24, Y+7	; 0x07
    4718:	88 23       	and	r24, r24
    471a:	69 f0       	breq	.+26     	; 0x4736 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    471c:	4b 81       	ldd	r20, Y+3	; 0x03
    471e:	5c 81       	ldd	r21, Y+4	; 0x04
    4720:	ce 01       	movw	r24, r28
    4722:	20 e0       	ldi	r18, 0x00	; 0
    4724:	30 e0       	ldi	r19, 0x00	; 0
    4726:	00 e0       	ldi	r16, 0x00	; 0
    4728:	10 e0       	ldi	r17, 0x00	; 0
    472a:	ee 24       	eor	r14, r14
    472c:	ff 24       	eor	r15, r15
    472e:	0e 94 68 14 	call	0x28d0	; 0x28d0 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4732:	1f 82       	std	Y+7, r1	; 0x07
    4734:	13 c0       	rjmp	.+38     	; 0x475c <nrk_activate_task+0x66>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4736:	88 81       	ld	r24, Y
    4738:	99 27       	eor	r25, r25
    473a:	87 fd       	sbrc	r24, 7
    473c:	90 95       	com	r25
    473e:	fc 01       	movw	r30, r24
    4740:	25 e0       	ldi	r18, 0x05	; 5
    4742:	ee 0f       	add	r30, r30
    4744:	ff 1f       	adc	r31, r31
    4746:	2a 95       	dec	r18
    4748:	e1 f7       	brne	.-8      	; 0x4742 <nrk_activate_task+0x4c>
    474a:	e8 0f       	add	r30, r24
    474c:	f9 1f       	adc	r31, r25
    474e:	ee 53       	subi	r30, 0x3E	; 62
    4750:	f9 4f       	sbci	r31, 0xF9	; 249
    4752:	81 85       	ldd	r24, Z+9	; 0x09
    4754:	83 30       	cpi	r24, 0x03	; 3
    4756:	d1 f4       	brne	.+52     	; 0x478c <nrk_activate_task+0x96>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4758:	71 83       	std	Z+1, r23	; 0x01
    475a:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    475c:	88 81       	ld	r24, Y
    475e:	99 27       	eor	r25, r25
    4760:	87 fd       	sbrc	r24, 7
    4762:	90 95       	com	r25
    4764:	fc 01       	movw	r30, r24
    4766:	05 e0       	ldi	r16, 0x05	; 5
    4768:	ee 0f       	add	r30, r30
    476a:	ff 1f       	adc	r31, r31
    476c:	0a 95       	dec	r16
    476e:	e1 f7       	brne	.-8      	; 0x4768 <nrk_activate_task+0x72>
    4770:	e8 0f       	add	r30, r24
    4772:	f9 1f       	adc	r31, r25
    4774:	ee 53       	subi	r30, 0x3E	; 62
    4776:	f9 4f       	sbci	r31, 0xF9	; 249
    4778:	85 89       	ldd	r24, Z+21	; 0x15
    477a:	96 89       	ldd	r25, Z+22	; 0x16
    477c:	00 97       	sbiw	r24, 0x00	; 0
    477e:	41 f4       	brne	.+16     	; 0x4790 <nrk_activate_task+0x9a>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4780:	82 e0       	ldi	r24, 0x02	; 2
    4782:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4784:	88 81       	ld	r24, Y
    4786:	0e 94 89 22 	call	0x4512	; 0x4512 <nrk_add_to_readyQ>
    478a:	02 c0       	rjmp	.+4      	; 0x4790 <nrk_activate_task+0x9a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    478c:	8f ef       	ldi	r24, 0xFF	; 255
    478e:	01 c0       	rjmp	.+2      	; 0x4792 <nrk_activate_task+0x9c>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    4790:	81 e0       	ldi	r24, 0x01	; 1
}
    4792:	df 91       	pop	r29
    4794:	cf 91       	pop	r28
    4796:	1f 91       	pop	r17
    4798:	0f 91       	pop	r16
    479a:	ff 90       	pop	r15
    479c:	ef 90       	pop	r14
    479e:	08 95       	ret

000047a0 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    47a0:	1f 93       	push	r17
    47a2:	df 93       	push	r29
    47a4:	cf 93       	push	r28
    47a6:	cd b7       	in	r28, 0x3d	; 61
    47a8:	de b7       	in	r29, 0x3e	; 62
    47aa:	28 97       	sbiw	r28, 0x08	; 8
    47ac:	0f b6       	in	r0, 0x3f	; 63
    47ae:	f8 94       	cli
    47b0:	de bf       	out	0x3e, r29	; 62
    47b2:	0f be       	out	0x3f, r0	; 63
    47b4:	cd bf       	out	0x3d, r28	; 61
    47b6:	29 83       	std	Y+1, r18	; 0x01
    47b8:	3a 83       	std	Y+2, r19	; 0x02
    47ba:	4b 83       	std	Y+3, r20	; 0x03
    47bc:	5c 83       	std	Y+4, r21	; 0x04
    47be:	6d 83       	std	Y+5, r22	; 0x05
    47c0:	7e 83       	std	Y+6, r23	; 0x06
    47c2:	8f 83       	std	Y+7, r24	; 0x07
    47c4:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    47c6:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    47ca:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    47ce:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    47d0:	ce 01       	movw	r24, r28
    47d2:	01 96       	adiw	r24, 0x01	; 1
    47d4:	0e 94 44 27 	call	0x4e88	; 0x4e88 <_nrk_time_to_ticks>
    47d8:	9c 01       	movw	r18, r24
    if (nw <= TIME_PAD)
    47da:	83 30       	cpi	r24, 0x03	; 3
    47dc:	91 05       	cpc	r25, r1
    47de:	60 f0       	brcs	.+24     	; 0x47f8 <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    47e0:	e0 91 7d 07 	lds	r30, 0x077D
    47e4:	f0 91 7e 07 	lds	r31, 0x077E
    47e8:	21 0f       	add	r18, r17
    47ea:	31 1d       	adc	r19, r1
    47ec:	36 8b       	std	Z+22, r19	; 0x16
    47ee:	25 8b       	std	Z+21, r18	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    47f0:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>

    return NRK_OK;
    47f4:	81 e0       	ldi	r24, 0x01	; 1
    47f6:	01 c0       	rjmp	.+2      	; 0x47fa <nrk_set_next_wakeup+0x5a>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks (&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    47f8:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    47fa:	28 96       	adiw	r28, 0x08	; 8
    47fc:	0f b6       	in	r0, 0x3f	; 63
    47fe:	f8 94       	cli
    4800:	de bf       	out	0x3e, r29	; 62
    4802:	0f be       	out	0x3f, r0	; 63
    4804:	cd bf       	out	0x3d, r28	; 61
    4806:	cf 91       	pop	r28
    4808:	df 91       	pop	r29
    480a:	1f 91       	pop	r17
    480c:	08 95       	ret

0000480e <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    480e:	0e 94 b5 2e 	call	0x5d6a	; 0x5d6a <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4812:	e0 91 7d 07 	lds	r30, 0x077D
    4816:	f0 91 7e 07 	lds	r31, 0x077E
    481a:	85 81       	ldd	r24, Z+5	; 0x05
    481c:	88 23       	and	r24, r24
    481e:	b9 f7       	brne	.-18     	; 0x480e <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4820:	08 95       	ret

00004822 <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    4822:	ff 92       	push	r15
    4824:	0f 93       	push	r16
    4826:	1f 93       	push	r17
    4828:	df 93       	push	r29
    482a:	cf 93       	push	r28
    482c:	cd b7       	in	r28, 0x3d	; 61
    482e:	de b7       	in	r29, 0x3e	; 62
    4830:	28 97       	sbiw	r28, 0x08	; 8
    4832:	0f b6       	in	r0, 0x3f	; 63
    4834:	f8 94       	cli
    4836:	de bf       	out	0x3e, r29	; 62
    4838:	0f be       	out	0x3f, r0	; 63
    483a:	cd bf       	out	0x3d, r28	; 61
    483c:	29 83       	std	Y+1, r18	; 0x01
    483e:	3a 83       	std	Y+2, r19	; 0x02
    4840:	4b 83       	std	Y+3, r20	; 0x03
    4842:	5c 83       	std	Y+4, r21	; 0x04
    4844:	6d 83       	std	Y+5, r22	; 0x05
    4846:	7e 83       	std	Y+6, r23	; 0x06
    4848:	8f 83       	std	Y+7, r24	; 0x07
    484a:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    484c:	0e 94 4a 1f 	call	0x3e94	; 0x3e94 <nrk_stack_check>

    nrk_int_disable ();
    4850:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4854:	e0 91 7d 07 	lds	r30, 0x077D
    4858:	f0 91 7e 07 	lds	r31, 0x077E
    485c:	81 e0       	ldi	r24, 0x01	; 1
    485e:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    4860:	81 e0       	ldi	r24, 0x01	; 1
    4862:	90 e0       	ldi	r25, 0x00	; 0
    4864:	90 a3       	std	Z+32, r25	; 0x20
    4866:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    4868:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    486c:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    486e:	ce 01       	movw	r24, r28
    4870:	01 96       	adiw	r24, 0x01	; 1
    4872:	0e 94 44 27 	call	0x4e88	; 0x4e88 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4876:	e0 91 7d 07 	lds	r30, 0x077D
    487a:	f0 91 7e 07 	lds	r31, 0x077E
    487e:	0f 2d       	mov	r16, r15
    4880:	10 e0       	ldi	r17, 0x00	; 0
    4882:	98 01       	movw	r18, r16
    4884:	28 0f       	add	r18, r24
    4886:	39 1f       	adc	r19, r25
    4888:	36 8b       	std	Z+22, r19	; 0x16
    488a:	25 8b       	std	Z+21, r18	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    488c:	8f 2d       	mov	r24, r15
    488e:	88 3f       	cpi	r24, 0xF8	; 248
    4890:	78 f4       	brcc	.+30     	; 0x48b0 <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4892:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    4896:	0f 5f       	subi	r16, 0xFF	; 255
    4898:	1f 4f       	sbci	r17, 0xFF	; 255
    489a:	28 2f       	mov	r18, r24
    489c:	30 e0       	ldi	r19, 0x00	; 0
    489e:	02 17       	cp	r16, r18
    48a0:	13 07       	cpc	r17, r19
    48a2:	34 f4       	brge	.+12     	; 0x48b0 <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    48a4:	8f 2d       	mov	r24, r15
    48a6:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    48a8:	80 93 ea 04 	sts	0x04EA, r24
            _nrk_set_next_wakeup (timer);
    48ac:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    48b0:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    48b4:	0e 94 07 24 	call	0x480e	; 0x480e <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48b8:	81 e0       	ldi	r24, 0x01	; 1
    48ba:	28 96       	adiw	r28, 0x08	; 8
    48bc:	0f b6       	in	r0, 0x3f	; 63
    48be:	f8 94       	cli
    48c0:	de bf       	out	0x3e, r29	; 62
    48c2:	0f be       	out	0x3f, r0	; 63
    48c4:	cd bf       	out	0x3d, r28	; 61
    48c6:	cf 91       	pop	r28
    48c8:	df 91       	pop	r29
    48ca:	1f 91       	pop	r17
    48cc:	0f 91       	pop	r16
    48ce:	ff 90       	pop	r15
    48d0:	08 95       	ret

000048d2 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    48d2:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    48d4:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    48d8:	e0 91 7d 07 	lds	r30, 0x077D
    48dc:	f0 91 7e 07 	lds	r31, 0x077E
    48e0:	81 e0       	ldi	r24, 0x01	; 1
    48e2:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    48e4:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    48e6:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    48ea:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    48ec:	88 3f       	cpi	r24, 0xF8	; 248
    48ee:	88 f4       	brcc	.+34     	; 0x4912 <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    48f0:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    48f4:	21 2f       	mov	r18, r17
    48f6:	30 e0       	ldi	r19, 0x00	; 0
    48f8:	2f 5f       	subi	r18, 0xFF	; 255
    48fa:	3f 4f       	sbci	r19, 0xFF	; 255
    48fc:	48 2f       	mov	r20, r24
    48fe:	50 e0       	ldi	r21, 0x00	; 0
    4900:	24 17       	cp	r18, r20
    4902:	35 07       	cpc	r19, r21
    4904:	34 f4       	brge	.+12     	; 0x4912 <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    4906:	81 2f       	mov	r24, r17
    4908:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    490a:	80 93 ea 04 	sts	0x04EA, r24
            _nrk_set_next_wakeup (timer);
    490e:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4912:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4916:	0e 94 07 24 	call	0x480e	; 0x480e <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    491a:	81 e0       	ldi	r24, 0x01	; 1
    491c:	1f 91       	pop	r17
    491e:	08 95       	ret

00004920 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4920:	1f 93       	push	r17
    4922:	cf 93       	push	r28
    4924:	df 93       	push	r29
    4926:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    4928:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    492c:	e0 91 7d 07 	lds	r30, 0x077D
    4930:	f0 91 7e 07 	lds	r31, 0x077E
    4934:	81 e0       	ldi	r24, 0x01	; 1
    4936:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4938:	d6 8b       	std	Z+22, r29	; 0x16
    493a:	c5 8b       	std	Z+21, r28	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    493c:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    4940:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4942:	88 3f       	cpi	r24, 0xF8	; 248
    4944:	88 f4       	brcc	.+34     	; 0x4968 <nrk_wait_until_ticks+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4946:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    494a:	21 2f       	mov	r18, r17
    494c:	30 e0       	ldi	r19, 0x00	; 0
    494e:	2f 5f       	subi	r18, 0xFF	; 255
    4950:	3f 4f       	sbci	r19, 0xFF	; 255
    4952:	48 2f       	mov	r20, r24
    4954:	50 e0       	ldi	r21, 0x00	; 0
    4956:	24 17       	cp	r18, r20
    4958:	35 07       	cpc	r19, r21
    495a:	34 f4       	brge	.+12     	; 0x4968 <nrk_wait_until_ticks+0x48>
        {
            timer += TIME_PAD;
    495c:	81 2f       	mov	r24, r17
    495e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4960:	80 93 ea 04 	sts	0x04EA, r24
            _nrk_set_next_wakeup (timer);
    4964:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4968:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    496c:	0e 94 07 24 	call	0x480e	; 0x480e <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4970:	81 e0       	ldi	r24, 0x01	; 1
    4972:	df 91       	pop	r29
    4974:	cf 91       	pop	r28
    4976:	1f 91       	pop	r17
    4978:	08 95       	ret

0000497a <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    497a:	ef 92       	push	r14
    497c:	ff 92       	push	r15
    497e:	0f 93       	push	r16
    4980:	1f 93       	push	r17
    4982:	df 93       	push	r29
    4984:	cf 93       	push	r28
    4986:	0f 92       	push	r0
    4988:	cd b7       	in	r28, 0x3d	; 61
    498a:	de b7       	in	r29, 0x3e	; 62
    498c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    498e:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4992:	e0 91 7d 07 	lds	r30, 0x077D
    4996:	f0 91 7e 07 	lds	r31, 0x077E
    499a:	81 e0       	ldi	r24, 0x01	; 1
    499c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    499e:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    49a2:	e0 91 7d 07 	lds	r30, 0x077D
    49a6:	f0 91 7e 07 	lds	r31, 0x077E
    49aa:	e8 2e       	mov	r14, r24
    49ac:	ff 24       	eor	r15, r15
    49ae:	0e 0d       	add	r16, r14
    49b0:	1f 1d       	adc	r17, r15
    49b2:	16 8b       	std	Z+22, r17	; 0x16
    49b4:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    49b6:	88 3f       	cpi	r24, 0xF8	; 248
    49b8:	90 f4       	brcc	.+36     	; 0x49de <nrk_wait_ticks+0x64>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    49ba:	89 83       	std	Y+1, r24	; 0x01
    49bc:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    49c0:	08 94       	sec
    49c2:	e1 1c       	adc	r14, r1
    49c4:	f1 1c       	adc	r15, r1
    49c6:	28 2f       	mov	r18, r24
    49c8:	30 e0       	ldi	r19, 0x00	; 0
    49ca:	99 81       	ldd	r25, Y+1	; 0x01
    49cc:	e2 16       	cp	r14, r18
    49ce:	f3 06       	cpc	r15, r19
    49d0:	34 f4       	brge	.+12     	; 0x49de <nrk_wait_ticks+0x64>
        {
            timer += TIME_PAD;
    49d2:	89 2f       	mov	r24, r25
    49d4:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    49d6:	80 93 ea 04 	sts	0x04EA, r24
            _nrk_set_next_wakeup (timer);
    49da:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    49de:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    49e2:	0e 94 07 24 	call	0x480e	; 0x480e <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    49e6:	81 e0       	ldi	r24, 0x01	; 1
    49e8:	0f 90       	pop	r0
    49ea:	cf 91       	pop	r28
    49ec:	df 91       	pop	r29
    49ee:	1f 91       	pop	r17
    49f0:	0f 91       	pop	r16
    49f2:	ff 90       	pop	r15
    49f4:	ef 90       	pop	r14
    49f6:	08 95       	ret

000049f8 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    49f8:	1f 93       	push	r17
    49fa:	cf 93       	push	r28
    49fc:	df 93       	push	r29
    49fe:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4a00:	0e 94 4a 1f 	call	0x3e94	; 0x3e94 <nrk_stack_check>

    if (p == 0)
    4a04:	20 97       	sbiw	r28, 0x00	; 0
    4a06:	11 f4       	brne	.+4      	; 0x4a0c <nrk_wait_until_next_n_periods+0x14>
        p = 1;
    4a08:	c1 e0       	ldi	r28, 0x01	; 1
    4a0a:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4a0c:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4a10:	e0 91 7d 07 	lds	r30, 0x077D
    4a14:	f0 91 7e 07 	lds	r31, 0x077E
    4a18:	81 e0       	ldi	r24, 0x01	; 1
    4a1a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4a1c:	d0 a3       	std	Z+32, r29	; 0x20
    4a1e:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    4a20:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    4a24:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4a26:	88 3f       	cpi	r24, 0xF8	; 248
    4a28:	88 f4       	brcc	.+34     	; 0x4a4c <nrk_wait_until_next_n_periods+0x54>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a2a:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    4a2e:	21 2f       	mov	r18, r17
    4a30:	30 e0       	ldi	r19, 0x00	; 0
    4a32:	2f 5f       	subi	r18, 0xFF	; 255
    4a34:	3f 4f       	sbci	r19, 0xFF	; 255
    4a36:	48 2f       	mov	r20, r24
    4a38:	50 e0       	ldi	r21, 0x00	; 0
    4a3a:	24 17       	cp	r18, r20
    4a3c:	35 07       	cpc	r19, r21
    4a3e:	34 f4       	brge	.+12     	; 0x4a4c <nrk_wait_until_next_n_periods+0x54>
        {
            timer += TIME_PAD;
    4a40:	81 2f       	mov	r24, r17
    4a42:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4a44:	80 93 ea 04 	sts	0x04EA, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4a48:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4a4c:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4a50:	0e 94 07 24 	call	0x480e	; 0x480e <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4a54:	81 e0       	ldi	r24, 0x01	; 1
    4a56:	df 91       	pop	r29
    4a58:	cf 91       	pop	r28
    4a5a:	1f 91       	pop	r17
    4a5c:	08 95       	ret

00004a5e <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4a5e:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4a60:	0e 94 4a 1f 	call	0x3e94	; 0x3e94 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4a64:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4a68:	e0 91 7d 07 	lds	r30, 0x077D
    4a6c:	f0 91 7e 07 	lds	r31, 0x077E
    4a70:	81 e0       	ldi	r24, 0x01	; 1
    4a72:	90 e0       	ldi	r25, 0x00	; 0
    4a74:	90 a3       	std	Z+32, r25	; 0x20
    4a76:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    4a78:	81 e0       	ldi	r24, 0x01	; 1
    4a7a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4a7c:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    4a80:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4a82:	88 3f       	cpi	r24, 0xF8	; 248
    4a84:	88 f4       	brcc	.+34     	; 0x4aa8 <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a86:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    4a8a:	21 2f       	mov	r18, r17
    4a8c:	30 e0       	ldi	r19, 0x00	; 0
    4a8e:	2f 5f       	subi	r18, 0xFF	; 255
    4a90:	3f 4f       	sbci	r19, 0xFF	; 255
    4a92:	48 2f       	mov	r20, r24
    4a94:	50 e0       	ldi	r21, 0x00	; 0
    4a96:	24 17       	cp	r18, r20
    4a98:	35 07       	cpc	r19, r21
    4a9a:	34 f4       	brge	.+12     	; 0x4aa8 <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    4a9c:	81 2f       	mov	r24, r17
    4a9e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4aa0:	80 93 ea 04 	sts	0x04EA, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4aa4:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4aa8:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4aac:	0e 94 07 24 	call	0x480e	; 0x480e <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4ab0:	81 e0       	ldi	r24, 0x01	; 1
    4ab2:	1f 91       	pop	r17
    4ab4:	08 95       	ret

00004ab6 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4ab6:	e0 91 7d 07 	lds	r30, 0x077D
    4aba:	f0 91 7e 07 	lds	r31, 0x077E
    4abe:	80 85       	ldd	r24, Z+8	; 0x08
    4ac0:	0e 94 2b 23 	call	0x4656	; 0x4656 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4ac4:	e0 91 7d 07 	lds	r30, 0x077D
    4ac8:	f0 91 7e 07 	lds	r31, 0x077E
    4acc:	84 e0       	ldi	r24, 0x04	; 4
    4ace:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4ad0:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <nrk_wait_until_next_period>
    return NRK_OK;
}
    4ad4:	81 e0       	ldi	r24, 0x01	; 1
    4ad6:	08 95       	ret

00004ad8 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4ad8:	8f 92       	push	r8
    4ada:	9f 92       	push	r9
    4adc:	af 92       	push	r10
    4ade:	bf 92       	push	r11
    4ae0:	cf 92       	push	r12
    4ae2:	df 92       	push	r13
    4ae4:	ef 92       	push	r14
    4ae6:	ff 92       	push	r15
    4ae8:	0f 93       	push	r16
    4aea:	1f 93       	push	r17
    4aec:	df 93       	push	r29
    4aee:	cf 93       	push	r28
    4af0:	cd b7       	in	r28, 0x3d	; 61
    4af2:	de b7       	in	r29, 0x3e	; 62
    4af4:	60 97       	sbiw	r28, 0x10	; 16
    4af6:	0f b6       	in	r0, 0x3f	; 63
    4af8:	f8 94       	cli
    4afa:	de bf       	out	0x3e, r29	; 62
    4afc:	0f be       	out	0x3f, r0	; 63
    4afe:	cd bf       	out	0x3d, r28	; 61
    4b00:	29 87       	std	Y+9, r18	; 0x09
    4b02:	3a 87       	std	Y+10, r19	; 0x0a
    4b04:	4b 87       	std	Y+11, r20	; 0x0b
    4b06:	5c 87       	std	Y+12, r21	; 0x0c
    4b08:	6d 87       	std	Y+13, r22	; 0x0d
    4b0a:	7e 87       	std	Y+14, r23	; 0x0e
    4b0c:	8f 87       	std	Y+15, r24	; 0x0f
    4b0e:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4b10:	ce 01       	movw	r24, r28
    4b12:	01 96       	adiw	r24, 0x01	; 1
    4b14:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4b18:	ce 01       	movw	r24, r28
    4b1a:	09 96       	adiw	r24, 0x09	; 9
    4b1c:	09 85       	ldd	r16, Y+9	; 0x09
    4b1e:	1a 85       	ldd	r17, Y+10	; 0x0a
    4b20:	2b 85       	ldd	r18, Y+11	; 0x0b
    4b22:	3c 85       	ldd	r19, Y+12	; 0x0c
    4b24:	4d 85       	ldd	r20, Y+13	; 0x0d
    4b26:	5e 85       	ldd	r21, Y+14	; 0x0e
    4b28:	6f 85       	ldd	r22, Y+15	; 0x0f
    4b2a:	78 89       	ldd	r23, Y+16	; 0x10
    4b2c:	89 80       	ldd	r8, Y+1	; 0x01
    4b2e:	9a 80       	ldd	r9, Y+2	; 0x02
    4b30:	ab 80       	ldd	r10, Y+3	; 0x03
    4b32:	bc 80       	ldd	r11, Y+4	; 0x04
    4b34:	cd 80       	ldd	r12, Y+5	; 0x05
    4b36:	de 80       	ldd	r13, Y+6	; 0x06
    4b38:	ef 80       	ldd	r14, Y+7	; 0x07
    4b3a:	f8 84       	ldd	r15, Y+8	; 0x08
    4b3c:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4b40:	8f 3f       	cpi	r24, 0xFF	; 255
    4b42:	61 f0       	breq	.+24     	; 0x4b5c <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4b44:	29 85       	ldd	r18, Y+9	; 0x09
    4b46:	3a 85       	ldd	r19, Y+10	; 0x0a
    4b48:	4b 85       	ldd	r20, Y+11	; 0x0b
    4b4a:	5c 85       	ldd	r21, Y+12	; 0x0c
    4b4c:	6d 85       	ldd	r22, Y+13	; 0x0d
    4b4e:	7e 85       	ldd	r23, Y+14	; 0x0e
    4b50:	8f 85       	ldd	r24, Y+15	; 0x0f
    4b52:	98 89       	ldd	r25, Y+16	; 0x10
    4b54:	0e 94 11 24 	call	0x4822	; 0x4822 <nrk_wait>

    return NRK_OK;
    4b58:	81 e0       	ldi	r24, 0x01	; 1
    4b5a:	01 c0       	rjmp	.+2      	; 0x4b5e <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4b5c:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4b5e:	60 96       	adiw	r28, 0x10	; 16
    4b60:	0f b6       	in	r0, 0x3f	; 63
    4b62:	f8 94       	cli
    4b64:	de bf       	out	0x3e, r29	; 62
    4b66:	0f be       	out	0x3f, r0	; 63
    4b68:	cd bf       	out	0x3d, r28	; 61
    4b6a:	cf 91       	pop	r28
    4b6c:	df 91       	pop	r29
    4b6e:	1f 91       	pop	r17
    4b70:	0f 91       	pop	r16
    4b72:	ff 90       	pop	r15
    4b74:	ef 90       	pop	r14
    4b76:	df 90       	pop	r13
    4b78:	cf 90       	pop	r12
    4b7a:	bf 90       	pop	r11
    4b7c:	af 90       	pop	r10
    4b7e:	9f 90       	pop	r9
    4b80:	8f 90       	pop	r8
    4b82:	08 95       	ret

00004b84 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4b84:	e0 91 7d 07 	lds	r30, 0x077D
    4b88:	f0 91 7e 07 	lds	r31, 0x077E
}
    4b8c:	80 85       	ldd	r24, Z+8	; 0x08
    4b8e:	08 95       	ret

00004b90 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4b90:	ef 92       	push	r14
    4b92:	ff 92       	push	r15
    4b94:	0f 93       	push	r16
    4b96:	1f 93       	push	r17
    4b98:	cf 93       	push	r28
    4b9a:	df 93       	push	r29
    4b9c:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4b9e:	1c 82       	std	Y+4, r1	; 0x04
    4ba0:	1d 82       	std	Y+5, r1	; 0x05
    4ba2:	1e 82       	std	Y+6, r1	; 0x06
    4ba4:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4ba6:	80 91 74 07 	lds	r24, 0x0774
    4baa:	90 91 75 07 	lds	r25, 0x0775
    4bae:	a0 91 76 07 	lds	r26, 0x0776
    4bb2:	b0 91 77 07 	lds	r27, 0x0777
    4bb6:	88 83       	st	Y, r24
    4bb8:	99 83       	std	Y+1, r25	; 0x01
    4bba:	aa 83       	std	Y+2, r26	; 0x02
    4bbc:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    4bbe:	e0 90 78 07 	lds	r14, 0x0778
    4bc2:	f0 90 79 07 	lds	r15, 0x0779
    4bc6:	00 91 7a 07 	lds	r16, 0x077A
    4bca:	10 91 7b 07 	lds	r17, 0x077B
    4bce:	ec 82       	std	Y+4, r14	; 0x04
    4bd0:	fd 82       	std	Y+5, r15	; 0x05
    4bd2:	0e 83       	std	Y+6, r16	; 0x06
    4bd4:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4bd6:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    4bda:	68 2f       	mov	r22, r24
    4bdc:	70 e0       	ldi	r23, 0x00	; 0
    4bde:	80 e0       	ldi	r24, 0x00	; 0
    4be0:	90 e0       	ldi	r25, 0x00	; 0
    4be2:	23 eb       	ldi	r18, 0xB3	; 179
    4be4:	36 ee       	ldi	r19, 0xE6	; 230
    4be6:	4e e0       	ldi	r20, 0x0E	; 14
    4be8:	50 e0       	ldi	r21, 0x00	; 0
    4bea:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    4bee:	6e 0d       	add	r22, r14
    4bf0:	7f 1d       	adc	r23, r15
    4bf2:	80 1f       	adc	r24, r16
    4bf4:	91 1f       	adc	r25, r17
    4bf6:	6c 83       	std	Y+4, r22	; 0x04
    4bf8:	7d 83       	std	Y+5, r23	; 0x05
    4bfa:	8e 83       	std	Y+6, r24	; 0x06
    4bfc:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4bfe:	13 c0       	rjmp	.+38     	; 0x4c26 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4c00:	80 50       	subi	r24, 0x00	; 0
    4c02:	9a 4c       	sbci	r25, 0xCA	; 202
    4c04:	aa 49       	sbci	r26, 0x9A	; 154
    4c06:	bb 43       	sbci	r27, 0x3B	; 59
    4c08:	8c 83       	std	Y+4, r24	; 0x04
    4c0a:	9d 83       	std	Y+5, r25	; 0x05
    4c0c:	ae 83       	std	Y+6, r26	; 0x06
    4c0e:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4c10:	88 81       	ld	r24, Y
    4c12:	99 81       	ldd	r25, Y+1	; 0x01
    4c14:	aa 81       	ldd	r26, Y+2	; 0x02
    4c16:	bb 81       	ldd	r27, Y+3	; 0x03
    4c18:	01 96       	adiw	r24, 0x01	; 1
    4c1a:	a1 1d       	adc	r26, r1
    4c1c:	b1 1d       	adc	r27, r1
    4c1e:	88 83       	st	Y, r24
    4c20:	99 83       	std	Y+1, r25	; 0x01
    4c22:	aa 83       	std	Y+2, r26	; 0x02
    4c24:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4c26:	8c 81       	ldd	r24, Y+4	; 0x04
    4c28:	9d 81       	ldd	r25, Y+5	; 0x05
    4c2a:	ae 81       	ldd	r26, Y+6	; 0x06
    4c2c:	bf 81       	ldd	r27, Y+7	; 0x07
    4c2e:	80 30       	cpi	r24, 0x00	; 0
    4c30:	2a ec       	ldi	r18, 0xCA	; 202
    4c32:	92 07       	cpc	r25, r18
    4c34:	2a e9       	ldi	r18, 0x9A	; 154
    4c36:	a2 07       	cpc	r26, r18
    4c38:	2b e3       	ldi	r18, 0x3B	; 59
    4c3a:	b2 07       	cpc	r27, r18
    4c3c:	08 f7       	brcc	.-62     	; 0x4c00 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    4c3e:	df 91       	pop	r29
    4c40:	cf 91       	pop	r28
    4c42:	1f 91       	pop	r17
    4c44:	0f 91       	pop	r16
    4c46:	ff 90       	pop	r15
    4c48:	ef 90       	pop	r14
    4c4a:	08 95       	ret

00004c4c <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4c4c:	8f 92       	push	r8
    4c4e:	9f 92       	push	r9
    4c50:	af 92       	push	r10
    4c52:	bf 92       	push	r11
    4c54:	cf 92       	push	r12
    4c56:	df 92       	push	r13
    4c58:	ef 92       	push	r14
    4c5a:	ff 92       	push	r15
    4c5c:	0f 93       	push	r16
    4c5e:	1f 93       	push	r17
    4c60:	df 93       	push	r29
    4c62:	cf 93       	push	r28
    4c64:	cd b7       	in	r28, 0x3d	; 61
    4c66:	de b7       	in	r29, 0x3e	; 62
    4c68:	60 97       	sbiw	r28, 0x10	; 16
    4c6a:	0f b6       	in	r0, 0x3f	; 63
    4c6c:	f8 94       	cli
    4c6e:	de bf       	out	0x3e, r29	; 62
    4c70:	0f be       	out	0x3f, r0	; 63
    4c72:	cd bf       	out	0x3d, r28	; 61
    4c74:	fc 01       	movw	r30, r24
    4c76:	09 83       	std	Y+1, r16	; 0x01
    4c78:	1a 83       	std	Y+2, r17	; 0x02
    4c7a:	2b 83       	std	Y+3, r18	; 0x03
    4c7c:	3c 83       	std	Y+4, r19	; 0x04
    4c7e:	4d 83       	std	Y+5, r20	; 0x05
    4c80:	5e 83       	std	Y+6, r21	; 0x06
    4c82:	6f 83       	std	Y+7, r22	; 0x07
    4c84:	78 87       	std	Y+8, r23	; 0x08
    4c86:	89 86       	std	Y+9, r8	; 0x09
    4c88:	9a 86       	std	Y+10, r9	; 0x0a
    4c8a:	ab 86       	std	Y+11, r10	; 0x0b
    4c8c:	bc 86       	std	Y+12, r11	; 0x0c
    4c8e:	cd 86       	std	Y+13, r12	; 0x0d
    4c90:	de 86       	std	Y+14, r13	; 0x0e
    4c92:	ef 86       	std	Y+15, r14	; 0x0f
    4c94:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4c96:	e9 80       	ldd	r14, Y+1	; 0x01
    4c98:	fa 80       	ldd	r15, Y+2	; 0x02
    4c9a:	0b 81       	ldd	r16, Y+3	; 0x03
    4c9c:	1c 81       	ldd	r17, Y+4	; 0x04
    4c9e:	2d 81       	ldd	r18, Y+5	; 0x05
    4ca0:	3e 81       	ldd	r19, Y+6	; 0x06
    4ca2:	4f 81       	ldd	r20, Y+7	; 0x07
    4ca4:	58 85       	ldd	r21, Y+8	; 0x08
    4ca6:	a9 84       	ldd	r10, Y+9	; 0x09
    4ca8:	ba 84       	ldd	r11, Y+10	; 0x0a
    4caa:	cb 84       	ldd	r12, Y+11	; 0x0b
    4cac:	dc 84       	ldd	r13, Y+12	; 0x0c
    4cae:	8d 85       	ldd	r24, Y+13	; 0x0d
    4cb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    4cb2:	af 85       	ldd	r26, Y+15	; 0x0f
    4cb4:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4cb6:	ea 14       	cp	r14, r10
    4cb8:	fb 04       	cpc	r15, r11
    4cba:	0c 05       	cpc	r16, r12
    4cbc:	1d 05       	cpc	r17, r13
    4cbe:	08 f4       	brcc	.+2      	; 0x4cc2 <nrk_time_sub+0x76>
    4cc0:	40 c0       	rjmp	.+128    	; 0x4d42 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    4cc2:	ae 14       	cp	r10, r14
    4cc4:	bf 04       	cpc	r11, r15
    4cc6:	c0 06       	cpc	r12, r16
    4cc8:	d1 06       	cpc	r13, r17
    4cca:	91 f4       	brne	.+36     	; 0x4cf0 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4ccc:	28 17       	cp	r18, r24
    4cce:	39 07       	cpc	r19, r25
    4cd0:	4a 07       	cpc	r20, r26
    4cd2:	5b 07       	cpc	r21, r27
    4cd4:	b0 f1       	brcs	.+108    	; 0x4d42 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4cd6:	28 1b       	sub	r18, r24
    4cd8:	39 0b       	sbc	r19, r25
    4cda:	4a 0b       	sbc	r20, r26
    4cdc:	5b 0b       	sbc	r21, r27
    4cde:	24 83       	std	Z+4, r18	; 0x04
    4ce0:	35 83       	std	Z+5, r19	; 0x05
    4ce2:	46 83       	std	Z+6, r20	; 0x06
    4ce4:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4ce6:	10 82       	st	Z, r1
    4ce8:	11 82       	std	Z+1, r1	; 0x01
    4cea:	12 82       	std	Z+2, r1	; 0x02
    4cec:	13 82       	std	Z+3, r1	; 0x03
    4cee:	27 c0       	rjmp	.+78     	; 0x4d3e <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4cf0:	28 17       	cp	r18, r24
    4cf2:	39 07       	cpc	r19, r25
    4cf4:	4a 07       	cpc	r20, r26
    4cf6:	5b 07       	cpc	r21, r27
    4cf8:	90 f4       	brcc	.+36     	; 0x4d1e <nrk_time_sub+0xd2>
{
	high.secs--;
    4cfa:	08 94       	sec
    4cfc:	e1 08       	sbc	r14, r1
    4cfe:	f1 08       	sbc	r15, r1
    4d00:	01 09       	sbc	r16, r1
    4d02:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4d04:	ea 18       	sub	r14, r10
    4d06:	fb 08       	sbc	r15, r11
    4d08:	0c 09       	sbc	r16, r12
    4d0a:	1d 09       	sbc	r17, r13
    4d0c:	e0 82       	st	Z, r14
    4d0e:	f1 82       	std	Z+1, r15	; 0x01
    4d10:	02 83       	std	Z+2, r16	; 0x02
    4d12:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4d14:	20 50       	subi	r18, 0x00	; 0
    4d16:	36 43       	sbci	r19, 0x36	; 54
    4d18:	45 46       	sbci	r20, 0x65	; 101
    4d1a:	54 4c       	sbci	r21, 0xC4	; 196
    4d1c:	08 c0       	rjmp	.+16     	; 0x4d2e <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4d1e:	ea 18       	sub	r14, r10
    4d20:	fb 08       	sbc	r15, r11
    4d22:	0c 09       	sbc	r16, r12
    4d24:	1d 09       	sbc	r17, r13
    4d26:	e0 82       	st	Z, r14
    4d28:	f1 82       	std	Z+1, r15	; 0x01
    4d2a:	02 83       	std	Z+2, r16	; 0x02
    4d2c:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4d2e:	28 1b       	sub	r18, r24
    4d30:	39 0b       	sbc	r19, r25
    4d32:	4a 0b       	sbc	r20, r26
    4d34:	5b 0b       	sbc	r21, r27
    4d36:	24 83       	std	Z+4, r18	; 0x04
    4d38:	35 83       	std	Z+5, r19	; 0x05
    4d3a:	46 83       	std	Z+6, r20	; 0x06
    4d3c:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    4d3e:	81 e0       	ldi	r24, 0x01	; 1
    4d40:	01 c0       	rjmp	.+2      	; 0x4d44 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4d42:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4d44:	60 96       	adiw	r28, 0x10	; 16
    4d46:	0f b6       	in	r0, 0x3f	; 63
    4d48:	f8 94       	cli
    4d4a:	de bf       	out	0x3e, r29	; 62
    4d4c:	0f be       	out	0x3f, r0	; 63
    4d4e:	cd bf       	out	0x3d, r28	; 61
    4d50:	cf 91       	pop	r28
    4d52:	df 91       	pop	r29
    4d54:	1f 91       	pop	r17
    4d56:	0f 91       	pop	r16
    4d58:	ff 90       	pop	r15
    4d5a:	ef 90       	pop	r14
    4d5c:	df 90       	pop	r13
    4d5e:	cf 90       	pop	r12
    4d60:	bf 90       	pop	r11
    4d62:	af 90       	pop	r10
    4d64:	9f 90       	pop	r9
    4d66:	8f 90       	pop	r8
    4d68:	08 95       	ret

00004d6a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4d6a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4d6c:	14 c0       	rjmp	.+40     	; 0x4d96 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4d6e:	20 50       	subi	r18, 0x00	; 0
    4d70:	3a 4c       	sbci	r19, 0xCA	; 202
    4d72:	4a 49       	sbci	r20, 0x9A	; 154
    4d74:	5b 43       	sbci	r21, 0x3B	; 59
    4d76:	24 83       	std	Z+4, r18	; 0x04
    4d78:	35 83       	std	Z+5, r19	; 0x05
    4d7a:	46 83       	std	Z+6, r20	; 0x06
    4d7c:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    4d7e:	20 81       	ld	r18, Z
    4d80:	31 81       	ldd	r19, Z+1	; 0x01
    4d82:	42 81       	ldd	r20, Z+2	; 0x02
    4d84:	53 81       	ldd	r21, Z+3	; 0x03
    4d86:	2f 5f       	subi	r18, 0xFF	; 255
    4d88:	3f 4f       	sbci	r19, 0xFF	; 255
    4d8a:	4f 4f       	sbci	r20, 0xFF	; 255
    4d8c:	5f 4f       	sbci	r21, 0xFF	; 255
    4d8e:	20 83       	st	Z, r18
    4d90:	31 83       	std	Z+1, r19	; 0x01
    4d92:	42 83       	std	Z+2, r20	; 0x02
    4d94:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4d96:	24 81       	ldd	r18, Z+4	; 0x04
    4d98:	35 81       	ldd	r19, Z+5	; 0x05
    4d9a:	46 81       	ldd	r20, Z+6	; 0x06
    4d9c:	57 81       	ldd	r21, Z+7	; 0x07
    4d9e:	20 30       	cpi	r18, 0x00	; 0
    4da0:	8a ec       	ldi	r24, 0xCA	; 202
    4da2:	38 07       	cpc	r19, r24
    4da4:	8a e9       	ldi	r24, 0x9A	; 154
    4da6:	48 07       	cpc	r20, r24
    4da8:	8b e3       	ldi	r24, 0x3B	; 59
    4daa:	58 07       	cpc	r21, r24
    4dac:	00 f7       	brcc	.-64     	; 0x4d6e <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    4dae:	08 95       	ret

00004db0 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4db0:	8f 92       	push	r8
    4db2:	9f 92       	push	r9
    4db4:	af 92       	push	r10
    4db6:	bf 92       	push	r11
    4db8:	cf 92       	push	r12
    4dba:	df 92       	push	r13
    4dbc:	ef 92       	push	r14
    4dbe:	ff 92       	push	r15
    4dc0:	0f 93       	push	r16
    4dc2:	1f 93       	push	r17
    4dc4:	df 93       	push	r29
    4dc6:	cf 93       	push	r28
    4dc8:	cd b7       	in	r28, 0x3d	; 61
    4dca:	de b7       	in	r29, 0x3e	; 62
    4dcc:	60 97       	sbiw	r28, 0x10	; 16
    4dce:	0f b6       	in	r0, 0x3f	; 63
    4dd0:	f8 94       	cli
    4dd2:	de bf       	out	0x3e, r29	; 62
    4dd4:	0f be       	out	0x3f, r0	; 63
    4dd6:	cd bf       	out	0x3d, r28	; 61
    4dd8:	09 83       	std	Y+1, r16	; 0x01
    4dda:	1a 83       	std	Y+2, r17	; 0x02
    4ddc:	2b 83       	std	Y+3, r18	; 0x03
    4dde:	3c 83       	std	Y+4, r19	; 0x04
    4de0:	4d 83       	std	Y+5, r20	; 0x05
    4de2:	5e 83       	std	Y+6, r21	; 0x06
    4de4:	6f 83       	std	Y+7, r22	; 0x07
    4de6:	78 87       	std	Y+8, r23	; 0x08
    4de8:	89 86       	std	Y+9, r8	; 0x09
    4dea:	9a 86       	std	Y+10, r9	; 0x0a
    4dec:	ab 86       	std	Y+11, r10	; 0x0b
    4dee:	bc 86       	std	Y+12, r11	; 0x0c
    4df0:	cd 86       	std	Y+13, r12	; 0x0d
    4df2:	de 86       	std	Y+14, r13	; 0x0e
    4df4:	ef 86       	std	Y+15, r14	; 0x0f
    4df6:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4df8:	29 85       	ldd	r18, Y+9	; 0x09
    4dfa:	3a 85       	ldd	r19, Y+10	; 0x0a
    4dfc:	4b 85       	ldd	r20, Y+11	; 0x0b
    4dfe:	5c 85       	ldd	r21, Y+12	; 0x0c
    4e00:	e9 80       	ldd	r14, Y+1	; 0x01
    4e02:	fa 80       	ldd	r15, Y+2	; 0x02
    4e04:	0b 81       	ldd	r16, Y+3	; 0x03
    4e06:	1c 81       	ldd	r17, Y+4	; 0x04
    4e08:	2e 0d       	add	r18, r14
    4e0a:	3f 1d       	adc	r19, r15
    4e0c:	40 1f       	adc	r20, r16
    4e0e:	51 1f       	adc	r21, r17
    4e10:	fc 01       	movw	r30, r24
    4e12:	20 83       	st	Z, r18
    4e14:	31 83       	std	Z+1, r19	; 0x01
    4e16:	42 83       	std	Z+2, r20	; 0x02
    4e18:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4e1a:	2d 85       	ldd	r18, Y+13	; 0x0d
    4e1c:	3e 85       	ldd	r19, Y+14	; 0x0e
    4e1e:	4f 85       	ldd	r20, Y+15	; 0x0f
    4e20:	58 89       	ldd	r21, Y+16	; 0x10
    4e22:	ed 80       	ldd	r14, Y+5	; 0x05
    4e24:	fe 80       	ldd	r15, Y+6	; 0x06
    4e26:	0f 81       	ldd	r16, Y+7	; 0x07
    4e28:	18 85       	ldd	r17, Y+8	; 0x08
    4e2a:	2e 0d       	add	r18, r14
    4e2c:	3f 1d       	adc	r19, r15
    4e2e:	40 1f       	adc	r20, r16
    4e30:	51 1f       	adc	r21, r17
    4e32:	24 83       	std	Z+4, r18	; 0x04
    4e34:	35 83       	std	Z+5, r19	; 0x05
    4e36:	46 83       	std	Z+6, r20	; 0x06
    4e38:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    4e3a:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <nrk_time_compact_nanos>
return NRK_OK;
}
    4e3e:	81 e0       	ldi	r24, 0x01	; 1
    4e40:	60 96       	adiw	r28, 0x10	; 16
    4e42:	0f b6       	in	r0, 0x3f	; 63
    4e44:	f8 94       	cli
    4e46:	de bf       	out	0x3e, r29	; 62
    4e48:	0f be       	out	0x3f, r0	; 63
    4e4a:	cd bf       	out	0x3d, r28	; 61
    4e4c:	cf 91       	pop	r28
    4e4e:	df 91       	pop	r29
    4e50:	1f 91       	pop	r17
    4e52:	0f 91       	pop	r16
    4e54:	ff 90       	pop	r15
    4e56:	ef 90       	pop	r14
    4e58:	df 90       	pop	r13
    4e5a:	cf 90       	pop	r12
    4e5c:	bf 90       	pop	r11
    4e5e:	af 90       	pop	r10
    4e60:	9f 90       	pop	r9
    4e62:	8f 90       	pop	r8
    4e64:	08 95       	ret

00004e66 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4e66:	60 93 74 07 	sts	0x0774, r22
    4e6a:	70 93 75 07 	sts	0x0775, r23
    4e6e:	80 93 76 07 	sts	0x0776, r24
    4e72:	90 93 77 07 	sts	0x0777, r25
  nrk_system_time.nano_secs=nano_secs;
    4e76:	20 93 78 07 	sts	0x0778, r18
    4e7a:	30 93 79 07 	sts	0x0779, r19
    4e7e:	40 93 7a 07 	sts	0x077A, r20
    4e82:	50 93 7b 07 	sts	0x077B, r21
}
    4e86:	08 95       	ret

00004e88 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4e88:	8f 92       	push	r8
    4e8a:	9f 92       	push	r9
    4e8c:	af 92       	push	r10
    4e8e:	bf 92       	push	r11
    4e90:	cf 92       	push	r12
    4e92:	df 92       	push	r13
    4e94:	ef 92       	push	r14
    4e96:	ff 92       	push	r15
    4e98:	0f 93       	push	r16
    4e9a:	1f 93       	push	r17
    4e9c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4e9e:	20 81       	ld	r18, Z
    4ea0:	31 81       	ldd	r19, Z+1	; 0x01
    4ea2:	42 81       	ldd	r20, Z+2	; 0x02
    4ea4:	53 81       	ldd	r21, Z+3	; 0x03
    4ea6:	64 81       	ldd	r22, Z+4	; 0x04
    4ea8:	75 81       	ldd	r23, Z+5	; 0x05
    4eaa:	86 81       	ldd	r24, Z+6	; 0x06
    4eac:	97 81       	ldd	r25, Z+7	; 0x07
    4eae:	21 15       	cp	r18, r1
    4eb0:	31 05       	cpc	r19, r1
    4eb2:	41 05       	cpc	r20, r1
    4eb4:	51 05       	cpc	r21, r1
    4eb6:	09 f4       	brne	.+2      	; 0x4eba <_nrk_time_to_ticks+0x32>
    4eb8:	61 c0       	rjmp	.+194    	; 0x4f7c <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4eba:	22 34       	cpi	r18, 0x42	; 66
    4ebc:	31 05       	cpc	r19, r1
    4ebe:	41 05       	cpc	r20, r1
    4ec0:	51 05       	cpc	r21, r1
    4ec2:	08 f0       	brcs	.+2      	; 0x4ec6 <_nrk_time_to_ticks+0x3e>
    4ec4:	62 c0       	rjmp	.+196    	; 0x4f8a <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4ec6:	5b 01       	movw	r10, r22
    4ec8:	6c 01       	movw	r12, r24
    4eca:	ee 24       	eor	r14, r14
    4ecc:	ff 24       	eor	r15, r15
    4ece:	87 01       	movw	r16, r14
    4ed0:	60 e0       	ldi	r22, 0x00	; 0
    4ed2:	38 c0       	rjmp	.+112    	; 0x4f44 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4ed4:	8a 2c       	mov	r8, r10
    4ed6:	ab 2d       	mov	r26, r11
    4ed8:	a6 53       	subi	r26, 0x36	; 54
    4eda:	f1 e0       	ldi	r31, 0x01	; 1
    4edc:	ab 15       	cp	r26, r11
    4ede:	08 f0       	brcs	.+2      	; 0x4ee2 <_nrk_time_to_ticks+0x5a>
    4ee0:	f0 e0       	ldi	r31, 0x00	; 0
    4ee2:	8c 2d       	mov	r24, r12
    4ee4:	86 56       	subi	r24, 0x66	; 102
    4ee6:	91 e0       	ldi	r25, 0x01	; 1
    4ee8:	8c 15       	cp	r24, r12
    4eea:	08 f0       	brcs	.+2      	; 0x4eee <_nrk_time_to_ticks+0x66>
    4eec:	90 e0       	ldi	r25, 0x00	; 0
    4eee:	f8 0f       	add	r31, r24
    4ef0:	71 e0       	ldi	r23, 0x01	; 1
    4ef2:	f8 17       	cp	r31, r24
    4ef4:	08 f0       	brcs	.+2      	; 0x4ef8 <_nrk_time_to_ticks+0x70>
    4ef6:	70 e0       	ldi	r23, 0x00	; 0
    4ef8:	97 2b       	or	r25, r23
    4efa:	7d 2d       	mov	r23, r13
    4efc:	75 5c       	subi	r23, 0xC5	; 197
    4efe:	e1 e0       	ldi	r30, 0x01	; 1
    4f00:	7d 15       	cp	r23, r13
    4f02:	08 f0       	brcs	.+2      	; 0x4f06 <_nrk_time_to_ticks+0x7e>
    4f04:	e0 e0       	ldi	r30, 0x00	; 0
    4f06:	97 0f       	add	r25, r23
    4f08:	81 e0       	ldi	r24, 0x01	; 1
    4f0a:	97 17       	cp	r25, r23
    4f0c:	08 f0       	brcs	.+2      	; 0x4f10 <_nrk_time_to_ticks+0x88>
    4f0e:	80 e0       	ldi	r24, 0x00	; 0
    4f10:	8e 2b       	or	r24, r30
    4f12:	8e 0d       	add	r24, r14
    4f14:	e1 e0       	ldi	r30, 0x01	; 1
    4f16:	8e 15       	cp	r24, r14
    4f18:	08 f0       	brcs	.+2      	; 0x4f1c <_nrk_time_to_ticks+0x94>
    4f1a:	e0 e0       	ldi	r30, 0x00	; 0
    4f1c:	ef 0d       	add	r30, r15
    4f1e:	71 e0       	ldi	r23, 0x01	; 1
    4f20:	ef 15       	cp	r30, r15
    4f22:	08 f0       	brcs	.+2      	; 0x4f26 <_nrk_time_to_ticks+0x9e>
    4f24:	70 e0       	ldi	r23, 0x00	; 0
    4f26:	70 0f       	add	r23, r16
    4f28:	b1 e0       	ldi	r27, 0x01	; 1
    4f2a:	70 17       	cp	r23, r16
    4f2c:	08 f0       	brcs	.+2      	; 0x4f30 <_nrk_time_to_ticks+0xa8>
    4f2e:	b0 e0       	ldi	r27, 0x00	; 0
    4f30:	b1 0f       	add	r27, r17
    4f32:	a8 2c       	mov	r10, r8
    4f34:	ba 2e       	mov	r11, r26
    4f36:	cf 2e       	mov	r12, r31
    4f38:	d9 2e       	mov	r13, r25
    4f3a:	e8 2e       	mov	r14, r24
    4f3c:	fe 2e       	mov	r15, r30
    4f3e:	07 2f       	mov	r16, r23
    4f40:	1b 2f       	mov	r17, r27
    4f42:	6f 5f       	subi	r22, 0xFF	; 255
    4f44:	86 2f       	mov	r24, r22
    4f46:	90 e0       	ldi	r25, 0x00	; 0
    4f48:	a0 e0       	ldi	r26, 0x00	; 0
    4f4a:	b0 e0       	ldi	r27, 0x00	; 0
    4f4c:	82 17       	cp	r24, r18
    4f4e:	93 07       	cpc	r25, r19
    4f50:	a4 07       	cpc	r26, r20
    4f52:	b5 07       	cpc	r27, r21
    4f54:	08 f4       	brcc	.+2      	; 0x4f58 <_nrk_time_to_ticks+0xd0>
    4f56:	be cf       	rjmp	.-132    	; 0x4ed4 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4f58:	95 01       	movw	r18, r10
    4f5a:	a6 01       	movw	r20, r12
    4f5c:	b7 01       	movw	r22, r14
    4f5e:	c8 01       	movw	r24, r16
    4f60:	a3 eb       	ldi	r26, 0xB3	; 179
    4f62:	aa 2e       	mov	r10, r26
    4f64:	f6 ee       	ldi	r31, 0xE6	; 230
    4f66:	bf 2e       	mov	r11, r31
    4f68:	ee e0       	ldi	r30, 0x0E	; 14
    4f6a:	ce 2e       	mov	r12, r30
    4f6c:	dd 24       	eor	r13, r13
    4f6e:	ee 24       	eor	r14, r14
    4f70:	ff 24       	eor	r15, r15
    4f72:	00 e0       	ldi	r16, 0x00	; 0
    4f74:	10 e0       	ldi	r17, 0x00	; 0
    4f76:	0e 94 98 3a 	call	0x7530	; 0x7530 <__udivdi3>
    4f7a:	09 c0       	rjmp	.+18     	; 0x4f8e <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4f7c:	23 eb       	ldi	r18, 0xB3	; 179
    4f7e:	36 ee       	ldi	r19, 0xE6	; 230
    4f80:	4e e0       	ldi	r20, 0x0E	; 14
    4f82:	50 e0       	ldi	r21, 0x00	; 0
    4f84:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    4f88:	02 c0       	rjmp	.+4      	; 0x4f8e <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4f8a:	20 e0       	ldi	r18, 0x00	; 0
    4f8c:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4f8e:	c9 01       	movw	r24, r18
    4f90:	1f 91       	pop	r17
    4f92:	0f 91       	pop	r16
    4f94:	ff 90       	pop	r15
    4f96:	ef 90       	pop	r14
    4f98:	df 90       	pop	r13
    4f9a:	cf 90       	pop	r12
    4f9c:	bf 90       	pop	r11
    4f9e:	af 90       	pop	r10
    4fa0:	9f 90       	pop	r9
    4fa2:	8f 90       	pop	r8
    4fa4:	08 95       	ret

00004fa6 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4fa6:	ef 92       	push	r14
    4fa8:	ff 92       	push	r15
    4faa:	0f 93       	push	r16
    4fac:	1f 93       	push	r17
    4fae:	df 93       	push	r29
    4fb0:	cf 93       	push	r28
    4fb2:	cd b7       	in	r28, 0x3d	; 61
    4fb4:	de b7       	in	r29, 0x3e	; 62
    4fb6:	28 97       	sbiw	r28, 0x08	; 8
    4fb8:	0f b6       	in	r0, 0x3f	; 63
    4fba:	f8 94       	cli
    4fbc:	de bf       	out	0x3e, r29	; 62
    4fbe:	0f be       	out	0x3f, r0	; 63
    4fc0:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4fc2:	7b 01       	movw	r14, r22
    4fc4:	8c 01       	movw	r16, r24
    4fc6:	ba e0       	ldi	r27, 0x0A	; 10
    4fc8:	16 95       	lsr	r17
    4fca:	07 95       	ror	r16
    4fcc:	f7 94       	ror	r15
    4fce:	e7 94       	ror	r14
    4fd0:	ba 95       	dec	r27
    4fd2:	d1 f7       	brne	.-12     	; 0x4fc8 <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4fd4:	e9 82       	std	Y+1, r14	; 0x01
    4fd6:	fa 82       	std	Y+2, r15	; 0x02
    4fd8:	0b 83       	std	Y+3, r16	; 0x03
    4fda:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4fdc:	73 70       	andi	r23, 0x03	; 3
    4fde:	80 70       	andi	r24, 0x00	; 0
    4fe0:	90 70       	andi	r25, 0x00	; 0
    4fe2:	23 eb       	ldi	r18, 0xB3	; 179
    4fe4:	36 ee       	ldi	r19, 0xE6	; 230
    4fe6:	4e e0       	ldi	r20, 0x0E	; 14
    4fe8:	50 e0       	ldi	r21, 0x00	; 0
    4fea:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4fee:	6d 83       	std	Y+5, r22	; 0x05
    4ff0:	7e 83       	std	Y+6, r23	; 0x06
    4ff2:	8f 83       	std	Y+7, r24	; 0x07
    4ff4:	98 87       	std	Y+8, r25	; 0x08
    4ff6:	2e 2d       	mov	r18, r14
    4ff8:	3a 81       	ldd	r19, Y+2	; 0x02
    4ffa:	4b 81       	ldd	r20, Y+3	; 0x03
    4ffc:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    4ffe:	28 96       	adiw	r28, 0x08	; 8
    5000:	0f b6       	in	r0, 0x3f	; 63
    5002:	f8 94       	cli
    5004:	de bf       	out	0x3e, r29	; 62
    5006:	0f be       	out	0x3f, r0	; 63
    5008:	cd bf       	out	0x3d, r28	; 61
    500a:	cf 91       	pop	r28
    500c:	df 91       	pop	r29
    500e:	1f 91       	pop	r17
    5010:	0f 91       	pop	r16
    5012:	ff 90       	pop	r15
    5014:	ef 90       	pop	r14
    5016:	08 95       	ret

00005018 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    5018:	8f 92       	push	r8
    501a:	9f 92       	push	r9
    501c:	af 92       	push	r10
    501e:	bf 92       	push	r11
    5020:	cf 92       	push	r12
    5022:	df 92       	push	r13
    5024:	ef 92       	push	r14
    5026:	ff 92       	push	r15
    5028:	0f 93       	push	r16
    502a:	1f 93       	push	r17
    502c:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    502e:	20 81       	ld	r18, Z
    5030:	31 81       	ldd	r19, Z+1	; 0x01
    5032:	42 81       	ldd	r20, Z+2	; 0x02
    5034:	53 81       	ldd	r21, Z+3	; 0x03
    5036:	64 81       	ldd	r22, Z+4	; 0x04
    5038:	75 81       	ldd	r23, Z+5	; 0x05
    503a:	86 81       	ldd	r24, Z+6	; 0x06
    503c:	97 81       	ldd	r25, Z+7	; 0x07
    503e:	21 15       	cp	r18, r1
    5040:	31 05       	cpc	r19, r1
    5042:	41 05       	cpc	r20, r1
    5044:	51 05       	cpc	r21, r1
    5046:	09 f4       	brne	.+2      	; 0x504a <_nrk_time_to_ticks_long+0x32>
    5048:	5b c0       	rjmp	.+182    	; 0x5100 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    504a:	5b 01       	movw	r10, r22
    504c:	6c 01       	movw	r12, r24
    504e:	ee 24       	eor	r14, r14
    5050:	ff 24       	eor	r15, r15
    5052:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    5054:	60 e0       	ldi	r22, 0x00	; 0
    5056:	38 c0       	rjmp	.+112    	; 0x50c8 <_nrk_time_to_ticks_long+0xb0>
    5058:	8a 2c       	mov	r8, r10
    505a:	ab 2d       	mov	r26, r11
    505c:	a6 53       	subi	r26, 0x36	; 54
    505e:	f1 e0       	ldi	r31, 0x01	; 1
    5060:	ab 15       	cp	r26, r11
    5062:	08 f0       	brcs	.+2      	; 0x5066 <_nrk_time_to_ticks_long+0x4e>
    5064:	f0 e0       	ldi	r31, 0x00	; 0
    5066:	8c 2d       	mov	r24, r12
    5068:	86 56       	subi	r24, 0x66	; 102
    506a:	91 e0       	ldi	r25, 0x01	; 1
    506c:	8c 15       	cp	r24, r12
    506e:	08 f0       	brcs	.+2      	; 0x5072 <_nrk_time_to_ticks_long+0x5a>
    5070:	90 e0       	ldi	r25, 0x00	; 0
    5072:	f8 0f       	add	r31, r24
    5074:	71 e0       	ldi	r23, 0x01	; 1
    5076:	f8 17       	cp	r31, r24
    5078:	08 f0       	brcs	.+2      	; 0x507c <_nrk_time_to_ticks_long+0x64>
    507a:	70 e0       	ldi	r23, 0x00	; 0
    507c:	97 2b       	or	r25, r23
    507e:	7d 2d       	mov	r23, r13
    5080:	75 5c       	subi	r23, 0xC5	; 197
    5082:	e1 e0       	ldi	r30, 0x01	; 1
    5084:	7d 15       	cp	r23, r13
    5086:	08 f0       	brcs	.+2      	; 0x508a <_nrk_time_to_ticks_long+0x72>
    5088:	e0 e0       	ldi	r30, 0x00	; 0
    508a:	97 0f       	add	r25, r23
    508c:	81 e0       	ldi	r24, 0x01	; 1
    508e:	97 17       	cp	r25, r23
    5090:	08 f0       	brcs	.+2      	; 0x5094 <_nrk_time_to_ticks_long+0x7c>
    5092:	80 e0       	ldi	r24, 0x00	; 0
    5094:	8e 2b       	or	r24, r30
    5096:	8e 0d       	add	r24, r14
    5098:	e1 e0       	ldi	r30, 0x01	; 1
    509a:	8e 15       	cp	r24, r14
    509c:	08 f0       	brcs	.+2      	; 0x50a0 <_nrk_time_to_ticks_long+0x88>
    509e:	e0 e0       	ldi	r30, 0x00	; 0
    50a0:	ef 0d       	add	r30, r15
    50a2:	71 e0       	ldi	r23, 0x01	; 1
    50a4:	ef 15       	cp	r30, r15
    50a6:	08 f0       	brcs	.+2      	; 0x50aa <_nrk_time_to_ticks_long+0x92>
    50a8:	70 e0       	ldi	r23, 0x00	; 0
    50aa:	70 0f       	add	r23, r16
    50ac:	b1 e0       	ldi	r27, 0x01	; 1
    50ae:	70 17       	cp	r23, r16
    50b0:	08 f0       	brcs	.+2      	; 0x50b4 <_nrk_time_to_ticks_long+0x9c>
    50b2:	b0 e0       	ldi	r27, 0x00	; 0
    50b4:	b1 0f       	add	r27, r17
    50b6:	a8 2c       	mov	r10, r8
    50b8:	ba 2e       	mov	r11, r26
    50ba:	cf 2e       	mov	r12, r31
    50bc:	d9 2e       	mov	r13, r25
    50be:	e8 2e       	mov	r14, r24
    50c0:	fe 2e       	mov	r15, r30
    50c2:	07 2f       	mov	r16, r23
    50c4:	1b 2f       	mov	r17, r27
    50c6:	6f 5f       	subi	r22, 0xFF	; 255
    50c8:	86 2f       	mov	r24, r22
    50ca:	90 e0       	ldi	r25, 0x00	; 0
    50cc:	a0 e0       	ldi	r26, 0x00	; 0
    50ce:	b0 e0       	ldi	r27, 0x00	; 0
    50d0:	82 17       	cp	r24, r18
    50d2:	93 07       	cpc	r25, r19
    50d4:	a4 07       	cpc	r26, r20
    50d6:	b5 07       	cpc	r27, r21
    50d8:	08 f4       	brcc	.+2      	; 0x50dc <_nrk_time_to_ticks_long+0xc4>
    50da:	be cf       	rjmp	.-132    	; 0x5058 <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    50dc:	95 01       	movw	r18, r10
    50de:	a6 01       	movw	r20, r12
    50e0:	b7 01       	movw	r22, r14
    50e2:	c8 01       	movw	r24, r16
    50e4:	e3 eb       	ldi	r30, 0xB3	; 179
    50e6:	ae 2e       	mov	r10, r30
    50e8:	06 ee       	ldi	r16, 0xE6	; 230
    50ea:	b0 2e       	mov	r11, r16
    50ec:	1e e0       	ldi	r17, 0x0E	; 14
    50ee:	c1 2e       	mov	r12, r17
    50f0:	dd 24       	eor	r13, r13
    50f2:	ee 24       	eor	r14, r14
    50f4:	ff 24       	eor	r15, r15
    50f6:	00 e0       	ldi	r16, 0x00	; 0
    50f8:	10 e0       	ldi	r17, 0x00	; 0
    50fa:	0e 94 98 3a 	call	0x7530	; 0x7530 <__udivdi3>
    50fe:	06 c0       	rjmp	.+12     	; 0x510c <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    5100:	23 eb       	ldi	r18, 0xB3	; 179
    5102:	36 ee       	ldi	r19, 0xE6	; 230
    5104:	4e e0       	ldi	r20, 0x0E	; 14
    5106:	50 e0       	ldi	r21, 0x00	; 0
    5108:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    510c:	b9 01       	movw	r22, r18
    510e:	ca 01       	movw	r24, r20
}
return ticks;
}
    5110:	1f 91       	pop	r17
    5112:	0f 91       	pop	r16
    5114:	ff 90       	pop	r15
    5116:	ef 90       	pop	r14
    5118:	df 90       	pop	r13
    511a:	cf 90       	pop	r12
    511c:	bf 90       	pop	r11
    511e:	af 90       	pop	r10
    5120:	9f 90       	pop	r9
    5122:	8f 90       	pop	r8
    5124:	08 95       	ret

00005126 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    5126:	0f 93       	push	r16
    5128:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    512a:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    512c:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    512e:	0e 94 4a 1f 	call	0x3e94	; 0x3e94 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    5132:	0e 94 43 2d 	call	0x5a86	; 0x5a86 <_nrk_get_next_wakeup>
    5136:	85 31       	cpi	r24, 0x15	; 21
    5138:	28 f4       	brcc	.+10     	; 0x5144 <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    513a:	00 93 71 07 	sts	0x0771, r16
	    nrk_idle();
    513e:	0e 94 b5 2e 	call	0x5d6a	; 0x5d6a <nrk_idle>
    5142:	08 c0       	rjmp	.+16     	; 0x5154 <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    5144:	8a e0       	ldi	r24, 0x0A	; 10
    5146:	90 e0       	ldi	r25, 0x00	; 0
    5148:	0e 94 b2 2c 	call	0x5964	; 0x5964 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    514c:	10 93 71 07 	sts	0x0771, r17
	    nrk_sleep();
    5150:	0e 94 a9 2e 	call	0x5d52	; 0x5d52 <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5154:	80 91 82 05 	lds	r24, 0x0582
    5158:	85 35       	cpi	r24, 0x55	; 85
    515a:	19 f0       	breq	.+6      	; 0x5162 <nrk_idle_task+0x3c>
    515c:	88 e0       	ldi	r24, 0x08	; 8
    515e:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5162:	80 91 7e 10 	lds	r24, 0x107E
    5166:	85 35       	cpi	r24, 0x55	; 85
    5168:	11 f3       	breq	.-60     	; 0x512e <nrk_idle_task+0x8>
    516a:	88 e0       	ldi	r24, 0x08	; 8
    516c:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <nrk_error_add>
    5170:	de cf       	rjmp	.-68     	; 0x512e <nrk_idle_task+0x8>

00005172 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    5172:	4f 92       	push	r4
    5174:	5f 92       	push	r5
    5176:	6f 92       	push	r6
    5178:	7f 92       	push	r7
    517a:	8f 92       	push	r8
    517c:	9f 92       	push	r9
    517e:	af 92       	push	r10
    5180:	bf 92       	push	r11
    5182:	cf 92       	push	r12
    5184:	df 92       	push	r13
    5186:	ef 92       	push	r14
    5188:	ff 92       	push	r15
    518a:	0f 93       	push	r16
    518c:	1f 93       	push	r17
    518e:	df 93       	push	r29
    5190:	cf 93       	push	r28
    5192:	0f 92       	push	r0
    5194:	cd b7       	in	r28, 0x3d	; 61
    5196:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    5198:	0e 94 42 2d 	call	0x5a84	; 0x5a84 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    519c:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    51a0:	8a ef       	ldi	r24, 0xFA	; 250
    51a2:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    51a6:	0e 94 a2 2e 	call	0x5d44	; 0x5d44 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    51aa:	0e 94 42 2b 	call	0x5684	; 0x5684 <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    51ae:	00 91 ea 04 	lds	r16, 0x04EA
    51b2:	60 2f       	mov	r22, r16
    51b4:	70 e0       	ldi	r23, 0x00	; 0
    51b6:	80 e0       	ldi	r24, 0x00	; 0
    51b8:	90 e0       	ldi	r25, 0x00	; 0
    51ba:	23 eb       	ldi	r18, 0xB3	; 179
    51bc:	36 ee       	ldi	r19, 0xE6	; 230
    51be:	4e e0       	ldi	r20, 0x0E	; 14
    51c0:	50 e0       	ldi	r21, 0x00	; 0
    51c2:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    51c6:	6b 01       	movw	r12, r22
    51c8:	7c 01       	movw	r14, r24
    51ca:	80 91 78 07 	lds	r24, 0x0778
    51ce:	90 91 79 07 	lds	r25, 0x0779
    51d2:	a0 91 7a 07 	lds	r26, 0x077A
    51d6:	b0 91 7b 07 	lds	r27, 0x077B
    51da:	c8 0e       	add	r12, r24
    51dc:	d9 1e       	adc	r13, r25
    51de:	ea 1e       	adc	r14, r26
    51e0:	fb 1e       	adc	r15, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    51e2:	c7 01       	movw	r24, r14
    51e4:	b6 01       	movw	r22, r12
    51e6:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    51ea:	c6 1a       	sub	r12, r22
    51ec:	d7 0a       	sbc	r13, r23
    51ee:	e8 0a       	sbc	r14, r24
    51f0:	f9 0a       	sbc	r15, r25
    51f2:	c0 92 78 07 	sts	0x0778, r12
    51f6:	d0 92 79 07 	sts	0x0779, r13
    51fa:	e0 92 7a 07 	sts	0x077A, r14
    51fe:	f0 92 7b 07 	sts	0x077B, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    5202:	e0 91 7d 07 	lds	r30, 0x077D
    5206:	f0 91 7e 07 	lds	r31, 0x077E
    520a:	80 85       	ldd	r24, Z+8	; 0x08
    520c:	88 23       	and	r24, r24
    520e:	81 f5       	brne	.+96     	; 0x5270 <_nrk_scheduler+0xfe>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    5210:	80 91 71 07 	lds	r24, 0x0771
    5214:	82 30       	cpi	r24, 0x02	; 2
    5216:	19 f4       	brne	.+6      	; 0x521e <_nrk_scheduler+0xac>
    5218:	80 2f       	mov	r24, r16
    521a:	0e 94 75 15 	call	0x2aea	; 0x2aea <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    521e:	e0 91 7d 07 	lds	r30, 0x077D
    5222:	f0 91 7e 07 	lds	r31, 0x077E
    5226:	80 85       	ldd	r24, Z+8	; 0x08
    5228:	60 91 ea 04 	lds	r22, 0x04EA
    522c:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    5230:	e0 91 7d 07 	lds	r30, 0x077D
    5234:	f0 91 7e 07 	lds	r31, 0x077E
    5238:	80 85       	ldd	r24, Z+8	; 0x08
    523a:	60 e0       	ldi	r22, 0x00	; 0
    523c:	0e 94 27 17 	call	0x2e4e	; 0x2e4e <_nrk_stats_task_suspend>
    5240:	80 91 74 07 	lds	r24, 0x0774
    5244:	90 91 75 07 	lds	r25, 0x0775
    5248:	a0 91 76 07 	lds	r26, 0x0776
    524c:	b0 91 77 07 	lds	r27, 0x0777
    5250:	c0 90 78 07 	lds	r12, 0x0778
    5254:	d0 90 79 07 	lds	r13, 0x0779
    5258:	e0 90 7a 07 	lds	r14, 0x077A
    525c:	f0 90 7b 07 	lds	r15, 0x077B

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5260:	73 eb       	ldi	r23, 0xB3	; 179
    5262:	87 2e       	mov	r8, r23
    5264:	76 ee       	ldi	r23, 0xE6	; 230
    5266:	97 2e       	mov	r9, r23
    5268:	7e e0       	ldi	r23, 0x0E	; 14
    526a:	a7 2e       	mov	r10, r23
    526c:	b1 2c       	mov	r11, r1
    526e:	1d c0       	rjmp	.+58     	; 0x52aa <_nrk_scheduler+0x138>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    5270:	95 81       	ldd	r25, Z+5	; 0x05
    5272:	99 23       	and	r25, r25
    5274:	11 f0       	breq	.+4      	; 0x527a <_nrk_scheduler+0x108>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    5276:	60 2f       	mov	r22, r16
    5278:	e1 cf       	rjmp	.-62     	; 0x523c <_nrk_scheduler+0xca>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    527a:	60 2f       	mov	r22, r16
    527c:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <_nrk_stats_task_preempted>
    5280:	df cf       	rjmp	.-66     	; 0x5240 <_nrk_scheduler+0xce>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    5282:	80 e0       	ldi	r24, 0x00	; 0
    5284:	96 e3       	ldi	r25, 0x36	; 54
    5286:	a5 e6       	ldi	r26, 0x65	; 101
    5288:	b4 ec       	ldi	r27, 0xC4	; 196
    528a:	c8 0e       	add	r12, r24
    528c:	d9 1e       	adc	r13, r25
    528e:	ea 1e       	adc	r14, r26
    5290:	fb 1e       	adc	r15, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5292:	c7 01       	movw	r24, r14
    5294:	b6 01       	movw	r22, r12
    5296:	a5 01       	movw	r20, r10
    5298:	94 01       	movw	r18, r8
    529a:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    529e:	c6 1a       	sub	r12, r22
    52a0:	d7 0a       	sbc	r13, r23
    52a2:	e8 0a       	sbc	r14, r24
    52a4:	f9 0a       	sbc	r15, r25
    52a6:	d3 01       	movw	r26, r6
    52a8:	c2 01       	movw	r24, r4
    52aa:	2c 01       	movw	r4, r24
    52ac:	3d 01       	movw	r6, r26
    52ae:	08 94       	sec
    52b0:	41 1c       	adc	r4, r1
    52b2:	51 1c       	adc	r5, r1
    52b4:	61 1c       	adc	r6, r1
    52b6:	71 1c       	adc	r7, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    52b8:	e0 e0       	ldi	r30, 0x00	; 0
    52ba:	ce 16       	cp	r12, r30
    52bc:	ea ec       	ldi	r30, 0xCA	; 202
    52be:	de 06       	cpc	r13, r30
    52c0:	ea e9       	ldi	r30, 0x9A	; 154
    52c2:	ee 06       	cpc	r14, r30
    52c4:	eb e3       	ldi	r30, 0x3B	; 59
    52c6:	fe 06       	cpc	r15, r30
    52c8:	e0 f6       	brcc	.-72     	; 0x5282 <_nrk_scheduler+0x110>
    52ca:	80 93 74 07 	sts	0x0774, r24
    52ce:	90 93 75 07 	sts	0x0775, r25
    52d2:	a0 93 76 07 	sts	0x0776, r26
    52d6:	b0 93 77 07 	sts	0x0777, r27
    52da:	c0 92 78 07 	sts	0x0778, r12
    52de:	d0 92 79 07 	sts	0x0779, r13
    52e2:	e0 92 7a 07 	sts	0x077A, r14
    52e6:	f0 92 7b 07 	sts	0x077B, r15
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    52ea:	e0 91 7d 07 	lds	r30, 0x077D
    52ee:	f0 91 7e 07 	lds	r31, 0x077E
    52f2:	85 81       	ldd	r24, Z+5	; 0x05
    52f4:	88 23       	and	r24, r24
    52f6:	b9 f0       	breq	.+46     	; 0x5326 <_nrk_scheduler+0x1b4>
    52f8:	81 85       	ldd	r24, Z+9	; 0x09
    52fa:	84 30       	cpi	r24, 0x04	; 4
    52fc:	a1 f0       	breq	.+40     	; 0x5326 <_nrk_scheduler+0x1b4>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    52fe:	87 81       	ldd	r24, Z+7	; 0x07
    5300:	82 30       	cpi	r24, 0x02	; 2
    5302:	29 f0       	breq	.+10     	; 0x530e <_nrk_scheduler+0x19c>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    5304:	88 23       	and	r24, r24
    5306:	41 f0       	breq	.+16     	; 0x5318 <_nrk_scheduler+0x1a6>
    5308:	86 81       	ldd	r24, Z+6	; 0x06
    530a:	88 23       	and	r24, r24
    530c:	11 f4       	brne	.+4      	; 0x5312 <_nrk_scheduler+0x1a0>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    530e:	85 e0       	ldi	r24, 0x05	; 5
    5310:	01 c0       	rjmp	.+2      	; 0x5314 <_nrk_scheduler+0x1a2>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5312:	83 e0       	ldi	r24, 0x03	; 3
    5314:	81 87       	std	Z+9, r24	; 0x09
    5316:	04 c0       	rjmp	.+8      	; 0x5320 <_nrk_scheduler+0x1ae>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5318:	83 e0       	ldi	r24, 0x03	; 3
    531a:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    531c:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    531e:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    5320:	80 85       	ldd	r24, Z+8	; 0x08
    5322:	0e 94 2b 23 	call	0x4656	; 0x4656 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    5326:	e0 91 7d 07 	lds	r30, 0x077D
    532a:	f0 91 7e 07 	lds	r31, 0x077E
    532e:	85 8d       	ldd	r24, Z+29	; 0x1d
    5330:	96 8d       	ldd	r25, Z+30	; 0x1e
    5332:	00 97       	sbiw	r24, 0x00	; 0
    5334:	e9 f1       	breq	.+122    	; 0x53b0 <_nrk_scheduler+0x23e>
    5336:	80 85       	ldd	r24, Z+8	; 0x08
    5338:	88 23       	and	r24, r24
    533a:	d1 f1       	breq	.+116    	; 0x53b0 <_nrk_scheduler+0x23e>
    533c:	91 85       	ldd	r25, Z+9	; 0x09
    533e:	94 30       	cpi	r25, 0x04	; 4
    5340:	b9 f1       	breq	.+110    	; 0x53b0 <_nrk_scheduler+0x23e>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    5342:	41 8d       	ldd	r20, Z+25	; 0x19
    5344:	52 8d       	ldd	r21, Z+26	; 0x1a
    5346:	20 91 ea 04 	lds	r18, 0x04EA
    534a:	30 e0       	ldi	r19, 0x00	; 0
    534c:	42 17       	cp	r20, r18
    534e:	53 07       	cpc	r21, r19
    5350:	88 f4       	brcc	.+34     	; 0x5374 <_nrk_scheduler+0x202>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5352:	0e 94 b2 15 	call	0x2b64	; 0x2b64 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    5356:	e0 91 7d 07 	lds	r30, 0x077D
    535a:	f0 91 7e 07 	lds	r31, 0x077E
    535e:	82 e0       	ldi	r24, 0x02	; 2
    5360:	60 85       	ldd	r22, Z+8	; 0x08
    5362:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5366:	e0 91 7d 07 	lds	r30, 0x077D
    536a:	f0 91 7e 07 	lds	r31, 0x077E
    536e:	12 8e       	std	Z+26, r1	; 0x1a
    5370:	11 8e       	std	Z+25, r1	; 0x19
    5372:	04 c0       	rjmp	.+8      	; 0x537c <_nrk_scheduler+0x20a>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5374:	42 1b       	sub	r20, r18
    5376:	53 0b       	sbc	r21, r19
    5378:	52 8f       	std	Z+26, r21	; 0x1a
    537a:	41 8f       	std	Z+25, r20	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    537c:	e0 91 7d 07 	lds	r30, 0x077D
    5380:	f0 91 7e 07 	lds	r31, 0x077E
    5384:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    5386:	21 8d       	ldd	r18, Z+25	; 0x19
    5388:	32 8d       	ldd	r19, Z+26	; 0x1a
    538a:	21 15       	cp	r18, r1
    538c:	31 05       	cpc	r19, r1
    538e:	81 f4       	brne	.+32     	; 0x53b0 <_nrk_scheduler+0x23e>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5390:	80 2f       	mov	r24, r16
    5392:	0e 94 b2 15 	call	0x2b64	; 0x2b64 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    5396:	83 e0       	ldi	r24, 0x03	; 3
    5398:	60 2f       	mov	r22, r16
    539a:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    539e:	e0 91 7d 07 	lds	r30, 0x077D
    53a2:	f0 91 7e 07 	lds	r31, 0x077E
    53a6:	83 e0       	ldi	r24, 0x03	; 3
    53a8:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    53aa:	80 2f       	mov	r24, r16
    53ac:	0e 94 2b 23 	call	0x4656	; 0x4656 <nrk_rem_from_readyQ>
    53b0:	67 ec       	ldi	r22, 0xC7	; 199
    53b2:	66 2e       	mov	r6, r22
    53b4:	66 e0       	ldi	r22, 0x06	; 6
    53b6:	76 2e       	mov	r7, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    53b8:	00 e6       	ldi	r16, 0x60	; 96
    53ba:	1a ee       	ldi	r17, 0xEA	; 234
    53bc:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    53be:	51 e0       	ldi	r21, 0x01	; 1
    53c0:	45 2e       	mov	r4, r21
    53c2:	51 2c       	mov	r5, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    53c4:	4a ef       	ldi	r20, 0xFA	; 250
    53c6:	c4 2e       	mov	r12, r20
    53c8:	d1 2c       	mov	r13, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    53ca:	32 e0       	ldi	r19, 0x02	; 2
    53cc:	f3 2e       	mov	r15, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    53ce:	91 e0       	ldi	r25, 0x01	; 1
    53d0:	89 2e       	mov	r8, r25
    53d2:	91 2c       	mov	r9, r1
    53d4:	a1 2c       	mov	r10, r1
    53d6:	b1 2c       	mov	r11, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    53d8:	d3 01       	movw	r26, r6
    53da:	13 96       	adiw	r26, 0x03	; 3
    53dc:	8c 91       	ld	r24, X
    53de:	13 97       	sbiw	r26, 0x03	; 3
    53e0:	8f 3f       	cpi	r24, 0xFF	; 255
    53e2:	09 f4       	brne	.+2      	; 0x53e6 <_nrk_scheduler+0x274>
    53e4:	c4 c0       	rjmp	.+392    	; 0x556e <_nrk_scheduler+0x3fc>
        nrk_task_TCB[task_ID].suspend_flag=0;
    53e6:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    53e8:	88 23       	and	r24, r24
    53ea:	09 f4       	brne	.+2      	; 0x53ee <_nrk_scheduler+0x27c>
    53ec:	43 c0       	rjmp	.+134    	; 0x5474 <_nrk_scheduler+0x302>
    53ee:	14 96       	adiw	r26, 0x04	; 4
    53f0:	8c 91       	ld	r24, X
    53f2:	14 97       	sbiw	r26, 0x04	; 4
    53f4:	84 30       	cpi	r24, 0x04	; 4
    53f6:	f1 f1       	breq	.+124    	; 0x5474 <_nrk_scheduler+0x302>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    53f8:	50 96       	adiw	r26, 0x10	; 16
    53fa:	4d 91       	ld	r20, X+
    53fc:	5c 91       	ld	r21, X
    53fe:	51 97       	sbiw	r26, 0x11	; 17
    5400:	80 91 ea 04 	lds	r24, 0x04EA
    5404:	90 e0       	ldi	r25, 0x00	; 0
    5406:	48 17       	cp	r20, r24
    5408:	59 07       	cpc	r21, r25
    540a:	38 f0       	brcs	.+14     	; 0x541a <_nrk_scheduler+0x2a8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    540c:	48 1b       	sub	r20, r24
    540e:	59 0b       	sbc	r21, r25
    5410:	51 96       	adiw	r26, 0x11	; 17
    5412:	5c 93       	st	X, r21
    5414:	4e 93       	st	-X, r20
    5416:	50 97       	sbiw	r26, 0x10	; 16
    5418:	03 c0       	rjmp	.+6      	; 0x5420 <_nrk_scheduler+0x2ae>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    541a:	f3 01       	movw	r30, r6
    541c:	11 8a       	std	Z+17, r1	; 0x11
    541e:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    5420:	d3 01       	movw	r26, r6
    5422:	52 96       	adiw	r26, 0x12	; 18
    5424:	4d 91       	ld	r20, X+
    5426:	5c 91       	ld	r21, X
    5428:	53 97       	sbiw	r26, 0x13	; 19
    542a:	48 17       	cp	r20, r24
    542c:	59 07       	cpc	r21, r25
    542e:	38 f0       	brcs	.+14     	; 0x543e <_nrk_scheduler+0x2cc>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    5430:	48 1b       	sub	r20, r24
    5432:	59 0b       	sbc	r21, r25
    5434:	53 96       	adiw	r26, 0x13	; 19
    5436:	5c 93       	st	X, r21
    5438:	4e 93       	st	-X, r20
    543a:	52 97       	sbiw	r26, 0x12	; 18
    543c:	12 c0       	rjmp	.+36     	; 0x5462 <_nrk_scheduler+0x2f0>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    543e:	f3 01       	movw	r30, r6
    5440:	66 89       	ldd	r22, Z+22	; 0x16
    5442:	77 89       	ldd	r23, Z+23	; 0x17
    5444:	86 17       	cp	r24, r22
    5446:	97 07       	cpc	r25, r23
    5448:	28 f4       	brcc	.+10     	; 0x5454 <_nrk_scheduler+0x2e2>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    544a:	68 1b       	sub	r22, r24
    544c:	79 0b       	sbc	r23, r25
    544e:	73 8b       	std	Z+19, r23	; 0x13
    5450:	62 8b       	std	Z+18, r22	; 0x12
    5452:	07 c0       	rjmp	.+14     	; 0x5462 <_nrk_scheduler+0x2f0>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    5454:	0e 94 33 48 	call	0x9066	; 0x9066 <__udivmodhi4>
    5458:	d3 01       	movw	r26, r6
    545a:	53 96       	adiw	r26, 0x13	; 19
    545c:	9c 93       	st	X, r25
    545e:	8e 93       	st	-X, r24
    5460:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5462:	f3 01       	movw	r30, r6
    5464:	82 89       	ldd	r24, Z+18	; 0x12
    5466:	93 89       	ldd	r25, Z+19	; 0x13
    5468:	00 97       	sbiw	r24, 0x00	; 0
    546a:	21 f4       	brne	.+8      	; 0x5474 <_nrk_scheduler+0x302>
    546c:	86 89       	ldd	r24, Z+22	; 0x16
    546e:	97 89       	ldd	r25, Z+23	; 0x17
    5470:	93 8b       	std	Z+19, r25	; 0x13
    5472:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5474:	d3 01       	movw	r26, r6
    5476:	14 96       	adiw	r26, 0x04	; 4
    5478:	8c 91       	ld	r24, X
    547a:	14 97       	sbiw	r26, 0x04	; 4
    547c:	83 30       	cpi	r24, 0x03	; 3
    547e:	09 f0       	breq	.+2      	; 0x5482 <_nrk_scheduler+0x310>
    5480:	76 c0       	rjmp	.+236    	; 0x556e <_nrk_scheduler+0x3fc>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    5482:	50 96       	adiw	r26, 0x10	; 16
    5484:	8d 91       	ld	r24, X+
    5486:	9c 91       	ld	r25, X
    5488:	51 97       	sbiw	r26, 0x11	; 17
    548a:	00 97       	sbiw	r24, 0x00	; 0
    548c:	09 f0       	breq	.+2      	; 0x5490 <_nrk_scheduler+0x31e>
    548e:	66 c0       	rjmp	.+204    	; 0x555c <_nrk_scheduler+0x3ea>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5490:	12 96       	adiw	r26, 0x02	; 2
    5492:	8c 91       	ld	r24, X
    5494:	12 97       	sbiw	r26, 0x02	; 2
    5496:	88 23       	and	r24, r24
    5498:	a9 f0       	breq	.+42     	; 0x54c4 <_nrk_scheduler+0x352>
    549a:	11 96       	adiw	r26, 0x01	; 1
    549c:	8c 91       	ld	r24, X
    549e:	11 97       	sbiw	r26, 0x01	; 1
    54a0:	88 23       	and	r24, r24
    54a2:	81 f0       	breq	.+32     	; 0x54c4 <_nrk_scheduler+0x352>
    54a4:	d5 01       	movw	r26, r10
    54a6:	c4 01       	movw	r24, r8
    54a8:	00 90 6d 07 	lds	r0, 0x076D
    54ac:	04 c0       	rjmp	.+8      	; 0x54b6 <_nrk_scheduler+0x344>
    54ae:	88 0f       	add	r24, r24
    54b0:	99 1f       	adc	r25, r25
    54b2:	aa 1f       	adc	r26, r26
    54b4:	bb 1f       	adc	r27, r27
    54b6:	0a 94       	dec	r0
    54b8:	d2 f7       	brpl	.-12     	; 0x54ae <_nrk_scheduler+0x33c>
    54ba:	f3 01       	movw	r30, r6
    54bc:	84 87       	std	Z+12, r24	; 0x0c
    54be:	95 87       	std	Z+13, r25	; 0x0d
    54c0:	a6 87       	std	Z+14, r26	; 0x0e
    54c2:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    54c4:	d3 01       	movw	r26, r6
    54c6:	12 96       	adiw	r26, 0x02	; 2
    54c8:	1c 92       	st	X, r1
    54ca:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    54cc:	11 96       	adiw	r26, 0x01	; 1
    54ce:	1c 92       	st	X, r1
    54d0:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    54d2:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    54d4:	5a 96       	adiw	r26, 0x1a	; 26
    54d6:	4d 91       	ld	r20, X+
    54d8:	5c 91       	ld	r21, X
    54da:	5b 97       	sbiw	r26, 0x1b	; 27
    54dc:	56 96       	adiw	r26, 0x16	; 22
    54de:	8d 91       	ld	r24, X+
    54e0:	9c 91       	ld	r25, X
    54e2:	57 97       	sbiw	r26, 0x17	; 23
    54e4:	58 96       	adiw	r26, 0x18	; 24
    54e6:	6d 91       	ld	r22, X+
    54e8:	7c 91       	ld	r23, X
    54ea:	59 97       	sbiw	r26, 0x19	; 25
    54ec:	41 30       	cpi	r20, 0x01	; 1
    54ee:	51 05       	cpc	r21, r1
    54f0:	d9 f4       	brne	.+54     	; 0x5528 <_nrk_scheduler+0x3b6>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    54f2:	55 96       	adiw	r26, 0x15	; 21
    54f4:	7c 93       	st	X, r23
    54f6:	6e 93       	st	-X, r22
    54f8:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    54fa:	14 96       	adiw	r26, 0x04	; 4
    54fc:	fc 92       	st	X, r15
    54fe:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    5500:	52 96       	adiw	r26, 0x12	; 18
    5502:	4d 91       	ld	r20, X+
    5504:	5c 91       	ld	r21, X
    5506:	53 97       	sbiw	r26, 0x13	; 19
    5508:	51 96       	adiw	r26, 0x11	; 17
    550a:	5c 93       	st	X, r21
    550c:	4e 93       	st	-X, r20
    550e:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5510:	00 97       	sbiw	r24, 0x00	; 0
    5512:	21 f4       	brne	.+8      	; 0x551c <_nrk_scheduler+0x3aa>
    5514:	51 96       	adiw	r26, 0x11	; 17
    5516:	dc 92       	st	X, r13
    5518:	ce 92       	st	-X, r12
    551a:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    551c:	82 2f       	mov	r24, r18
    551e:	29 83       	std	Y+1, r18	; 0x01
    5520:	0e 94 89 22 	call	0x4512	; 0x4512 <nrk_add_to_readyQ>
    5524:	29 81       	ldd	r18, Y+1	; 0x01
    5526:	1a c0       	rjmp	.+52     	; 0x555c <_nrk_scheduler+0x3ea>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5528:	f3 01       	movw	r30, r6
    552a:	75 8b       	std	Z+21, r23	; 0x15
    552c:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    552e:	ba 01       	movw	r22, r20
    5530:	61 50       	subi	r22, 0x01	; 1
    5532:	70 40       	sbci	r23, 0x00	; 0
    5534:	68 9f       	mul	r22, r24
    5536:	a0 01       	movw	r20, r0
    5538:	69 9f       	mul	r22, r25
    553a:	50 0d       	add	r21, r0
    553c:	78 9f       	mul	r23, r24
    553e:	50 0d       	add	r21, r0
    5540:	11 24       	eor	r1, r1
    5542:	51 8b       	std	Z+17, r21	; 0x11
    5544:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5546:	53 8b       	std	Z+19, r21	; 0x13
    5548:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    554a:	00 97       	sbiw	r24, 0x00	; 0
    554c:	11 f4       	brne	.+4      	; 0x5552 <_nrk_scheduler+0x3e0>
    554e:	d1 8a       	std	Z+17, r13	; 0x11
    5550:	c0 8a       	std	Z+16, r12	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    5552:	d3 01       	movw	r26, r6
    5554:	5b 96       	adiw	r26, 0x1b	; 27
    5556:	5c 92       	st	X, r5
    5558:	4e 92       	st	-X, r4
    555a:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    555c:	f3 01       	movw	r30, r6
    555e:	80 89       	ldd	r24, Z+16	; 0x10
    5560:	91 89       	ldd	r25, Z+17	; 0x11
    5562:	00 97       	sbiw	r24, 0x00	; 0
    5564:	21 f0       	breq	.+8      	; 0x556e <_nrk_scheduler+0x3fc>
    5566:	80 17       	cp	r24, r16
    5568:	91 07       	cpc	r25, r17
    556a:	08 f4       	brcc	.+2      	; 0x556e <_nrk_scheduler+0x3fc>
    556c:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    556e:	2f 5f       	subi	r18, 0xFF	; 255
    5570:	81 e2       	ldi	r24, 0x21	; 33
    5572:	90 e0       	ldi	r25, 0x00	; 0
    5574:	68 0e       	add	r6, r24
    5576:	79 1e       	adc	r7, r25
    5578:	25 30       	cpi	r18, 0x05	; 5
    557a:	09 f0       	breq	.+2      	; 0x557e <_nrk_scheduler+0x40c>
    557c:	2d cf       	rjmp	.-422    	; 0x53d8 <_nrk_scheduler+0x266>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    557e:	e0 91 7d 07 	lds	r30, 0x077D
    5582:	f0 91 7e 07 	lds	r31, 0x077E
    5586:	80 85       	ldd	r24, Z+8	; 0x08
    5588:	0e 94 f5 15 	call	0x2bea	; 0x2bea <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    558c:	0e 94 78 22 	call	0x44f0	; 0x44f0 <nrk_get_high_ready_task_ID>
    5590:	f8 2e       	mov	r15, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5592:	28 2f       	mov	r18, r24
    5594:	33 27       	eor	r19, r19
    5596:	27 fd       	sbrc	r18, 7
    5598:	30 95       	com	r19
    559a:	f9 01       	movw	r30, r18
    559c:	85 e0       	ldi	r24, 0x05	; 5
    559e:	ee 0f       	add	r30, r30
    55a0:	ff 1f       	adc	r31, r31
    55a2:	8a 95       	dec	r24
    55a4:	e1 f7       	brne	.-8      	; 0x559e <_nrk_scheduler+0x42c>
    55a6:	e2 0f       	add	r30, r18
    55a8:	f3 1f       	adc	r31, r19
    55aa:	ee 53       	subi	r30, 0x3E	; 62
    55ac:	f9 4f       	sbci	r31, 0xF9	; 249
    55ae:	82 85       	ldd	r24, Z+10	; 0x0a
    55b0:	80 93 7f 07 	sts	0x077F, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    55b4:	f0 93 6f 07 	sts	0x076F, r31
    55b8:	e0 93 6e 07 	sts	0x076E, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    55bc:	ff 20       	and	r15, r15
    55be:	99 f0       	breq	.+38     	; 0x55e6 <_nrk_scheduler+0x474>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    55c0:	25 8d       	ldd	r18, Z+29	; 0x1d
    55c2:	36 8d       	ldd	r19, Z+30	; 0x1e
    55c4:	21 15       	cp	r18, r1
    55c6:	31 05       	cpc	r19, r1
    55c8:	51 f0       	breq	.+20     	; 0x55de <_nrk_scheduler+0x46c>
    55ca:	21 8d       	ldd	r18, Z+25	; 0x19
    55cc:	32 8d       	ldd	r19, Z+26	; 0x1a
    55ce:	2a 3f       	cpi	r18, 0xFA	; 250
    55d0:	31 05       	cpc	r19, r1
    55d2:	28 f4       	brcc	.+10     	; 0x55de <_nrk_scheduler+0x46c>
    55d4:	20 17       	cp	r18, r16
    55d6:	31 07       	cpc	r19, r17
    55d8:	f8 f4       	brcc	.+62     	; 0x5618 <_nrk_scheduler+0x4a6>
    55da:	89 01       	movw	r16, r18
    55dc:	1d c0       	rjmp	.+58     	; 0x5618 <_nrk_scheduler+0x4a6>
    55de:	0b 3f       	cpi	r16, 0xFB	; 251
    55e0:	11 05       	cpc	r17, r1
    55e2:	d0 f0       	brcs	.+52     	; 0x5618 <_nrk_scheduler+0x4a6>
    55e4:	14 c0       	rjmp	.+40     	; 0x560e <_nrk_scheduler+0x49c>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    55e6:	05 31       	cpi	r16, 0x15	; 21
    55e8:	11 05       	cpc	r17, r1
    55ea:	b0 f0       	brcs	.+44     	; 0x5618 <_nrk_scheduler+0x4a6>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    55ec:	98 01       	movw	r18, r16
    55ee:	24 51       	subi	r18, 0x14	; 20
    55f0:	30 40       	sbci	r19, 0x00	; 0
    55f2:	2a 3f       	cpi	r18, 0xFA	; 250
    55f4:	31 05       	cpc	r19, r1
    55f6:	38 f4       	brcc	.+14     	; 0x5606 <_nrk_scheduler+0x494>
    55f8:	89 01       	movw	r16, r18
    55fa:	23 31       	cpi	r18, 0x13	; 19
    55fc:	31 05       	cpc	r19, r1
    55fe:	60 f4       	brcc	.+24     	; 0x5618 <_nrk_scheduler+0x4a6>
    5600:	03 e1       	ldi	r16, 0x13	; 19
    5602:	10 e0       	ldi	r17, 0x00	; 0
    5604:	09 c0       	rjmp	.+18     	; 0x5618 <_nrk_scheduler+0x4a6>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    5606:	91 e0       	ldi	r25, 0x01	; 1
    5608:	0e 30       	cpi	r16, 0x0E	; 14
    560a:	19 07       	cpc	r17, r25
    560c:	19 f0       	breq	.+6      	; 0x5614 <_nrk_scheduler+0x4a2>
            {
                next_wake=MAX_SCHED_WAKEUP_TIME;
    560e:	0a ef       	ldi	r16, 0xFA	; 250
    5610:	10 e0       	ldi	r17, 0x00	; 0
    5612:	02 c0       	rjmp	.+4      	; 0x5618 <_nrk_scheduler+0x4a6>
            }
            else
            {
                next_wake=MAX_SCHED_WAKEUP_TIME-NRK_SLEEP_WAKEUP_TIME;
    5614:	06 ee       	ldi	r16, 0xE6	; 230
    5616:	10 e0       	ldi	r17, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    5618:	80 93 70 07 	sts	0x0770, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    561c:	f0 93 7e 07 	sts	0x077E, r31
    5620:	e0 93 7d 07 	sts	0x077D, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    5624:	00 93 ea 04 	sts	0x04EA, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    5628:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    562c:	28 2f       	mov	r18, r24
    562e:	30 e0       	ldi	r19, 0x00	; 0
    5630:	2f 5f       	subi	r18, 0xFF	; 255
    5632:	3f 4f       	sbci	r19, 0xFF	; 255
    5634:	20 17       	cp	r18, r16
    5636:	31 07       	cpc	r19, r17
    5638:	40 f0       	brcs	.+16     	; 0x564a <_nrk_scheduler+0x4d8>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    563a:	0e 94 49 2d 	call	0x5a92	; 0x5a92 <_nrk_os_timer_get>
    563e:	08 2f       	mov	r16, r24
    5640:	10 e0       	ldi	r17, 0x00	; 0
    5642:	0e 5f       	subi	r16, 0xFE	; 254
    5644:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    5646:	00 93 ea 04 	sts	0x04EA, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    564a:	ff 20       	and	r15, r15
    564c:	11 f0       	breq	.+4      	; 0x5652 <_nrk_scheduler+0x4e0>
    564e:	10 92 71 07 	sts	0x0771, r1

    _nrk_set_next_wakeup(next_wake);
    5652:	80 2f       	mov	r24, r16
    5654:	0e 94 46 2d 	call	0x5a8c	; 0x5a8c <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    5658:	0e 94 0a 2f 	call	0x5e14	; 0x5e14 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    565c:	0e 94 6d 3a 	call	0x74da	; 0x74da <nrk_start_high_ready_task>

}
    5660:	0f 90       	pop	r0
    5662:	cf 91       	pop	r28
    5664:	df 91       	pop	r29
    5666:	1f 91       	pop	r17
    5668:	0f 91       	pop	r16
    566a:	ff 90       	pop	r15
    566c:	ef 90       	pop	r14
    566e:	df 90       	pop	r13
    5670:	cf 90       	pop	r12
    5672:	bf 90       	pop	r11
    5674:	af 90       	pop	r10
    5676:	9f 90       	pop	r9
    5678:	8f 90       	pop	r8
    567a:	7f 90       	pop	r7
    567c:	6f 90       	pop	r6
    567e:	5f 90       	pop	r5
    5680:	4f 90       	pop	r4
    5682:	08 95       	ret

00005684 <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5684:	2f 92       	push	r2
    5686:	3f 92       	push	r3
    5688:	4f 92       	push	r4
    568a:	5f 92       	push	r5
    568c:	6f 92       	push	r6
    568e:	7f 92       	push	r7
    5690:	8f 92       	push	r8
    5692:	9f 92       	push	r9
    5694:	af 92       	push	r10
    5696:	bf 92       	push	r11
    5698:	cf 92       	push	r12
    569a:	df 92       	push	r13
    569c:	ef 92       	push	r14
    569e:	ff 92       	push	r15
    56a0:	0f 93       	push	r16
    56a2:	1f 93       	push	r17
    56a4:	df 93       	push	r29
    56a6:	cf 93       	push	r28
    56a8:	cd b7       	in	r28, 0x3d	; 61
    56aa:	de b7       	in	r29, 0x3e	; 62
    56ac:	60 97       	sbiw	r28, 0x10	; 16
    56ae:	0f b6       	in	r0, 0x3f	; 63
    56b0:	f8 94       	cli
    56b2:	de bf       	out	0x3e, r29	; 62
    56b4:	0f be       	out	0x3f, r0	; 63
    56b6:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    56b8:	ce 01       	movw	r24, r28
    56ba:	01 96       	adiw	r24, 0x01	; 1
    56bc:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_get>
    56c0:	90 e8       	ldi	r25, 0x80	; 128
    56c2:	49 2e       	mov	r4, r25
    56c4:	97 e0       	ldi	r25, 0x07	; 7
    56c6:	59 2e       	mov	r5, r25
    56c8:	66 24       	eor	r6, r6
    56ca:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    56cc:	89 e0       	ldi	r24, 0x09	; 9
    56ce:	28 2e       	mov	r2, r24
    56d0:	31 2c       	mov	r3, r1
    56d2:	2c 0e       	add	r2, r28
    56d4:	3d 1e       	adc	r3, r29
    56d6:	d2 01       	movw	r26, r4
    56d8:	12 96       	adiw	r26, 0x02	; 2
    56da:	8c 91       	ld	r24, X
    56dc:	12 97       	sbiw	r26, 0x02	; 2
    56de:	81 30       	cpi	r24, 0x01	; 1
    56e0:	71 f5       	brne	.+92     	; 0x573e <_nrk_sw_wdt_check+0xba>
    56e2:	83 e1       	ldi	r24, 0x13	; 19
    56e4:	90 e0       	ldi	r25, 0x00	; 0
    56e6:	68 9e       	mul	r6, r24
    56e8:	f0 01       	movw	r30, r0
    56ea:	69 9e       	mul	r6, r25
    56ec:	f0 0d       	add	r31, r0
    56ee:	78 9e       	mul	r7, r24
    56f0:	f0 0d       	add	r31, r0
    56f2:	11 24       	eor	r1, r1
    56f4:	e5 57       	subi	r30, 0x75	; 117
    56f6:	f8 4f       	sbci	r31, 0xF8	; 248
    56f8:	c1 01       	movw	r24, r2
    56fa:	00 81       	ld	r16, Z
    56fc:	11 81       	ldd	r17, Z+1	; 0x01
    56fe:	22 81       	ldd	r18, Z+2	; 0x02
    5700:	33 81       	ldd	r19, Z+3	; 0x03
    5702:	44 81       	ldd	r20, Z+4	; 0x04
    5704:	55 81       	ldd	r21, Z+5	; 0x05
    5706:	66 81       	ldd	r22, Z+6	; 0x06
    5708:	77 81       	ldd	r23, Z+7	; 0x07
    570a:	89 80       	ldd	r8, Y+1	; 0x01
    570c:	9a 80       	ldd	r9, Y+2	; 0x02
    570e:	ab 80       	ldd	r10, Y+3	; 0x03
    5710:	bc 80       	ldd	r11, Y+4	; 0x04
    5712:	cd 80       	ldd	r12, Y+5	; 0x05
    5714:	de 80       	ldd	r13, Y+6	; 0x06
    5716:	ef 80       	ldd	r14, Y+7	; 0x07
    5718:	f8 84       	ldd	r15, Y+8	; 0x08
    571a:	0e 94 26 26 	call	0x4c4c	; 0x4c4c <nrk_time_sub>
    571e:	8f 3f       	cpi	r24, 0xFF	; 255
    5720:	71 f4       	brne	.+28     	; 0x573e <_nrk_sw_wdt_check+0xba>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    5722:	85 e1       	ldi	r24, 0x15	; 21
    5724:	66 2d       	mov	r22, r6
    5726:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    572a:	d2 01       	movw	r26, r4
    572c:	ed 91       	ld	r30, X+
    572e:	fc 91       	ld	r31, X
    5730:	11 97       	sbiw	r26, 0x01	; 1
    5732:	30 97       	sbiw	r30, 0x00	; 0
    5734:	19 f4       	brne	.+6      	; 0x573c <_nrk_sw_wdt_check+0xb8>
                // if hw wtd set, this will reboot node
                nrk_halt();
    5736:	0e 94 4e 13 	call	0x269c	; 0x269c <nrk_halt>
    573a:	01 c0       	rjmp	.+2      	; 0x573e <_nrk_sw_wdt_check+0xba>
            else
                sw_wdts[i].error_func();
    573c:	09 95       	icall
    573e:	08 94       	sec
    5740:	61 1c       	adc	r6, r1
    5742:	71 1c       	adc	r7, r1
    5744:	e3 e1       	ldi	r30, 0x13	; 19
    5746:	f0 e0       	ldi	r31, 0x00	; 0
    5748:	4e 0e       	add	r4, r30
    574a:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    574c:	f3 e0       	ldi	r31, 0x03	; 3
    574e:	6f 16       	cp	r6, r31
    5750:	71 04       	cpc	r7, r1
    5752:	09 f6       	brne	.-126    	; 0x56d6 <_nrk_sw_wdt_check+0x52>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    5754:	60 96       	adiw	r28, 0x10	; 16
    5756:	0f b6       	in	r0, 0x3f	; 63
    5758:	f8 94       	cli
    575a:	de bf       	out	0x3e, r29	; 62
    575c:	0f be       	out	0x3f, r0	; 63
    575e:	cd bf       	out	0x3d, r28	; 61
    5760:	cf 91       	pop	r28
    5762:	df 91       	pop	r29
    5764:	1f 91       	pop	r17
    5766:	0f 91       	pop	r16
    5768:	ff 90       	pop	r15
    576a:	ef 90       	pop	r14
    576c:	df 90       	pop	r13
    576e:	cf 90       	pop	r12
    5770:	bf 90       	pop	r11
    5772:	af 90       	pop	r10
    5774:	9f 90       	pop	r9
    5776:	8f 90       	pop	r8
    5778:	7f 90       	pop	r7
    577a:	6f 90       	pop	r6
    577c:	5f 90       	pop	r5
    577e:	4f 90       	pop	r4
    5780:	3f 90       	pop	r3
    5782:	2f 90       	pop	r2
    5784:	08 95       	ret

00005786 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5786:	10 92 82 07 	sts	0x0782, r1
    578a:	10 92 95 07 	sts	0x0795, r1
    578e:	10 92 a8 07 	sts	0x07A8, r1
}
    5792:	08 95       	ret

00005794 <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5794:	cf 93       	push	r28
    5796:	df 93       	push	r29
    5798:	fb 01       	movw	r30, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    579a:	83 30       	cpi	r24, 0x03	; 3
    579c:	08 f5       	brcc	.+66     	; 0x57e0 <nrk_sw_wdt_init+0x4c>
    sw_wdts[id].error_func=func;
    579e:	90 e0       	ldi	r25, 0x00	; 0
    57a0:	23 e1       	ldi	r18, 0x13	; 19
    57a2:	30 e0       	ldi	r19, 0x00	; 0
    57a4:	82 9f       	mul	r24, r18
    57a6:	e0 01       	movw	r28, r0
    57a8:	83 9f       	mul	r24, r19
    57aa:	d0 0d       	add	r29, r0
    57ac:	92 9f       	mul	r25, r18
    57ae:	d0 0d       	add	r29, r0
    57b0:	11 24       	eor	r1, r1
    57b2:	c0 58       	subi	r28, 0x80	; 128
    57b4:	d8 4f       	sbci	r29, 0xF8	; 248
    57b6:	59 83       	std	Y+1, r21	; 0x01
    57b8:	48 83       	st	Y, r20
    sw_wdts[id].period.secs=period->secs;
    57ba:	80 81       	ld	r24, Z
    57bc:	91 81       	ldd	r25, Z+1	; 0x01
    57be:	a2 81       	ldd	r26, Z+2	; 0x02
    57c0:	b3 81       	ldd	r27, Z+3	; 0x03
    57c2:	8b 83       	std	Y+3, r24	; 0x03
    57c4:	9c 83       	std	Y+4, r25	; 0x04
    57c6:	ad 83       	std	Y+5, r26	; 0x05
    57c8:	be 83       	std	Y+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    57ca:	84 81       	ldd	r24, Z+4	; 0x04
    57cc:	95 81       	ldd	r25, Z+5	; 0x05
    57ce:	a6 81       	ldd	r26, Z+6	; 0x06
    57d0:	b7 81       	ldd	r27, Z+7	; 0x07
    57d2:	8f 83       	std	Y+7, r24	; 0x07
    57d4:	98 87       	std	Y+8, r25	; 0x08
    57d6:	a9 87       	std	Y+9, r26	; 0x09
    57d8:	ba 87       	std	Y+10, r27	; 0x0a
    sw_wdts[id].active=0;
    57da:	1a 82       	std	Y+2, r1	; 0x02
    return NRK_OK;
    57dc:	81 e0       	ldi	r24, 0x01	; 1
    57de:	01 c0       	rjmp	.+2      	; 0x57e2 <nrk_sw_wdt_init+0x4e>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    57e0:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    57e2:	df 91       	pop	r29
    57e4:	cf 91       	pop	r28
    57e6:	08 95       	ret

000057e8 <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    57e8:	cf 92       	push	r12
    57ea:	df 92       	push	r13
    57ec:	ef 92       	push	r14
    57ee:	ff 92       	push	r15
    57f0:	0f 93       	push	r16
    57f2:	1f 93       	push	r17
    57f4:	df 93       	push	r29
    57f6:	cf 93       	push	r28
    57f8:	cd b7       	in	r28, 0x3d	; 61
    57fa:	de b7       	in	r29, 0x3e	; 62
    57fc:	28 97       	sbiw	r28, 0x08	; 8
    57fe:	0f b6       	in	r0, 0x3f	; 63
    5800:	f8 94       	cli
    5802:	de bf       	out	0x3e, r29	; 62
    5804:	0f be       	out	0x3f, r0	; 63
    5806:	cd bf       	out	0x3d, r28	; 61
    5808:	08 2f       	mov	r16, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    580a:	83 30       	cpi	r24, 0x03	; 3
    580c:	d8 f5       	brcc	.+118    	; 0x5884 <nrk_sw_wdt_update+0x9c>
    nrk_time_get(&now);
    580e:	ce 01       	movw	r24, r28
    5810:	01 96       	adiw	r24, 0x01	; 1
    5812:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5816:	40 2f       	mov	r20, r16
    5818:	50 e0       	ldi	r21, 0x00	; 0
    581a:	23 e1       	ldi	r18, 0x13	; 19
    581c:	30 e0       	ldi	r19, 0x00	; 0
    581e:	42 9f       	mul	r20, r18
    5820:	c0 01       	movw	r24, r0
    5822:	43 9f       	mul	r20, r19
    5824:	90 0d       	add	r25, r0
    5826:	52 9f       	mul	r21, r18
    5828:	90 0d       	add	r25, r0
    582a:	11 24       	eor	r1, r1
    582c:	8c 01       	movw	r16, r24
    582e:	00 58       	subi	r16, 0x80	; 128
    5830:	18 4f       	sbci	r17, 0xF8	; 248
    5832:	f8 01       	movw	r30, r16
    5834:	23 81       	ldd	r18, Z+3	; 0x03
    5836:	34 81       	ldd	r19, Z+4	; 0x04
    5838:	45 81       	ldd	r20, Z+5	; 0x05
    583a:	56 81       	ldd	r21, Z+6	; 0x06
    583c:	c9 80       	ldd	r12, Y+1	; 0x01
    583e:	da 80       	ldd	r13, Y+2	; 0x02
    5840:	eb 80       	ldd	r14, Y+3	; 0x03
    5842:	fc 80       	ldd	r15, Y+4	; 0x04
    5844:	2c 0d       	add	r18, r12
    5846:	3d 1d       	adc	r19, r13
    5848:	4e 1d       	adc	r20, r14
    584a:	5f 1d       	adc	r21, r15
    584c:	23 87       	std	Z+11, r18	; 0x0b
    584e:	34 87       	std	Z+12, r19	; 0x0c
    5850:	45 87       	std	Z+13, r20	; 0x0d
    5852:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5854:	27 81       	ldd	r18, Z+7	; 0x07
    5856:	30 85       	ldd	r19, Z+8	; 0x08
    5858:	41 85       	ldd	r20, Z+9	; 0x09
    585a:	52 85       	ldd	r21, Z+10	; 0x0a
    585c:	cd 80       	ldd	r12, Y+5	; 0x05
    585e:	de 80       	ldd	r13, Y+6	; 0x06
    5860:	ef 80       	ldd	r14, Y+7	; 0x07
    5862:	f8 84       	ldd	r15, Y+8	; 0x08
    5864:	2c 0d       	add	r18, r12
    5866:	3d 1d       	adc	r19, r13
    5868:	4e 1d       	adc	r20, r14
    586a:	5f 1d       	adc	r21, r15
    586c:	27 87       	std	Z+15, r18	; 0x0f
    586e:	30 8b       	std	Z+16, r19	; 0x10
    5870:	41 8b       	std	Z+17, r20	; 0x11
    5872:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5874:	85 57       	subi	r24, 0x75	; 117
    5876:	98 4f       	sbci	r25, 0xF8	; 248
    5878:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    587c:	81 e0       	ldi	r24, 0x01	; 1
    587e:	f8 01       	movw	r30, r16
    5880:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5882:	01 c0       	rjmp	.+2      	; 0x5886 <nrk_sw_wdt_update+0x9e>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5884:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    5886:	28 96       	adiw	r28, 0x08	; 8
    5888:	0f b6       	in	r0, 0x3f	; 63
    588a:	f8 94       	cli
    588c:	de bf       	out	0x3e, r29	; 62
    588e:	0f be       	out	0x3f, r0	; 63
    5890:	cd bf       	out	0x3d, r28	; 61
    5892:	cf 91       	pop	r28
    5894:	df 91       	pop	r29
    5896:	1f 91       	pop	r17
    5898:	0f 91       	pop	r16
    589a:	ff 90       	pop	r15
    589c:	ef 90       	pop	r14
    589e:	df 90       	pop	r13
    58a0:	cf 90       	pop	r12
    58a2:	08 95       	ret

000058a4 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    58a4:	1f 93       	push	r17
    58a6:	df 93       	push	r29
    58a8:	cf 93       	push	r28
    58aa:	cd b7       	in	r28, 0x3d	; 61
    58ac:	de b7       	in	r29, 0x3e	; 62
    58ae:	28 97       	sbiw	r28, 0x08	; 8
    58b0:	0f b6       	in	r0, 0x3f	; 63
    58b2:	f8 94       	cli
    58b4:	de bf       	out	0x3e, r29	; 62
    58b6:	0f be       	out	0x3f, r0	; 63
    58b8:	cd bf       	out	0x3d, r28	; 61
    58ba:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    58bc:	83 30       	cpi	r24, 0x03	; 3
    58be:	a0 f5       	brcc	.+104    	; 0x5928 <nrk_sw_wdt_start+0x84>
    nrk_time_get(&now);
    58c0:	ce 01       	movw	r24, r28
    58c2:	01 96       	adiw	r24, 0x01	; 1
    58c4:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    58c8:	81 2f       	mov	r24, r17
    58ca:	90 e0       	ldi	r25, 0x00	; 0
    58cc:	23 e1       	ldi	r18, 0x13	; 19
    58ce:	30 e0       	ldi	r19, 0x00	; 0
    58d0:	82 9f       	mul	r24, r18
    58d2:	f0 01       	movw	r30, r0
    58d4:	83 9f       	mul	r24, r19
    58d6:	f0 0d       	add	r31, r0
    58d8:	92 9f       	mul	r25, r18
    58da:	f0 0d       	add	r31, r0
    58dc:	11 24       	eor	r1, r1
    58de:	e0 58       	subi	r30, 0x80	; 128
    58e0:	f8 4f       	sbci	r31, 0xF8	; 248
    58e2:	83 81       	ldd	r24, Z+3	; 0x03
    58e4:	94 81       	ldd	r25, Z+4	; 0x04
    58e6:	a5 81       	ldd	r26, Z+5	; 0x05
    58e8:	b6 81       	ldd	r27, Z+6	; 0x06
    58ea:	29 81       	ldd	r18, Y+1	; 0x01
    58ec:	3a 81       	ldd	r19, Y+2	; 0x02
    58ee:	4b 81       	ldd	r20, Y+3	; 0x03
    58f0:	5c 81       	ldd	r21, Y+4	; 0x04
    58f2:	82 0f       	add	r24, r18
    58f4:	93 1f       	adc	r25, r19
    58f6:	a4 1f       	adc	r26, r20
    58f8:	b5 1f       	adc	r27, r21
    58fa:	83 87       	std	Z+11, r24	; 0x0b
    58fc:	94 87       	std	Z+12, r25	; 0x0c
    58fe:	a5 87       	std	Z+13, r26	; 0x0d
    5900:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5902:	87 81       	ldd	r24, Z+7	; 0x07
    5904:	90 85       	ldd	r25, Z+8	; 0x08
    5906:	a1 85       	ldd	r26, Z+9	; 0x09
    5908:	b2 85       	ldd	r27, Z+10	; 0x0a
    590a:	2d 81       	ldd	r18, Y+5	; 0x05
    590c:	3e 81       	ldd	r19, Y+6	; 0x06
    590e:	4f 81       	ldd	r20, Y+7	; 0x07
    5910:	58 85       	ldd	r21, Y+8	; 0x08
    5912:	82 0f       	add	r24, r18
    5914:	93 1f       	adc	r25, r19
    5916:	a4 1f       	adc	r26, r20
    5918:	b5 1f       	adc	r27, r21
    591a:	87 87       	std	Z+15, r24	; 0x0f
    591c:	90 8b       	std	Z+16, r25	; 0x10
    591e:	a1 8b       	std	Z+17, r26	; 0x11
    5920:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5922:	81 e0       	ldi	r24, 0x01	; 1
    5924:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    5926:	01 c0       	rjmp	.+2      	; 0x592a <nrk_sw_wdt_start+0x86>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5928:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    592a:	28 96       	adiw	r28, 0x08	; 8
    592c:	0f b6       	in	r0, 0x3f	; 63
    592e:	f8 94       	cli
    5930:	de bf       	out	0x3e, r29	; 62
    5932:	0f be       	out	0x3f, r0	; 63
    5934:	cd bf       	out	0x3d, r28	; 61
    5936:	cf 91       	pop	r28
    5938:	df 91       	pop	r29
    593a:	1f 91       	pop	r17
    593c:	08 95       	ret

0000593e <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    593e:	83 30       	cpi	r24, 0x03	; 3
    5940:	78 f4       	brcc	.+30     	; 0x5960 <nrk_sw_wdt_stop+0x22>
    sw_wdts[id].active=0;
    5942:	90 e0       	ldi	r25, 0x00	; 0
    5944:	23 e1       	ldi	r18, 0x13	; 19
    5946:	30 e0       	ldi	r19, 0x00	; 0
    5948:	82 9f       	mul	r24, r18
    594a:	f0 01       	movw	r30, r0
    594c:	83 9f       	mul	r24, r19
    594e:	f0 0d       	add	r31, r0
    5950:	92 9f       	mul	r25, r18
    5952:	f0 0d       	add	r31, r0
    5954:	11 24       	eor	r1, r1
    5956:	e0 58       	subi	r30, 0x80	; 128
    5958:	f8 4f       	sbci	r31, 0xF8	; 248
    595a:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    595c:	81 e0       	ldi	r24, 0x01	; 1
    595e:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5960:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5962:	08 95       	ret

00005964 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    596c:	01 97       	sbiw	r24, 0x01	; 1
    596e:	d1 f7       	brne	.-12     	; 0x5964 <nrk_spin_wait_us>

}
    5970:	08 95       	ret

00005972 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5972:	1e bc       	out	0x2e, r1	; 46
}
    5974:	08 95       	ret

00005976 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5976:	81 e0       	ldi	r24, 0x01	; 1
    5978:	8e bd       	out	0x2e, r24	; 46
}
    597a:	08 95       	ret

0000597c <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    597c:	80 b5       	in	r24, 0x20	; 32
    597e:	81 60       	ori	r24, 0x01	; 1
    5980:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5982:	1d bc       	out	0x2d, r1	; 45
    5984:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5986:	08 95       	ret

00005988 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    5988:	df 93       	push	r29
    598a:	cf 93       	push	r28
    598c:	00 d0       	rcall	.+0      	; 0x598e <_nrk_high_speed_timer_get+0x6>
    598e:	cd b7       	in	r28, 0x3d	; 61
    5990:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5992:	8c b5       	in	r24, 0x2c	; 44
    5994:	9d b5       	in	r25, 0x2d	; 45
    5996:	9a 83       	std	Y+2, r25	; 0x02
    5998:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    599a:	29 81       	ldd	r18, Y+1	; 0x01
    599c:	3a 81       	ldd	r19, Y+2	; 0x02
}
    599e:	c9 01       	movw	r24, r18
    59a0:	0f 90       	pop	r0
    59a2:	0f 90       	pop	r0
    59a4:	cf 91       	pop	r28
    59a6:	df 91       	pop	r29
    59a8:	08 95       	ret

000059aa <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    59aa:	ef 92       	push	r14
    59ac:	ff 92       	push	r15
    59ae:	0f 93       	push	r16
    59b0:	1f 93       	push	r17
    59b2:	cf 93       	push	r28
    59b4:	df 93       	push	r29
    59b6:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    59b8:	8f ef       	ldi	r24, 0xFF	; 255
    59ba:	c9 37       	cpi	r28, 0x79	; 121
    59bc:	d8 07       	cpc	r29, r24
    59be:	10 f0       	brcs	.+4      	; 0x59c4 <nrk_high_speed_timer_wait+0x1a>
    59c0:	c0 e0       	ldi	r28, 0x00	; 0
    59c2:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    59c4:	7e 01       	movw	r14, r28
    59c6:	00 e0       	ldi	r16, 0x00	; 0
    59c8:	10 e0       	ldi	r17, 0x00	; 0
    59ca:	80 e0       	ldi	r24, 0x00	; 0
    59cc:	90 e0       	ldi	r25, 0x00	; 0
    59ce:	e6 0e       	add	r14, r22
    59d0:	f7 1e       	adc	r15, r23
    59d2:	08 1f       	adc	r16, r24
    59d4:	19 1f       	adc	r17, r25
    if(tmp>65536)
    59d6:	91 e0       	ldi	r25, 0x01	; 1
    59d8:	e9 16       	cp	r14, r25
    59da:	90 e0       	ldi	r25, 0x00	; 0
    59dc:	f9 06       	cpc	r15, r25
    59de:	91 e0       	ldi	r25, 0x01	; 1
    59e0:	09 07       	cpc	r16, r25
    59e2:	90 e0       	ldi	r25, 0x00	; 0
    59e4:	19 07       	cpc	r17, r25
    59e6:	68 f0       	brcs	.+26     	; 0x5a02 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    59e8:	80 e0       	ldi	r24, 0x00	; 0
    59ea:	90 e0       	ldi	r25, 0x00	; 0
    59ec:	af ef       	ldi	r26, 0xFF	; 255
    59ee:	bf ef       	ldi	r27, 0xFF	; 255
    59f0:	e8 0e       	add	r14, r24
    59f2:	f9 1e       	adc	r15, r25
    59f4:	0a 1f       	adc	r16, r26
    59f6:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    59f8:	0e 94 c4 2c 	call	0x5988	; 0x5988 <_nrk_high_speed_timer_get>
    59fc:	c8 17       	cp	r28, r24
    59fe:	d9 07       	cpc	r29, r25
    5a00:	d8 f3       	brcs	.-10     	; 0x59f8 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5a02:	0e 94 c4 2c 	call	0x5988	; 0x5988 <_nrk_high_speed_timer_get>
    5a06:	8e 15       	cp	r24, r14
    5a08:	9f 05       	cpc	r25, r15
    5a0a:	d8 f3       	brcs	.-10     	; 0x5a02 <nrk_high_speed_timer_wait+0x58>
}
    5a0c:	df 91       	pop	r29
    5a0e:	cf 91       	pop	r28
    5a10:	1f 91       	pop	r17
    5a12:	0f 91       	pop	r16
    5a14:	ff 90       	pop	r15
    5a16:	ef 90       	pop	r14
    5a18:	08 95       	ret

00005a1a <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5a1a:	82 bf       	out	0x32, r24	; 50
}
    5a1c:	08 95       	ret

00005a1e <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5a1e:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5a20:	87 b7       	in	r24, 0x37	; 55
    5a22:	8d 7f       	andi	r24, 0xFD	; 253
    5a24:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5a26:	87 b7       	in	r24, 0x37	; 55
    5a28:	8e 7f       	andi	r24, 0xFE	; 254
    5a2a:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5a2c:	08 95       	ret

00005a2e <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5a2e:	8b e0       	ldi	r24, 0x0B	; 11
    5a30:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5a32:	87 b7       	in	r24, 0x37	; 55
    5a34:	83 60       	ori	r24, 0x03	; 3
    5a36:	87 bf       	out	0x37, r24	; 55
}
    5a38:	08 95       	ret

00005a3a <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5a3a:	80 b5       	in	r24, 0x20	; 32
    5a3c:	82 60       	ori	r24, 0x02	; 2
    5a3e:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5a40:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5a42:	10 92 94 03 	sts	0x0394, r1
    _nrk_prev_timer_val=0;
    5a46:	10 92 ea 04 	sts	0x04EA, r1
}
    5a4a:	08 95       	ret

00005a4c <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    5a4c:	8e ef       	ldi	r24, 0xFE	; 254
    5a4e:	80 93 ea 04 	sts	0x04EA, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5a52:	98 e0       	ldi	r25, 0x08	; 8
    5a54:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    5a56:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5a58:	83 e0       	ldi	r24, 0x03	; 3
    5a5a:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5a5c:	8b e0       	ldi	r24, 0x0B	; 11
    5a5e:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    5a60:	80 b5       	in	r24, 0x20	; 32
    5a62:	87 60       	ori	r24, 0x07	; 7
    5a64:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5a66:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5a68:	81 e0       	ldi	r24, 0x01	; 1
    5a6a:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5a6c:	1d bc       	out	0x2d, r1	; 45
    5a6e:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5a70:	80 b5       	in	r24, 0x20	; 32
    5a72:	81 60       	ori	r24, 0x01	; 1
    5a74:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    5a76:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    5a7a:	0e 94 17 2d 	call	0x5a2e	; 0x5a2e <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    5a7e:	10 92 94 03 	sts	0x0394, r1
}
    5a82:	08 95       	ret

00005a84 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    5a84:	08 95       	ret

00005a86 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5a86:	81 b7       	in	r24, 0x31	; 49
}
    5a88:	8f 5f       	subi	r24, 0xFF	; 255
    5a8a:	08 95       	ret

00005a8c <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5a8c:	81 50       	subi	r24, 0x01	; 1
    5a8e:	81 bf       	out	0x31, r24	; 49
}
    5a90:	08 95       	ret

00005a92 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5a92:	82 b7       	in	r24, 0x32	; 50
}
    5a94:	08 95       	ret

00005a96 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    5a96:	1f 92       	push	r1
    5a98:	0f 92       	push	r0
    5a9a:	0f b6       	in	r0, 0x3f	; 63
    5a9c:	0f 92       	push	r0
    5a9e:	0b b6       	in	r0, 0x3b	; 59
    5aa0:	0f 92       	push	r0
    5aa2:	11 24       	eor	r1, r1
    5aa4:	2f 93       	push	r18
    5aa6:	3f 93       	push	r19
    5aa8:	4f 93       	push	r20
    5aaa:	5f 93       	push	r21
    5aac:	6f 93       	push	r22
    5aae:	7f 93       	push	r23
    5ab0:	8f 93       	push	r24
    5ab2:	9f 93       	push	r25
    5ab4:	af 93       	push	r26
    5ab6:	bf 93       	push	r27
    5ab8:	ef 93       	push	r30
    5aba:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5abc:	8a e0       	ldi	r24, 0x0A	; 10
    5abe:	60 e0       	ldi	r22, 0x00	; 0
    5ac0:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
}
    5ac4:	ff 91       	pop	r31
    5ac6:	ef 91       	pop	r30
    5ac8:	bf 91       	pop	r27
    5aca:	af 91       	pop	r26
    5acc:	9f 91       	pop	r25
    5ace:	8f 91       	pop	r24
    5ad0:	7f 91       	pop	r23
    5ad2:	6f 91       	pop	r22
    5ad4:	5f 91       	pop	r21
    5ad6:	4f 91       	pop	r20
    5ad8:	3f 91       	pop	r19
    5ada:	2f 91       	pop	r18
    5adc:	0f 90       	pop	r0
    5ade:	0b be       	out	0x3b, r0	; 59
    5ae0:	0f 90       	pop	r0
    5ae2:	0f be       	out	0x3f, r0	; 63
    5ae4:	0f 90       	pop	r0
    5ae6:	1f 90       	pop	r1
    5ae8:	18 95       	reti

00005aea <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5aea:	0f 92       	push	r0
    5aec:	0f b6       	in	r0, 0x3f	; 63
    5aee:	0f 92       	push	r0
    5af0:	1f 92       	push	r1
    5af2:	2f 92       	push	r2
    5af4:	3f 92       	push	r3
    5af6:	4f 92       	push	r4
    5af8:	5f 92       	push	r5
    5afa:	6f 92       	push	r6
    5afc:	7f 92       	push	r7
    5afe:	8f 92       	push	r8
    5b00:	9f 92       	push	r9
    5b02:	af 92       	push	r10
    5b04:	bf 92       	push	r11
    5b06:	cf 92       	push	r12
    5b08:	df 92       	push	r13
    5b0a:	ef 92       	push	r14
    5b0c:	ff 92       	push	r15
    5b0e:	0f 93       	push	r16
    5b10:	1f 93       	push	r17
    5b12:	2f 93       	push	r18
    5b14:	3f 93       	push	r19
    5b16:	4f 93       	push	r20
    5b18:	5f 93       	push	r21
    5b1a:	6f 93       	push	r22
    5b1c:	7f 93       	push	r23
    5b1e:	8f 93       	push	r24
    5b20:	9f 93       	push	r25
    5b22:	af 93       	push	r26
    5b24:	bf 93       	push	r27
    5b26:	cf 93       	push	r28
    5b28:	df 93       	push	r29
    5b2a:	ef 93       	push	r30
    5b2c:	ff 93       	push	r31
    5b2e:	a0 91 7d 07 	lds	r26, 0x077D
    5b32:	b0 91 7e 07 	lds	r27, 0x077E
    5b36:	0d b6       	in	r0, 0x3d	; 61
    5b38:	0d 92       	st	X+, r0
    5b3a:	0e b6       	in	r0, 0x3e	; 62
    5b3c:	0d 92       	st	X+, r0
    5b3e:	1f 92       	push	r1
    5b40:	a0 91 e7 04 	lds	r26, 0x04E7
    5b44:	b0 91 e8 04 	lds	r27, 0x04E8
    5b48:	1e 90       	ld	r1, -X
    5b4a:	be bf       	out	0x3e, r27	; 62
    5b4c:	ad bf       	out	0x3d, r26	; 61
    5b4e:	08 95       	ret

00005b50 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5b50:	88 23       	and	r24, r24
    5b52:	19 f4       	brne	.+6      	; 0x5b5a <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5b54:	87 b7       	in	r24, 0x37	; 55
    5b56:	8f 77       	andi	r24, 0x7F	; 127
    5b58:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5b5a:	8f ef       	ldi	r24, 0xFF	; 255
    5b5c:	08 95       	ret

00005b5e <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5b5e:	88 23       	and	r24, r24
    5b60:	19 f4       	brne	.+6      	; 0x5b68 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    5b62:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    5b64:	81 e0       	ldi	r24, 0x01	; 1
    5b66:	08 95       	ret
    }
    return NRK_ERROR;
    5b68:	8f ef       	ldi	r24, 0xFF	; 255
}
    5b6a:	08 95       	ret

00005b6c <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5b6c:	88 23       	and	r24, r24
    5b6e:	19 f4       	brne	.+6      	; 0x5b76 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    5b70:	24 b5       	in	r18, 0x24	; 36
    5b72:	30 e0       	ldi	r19, 0x00	; 0
    5b74:	02 c0       	rjmp	.+4      	; 0x5b7a <nrk_timer_int_read+0xe>
    }
    return 0;
    5b76:	20 e0       	ldi	r18, 0x00	; 0
    5b78:	30 e0       	ldi	r19, 0x00	; 0

}
    5b7a:	c9 01       	movw	r24, r18
    5b7c:	08 95       	ret

00005b7e <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    5b7e:	88 23       	and	r24, r24
    5b80:	29 f4       	brne	.+10     	; 0x5b8c <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    5b82:	87 b7       	in	r24, 0x37	; 55
    5b84:	80 68       	ori	r24, 0x80	; 128
    5b86:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    5b88:	81 e0       	ldi	r24, 0x01	; 1
    5b8a:	08 95       	ret
    }
    return NRK_ERROR;
    5b8c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5b8e:	08 95       	ret

00005b90 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    5b90:	88 23       	and	r24, r24
    5b92:	59 f5       	brne	.+86     	; 0x5bea <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5b94:	cb 01       	movw	r24, r22
    5b96:	01 97       	sbiw	r24, 0x01	; 1
    5b98:	85 30       	cpi	r24, 0x05	; 5
    5b9a:	91 05       	cpc	r25, r1
    5b9c:	10 f4       	brcc	.+4      	; 0x5ba2 <nrk_timer_int_configure+0x12>
    5b9e:	60 93 e9 04 	sts	0x04E9, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    5ba2:	88 e0       	ldi	r24, 0x08	; 8
    5ba4:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    5ba6:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    5ba8:	30 93 12 03 	sts	0x0312, r19
    5bac:	20 93 11 03 	sts	0x0311, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    5bb0:	80 91 e9 04 	lds	r24, 0x04E9
    5bb4:	81 30       	cpi	r24, 0x01	; 1
    5bb6:	19 f4       	brne	.+6      	; 0x5bbe <nrk_timer_int_configure+0x2e>
    5bb8:	85 b5       	in	r24, 0x25	; 37
    5bba:	81 60       	ori	r24, 0x01	; 1
    5bbc:	09 c0       	rjmp	.+18     	; 0x5bd0 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    5bbe:	82 30       	cpi	r24, 0x02	; 2
    5bc0:	19 f4       	brne	.+6      	; 0x5bc8 <nrk_timer_int_configure+0x38>
    5bc2:	85 b5       	in	r24, 0x25	; 37
    5bc4:	82 60       	ori	r24, 0x02	; 2
    5bc6:	04 c0       	rjmp	.+8      	; 0x5bd0 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    5bc8:	83 30       	cpi	r24, 0x03	; 3
    5bca:	29 f4       	brne	.+10     	; 0x5bd6 <nrk_timer_int_configure+0x46>
    5bcc:	85 b5       	in	r24, 0x25	; 37
    5bce:	83 60       	ori	r24, 0x03	; 3
    5bd0:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    5bd2:	81 e0       	ldi	r24, 0x01	; 1
    5bd4:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    5bd6:	84 30       	cpi	r24, 0x04	; 4
    5bd8:	19 f4       	brne	.+6      	; 0x5be0 <nrk_timer_int_configure+0x50>
    5bda:	85 b5       	in	r24, 0x25	; 37
    5bdc:	84 60       	ori	r24, 0x04	; 4
    5bde:	f8 cf       	rjmp	.-16     	; 0x5bd0 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    5be0:	85 30       	cpi	r24, 0x05	; 5
    5be2:	29 f4       	brne	.+10     	; 0x5bee <nrk_timer_int_configure+0x5e>
    5be4:	85 b5       	in	r24, 0x25	; 37
    5be6:	85 60       	ori	r24, 0x05	; 5
    5be8:	f3 cf       	rjmp	.-26     	; 0x5bd0 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    5bea:	8f ef       	ldi	r24, 0xFF	; 255
    5bec:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    5bee:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    5bf0:	08 95       	ret

00005bf2 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    5bf2:	1f 92       	push	r1
    5bf4:	0f 92       	push	r0
    5bf6:	0f b6       	in	r0, 0x3f	; 63
    5bf8:	0f 92       	push	r0
    5bfa:	0b b6       	in	r0, 0x3b	; 59
    5bfc:	0f 92       	push	r0
    5bfe:	11 24       	eor	r1, r1
    5c00:	2f 93       	push	r18
    5c02:	3f 93       	push	r19
    5c04:	4f 93       	push	r20
    5c06:	5f 93       	push	r21
    5c08:	6f 93       	push	r22
    5c0a:	7f 93       	push	r23
    5c0c:	8f 93       	push	r24
    5c0e:	9f 93       	push	r25
    5c10:	af 93       	push	r26
    5c12:	bf 93       	push	r27
    5c14:	ef 93       	push	r30
    5c16:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    5c18:	e0 91 11 03 	lds	r30, 0x0311
    5c1c:	f0 91 12 03 	lds	r31, 0x0312
    5c20:	30 97       	sbiw	r30, 0x00	; 0
    5c22:	11 f0       	breq	.+4      	; 0x5c28 <__vector_9+0x36>
    5c24:	09 95       	icall
    5c26:	04 c0       	rjmp	.+8      	; 0x5c30 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5c28:	8a e0       	ldi	r24, 0x0A	; 10
    5c2a:	60 e0       	ldi	r22, 0x00	; 0
    5c2c:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
    return;
}
    5c30:	ff 91       	pop	r31
    5c32:	ef 91       	pop	r30
    5c34:	bf 91       	pop	r27
    5c36:	af 91       	pop	r26
    5c38:	9f 91       	pop	r25
    5c3a:	8f 91       	pop	r24
    5c3c:	7f 91       	pop	r23
    5c3e:	6f 91       	pop	r22
    5c40:	5f 91       	pop	r21
    5c42:	4f 91       	pop	r20
    5c44:	3f 91       	pop	r19
    5c46:	2f 91       	pop	r18
    5c48:	0f 90       	pop	r0
    5c4a:	0b be       	out	0x3b, r0	; 59
    5c4c:	0f 90       	pop	r0
    5c4e:	0f be       	out	0x3f, r0	; 63
    5c50:	0f 90       	pop	r0
    5c52:	1f 90       	pop	r1
    5c54:	18 95       	reti

00005c56 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5c56:	04 b6       	in	r0, 0x34	; 52
    5c58:	03 fc       	sbrc	r0, 3
    5c5a:	02 c0       	rjmp	.+4      	; 0x5c60 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5c5c:	80 e0       	ldi	r24, 0x00	; 0
    5c5e:	01 c0       	rjmp	.+2      	; 0x5c62 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    5c60:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5c62:	04 b6       	in	r0, 0x34	; 52
    5c64:	02 fe       	sbrs	r0, 2
    5c66:	06 c0       	rjmp	.+12     	; 0x5c74 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5c68:	94 b7       	in	r25, 0x34	; 52
    5c6a:	9b 7f       	andi	r25, 0xFB	; 251
    5c6c:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5c6e:	04 b6       	in	r0, 0x34	; 52
    5c70:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5c72:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5c74:	04 b6       	in	r0, 0x34	; 52
    5c76:	01 fe       	sbrs	r0, 1
    5c78:	05 c0       	rjmp	.+10     	; 0x5c84 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5c7a:	94 b7       	in	r25, 0x34	; 52
    5c7c:	9d 7f       	andi	r25, 0xFD	; 253
    5c7e:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5c80:	82 60       	ori	r24, 0x02	; 2
    5c82:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5c84:	88 23       	and	r24, r24
    5c86:	59 f4       	brne	.+22     	; 0x5c9e <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5c88:	04 b6       	in	r0, 0x34	; 52
    5c8a:	00 fe       	sbrs	r0, 0
    5c8c:	04 c0       	rjmp	.+8      	; 0x5c96 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5c8e:	94 b7       	in	r25, 0x34	; 52
    5c90:	9e 7f       	andi	r25, 0xFE	; 254
    5c92:	94 bf       	out	0x34, r25	; 52
    5c94:	01 c0       	rjmp	.+2      	; 0x5c98 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5c96:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    5c98:	93 b7       	in	r25, 0x33	; 51
    5c9a:	91 11       	cpse	r25, r1
    5c9c:	81 60       	ori	r24, 0x01	; 1

return error;
}
    5c9e:	08 95       	ret

00005ca0 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    5ca0:	8f ef       	ldi	r24, 0xFF	; 255
    5ca2:	08 95       	ret

00005ca4 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    5ca4:	8f ef       	ldi	r24, 0xFF	; 255
    5ca6:	08 95       	ret

00005ca8 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    5ca8:	8f ef       	ldi	r24, 0xFF	; 255
    5caa:	08 95       	ret

00005cac <__vector_1>:



SIGNAL(INT0_vect) {
    5cac:	1f 92       	push	r1
    5cae:	0f 92       	push	r0
    5cb0:	0f b6       	in	r0, 0x3f	; 63
    5cb2:	0f 92       	push	r0
    5cb4:	0b b6       	in	r0, 0x3b	; 59
    5cb6:	0f 92       	push	r0
    5cb8:	11 24       	eor	r1, r1
    5cba:	2f 93       	push	r18
    5cbc:	3f 93       	push	r19
    5cbe:	4f 93       	push	r20
    5cc0:	5f 93       	push	r21
    5cc2:	6f 93       	push	r22
    5cc4:	7f 93       	push	r23
    5cc6:	8f 93       	push	r24
    5cc8:	9f 93       	push	r25
    5cca:	af 93       	push	r26
    5ccc:	bf 93       	push	r27
    5cce:	ef 93       	push	r30
    5cd0:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5cd2:	8a e0       	ldi	r24, 0x0A	; 10
    5cd4:	60 e0       	ldi	r22, 0x00	; 0
    5cd6:	0e 94 5b 1d 	call	0x3ab6	; 0x3ab6 <nrk_kernel_error_add>
	return;  	
}
    5cda:	ff 91       	pop	r31
    5cdc:	ef 91       	pop	r30
    5cde:	bf 91       	pop	r27
    5ce0:	af 91       	pop	r26
    5ce2:	9f 91       	pop	r25
    5ce4:	8f 91       	pop	r24
    5ce6:	7f 91       	pop	r23
    5ce8:	6f 91       	pop	r22
    5cea:	5f 91       	pop	r21
    5cec:	4f 91       	pop	r20
    5cee:	3f 91       	pop	r19
    5cf0:	2f 91       	pop	r18
    5cf2:	0f 90       	pop	r0
    5cf4:	0b be       	out	0x3b, r0	; 59
    5cf6:	0f 90       	pop	r0
    5cf8:	0f be       	out	0x3f, r0	; 63
    5cfa:	0f 90       	pop	r0
    5cfc:	1f 90       	pop	r1
    5cfe:	18 95       	reti

00005d00 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    5d00:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5d04:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    5d06:	84 b7       	in	r24, 0x34	; 52
    5d08:	87 7f       	andi	r24, 0xF7	; 247
    5d0a:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5d0c:	81 b5       	in	r24, 0x21	; 33
    5d0e:	88 61       	ori	r24, 0x18	; 24
    5d10:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    5d12:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    5d14:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>
}
    5d18:	08 95       	ret

00005d1a <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    5d1a:	0e 94 4a 13 	call	0x2694	; 0x2694 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    5d1e:	84 b7       	in	r24, 0x34	; 52
    5d20:	87 7f       	andi	r24, 0xF7	; 247
    5d22:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5d24:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    5d26:	81 b5       	in	r24, 0x21	; 33
    5d28:	88 61       	ori	r24, 0x18	; 24
    5d2a:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    5d2c:	8f e0       	ldi	r24, 0x0F	; 15
    5d2e:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    5d30:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>

}
    5d34:	08 95       	ret

00005d36 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    5d36:	04 b6       	in	r0, 0x34	; 52
    5d38:	03 fc       	sbrc	r0, 3
    5d3a:	02 c0       	rjmp	.+4      	; 0x5d40 <nrk_watchdog_check+0xa>
    5d3c:	81 e0       	ldi	r24, 0x01	; 1
    5d3e:	08 95       	ret
    return NRK_ERROR;
    5d40:	8f ef       	ldi	r24, 0xFF	; 255
}
    5d42:	08 95       	ret

00005d44 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    5d44:	a8 95       	wdr

}
    5d46:	08 95       	ret

00005d48 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    5d48:	08 95       	ret

00005d4a <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    5d4a:	fc 01       	movw	r30, r24
    5d4c:	76 83       	std	Z+6, r23	; 0x06
    5d4e:	65 83       	std	Z+5, r22	; 0x05
}
    5d50:	08 95       	ret

00005d52 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    5d52:	85 b7       	in	r24, 0x35	; 53
    5d54:	83 7e       	andi	r24, 0xE3	; 227
    5d56:	88 61       	ori	r24, 0x18	; 24
    5d58:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    5d5a:	85 b7       	in	r24, 0x35	; 53
    5d5c:	80 62       	ori	r24, 0x20	; 32
    5d5e:	85 bf       	out	0x35, r24	; 53
    5d60:	88 95       	sleep
    5d62:	85 b7       	in	r24, 0x35	; 53
    5d64:	8f 7d       	andi	r24, 0xDF	; 223
    5d66:	85 bf       	out	0x35, r24	; 53

}
    5d68:	08 95       	ret

00005d6a <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    5d6a:	85 b7       	in	r24, 0x35	; 53
    5d6c:	83 7e       	andi	r24, 0xE3	; 227
    5d6e:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    5d70:	85 b7       	in	r24, 0x35	; 53
    5d72:	80 62       	ori	r24, 0x20	; 32
    5d74:	85 bf       	out	0x35, r24	; 53
    5d76:	88 95       	sleep
    5d78:	85 b7       	in	r24, 0x35	; 53
    5d7a:	8f 7d       	andi	r24, 0xDF	; 223
    5d7c:	85 bf       	out	0x35, r24	; 53

}
    5d7e:	08 95       	ret

00005d80 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    5d80:	25 e5       	ldi	r18, 0x55	; 85
    5d82:	fa 01       	movw	r30, r20
    5d84:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    5d86:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    5d88:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    5d8a:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    5d8c:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    5d8e:	12 92       	st	-Z, r1
    5d90:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5d92:	12 92       	st	-Z, r1
    5d94:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5d96:	12 92       	st	-Z, r1
    5d98:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5d9a:	12 92       	st	-Z, r1
    5d9c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5d9e:	12 92       	st	-Z, r1
    5da0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5da2:	12 92       	st	-Z, r1
    5da4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5da6:	12 92       	st	-Z, r1
    5da8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5daa:	12 92       	st	-Z, r1
    5dac:	12 92       	st	-Z, r1

    *(--stk) = 0;
    5dae:	12 92       	st	-Z, r1
    5db0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5db2:	12 92       	st	-Z, r1
    5db4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5db6:	12 92       	st	-Z, r1
    5db8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5dba:	12 92       	st	-Z, r1
    5dbc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5dbe:	12 92       	st	-Z, r1
    5dc0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5dc2:	12 92       	st	-Z, r1
    5dc4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5dc6:	12 92       	st	-Z, r1
    5dc8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5dca:	12 92       	st	-Z, r1
    5dcc:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5dce:	12 92       	st	-Z, r1
    5dd0:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    5dd2:	cf 01       	movw	r24, r30
    5dd4:	08 95       	ret

00005dd6 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    5dd6:	ef 92       	push	r14
    5dd8:	ff 92       	push	r15
    5dda:	0f 93       	push	r16
    5ddc:	1f 93       	push	r17
    5dde:	cf 93       	push	r28
    5de0:	df 93       	push	r29
    5de2:	ec 01       	movw	r28, r24
    5de4:	8b 01       	movw	r16, r22
    5de6:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5de8:	40 32       	cpi	r20, 0x20	; 32
    5dea:	51 05       	cpc	r21, r1
    5dec:	18 f4       	brcc	.+6      	; 0x5df4 <nrk_task_set_stk+0x1e>
    5dee:	81 e1       	ldi	r24, 0x11	; 17
    5df0:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    5df4:	08 94       	sec
    5df6:	e1 08       	sbc	r14, r1
    5df8:	f1 08       	sbc	r15, r1
    5dfa:	e0 0e       	add	r14, r16
    5dfc:	f1 1e       	adc	r15, r17
    5dfe:	fa 82       	std	Y+2, r15	; 0x02
    5e00:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    5e02:	1c 83       	std	Y+4, r17	; 0x04
    5e04:	0b 83       	std	Y+3, r16	; 0x03

}
    5e06:	df 91       	pop	r29
    5e08:	cf 91       	pop	r28
    5e0a:	1f 91       	pop	r17
    5e0c:	0f 91       	pop	r16
    5e0e:	ff 90       	pop	r15
    5e10:	ef 90       	pop	r14
    5e12:	08 95       	ret

00005e14 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5e14:	8d e3       	ldi	r24, 0x3D	; 61
    5e16:	95 e1       	ldi	r25, 0x15	; 21
    5e18:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5e1c:	80 93 ff 10 	sts	0x10FF, r24
}
    5e20:	08 95       	ret

00005e22 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    5e22:	85 e5       	ldi	r24, 0x55	; 85
    5e24:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    5e28:	ee ef       	ldi	r30, 0xFE	; 254
    5e2a:	f0 e1       	ldi	r31, 0x10	; 16
    5e2c:	f0 93 e8 04 	sts	0x04E8, r31
    5e30:	e0 93 e7 04 	sts	0x04E7, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5e34:	8d e3       	ldi	r24, 0x3D	; 61
    5e36:	95 e1       	ldi	r25, 0x15	; 21
    5e38:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    5e3a:	80 93 ff 10 	sts	0x10FF, r24

}
    5e3e:	08 95       	ret

00005e40 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    5e40:	0e 94 26 2d 	call	0x5a4c	; 0x5a4c <_nrk_setup_timer>
    nrk_int_enable();
    5e44:	0e 94 4c 13 	call	0x2698	; 0x2698 <nrk_int_enable>

}
    5e48:	08 95       	ret

00005e4a <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    5e4a:	0e 94 7b 2f 	call	0x5ef6	; 0x5ef6 <i2c_init>
}
    5e4e:	08 95       	ret

00005e50 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    5e50:	1f 93       	push	r17
    5e52:	df 93       	push	r29
    5e54:	cf 93       	push	r28
    5e56:	0f 92       	push	r0
    5e58:	cd b7       	in	r28, 0x3d	; 61
    5e5a:	de b7       	in	r29, 0x3e	; 62
    5e5c:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    5e5e:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    5e60:	8c 62       	ori	r24, 0x2C	; 44
    5e62:	69 83       	std	Y+1, r22	; 0x01
    5e64:	0e 94 e6 2f 	call	0x5fcc	; 0x5fcc <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    5e68:	69 81       	ldd	r22, Y+1	; 0x01
    5e6a:	61 30       	cpi	r22, 0x01	; 1
    5e6c:	11 f4       	brne	.+4      	; 0x5e72 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    5e6e:	80 e0       	ldi	r24, 0x00	; 0
    5e70:	01 c0       	rjmp	.+2      	; 0x5e74 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    5e72:	80 e8       	ldi	r24, 0x80	; 128
    5e74:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    5e78:	81 2f       	mov	r24, r17
    5e7a:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <i2c_send>
		
	i2c_stop();
    5e7e:	0e 94 a2 2f 	call	0x5f44	; 0x5f44 <i2c_stop>
}
    5e82:	0f 90       	pop	r0
    5e84:	cf 91       	pop	r28
    5e86:	df 91       	pop	r29
    5e88:	1f 91       	pop	r17
    5e8a:	08 95       	ret

00005e8c <adc_init>:
#include <util/delay.h>



void adc_init()
{
    5e8c:	df 93       	push	r29
    5e8e:	cf 93       	push	r28
    5e90:	00 d0       	rcall	.+0      	; 0x5e92 <adc_init+0x6>
    5e92:	cd b7       	in	r28, 0x3d	; 61
    5e94:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    5e96:	80 e4       	ldi	r24, 0x40	; 64
    5e98:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    5e9a:	86 e0       	ldi	r24, 0x06	; 6
    5e9c:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    5e9e:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    5ea0:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    5ea2:	36 99       	sbic	0x06, 6	; 6
    5ea4:	fe cf       	rjmp	.-4      	; 0x5ea2 <adc_init+0x16>
  dummy = ADCW;
    5ea6:	84 b1       	in	r24, 0x04	; 4
    5ea8:	95 b1       	in	r25, 0x05	; 5
    5eaa:	9a 83       	std	Y+2, r25	; 0x02
    5eac:	89 83       	std	Y+1, r24	; 0x01
}
    5eae:	0f 90       	pop	r0
    5eb0:	0f 90       	pop	r0
    5eb2:	cf 91       	pop	r28
    5eb4:	df 91       	pop	r29
    5eb6:	08 95       	ret

00005eb8 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    5eb8:	37 98       	cbi	0x06, 7	; 6
}
    5eba:	08 95       	ret

00005ebc <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    5ebc:	97 b1       	in	r25, 0x07	; 7
    5ebe:	8f 71       	andi	r24, 0x1F	; 31
    5ec0:	90 7e       	andi	r25, 0xE0	; 224
    5ec2:	89 2b       	or	r24, r25
    5ec4:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    5ec6:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    5ec8:	36 99       	sbic	0x06, 6	; 6
    5eca:	fe cf       	rjmp	.-4      	; 0x5ec8 <adc_GetChannel+0xc>
  return ADCW;
    5ecc:	24 b1       	in	r18, 0x04	; 4
    5ece:	35 b1       	in	r19, 0x05	; 5
}
    5ed0:	c9 01       	movw	r24, r18
    5ed2:	08 95       	ret

00005ed4 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    5ed4:	8e e1       	ldi	r24, 0x1E	; 30
    5ed6:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    5eda:	bc 01       	movw	r22, r24
    5edc:	80 e0       	ldi	r24, 0x00	; 0
    5ede:	90 e0       	ldi	r25, 0x00	; 0
    5ee0:	0e 94 96 45 	call	0x8b2c	; 0x8b2c <__floatunsisf>
    5ee4:	9b 01       	movw	r18, r22
    5ee6:	ac 01       	movw	r20, r24
    5ee8:	64 ea       	ldi	r22, 0xA4	; 164
    5eea:	70 e7       	ldi	r23, 0x70	; 112
    5eec:	8d e9       	ldi	r24, 0x9D	; 157
    5eee:	94 e4       	ldi	r25, 0x44	; 68
    5ef0:	0e 94 02 45 	call	0x8a04	; 0x8a04 <__divsf3>
}
    5ef4:	08 95       	ret

00005ef6 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    5ef6:	e1 e7       	ldi	r30, 0x71	; 113
    5ef8:	f0 e0       	ldi	r31, 0x00	; 0
    5efa:	80 81       	ld	r24, Z
    5efc:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    5efe:	81 e0       	ldi	r24, 0x01	; 1
    5f00:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    5f04:	84 e0       	ldi	r24, 0x04	; 4
    5f06:	80 93 74 00 	sts	0x0074, r24
}
    5f0a:	08 95       	ret

00005f0c <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    5f0c:	80 91 74 00 	lds	r24, 0x0074
    5f10:	87 ff       	sbrs	r24, 7
    5f12:	fc cf       	rjmp	.-8      	; 0x5f0c <i2c_waitForInterruptFlag>
}
    5f14:	08 95       	ret

00005f16 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    5f16:	e4 e7       	ldi	r30, 0x74	; 116
    5f18:	f0 e0       	ldi	r31, 0x00	; 0
    5f1a:	80 81       	ld	r24, Z
    5f1c:	80 68       	ori	r24, 0x80	; 128
    5f1e:	80 83       	st	Z, r24
}
    5f20:	08 95       	ret

00005f22 <i2c_start>:



void i2c_start()
{
    5f22:	cf 93       	push	r28
    5f24:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    5f26:	c4 e7       	ldi	r28, 0x74	; 116
    5f28:	d0 e0       	ldi	r29, 0x00	; 0
    5f2a:	88 81       	ld	r24, Y
    5f2c:	80 62       	ori	r24, 0x20	; 32
    5f2e:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    5f30:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    5f34:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    5f38:	88 81       	ld	r24, Y
    5f3a:	8f 7d       	andi	r24, 0xDF	; 223
    5f3c:	88 83       	st	Y, r24
}
    5f3e:	df 91       	pop	r29
    5f40:	cf 91       	pop	r28
    5f42:	08 95       	ret

00005f44 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    5f44:	80 91 74 00 	lds	r24, 0x0074
    5f48:	80 61       	ori	r24, 0x10	; 16
    5f4a:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    5f4e:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    5f52:	80 91 74 00 	lds	r24, 0x0074
    5f56:	84 fd       	sbrc	r24, 4
    5f58:	fc cf       	rjmp	.-8      	; 0x5f52 <i2c_stop+0xe>
}
    5f5a:	08 95       	ret

00005f5c <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    5f5c:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    5f60:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    5f64:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    5f68:	80 91 71 00 	lds	r24, 0x0071
    5f6c:	88 7f       	andi	r24, 0xF8	; 248
    5f6e:	88 32       	cpi	r24, 0x28	; 40
    5f70:	41 f0       	breq	.+16     	; 0x5f82 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    5f72:	90 91 71 00 	lds	r25, 0x0071
    5f76:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    5f78:	81 e0       	ldi	r24, 0x01	; 1
    5f7a:	98 31       	cpi	r25, 0x18	; 24
    5f7c:	19 f4       	brne	.+6      	; 0x5f84 <i2c_send+0x28>
    5f7e:	80 e0       	ldi	r24, 0x00	; 0
    5f80:	08 95       	ret
    5f82:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    5f84:	08 95       	ret

00005f86 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    5f86:	00 97       	sbiw	r24, 0x00	; 0
    5f88:	21 f0       	breq	.+8      	; 0x5f92 <i2c_receive+0xc>
    5f8a:	80 91 74 00 	lds	r24, 0x0074
    5f8e:	80 64       	ori	r24, 0x40	; 64
    5f90:	03 c0       	rjmp	.+6      	; 0x5f98 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    5f92:	80 91 74 00 	lds	r24, 0x0074
    5f96:	8f 7b       	andi	r24, 0xBF	; 191
    5f98:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    5f9c:	0e 94 8b 2f 	call	0x5f16	; 0x5f16 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    5fa0:	0e 94 86 2f 	call	0x5f0c	; 0x5f0c <i2c_waitForInterruptFlag>
	return TWDR;
    5fa4:	80 91 73 00 	lds	r24, 0x0073
}
    5fa8:	08 95       	ret

00005faa <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    5faa:	df 93       	push	r29
    5fac:	cf 93       	push	r28
    5fae:	0f 92       	push	r0
    5fb0:	cd b7       	in	r28, 0x3d	; 61
    5fb2:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5fb4:	89 83       	std	Y+1, r24	; 0x01
    5fb6:	0e 94 91 2f 	call	0x5f22	; 0x5f22 <i2c_start>
	i2c_send((address << 1) | 0x01);
    5fba:	89 81       	ldd	r24, Y+1	; 0x01
    5fbc:	88 0f       	add	r24, r24
    5fbe:	81 60       	ori	r24, 0x01	; 1
    5fc0:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <i2c_send>
}
    5fc4:	0f 90       	pop	r0
    5fc6:	cf 91       	pop	r28
    5fc8:	df 91       	pop	r29
    5fca:	08 95       	ret

00005fcc <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    5fcc:	df 93       	push	r29
    5fce:	cf 93       	push	r28
    5fd0:	0f 92       	push	r0
    5fd2:	cd b7       	in	r28, 0x3d	; 61
    5fd4:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5fd6:	89 83       	std	Y+1, r24	; 0x01
    5fd8:	0e 94 91 2f 	call	0x5f22	; 0x5f22 <i2c_start>
	i2c_send(address << 1);
    5fdc:	89 81       	ldd	r24, Y+1	; 0x01
    5fde:	88 0f       	add	r24, r24
    5fe0:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <i2c_send>
}
    5fe4:	0f 90       	pop	r0
    5fe6:	cf 91       	pop	r28
    5fe8:	df 91       	pop	r29
    5fea:	08 95       	ret

00005fec <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    5fec:	0e 94 46 2f 	call	0x5e8c	; 0x5e8c <adc_init>
	mda100_initDone = 1;
    5ff0:	81 e0       	ldi	r24, 0x01	; 1
    5ff2:	80 93 df 02 	sts	0x02DF, r24
}
    5ff6:	08 95       	ret

00005ff8 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    5ff8:	80 91 df 02 	lds	r24, 0x02DF
    5ffc:	88 23       	and	r24, r24
    5ffe:	11 f4       	brne	.+4      	; 0x6004 <mda100_Powersave+0xc>
    6000:	0e 94 f6 2f 	call	0x5fec	; 0x5fec <mda100_init>
	adc_Powersave();
    6004:	0e 94 5c 2f 	call	0x5eb8	; 0x5eb8 <adc_Powersave>
}
    6008:	08 95       	ret

0000600a <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    600a:	df 93       	push	r29
    600c:	cf 93       	push	r28
    600e:	0f 92       	push	r0
    6010:	cd b7       	in	r28, 0x3d	; 61
    6012:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6014:	90 91 df 02 	lds	r25, 0x02DF
    6018:	99 23       	and	r25, r25
    601a:	21 f4       	brne	.+8      	; 0x6024 <mda100_LightSensor_Power+0x1a>
    601c:	89 83       	std	Y+1, r24	; 0x01
    601e:	0e 94 f6 2f 	call	0x5fec	; 0x5fec <mda100_init>
    6022:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    6024:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    6026:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    6028:	81 30       	cpi	r24, 0x01	; 1
    602a:	19 f4       	brne	.+6      	; 0x6032 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    602c:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    602e:	15 9a       	sbi	0x02, 5	; 2
    6030:	02 c0       	rjmp	.+4      	; 0x6036 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    6032:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    6034:	15 98       	cbi	0x02, 5	; 2
	}
}
    6036:	0f 90       	pop	r0
    6038:	cf 91       	pop	r28
    603a:	df 91       	pop	r29
    603c:	08 95       	ret

0000603e <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    603e:	df 93       	push	r29
    6040:	cf 93       	push	r28
    6042:	0f 92       	push	r0
    6044:	cd b7       	in	r28, 0x3d	; 61
    6046:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6048:	90 91 df 02 	lds	r25, 0x02DF
    604c:	99 23       	and	r25, r25
    604e:	21 f4       	brne	.+8      	; 0x6058 <mda100_TemperatureSensor_Power+0x1a>
    6050:	89 83       	std	Y+1, r24	; 0x01
    6052:	0e 94 f6 2f 	call	0x5fec	; 0x5fec <mda100_init>
    6056:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    6058:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    605a:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    605c:	81 30       	cpi	r24, 0x01	; 1
    605e:	19 f4       	brne	.+6      	; 0x6066 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    6060:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    6062:	a0 9a       	sbi	0x14, 0	; 20
    6064:	02 c0       	rjmp	.+4      	; 0x606a <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    6066:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    6068:	a0 98       	cbi	0x14, 0	; 20
	}
}
    606a:	0f 90       	pop	r0
    606c:	cf 91       	pop	r28
    606e:	df 91       	pop	r29
    6070:	08 95       	ret

00006072 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    6072:	80 91 df 02 	lds	r24, 0x02DF
    6076:	88 23       	and	r24, r24
    6078:	11 f4       	brne	.+4      	; 0x607e <mda100_LightSensor_GetCounts+0xc>
    607a:	0e 94 f6 2f 	call	0x5fec	; 0x5fec <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    607e:	81 e0       	ldi	r24, 0x01	; 1
    6080:	0e 94 05 30 	call	0x600a	; 0x600a <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    6084:	81 e0       	ldi	r24, 0x01	; 1
    6086:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    608a:	08 95       	ret

0000608c <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    608c:	80 91 df 02 	lds	r24, 0x02DF
    6090:	88 23       	and	r24, r24
    6092:	11 f4       	brne	.+4      	; 0x6098 <mda100_TemperatureSensor_GetCounts+0xc>
    6094:	0e 94 f6 2f 	call	0x5fec	; 0x5fec <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    6098:	81 e0       	ldi	r24, 0x01	; 1
    609a:	0e 94 1f 30 	call	0x603e	; 0x603e <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    609e:	81 e0       	ldi	r24, 0x01	; 1
    60a0:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    60a4:	08 95       	ret

000060a6 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    60a6:	af 92       	push	r10
    60a8:	bf 92       	push	r11
    60aa:	cf 92       	push	r12
    60ac:	df 92       	push	r13
    60ae:	ef 92       	push	r14
    60b0:	ff 92       	push	r15
    60b2:	0f 93       	push	r16
    60b4:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    60b6:	0e 94 46 30 	call	0x608c	; 0x608c <mda100_TemperatureSensor_GetCounts>
    60ba:	bc 01       	movw	r22, r24
    60bc:	80 e0       	ldi	r24, 0x00	; 0
    60be:	90 e0       	ldi	r25, 0x00	; 0
    60c0:	0e 94 96 45 	call	0x8b2c	; 0x8b2c <__floatunsisf>
    60c4:	8b 01       	movw	r16, r22
    60c6:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    60c8:	60 e0       	ldi	r22, 0x00	; 0
    60ca:	70 ec       	ldi	r23, 0xC0	; 192
    60cc:	8f e7       	ldi	r24, 0x7F	; 127
    60ce:	94 e4       	ldi	r25, 0x44	; 68
    60d0:	20 2f       	mov	r18, r16
    60d2:	31 2f       	mov	r19, r17
    60d4:	4e 2d       	mov	r20, r14
    60d6:	5f 2d       	mov	r21, r15
    60d8:	0e 94 9d 44 	call	0x893a	; 0x893a <__subsf3>
    60dc:	20 e0       	ldi	r18, 0x00	; 0
    60de:	30 e4       	ldi	r19, 0x40	; 64
    60e0:	4c e1       	ldi	r20, 0x1C	; 28
    60e2:	56 e4       	ldi	r21, 0x46	; 70
    60e4:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    60e8:	20 2f       	mov	r18, r16
    60ea:	31 2f       	mov	r19, r17
    60ec:	4e 2d       	mov	r20, r14
    60ee:	5f 2d       	mov	r21, r15
    60f0:	0e 94 02 45 	call	0x8a04	; 0x8a04 <__divsf3>
    60f4:	0e 94 2d 46 	call	0x8c5a	; 0x8c5a <log>
    60f8:	7b 01       	movw	r14, r22
    60fa:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    60fc:	20 e0       	ldi	r18, 0x00	; 0
    60fe:	30 e0       	ldi	r19, 0x00	; 0
    6100:	40 e4       	ldi	r20, 0x40	; 64
    6102:	50 e4       	ldi	r21, 0x40	; 64
    6104:	0e 94 d0 46 	call	0x8da0	; 0x8da0 <pow>
    6108:	d6 2e       	mov	r13, r22
    610a:	c7 2e       	mov	r12, r23
    610c:	b8 2e       	mov	r11, r24
    610e:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    6110:	c8 01       	movw	r24, r16
    6112:	b7 01       	movw	r22, r14
    6114:	29 e7       	ldi	r18, 0x79	; 121
    6116:	33 ee       	ldi	r19, 0xE3	; 227
    6118:	4d e7       	ldi	r20, 0x7D	; 125
    611a:	59 e3       	ldi	r21, 0x39	; 57
    611c:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    6120:	28 ec       	ldi	r18, 0xC8	; 200
    6122:	32 e6       	ldi	r19, 0x62	; 98
    6124:	44 e8       	ldi	r20, 0x84	; 132
    6126:	5a e3       	ldi	r21, 0x3A	; 58
    6128:	0e 94 9e 44 	call	0x893c	; 0x893c <__addsf3>
    612c:	7b 01       	movw	r14, r22
    612e:	8c 01       	movw	r16, r24
    6130:	a6 01       	movw	r20, r12
    6132:	95 01       	movw	r18, r10
    6134:	65 2f       	mov	r22, r21
    6136:	74 2f       	mov	r23, r20
    6138:	83 2f       	mov	r24, r19
    613a:	92 2f       	mov	r25, r18
    613c:	2d e2       	ldi	r18, 0x2D	; 45
    613e:	34 ec       	ldi	r19, 0xC4	; 196
    6140:	4c e1       	ldi	r20, 0x1C	; 28
    6142:	54 e3       	ldi	r21, 0x34	; 52
    6144:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    6148:	9b 01       	movw	r18, r22
    614a:	ac 01       	movw	r20, r24
    614c:	c8 01       	movw	r24, r16
    614e:	b7 01       	movw	r22, r14
    6150:	0e 94 9e 44 	call	0x893c	; 0x893c <__addsf3>
    6154:	9b 01       	movw	r18, r22
    6156:	ac 01       	movw	r20, r24
    6158:	60 e0       	ldi	r22, 0x00	; 0
    615a:	70 e0       	ldi	r23, 0x00	; 0
    615c:	80 e8       	ldi	r24, 0x80	; 128
    615e:	9f e3       	ldi	r25, 0x3F	; 63
    6160:	0e 94 02 45 	call	0x8a04	; 0x8a04 <__divsf3>
}
    6164:	1f 91       	pop	r17
    6166:	0f 91       	pop	r16
    6168:	ff 90       	pop	r15
    616a:	ef 90       	pop	r14
    616c:	df 90       	pop	r13
    616e:	cf 90       	pop	r12
    6170:	bf 90       	pop	r11
    6172:	af 90       	pop	r10
    6174:	08 95       	ret

00006176 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    6176:	0e 94 53 30 	call	0x60a6	; 0x60a6 <mda100_TemperatureSensor_GetKelvin>
    617a:	23 e3       	ldi	r18, 0x33	; 51
    617c:	33 e9       	ldi	r19, 0x93	; 147
    617e:	48 e8       	ldi	r20, 0x88	; 136
    6180:	53 e4       	ldi	r21, 0x43	; 67
    6182:	0e 94 9d 44 	call	0x893a	; 0x893a <__subsf3>
}
    6186:	08 95       	ret

00006188 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    6188:	0e 94 46 2f 	call	0x5e8c	; 0x5e8c <adc_init>
	ad5242_init();
    618c:	0e 94 25 2f 	call	0x5e4a	; 0x5e4a <ad5242_init>
	mts310cb_initDone = 1;
    6190:	81 e0       	ldi	r24, 0x01	; 1
    6192:	80 93 e0 02 	sts	0x02E0, r24
}
    6196:	08 95       	ret

00006198 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    6198:	80 91 e0 02 	lds	r24, 0x02E0
    619c:	88 23       	and	r24, r24
    619e:	11 f4       	brne	.+4      	; 0x61a4 <mts310cb_Powersave+0xc>
    61a0:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	adc_Powersave();
    61a4:	0e 94 5c 2f 	call	0x5eb8	; 0x5eb8 <adc_Powersave>
}
    61a8:	08 95       	ret

000061aa <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    61aa:	df 93       	push	r29
    61ac:	cf 93       	push	r28
    61ae:	0f 92       	push	r0
    61b0:	cd b7       	in	r28, 0x3d	; 61
    61b2:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    61b4:	90 91 e0 02 	lds	r25, 0x02E0
    61b8:	99 23       	and	r25, r25
    61ba:	21 f4       	brne	.+8      	; 0x61c4 <mts310cb_Accelerometer_Power+0x1a>
    61bc:	89 83       	std	Y+1, r24	; 0x01
    61be:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    61c2:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    61c4:	81 30       	cpi	r24, 0x01	; 1
    61c6:	11 f4       	brne	.+4      	; 0x61cc <mts310cb_Accelerometer_Power+0x22>
    61c8:	ac 9a       	sbi	0x15, 4	; 21
    61ca:	01 c0       	rjmp	.+2      	; 0x61ce <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    61cc:	ac 98       	cbi	0x15, 4	; 21
}
    61ce:	0f 90       	pop	r0
    61d0:	cf 91       	pop	r28
    61d2:	df 91       	pop	r29
    61d4:	08 95       	ret

000061d6 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    61d6:	df 93       	push	r29
    61d8:	cf 93       	push	r28
    61da:	0f 92       	push	r0
    61dc:	cd b7       	in	r28, 0x3d	; 61
    61de:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    61e0:	90 91 e0 02 	lds	r25, 0x02E0
    61e4:	99 23       	and	r25, r25
    61e6:	21 f4       	brne	.+8      	; 0x61f0 <mts310cb_Magnetometer_Power+0x1a>
    61e8:	89 83       	std	Y+1, r24	; 0x01
    61ea:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    61ee:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    61f0:	81 30       	cpi	r24, 0x01	; 1
    61f2:	11 f4       	brne	.+4      	; 0x61f8 <mts310cb_Magnetometer_Power+0x22>
    61f4:	ad 9a       	sbi	0x15, 5	; 21
    61f6:	01 c0       	rjmp	.+2      	; 0x61fa <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    61f8:	ad 98       	cbi	0x15, 5	; 21
}
    61fa:	0f 90       	pop	r0
    61fc:	cf 91       	pop	r28
    61fe:	df 91       	pop	r29
    6200:	08 95       	ret

00006202 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    6202:	1f 93       	push	r17
    6204:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6206:	80 91 e0 02 	lds	r24, 0x02E0
    620a:	88 23       	and	r24, r24
    620c:	11 f4       	brne	.+4      	; 0x6212 <mts310cb_TemperatureSensor_Power+0x10>
    620e:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    6212:	80 e0       	ldi	r24, 0x00	; 0
    6214:	0e 94 15 31 	call	0x622a	; 0x622a <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    6218:	11 30       	cpi	r17, 0x01	; 1
    621a:	19 f4       	brne	.+6      	; 0x6222 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    621c:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    621e:	a0 9a       	sbi	0x14, 0	; 20
    6220:	02 c0       	rjmp	.+4      	; 0x6226 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    6222:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    6224:	a0 98       	cbi	0x14, 0	; 20
	}
}
    6226:	1f 91       	pop	r17
    6228:	08 95       	ret

0000622a <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    622a:	1f 93       	push	r17
    622c:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    622e:	80 91 e0 02 	lds	r24, 0x02E0
    6232:	88 23       	and	r24, r24
    6234:	11 f4       	brne	.+4      	; 0x623a <mts310cb_LightSensor_Power+0x10>
    6236:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    623a:	80 e0       	ldi	r24, 0x00	; 0
    623c:	0e 94 01 31 	call	0x6202	; 0x6202 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    6240:	11 30       	cpi	r17, 0x01	; 1
    6242:	19 f4       	brne	.+6      	; 0x624a <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    6244:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    6246:	15 9a       	sbi	0x02, 5	; 2
    6248:	02 c0       	rjmp	.+4      	; 0x624e <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    624a:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    624c:	15 98       	cbi	0x02, 5	; 2
	}
}
    624e:	1f 91       	pop	r17
    6250:	08 95       	ret

00006252 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    6252:	df 93       	push	r29
    6254:	cf 93       	push	r28
    6256:	0f 92       	push	r0
    6258:	cd b7       	in	r28, 0x3d	; 61
    625a:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    625c:	90 91 e0 02 	lds	r25, 0x02E0
    6260:	99 23       	and	r25, r25
    6262:	21 f4       	brne	.+8      	; 0x626c <mts310cb_Sounder_Power+0x1a>
    6264:	89 83       	std	Y+1, r24	; 0x01
    6266:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    626a:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    626c:	81 30       	cpi	r24, 0x01	; 1
    626e:	11 f4       	brne	.+4      	; 0x6274 <mts310cb_Sounder_Power+0x22>
    6270:	aa 9a       	sbi	0x15, 2	; 21
    6272:	01 c0       	rjmp	.+2      	; 0x6276 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    6274:	aa 98       	cbi	0x15, 2	; 21
}
    6276:	0f 90       	pop	r0
    6278:	cf 91       	pop	r28
    627a:	df 91       	pop	r29
    627c:	08 95       	ret

0000627e <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    627e:	df 93       	push	r29
    6280:	cf 93       	push	r28
    6282:	0f 92       	push	r0
    6284:	cd b7       	in	r28, 0x3d	; 61
    6286:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6288:	90 91 e0 02 	lds	r25, 0x02E0
    628c:	99 23       	and	r25, r25
    628e:	21 f4       	brne	.+8      	; 0x6298 <mts310cb_Microphone_Power+0x1a>
    6290:	89 83       	std	Y+1, r24	; 0x01
    6292:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    6296:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    6298:	81 30       	cpi	r24, 0x01	; 1
    629a:	11 f4       	brne	.+4      	; 0x62a0 <mts310cb_Microphone_Power+0x22>
    629c:	ab 9a       	sbi	0x15, 3	; 21
    629e:	01 c0       	rjmp	.+2      	; 0x62a2 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    62a0:	ab 98       	cbi	0x15, 3	; 21
}
    62a2:	0f 90       	pop	r0
    62a4:	cf 91       	pop	r28
    62a6:	df 91       	pop	r29
    62a8:	08 95       	ret

000062aa <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    62aa:	df 93       	push	r29
    62ac:	cf 93       	push	r28
    62ae:	0f 92       	push	r0
    62b0:	cd b7       	in	r28, 0x3d	; 61
    62b2:	de b7       	in	r29, 0x3e	; 62
    62b4:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    62b6:	80 91 e0 02 	lds	r24, 0x02E0
    62ba:	88 23       	and	r24, r24
    62bc:	21 f4       	brne	.+8      	; 0x62c6 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    62be:	49 83       	std	Y+1, r20	; 0x01
    62c0:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    62c4:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    62c6:	80 e0       	ldi	r24, 0x00	; 0
    62c8:	61 e0       	ldi	r22, 0x01	; 1
    62ca:	0e 94 28 2f 	call	0x5e50	; 0x5e50 <ad5242_set>
}
    62ce:	0f 90       	pop	r0
    62d0:	cf 91       	pop	r28
    62d2:	df 91       	pop	r29
    62d4:	08 95       	ret

000062d6 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    62d6:	df 93       	push	r29
    62d8:	cf 93       	push	r28
    62da:	0f 92       	push	r0
    62dc:	cd b7       	in	r28, 0x3d	; 61
    62de:	de b7       	in	r29, 0x3e	; 62
    62e0:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    62e2:	80 91 e0 02 	lds	r24, 0x02E0
    62e6:	88 23       	and	r24, r24
    62e8:	21 f4       	brne	.+8      	; 0x62f2 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    62ea:	49 83       	std	Y+1, r20	; 0x01
    62ec:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    62f0:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    62f2:	80 e0       	ldi	r24, 0x00	; 0
    62f4:	62 e0       	ldi	r22, 0x02	; 2
    62f6:	0e 94 28 2f 	call	0x5e50	; 0x5e50 <ad5242_set>
}
    62fa:	0f 90       	pop	r0
    62fc:	cf 91       	pop	r28
    62fe:	df 91       	pop	r29
    6300:	08 95       	ret

00006302 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    6302:	df 93       	push	r29
    6304:	cf 93       	push	r28
    6306:	0f 92       	push	r0
    6308:	cd b7       	in	r28, 0x3d	; 61
    630a:	de b7       	in	r29, 0x3e	; 62
    630c:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    630e:	80 91 e0 02 	lds	r24, 0x02E0
    6312:	88 23       	and	r24, r24
    6314:	21 f4       	brne	.+8      	; 0x631e <mts310cb_Microphone_SetGain+0x1c>
    6316:	49 83       	std	Y+1, r20	; 0x01
    6318:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    631c:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    631e:	81 e0       	ldi	r24, 0x01	; 1
    6320:	61 e0       	ldi	r22, 0x01	; 1
    6322:	0e 94 28 2f 	call	0x5e50	; 0x5e50 <ad5242_set>
}
    6326:	0f 90       	pop	r0
    6328:	cf 91       	pop	r28
    632a:	df 91       	pop	r29
    632c:	08 95       	ret

0000632e <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    632e:	df 93       	push	r29
    6330:	cf 93       	push	r28
    6332:	0f 92       	push	r0
    6334:	cd b7       	in	r28, 0x3d	; 61
    6336:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    6338:	90 91 e0 02 	lds	r25, 0x02E0
    633c:	99 23       	and	r25, r25
    633e:	21 f4       	brne	.+8      	; 0x6348 <mts310cb_Microphone_SetMode+0x1a>
    6340:	89 83       	std	Y+1, r24	; 0x01
    6342:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
    6346:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    6348:	88 23       	and	r24, r24
    634a:	11 f4       	brne	.+4      	; 0x6350 <mts310cb_Microphone_SetMode+0x22>
    634c:	ae 9a       	sbi	0x15, 6	; 21
    634e:	03 c0       	rjmp	.+6      	; 0x6356 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    6350:	81 30       	cpi	r24, 0x01	; 1
    6352:	09 f4       	brne	.+2      	; 0x6356 <mts310cb_Microphone_SetMode+0x28>
    6354:	ae 98       	cbi	0x15, 6	; 21
}
    6356:	0f 90       	pop	r0
    6358:	cf 91       	pop	r28
    635a:	df 91       	pop	r29
    635c:	08 95       	ret

0000635e <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    635e:	80 91 e0 02 	lds	r24, 0x02E0
    6362:	88 23       	and	r24, r24
    6364:	11 f4       	brne	.+4      	; 0x636a <mts310cb_LightSensor_GetCounts+0xc>
    6366:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    636a:	81 e0       	ldi	r24, 0x01	; 1
    636c:	0e 94 15 31 	call	0x622a	; 0x622a <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    6370:	81 e0       	ldi	r24, 0x01	; 1
    6372:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    6376:	08 95       	ret

00006378 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    6378:	80 91 e0 02 	lds	r24, 0x02E0
    637c:	88 23       	and	r24, r24
    637e:	11 f4       	brne	.+4      	; 0x6384 <mts310cb_TemperatureSensor_GetCounts+0xc>
    6380:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    6384:	81 e0       	ldi	r24, 0x01	; 1
    6386:	0e 94 01 31 	call	0x6202	; 0x6202 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    638a:	81 e0       	ldi	r24, 0x01	; 1
    638c:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    6390:	08 95       	ret

00006392 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    6392:	80 91 e0 02 	lds	r24, 0x02E0
    6396:	88 23       	and	r24, r24
    6398:	11 f4       	brne	.+4      	; 0x639e <mts310cb_Microphone_GetCounts+0xc>
    639a:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	return adc_GetChannel(2);
    639e:	82 e0       	ldi	r24, 0x02	; 2
    63a0:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    63a4:	08 95       	ret

000063a6 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    63a6:	80 91 e0 02 	lds	r24, 0x02E0
    63aa:	88 23       	and	r24, r24
    63ac:	11 f4       	brne	.+4      	; 0x63b2 <mts310cb_Accelerometer_x_GetCounts+0xc>
    63ae:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	return adc_GetChannel(3);
    63b2:	83 e0       	ldi	r24, 0x03	; 3
    63b4:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    63b8:	08 95       	ret

000063ba <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    63ba:	80 91 e0 02 	lds	r24, 0x02E0
    63be:	88 23       	and	r24, r24
    63c0:	11 f4       	brne	.+4      	; 0x63c6 <mts310cb_Accelerometer_y_GetCounts+0xc>
    63c2:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	return adc_GetChannel(4);
    63c6:	84 e0       	ldi	r24, 0x04	; 4
    63c8:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    63cc:	08 95       	ret

000063ce <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    63ce:	80 91 e0 02 	lds	r24, 0x02E0
    63d2:	88 23       	and	r24, r24
    63d4:	11 f4       	brne	.+4      	; 0x63da <mts310cb_Magnetometer_x_GetCounts+0xc>
    63d6:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	return adc_GetChannel(5);
    63da:	85 e0       	ldi	r24, 0x05	; 5
    63dc:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    63e0:	08 95       	ret

000063e2 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    63e2:	80 91 e0 02 	lds	r24, 0x02E0
    63e6:	88 23       	and	r24, r24
    63e8:	11 f4       	brne	.+4      	; 0x63ee <mts310cb_Magnetometer_y_GetCounts+0xc>
    63ea:	0e 94 c4 30 	call	0x6188	; 0x6188 <mts310cb_init>
	return adc_GetChannel(6);
    63ee:	86 e0       	ldi	r24, 0x06	; 6
    63f0:	0e 94 5e 2f 	call	0x5ebc	; 0x5ebc <adc_GetChannel>
}
    63f4:	08 95       	ret

000063f6 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    63f6:	89 e9       	ldi	r24, 0x99	; 153
    63f8:	93 e0       	ldi	r25, 0x03	; 3
    63fa:	01 97       	sbiw	r24, 0x01	; 1
    63fc:	f1 f7       	brne	.-4      	; 0x63fa <Maxim_1Wire_ResetPulse+0x4>
    63fe:	00 c0       	rjmp	.+0      	; 0x6400 <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    6400:	dc 98       	cbi	0x1b, 4	; 27
    6402:	d4 9a       	sbi	0x1a, 4	; 26
    6404:	89 e9       	ldi	r24, 0x99	; 153
    6406:	93 e0       	ldi	r25, 0x03	; 3
    6408:	01 97       	sbiw	r24, 0x01	; 1
    640a:	f1 f7       	brne	.-4      	; 0x6408 <Maxim_1Wire_ResetPulse+0x12>
    640c:	00 c0       	rjmp	.+0      	; 0x640e <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    640e:	d4 98       	cbi	0x1a, 4	; 26
    6410:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    6412:	cc 9b       	sbis	0x19, 4	; 25
    6414:	fe cf       	rjmp	.-4      	; 0x6412 <Maxim_1Wire_ResetPulse+0x1c>
    6416:	80 e0       	ldi	r24, 0x00	; 0
    6418:	07 c0       	rjmp	.+14     	; 0x6428 <Maxim_1Wire_ResetPulse+0x32>
    641a:	91 e3       	ldi	r25, 0x31	; 49
    641c:	9a 95       	dec	r25
    641e:	f1 f7       	brne	.-4      	; 0x641c <Maxim_1Wire_ResetPulse+0x26>
    6420:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    6422:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    6424:	8f 31       	cpi	r24, 0x1F	; 31
    6426:	49 f0       	breq	.+18     	; 0x643a <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    6428:	cc 99       	sbic	0x19, 4	; 25
    642a:	f7 cf       	rjmp	.-18     	; 0x641a <Maxim_1Wire_ResetPulse+0x24>
    642c:	89 e9       	ldi	r24, 0x99	; 153
    642e:	93 e0       	ldi	r25, 0x03	; 3
    6430:	01 97       	sbiw	r24, 0x01	; 1
    6432:	f1 f7       	brne	.-4      	; 0x6430 <Maxim_1Wire_ResetPulse+0x3a>
    6434:	00 c0       	rjmp	.+0      	; 0x6436 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    6436:	80 e0       	ldi	r24, 0x00	; 0
    6438:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    643a:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    643c:	08 95       	ret

0000643e <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    643e:	88 23       	and	r24, r24
    6440:	61 f4       	brne	.+24     	; 0x645a <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    6442:	dc 98       	cbi	0x1b, 4	; 27
    6444:	d4 9a       	sbi	0x1a, 4	; 26
    6446:	84 ec       	ldi	r24, 0xC4	; 196
    6448:	8a 95       	dec	r24
    644a:	f1 f7       	brne	.-4      	; 0x6448 <Maxim_1Wire_WriteBit+0xa>
    644c:	00 c0       	rjmp	.+0      	; 0x644e <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    644e:	d4 98       	cbi	0x1a, 4	; 26
    6450:	dc 9a       	sbi	0x1b, 4	; 27
    6452:	81 e3       	ldi	r24, 0x31	; 49
    6454:	8a 95       	dec	r24
    6456:	f1 f7       	brne	.-4      	; 0x6454 <Maxim_1Wire_WriteBit+0x16>
    6458:	0b c0       	rjmp	.+22     	; 0x6470 <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    645a:	dc 98       	cbi	0x1b, 4	; 27
    645c:	d4 9a       	sbi	0x1a, 4	; 26
    645e:	88 e1       	ldi	r24, 0x18	; 24
    6460:	8a 95       	dec	r24
    6462:	f1 f7       	brne	.-4      	; 0x6460 <Maxim_1Wire_WriteBit+0x22>
    6464:	00 c0       	rjmp	.+0      	; 0x6466 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    6466:	d4 98       	cbi	0x1a, 4	; 26
    6468:	dc 9a       	sbi	0x1b, 4	; 27
    646a:	8d ed       	ldi	r24, 0xDD	; 221
    646c:	8a 95       	dec	r24
    646e:	f1 f7       	brne	.-4      	; 0x646c <Maxim_1Wire_WriteBit+0x2e>
    6470:	00 00       	nop
    6472:	08 95       	ret

00006474 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    6474:	dc 98       	cbi	0x1b, 4	; 27
    6476:	d4 9a       	sbi	0x1a, 4	; 26
    6478:	82 e0       	ldi	r24, 0x02	; 2
    647a:	8a 95       	dec	r24
    647c:	f1 f7       	brne	.-4      	; 0x647a <Maxim_1Wire_ReadBit+0x6>
    647e:	00 c0       	rjmp	.+0      	; 0x6480 <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    6480:	d4 98       	cbi	0x1a, 4	; 26
    6482:	dc 9a       	sbi	0x1b, 4	; 27
    6484:	96 e1       	ldi	r25, 0x16	; 22
    6486:	9a 95       	dec	r25
    6488:	f1 f7       	brne	.-4      	; 0x6486 <Maxim_1Wire_ReadBit+0x12>
    648a:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    648c:	89 b3       	in	r24, 0x19	; 25
    648e:	94 ec       	ldi	r25, 0xC4	; 196
    6490:	9a 95       	dec	r25
    6492:	f1 f7       	brne	.-4      	; 0x6490 <Maxim_1Wire_ReadBit+0x1c>
    6494:	00 c0       	rjmp	.+0      	; 0x6496 <Maxim_1Wire_ReadBit+0x22>
    6496:	90 e0       	ldi	r25, 0x00	; 0
    6498:	80 71       	andi	r24, 0x10	; 16
    649a:	90 70       	andi	r25, 0x00	; 0
    649c:	24 e0       	ldi	r18, 0x04	; 4
    649e:	95 95       	asr	r25
    64a0:	87 95       	ror	r24
    64a2:	2a 95       	dec	r18
    64a4:	e1 f7       	brne	.-8      	; 0x649e <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    64a6:	08 95       	ret

000064a8 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    64a8:	ff 92       	push	r15
    64aa:	0f 93       	push	r16
    64ac:	1f 93       	push	r17
    64ae:	cf 93       	push	r28
    64b0:	df 93       	push	r29
    64b2:	f8 2e       	mov	r15, r24
    64b4:	c0 e0       	ldi	r28, 0x00	; 0
    64b6:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    64b8:	01 e0       	ldi	r16, 0x01	; 1
    64ba:	10 e0       	ldi	r17, 0x00	; 0
    64bc:	98 01       	movw	r18, r16
    64be:	0c 2e       	mov	r0, r28
    64c0:	02 c0       	rjmp	.+4      	; 0x64c6 <Maxim_1Wire_WriteByte+0x1e>
    64c2:	22 0f       	add	r18, r18
    64c4:	33 1f       	adc	r19, r19
    64c6:	0a 94       	dec	r0
    64c8:	e2 f7       	brpl	.-8      	; 0x64c2 <Maxim_1Wire_WriteByte+0x1a>
    64ca:	8f 2d       	mov	r24, r15
    64cc:	82 23       	and	r24, r18
    64ce:	0e 94 1f 32 	call	0x643e	; 0x643e <Maxim_1Wire_WriteBit>
    64d2:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    64d4:	c8 30       	cpi	r28, 0x08	; 8
    64d6:	d1 05       	cpc	r29, r1
    64d8:	89 f7       	brne	.-30     	; 0x64bc <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    64da:	df 91       	pop	r29
    64dc:	cf 91       	pop	r28
    64de:	1f 91       	pop	r17
    64e0:	0f 91       	pop	r16
    64e2:	ff 90       	pop	r15
    64e4:	08 95       	ret

000064e6 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    64e6:	1f 93       	push	r17
    64e8:	cf 93       	push	r28
    64ea:	df 93       	push	r29
    64ec:	c0 e0       	ldi	r28, 0x00	; 0
    64ee:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    64f0:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    64f2:	0e 94 3a 32 	call	0x6474	; 0x6474 <Maxim_1Wire_ReadBit>
    64f6:	28 2f       	mov	r18, r24
    64f8:	30 e0       	ldi	r19, 0x00	; 0
    64fa:	0c 2e       	mov	r0, r28
    64fc:	02 c0       	rjmp	.+4      	; 0x6502 <Maxim_1Wire_ReadByte+0x1c>
    64fe:	22 0f       	add	r18, r18
    6500:	33 1f       	adc	r19, r19
    6502:	0a 94       	dec	r0
    6504:	e2 f7       	brpl	.-8      	; 0x64fe <Maxim_1Wire_ReadByte+0x18>
    6506:	12 2b       	or	r17, r18
    6508:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    650a:	c8 30       	cpi	r28, 0x08	; 8
    650c:	d1 05       	cpc	r29, r1
    650e:	89 f7       	brne	.-30     	; 0x64f2 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    6510:	81 2f       	mov	r24, r17
    6512:	df 91       	pop	r29
    6514:	cf 91       	pop	r28
    6516:	1f 91       	pop	r17
    6518:	08 95       	ret

0000651a <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    651a:	8f e0       	ldi	r24, 0x0F	; 15
    651c:	0e 94 54 32 	call	0x64a8	; 0x64a8 <Maxim_1Wire_WriteByte>
}
    6520:	08 95       	ret

00006522 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    6522:	80 b5       	in	r24, 0x20	; 32
    6524:	8b 7f       	andi	r24, 0xFB	; 251
    6526:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    6528:	d4 98       	cbi	0x1a, 4	; 26
    652a:	dc 9a       	sbi	0x1b, 4	; 27
    652c:	86 ef       	ldi	r24, 0xF6	; 246
    652e:	8a 95       	dec	r24
    6530:	f1 f7       	brne	.-4      	; 0x652e <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    6532:	08 95       	ret

00006534 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    6534:	ef 92       	push	r14
    6536:	ff 92       	push	r15
    6538:	0f 93       	push	r16
    653a:	1f 93       	push	r17
    653c:	df 93       	push	r29
    653e:	cf 93       	push	r28
    6540:	00 d0       	rcall	.+0      	; 0x6542 <DS2401_getSerialNumber+0xe>
    6542:	00 d0       	rcall	.+0      	; 0x6544 <DS2401_getSerialNumber+0x10>
    6544:	cd b7       	in	r28, 0x3d	; 61
    6546:	de b7       	in	r29, 0x3e	; 62
    6548:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    654a:	19 82       	std	Y+1, r1	; 0x01
    654c:	1a 82       	std	Y+2, r1	; 0x02
    654e:	1b 82       	std	Y+3, r1	; 0x03
    6550:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    6552:	0e 94 fb 31 	call	0x63f6	; 0x63f6 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    6556:	88 23       	and	r24, r24
    6558:	39 f0       	breq	.+14     	; 0x6568 <DS2401_getSerialNumber+0x34>
    655a:	28 2f       	mov	r18, r24
    655c:	33 27       	eor	r19, r19
    655e:	27 fd       	sbrc	r18, 7
    6560:	30 95       	com	r19
    6562:	43 2f       	mov	r20, r19
    6564:	53 2f       	mov	r21, r19
    6566:	27 c0       	rjmp	.+78     	; 0x65b6 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    6568:	0e 94 8d 32 	call	0x651a	; 0x651a <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    656c:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    6570:	81 30       	cpi	r24, 0x01	; 1
    6572:	19 f0       	breq	.+6      	; 0x657a <DS2401_getSerialNumber+0x46>
    6574:	8e ef       	ldi	r24, 0xFE	; 254
    6576:	f7 01       	movw	r30, r14
    6578:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    657a:	8e 01       	movw	r16, r28
    657c:	0f 5f       	subi	r16, 0xFF	; 255
    657e:	1f 4f       	sbci	r17, 0xFF	; 255
    6580:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    6584:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    6586:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    658a:	f8 01       	movw	r30, r16
    658c:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    658e:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    6592:	f8 01       	movw	r30, r16
    6594:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    6596:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    659a:	f8 01       	movw	r30, r16
    659c:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    659e:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    65a2:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    65a6:	0e 94 73 32 	call	0x64e6	; 0x64e6 <Maxim_1Wire_ReadByte>
    *valid = 0;
    65aa:	f7 01       	movw	r30, r14
    65ac:	10 82       	st	Z, r1
    return serialNumber;
    65ae:	29 81       	ldd	r18, Y+1	; 0x01
    65b0:	3a 81       	ldd	r19, Y+2	; 0x02
    65b2:	4b 81       	ldd	r20, Y+3	; 0x03
    65b4:	5c 81       	ldd	r21, Y+4	; 0x04
}
    65b6:	b9 01       	movw	r22, r18
    65b8:	ca 01       	movw	r24, r20
    65ba:	0f 90       	pop	r0
    65bc:	0f 90       	pop	r0
    65be:	0f 90       	pop	r0
    65c0:	0f 90       	pop	r0
    65c2:	cf 91       	pop	r28
    65c4:	df 91       	pop	r29
    65c6:	1f 91       	pop	r17
    65c8:	0f 91       	pop	r16
    65ca:	ff 90       	pop	r15
    65cc:	ef 90       	pop	r14
    65ce:	08 95       	ret

000065d0 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    65d0:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    65d2:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    65d4:	87 ff       	sbrs	r24, 7
    65d6:	02 c0       	rjmp	.+4      	; 0x65dc <DOGM128_6_usart1_sendByte+0xc>
    65d8:	93 9a       	sbi	0x12, 3	; 18
    65da:	01 c0       	rjmp	.+2      	; 0x65de <DOGM128_6_usart1_sendByte+0xe>
    65dc:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    65de:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    65e0:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    65e2:	86 ff       	sbrs	r24, 6
    65e4:	02 c0       	rjmp	.+4      	; 0x65ea <DOGM128_6_usart1_sendByte+0x1a>
    65e6:	93 9a       	sbi	0x12, 3	; 18
    65e8:	01 c0       	rjmp	.+2      	; 0x65ec <DOGM128_6_usart1_sendByte+0x1c>
    65ea:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    65ec:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    65ee:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    65f0:	85 ff       	sbrs	r24, 5
    65f2:	02 c0       	rjmp	.+4      	; 0x65f8 <DOGM128_6_usart1_sendByte+0x28>
    65f4:	93 9a       	sbi	0x12, 3	; 18
    65f6:	01 c0       	rjmp	.+2      	; 0x65fa <DOGM128_6_usart1_sendByte+0x2a>
    65f8:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    65fa:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    65fc:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    65fe:	84 ff       	sbrs	r24, 4
    6600:	02 c0       	rjmp	.+4      	; 0x6606 <DOGM128_6_usart1_sendByte+0x36>
    6602:	93 9a       	sbi	0x12, 3	; 18
    6604:	01 c0       	rjmp	.+2      	; 0x6608 <DOGM128_6_usart1_sendByte+0x38>
    6606:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6608:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    660a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    660c:	83 ff       	sbrs	r24, 3
    660e:	02 c0       	rjmp	.+4      	; 0x6614 <DOGM128_6_usart1_sendByte+0x44>
    6610:	93 9a       	sbi	0x12, 3	; 18
    6612:	01 c0       	rjmp	.+2      	; 0x6616 <DOGM128_6_usart1_sendByte+0x46>
    6614:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6616:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6618:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    661a:	82 ff       	sbrs	r24, 2
    661c:	02 c0       	rjmp	.+4      	; 0x6622 <DOGM128_6_usart1_sendByte+0x52>
    661e:	93 9a       	sbi	0x12, 3	; 18
    6620:	01 c0       	rjmp	.+2      	; 0x6624 <DOGM128_6_usart1_sendByte+0x54>
    6622:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6624:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6626:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    6628:	81 ff       	sbrs	r24, 1
    662a:	02 c0       	rjmp	.+4      	; 0x6630 <DOGM128_6_usart1_sendByte+0x60>
    662c:	93 9a       	sbi	0x12, 3	; 18
    662e:	01 c0       	rjmp	.+2      	; 0x6632 <DOGM128_6_usart1_sendByte+0x62>
    6630:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6632:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6634:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    6636:	80 ff       	sbrs	r24, 0
    6638:	02 c0       	rjmp	.+4      	; 0x663e <DOGM128_6_usart1_sendByte+0x6e>
    663a:	93 9a       	sbi	0x12, 3	; 18
    663c:	01 c0       	rjmp	.+2      	; 0x6640 <DOGM128_6_usart1_sendByte+0x70>
    663e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6640:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    6642:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    6644:	aa 9a       	sbi	0x15, 2	; 21
}
    6646:	08 95       	ret

00006648 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    6648:	df 93       	push	r29
    664a:	cf 93       	push	r28
    664c:	00 d0       	rcall	.+0      	; 0x664e <DOGM128_6_clear_display+0x6>
    664e:	0f 92       	push	r0
    6650:	cd b7       	in	r28, 0x3d	; 61
    6652:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    6654:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    6656:	19 82       	std	Y+1, r1	; 0x01
    6658:	1f c0       	rjmp	.+62     	; 0x6698 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    665a:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    665c:	89 81       	ldd	r24, Y+1	; 0x01
    665e:	80 55       	subi	r24, 0x50	; 80
    6660:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    6664:	80 e1       	ldi	r24, 0x10	; 16
    6666:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    666a:	80 e0       	ldi	r24, 0x00	; 0
    666c:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
    DisA0high;
    6670:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    6672:	1b 82       	std	Y+3, r1	; 0x03
    6674:	1a 82       	std	Y+2, r1	; 0x02
    6676:	08 c0       	rjmp	.+16     	; 0x6688 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    6678:	80 e0       	ldi	r24, 0x00	; 0
    667a:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    667e:	8a 81       	ldd	r24, Y+2	; 0x02
    6680:	9b 81       	ldd	r25, Y+3	; 0x03
    6682:	01 96       	adiw	r24, 0x01	; 1
    6684:	9b 83       	std	Y+3, r25	; 0x03
    6686:	8a 83       	std	Y+2, r24	; 0x02
    6688:	8a 81       	ldd	r24, Y+2	; 0x02
    668a:	9b 81       	ldd	r25, Y+3	; 0x03
    668c:	80 38       	cpi	r24, 0x80	; 128
    668e:	91 05       	cpc	r25, r1
    6690:	9c f3       	brlt	.-26     	; 0x6678 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    6692:	89 81       	ldd	r24, Y+1	; 0x01
    6694:	8f 5f       	subi	r24, 0xFF	; 255
    6696:	89 83       	std	Y+1, r24	; 0x01
    6698:	89 81       	ldd	r24, Y+1	; 0x01
    669a:	88 30       	cpi	r24, 0x08	; 8
    669c:	f0 f2       	brcs	.-68     	; 0x665a <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    669e:	0f 90       	pop	r0
    66a0:	0f 90       	pop	r0
    66a2:	0f 90       	pop	r0
    66a4:	cf 91       	pop	r28
    66a6:	df 91       	pop	r29
    66a8:	08 95       	ret

000066aa <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    66aa:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    66ac:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    66ae:	85 b3       	in	r24, 0x15	; 21
    66b0:	87 60       	ori	r24, 0x07	; 7
    66b2:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    66b4:	84 b3       	in	r24, 0x14	; 20
    66b6:	87 60       	ori	r24, 0x07	; 7
    66b8:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    66ba:	81 b3       	in	r24, 0x11	; 17
    66bc:	88 62       	ori	r24, 0x28	; 40
    66be:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    66c0:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    66c2:	88 e7       	ldi	r24, 0x78	; 120
    66c4:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    66c6:	84 b3       	in	r24, 0x14	; 20
    66c8:	87 78       	andi	r24, 0x87	; 135
    66ca:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    66cc:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    66ce:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    66d0:	8f ef       	ldi	r24, 0xFF	; 255
    66d2:	9f e3       	ldi	r25, 0x3F	; 63
    66d4:	a2 e0       	ldi	r26, 0x02	; 2
    66d6:	81 50       	subi	r24, 0x01	; 1
    66d8:	90 40       	sbci	r25, 0x00	; 0
    66da:	a0 40       	sbci	r26, 0x00	; 0
    66dc:	e1 f7       	brne	.-8      	; 0x66d6 <DOGM128_6_display_init+0x2c>
    66de:	00 c0       	rjmp	.+0      	; 0x66e0 <DOGM128_6_display_init+0x36>
    66e0:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    66e2:	a9 9a       	sbi	0x15, 1	; 21
    66e4:	8f ef       	ldi	r24, 0xFF	; 255
    66e6:	9f e3       	ldi	r25, 0x3F	; 63
    66e8:	a2 e0       	ldi	r26, 0x02	; 2
    66ea:	81 50       	subi	r24, 0x01	; 1
    66ec:	90 40       	sbci	r25, 0x00	; 0
    66ee:	a0 40       	sbci	r26, 0x00	; 0
    66f0:	e1 f7       	brne	.-8      	; 0x66ea <DOGM128_6_display_init+0x40>
    66f2:	00 c0       	rjmp	.+0      	; 0x66f4 <DOGM128_6_display_init+0x4a>
    66f4:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    66f6:	80 e4       	ldi	r24, 0x40	; 64
    66f8:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    66fc:	81 ea       	ldi	r24, 0xA1	; 161
    66fe:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    6702:	80 ec       	ldi	r24, 0xC0	; 192
    6704:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    6708:	86 ea       	ldi	r24, 0xA6	; 166
    670a:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    670e:	82 ea       	ldi	r24, 0xA2	; 162
    6710:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    6714:	8f e2       	ldi	r24, 0x2F	; 47
    6716:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    671a:	88 ef       	ldi	r24, 0xF8	; 248
    671c:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6720:	80 e0       	ldi	r24, 0x00	; 0
    6722:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    6726:	87 e2       	ldi	r24, 0x27	; 39
    6728:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    672c:	81 e8       	ldi	r24, 0x81	; 129
    672e:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    6732:	80 e1       	ldi	r24, 0x10	; 16
    6734:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    6738:	8c ea       	ldi	r24, 0xAC	; 172
    673a:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    673e:	80 e0       	ldi	r24, 0x00	; 0
    6740:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    6744:	8f ea       	ldi	r24, 0xAF	; 175
    6746:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    674a:	0e 94 24 33 	call	0x6648	; 0x6648 <DOGM128_6_clear_display>
}
    674e:	08 95       	ret

00006750 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    6750:	81 30       	cpi	r24, 0x01	; 1
    6752:	11 f4       	brne	.+4      	; 0x6758 <DOGM128_6_display_backlight+0x8>
    6754:	c4 9a       	sbi	0x18, 4	; 24
    6756:	08 95       	ret
	else DisBLIGHToff;
    6758:	c4 98       	cbi	0x18, 4	; 24
    675a:	08 95       	ret

0000675c <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    675c:	ef 92       	push	r14
    675e:	ff 92       	push	r15
    6760:	0f 93       	push	r16
    6762:	1f 93       	push	r17
    6764:	df 93       	push	r29
    6766:	cf 93       	push	r28
    6768:	0f 92       	push	r0
    676a:	cd b7       	in	r28, 0x3d	; 61
    676c:	de b7       	in	r29, 0x3e	; 62
    676e:	08 2f       	mov	r16, r24
    6770:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    6772:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    6774:	84 2f       	mov	r24, r20
    6776:	80 55       	subi	r24, 0x50	; 80
    6778:	99 83       	std	Y+1, r25	; 0x01
    677a:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    677e:	81 2f       	mov	r24, r17
    6780:	82 95       	swap	r24
    6782:	8f 70       	andi	r24, 0x0F	; 15
    6784:	80 61       	ori	r24, 0x10	; 16
    6786:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    678a:	81 2f       	mov	r24, r17
    678c:	8f 70       	andi	r24, 0x0F	; 15
    678e:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>

	DisA0high;
    6792:	a8 9a       	sbi	0x15, 0	; 21
    6794:	99 81       	ldd	r25, Y+1	; 0x01
    6796:	60 2f       	mov	r22, r16
    6798:	79 2f       	mov	r23, r25
    679a:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    679c:	1a c0       	rjmp	.+52     	; 0x67d2 <DOGM128_6_LCD_print+0x76>
    679e:	00 e0       	ldi	r16, 0x00	; 0
    67a0:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    67a2:	d7 01       	movw	r26, r14
    67a4:	ec 91       	ld	r30, X
    67a6:	b5 e0       	ldi	r27, 0x05	; 5
    67a8:	eb 9f       	mul	r30, r27
    67aa:	f0 01       	movw	r30, r0
    67ac:	11 24       	eor	r1, r1
    67ae:	e0 0f       	add	r30, r16
    67b0:	f1 1f       	adc	r31, r17
    67b2:	e3 59       	subi	r30, 0x93	; 147
    67b4:	fb 4f       	sbci	r31, 0xFB	; 251
    67b6:	84 91       	lpm	r24, Z+
    67b8:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    67bc:	0f 5f       	subi	r16, 0xFF	; 255
    67be:	1f 4f       	sbci	r17, 0xFF	; 255
    67c0:	05 30       	cpi	r16, 0x05	; 5
    67c2:	11 05       	cpc	r17, r1
    67c4:	71 f7       	brne	.-36     	; 0x67a2 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    67c6:	80 e0       	ldi	r24, 0x00	; 0
    67c8:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DOGM128_6_usart1_sendByte>
    67cc:	08 94       	sec
    67ce:	e1 1c       	adc	r14, r1
    67d0:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    67d2:	f7 01       	movw	r30, r14
    67d4:	80 81       	ld	r24, Z
    67d6:	88 23       	and	r24, r24
    67d8:	11 f7       	brne	.-60     	; 0x679e <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    67da:	0f 90       	pop	r0
    67dc:	cf 91       	pop	r28
    67de:	df 91       	pop	r29
    67e0:	1f 91       	pop	r17
    67e2:	0f 91       	pop	r16
    67e4:	ff 90       	pop	r15
    67e6:	ef 90       	pop	r14
    67e8:	08 95       	ret

000067ea <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    67ea:	60 91 e7 07 	lds	r22, 0x07E7
    67ee:	70 91 e8 07 	lds	r23, 0x07E8
    67f2:	90 e0       	ldi	r25, 0x00	; 0
    67f4:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
}
    67f8:	08 95       	ret

000067fa <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    67fa:	80 e0       	ldi	r24, 0x00	; 0
    67fc:	0e 94 24 10 	call	0x2048	; 0x2048 <nrk_uart_data_ready>
    6800:	88 23       	and	r24, r24
    6802:	49 f0       	breq	.+18     	; 0x6816 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    6804:	80 91 e5 07 	lds	r24, 0x07E5
    6808:	90 91 e6 07 	lds	r25, 0x07E6
    680c:	0e 94 d9 49 	call	0x93b2	; 0x93b2 <fgetc>
    6810:	28 2f       	mov	r18, r24
    6812:	30 e0       	ldi	r19, 0x00	; 0
    6814:	02 c0       	rjmp	.+4      	; 0x681a <USART0_getchar+0x20>
	else return -1;
    6816:	2f ef       	ldi	r18, 0xFF	; 255
    6818:	3f ef       	ldi	r19, 0xFF	; 255
}
    681a:	c9 01       	movw	r24, r18
    681c:	08 95       	ret

0000681e <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    681e:	bf 92       	push	r11
    6820:	cf 92       	push	r12
    6822:	df 92       	push	r13
    6824:	ef 92       	push	r14
    6826:	ff 92       	push	r15
    6828:	0f 93       	push	r16
    682a:	1f 93       	push	r17
    682c:	df 93       	push	r29
    682e:	cf 93       	push	r28
    6830:	00 d0       	rcall	.+0      	; 0x6832 <eDIP240_7_Display_send_packet+0x14>
    6832:	00 d0       	rcall	.+0      	; 0x6834 <eDIP240_7_Display_send_packet+0x16>
    6834:	0f 92       	push	r0
    6836:	cd b7       	in	r28, 0x3d	; 61
    6838:	de b7       	in	r29, 0x3e	; 62
    683a:	d8 2e       	mov	r13, r24
    683c:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    683e:	20 ea       	ldi	r18, 0xA0	; 160
    6840:	36 e8       	ldi	r19, 0x86	; 134
    6842:	41 e0       	ldi	r20, 0x01	; 1
    6844:	50 e0       	ldi	r21, 0x00	; 0
    6846:	29 83       	std	Y+1, r18	; 0x01
    6848:	3a 83       	std	Y+2, r19	; 0x02
    684a:	4b 83       	std	Y+3, r20	; 0x03
    684c:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    684e:	81 e1       	ldi	r24, 0x11	; 17
    6850:	9d 83       	std	Y+5, r25	; 0x05
    6852:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    6856:	8b 2d       	mov	r24, r11
    6858:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 checksum = 0x11 + length;
    685c:	81 e1       	ldi	r24, 0x11	; 17
    685e:	c8 2e       	mov	r12, r24
    6860:	cb 0c       	add	r12, r11
 while(i < length)
    6862:	9d 81       	ldd	r25, Y+5	; 0x05
    6864:	0d 2d       	mov	r16, r13
    6866:	19 2f       	mov	r17, r25
    6868:	09 c0       	rjmp	.+18     	; 0x687c <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    686a:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    686c:	f8 01       	movw	r30, r16
    686e:	81 91       	ld	r24, Z+
    6870:	8f 01       	movw	r16, r30
    6872:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
	checksum += data[i];
    6876:	f7 01       	movw	r30, r14
    6878:	80 81       	ld	r24, Z
    687a:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    687c:	80 2f       	mov	r24, r16
    687e:	8d 19       	sub	r24, r13
    6880:	8b 15       	cp	r24, r11
    6882:	98 f3       	brcs	.-26     	; 0x686a <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    6884:	8c 2d       	mov	r24, r12
    6886:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    688a:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    688e:	29 81       	ldd	r18, Y+1	; 0x01
    6890:	3a 81       	ldd	r19, Y+2	; 0x02
    6892:	4b 81       	ldd	r20, Y+3	; 0x03
    6894:	5c 81       	ldd	r21, Y+4	; 0x04
    6896:	21 50       	subi	r18, 0x01	; 1
    6898:	30 40       	sbci	r19, 0x00	; 0
    689a:	40 40       	sbci	r20, 0x00	; 0
    689c:	50 40       	sbci	r21, 0x00	; 0
    689e:	29 83       	std	Y+1, r18	; 0x01
    68a0:	3a 83       	std	Y+2, r19	; 0x02
    68a2:	4b 83       	std	Y+3, r20	; 0x03
    68a4:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    68a6:	86 30       	cpi	r24, 0x06	; 6
    68a8:	51 f0       	breq	.+20     	; 0x68be <eDIP240_7_Display_send_packet+0xa0>
    68aa:	89 81       	ldd	r24, Y+1	; 0x01
    68ac:	9a 81       	ldd	r25, Y+2	; 0x02
    68ae:	ab 81       	ldd	r26, Y+3	; 0x03
    68b0:	bc 81       	ldd	r27, Y+4	; 0x04
    68b2:	00 97       	sbiw	r24, 0x00	; 0
    68b4:	a1 05       	cpc	r26, r1
    68b6:	b1 05       	cpc	r27, r1
    68b8:	41 f7       	brne	.-48     	; 0x688a <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    68ba:	8f ef       	ldi	r24, 0xFF	; 255
    68bc:	01 c0       	rjmp	.+2      	; 0x68c0 <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    68be:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    68c0:	0f 90       	pop	r0
    68c2:	0f 90       	pop	r0
    68c4:	0f 90       	pop	r0
    68c6:	0f 90       	pop	r0
    68c8:	0f 90       	pop	r0
    68ca:	cf 91       	pop	r28
    68cc:	df 91       	pop	r29
    68ce:	1f 91       	pop	r17
    68d0:	0f 91       	pop	r16
    68d2:	ff 90       	pop	r15
    68d4:	ef 90       	pop	r14
    68d6:	df 90       	pop	r13
    68d8:	cf 90       	pop	r12
    68da:	bf 90       	pop	r11
    68dc:	08 95       	ret

000068de <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    68de:	cf 92       	push	r12
    68e0:	df 92       	push	r13
    68e2:	ef 92       	push	r14
    68e4:	ff 92       	push	r15
    68e6:	0f 93       	push	r16
    68e8:	1f 93       	push	r17
    68ea:	df 93       	push	r29
    68ec:	cf 93       	push	r28
    68ee:	00 d0       	rcall	.+0      	; 0x68f0 <eDIP240_7_Display_get_buffer+0x12>
    68f0:	00 d0       	rcall	.+0      	; 0x68f2 <eDIP240_7_Display_get_buffer+0x14>
    68f2:	cd b7       	in	r28, 0x3d	; 61
    68f4:	de b7       	in	r29, 0x3e	; 62
    68f6:	f8 2e       	mov	r15, r24
    68f8:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    68fa:	20 ea       	ldi	r18, 0xA0	; 160
    68fc:	36 e8       	ldi	r19, 0x86	; 134
    68fe:	41 e0       	ldi	r20, 0x01	; 1
    6900:	50 e0       	ldi	r21, 0x00	; 0
    6902:	29 83       	std	Y+1, r18	; 0x01
    6904:	3a 83       	std	Y+2, r19	; 0x02
    6906:	4b 83       	std	Y+3, r20	; 0x03
    6908:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    690a:	82 e1       	ldi	r24, 0x12	; 18
    690c:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6910:	81 e0       	ldi	r24, 0x01	; 1
    6912:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    6916:	83 e5       	ldi	r24, 0x53	; 83
    6918:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    691c:	86 e6       	ldi	r24, 0x66	; 102
    691e:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6922:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6926:	29 81       	ldd	r18, Y+1	; 0x01
    6928:	3a 81       	ldd	r19, Y+2	; 0x02
    692a:	4b 81       	ldd	r20, Y+3	; 0x03
    692c:	5c 81       	ldd	r21, Y+4	; 0x04
    692e:	21 50       	subi	r18, 0x01	; 1
    6930:	30 40       	sbci	r19, 0x00	; 0
    6932:	40 40       	sbci	r20, 0x00	; 0
    6934:	50 40       	sbci	r21, 0x00	; 0
    6936:	29 83       	std	Y+1, r18	; 0x01
    6938:	3a 83       	std	Y+2, r19	; 0x02
    693a:	4b 83       	std	Y+3, r20	; 0x03
    693c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    693e:	86 30       	cpi	r24, 0x06	; 6
    6940:	61 f0       	breq	.+24     	; 0x695a <eDIP240_7_Display_get_buffer+0x7c>
    6942:	29 81       	ldd	r18, Y+1	; 0x01
    6944:	3a 81       	ldd	r19, Y+2	; 0x02
    6946:	4b 81       	ldd	r20, Y+3	; 0x03
    6948:	5c 81       	ldd	r21, Y+4	; 0x04
    694a:	21 15       	cp	r18, r1
    694c:	31 05       	cpc	r19, r1
    694e:	41 05       	cpc	r20, r1
    6950:	51 05       	cpc	r21, r1
    6952:	39 f7       	brne	.-50     	; 0x6922 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    6954:	ee 24       	eor	r14, r14
    6956:	e3 94       	inc	r14
    6958:	01 c0       	rjmp	.+2      	; 0x695c <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    695a:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    695c:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6960:	2f ef       	ldi	r18, 0xFF	; 255
    6962:	8f 3f       	cpi	r24, 0xFF	; 255
    6964:	92 07       	cpc	r25, r18
    6966:	d1 f3       	breq	.-12     	; 0x695c <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6968:	81 31       	cpi	r24, 0x11	; 17
    696a:	91 05       	cpc	r25, r1
    696c:	59 f5       	brne	.+86     	; 0x69c4 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    696e:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6972:	ef ef       	ldi	r30, 0xFF	; 255
    6974:	8f 3f       	cpi	r24, 0xFF	; 255
    6976:	9e 07       	cpc	r25, r30
    6978:	d1 f3       	breq	.-12     	; 0x696e <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    697a:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    697c:	91 e1       	ldi	r25, 0x11	; 17
    697e:	c9 2e       	mov	r12, r25
    6980:	cd 0c       	add	r12, r13
	while (i < length)
    6982:	80 2f       	mov	r24, r16
    6984:	0f 2d       	mov	r16, r15
    6986:	18 2f       	mov	r17, r24
    6988:	0a c0       	rjmp	.+20     	; 0x699e <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    698a:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    698e:	ff ef       	ldi	r31, 0xFF	; 255
    6990:	8f 3f       	cpi	r24, 0xFF	; 255
    6992:	9f 07       	cpc	r25, r31
    6994:	d1 f3       	breq	.-12     	; 0x698a <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    6996:	f8 01       	movw	r30, r16
    6998:	81 93       	st	Z+, r24
    699a:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    699c:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    699e:	80 2f       	mov	r24, r16
    69a0:	8f 19       	sub	r24, r15
    69a2:	8d 15       	cp	r24, r13
    69a4:	90 f3       	brcs	.-28     	; 0x698a <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    69a6:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    69aa:	ff ef       	ldi	r31, 0xFF	; 255
    69ac:	8f 3f       	cpi	r24, 0xFF	; 255
    69ae:	9f 07       	cpc	r25, r31
    69b0:	d1 f3       	breq	.-12     	; 0x69a6 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    69b2:	2c 2d       	mov	r18, r12
    69b4:	30 e0       	ldi	r19, 0x00	; 0
    69b6:	82 17       	cp	r24, r18
    69b8:	93 07       	cpc	r25, r19
    69ba:	21 f4       	brne	.+8      	; 0x69c4 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    69bc:	ee 20       	and	r14, r14
    69be:	11 f4       	brne	.+4      	; 0x69c4 <eDIP240_7_Display_get_buffer+0xe6>
    69c0:	8d 2d       	mov	r24, r13
    69c2:	01 c0       	rjmp	.+2      	; 0x69c6 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    69c4:	8f ef       	ldi	r24, 0xFF	; 255
}
    69c6:	0f 90       	pop	r0
    69c8:	0f 90       	pop	r0
    69ca:	0f 90       	pop	r0
    69cc:	0f 90       	pop	r0
    69ce:	cf 91       	pop	r28
    69d0:	df 91       	pop	r29
    69d2:	1f 91       	pop	r17
    69d4:	0f 91       	pop	r16
    69d6:	ff 90       	pop	r15
    69d8:	ef 90       	pop	r14
    69da:	df 90       	pop	r13
    69dc:	cf 90       	pop	r12
    69de:	08 95       	ret

000069e0 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    69e0:	cf 92       	push	r12
    69e2:	df 92       	push	r13
    69e4:	ef 92       	push	r14
    69e6:	ff 92       	push	r15
    69e8:	0f 93       	push	r16
    69ea:	1f 93       	push	r17
    69ec:	df 93       	push	r29
    69ee:	cf 93       	push	r28
    69f0:	00 d0       	rcall	.+0      	; 0x69f2 <eDIP240_7_Display_request_buffer_info+0x12>
    69f2:	00 d0       	rcall	.+0      	; 0x69f4 <eDIP240_7_Display_request_buffer_info+0x14>
    69f4:	cd b7       	in	r28, 0x3d	; 61
    69f6:	de b7       	in	r29, 0x3e	; 62
    69f8:	8c 01       	movw	r16, r24
    69fa:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    69fc:	80 e4       	ldi	r24, 0x40	; 64
    69fe:	92 e4       	ldi	r25, 0x42	; 66
    6a00:	af e0       	ldi	r26, 0x0F	; 15
    6a02:	b0 e0       	ldi	r27, 0x00	; 0
    6a04:	89 83       	std	Y+1, r24	; 0x01
    6a06:	9a 83       	std	Y+2, r25	; 0x02
    6a08:	ab 83       	std	Y+3, r26	; 0x03
    6a0a:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    6a0c:	82 e1       	ldi	r24, 0x12	; 18
    6a0e:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    6a12:	81 e0       	ldi	r24, 0x01	; 1
    6a14:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    6a18:	89 e4       	ldi	r24, 0x49	; 73
    6a1a:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    6a1e:	8c e5       	ldi	r24, 0x5C	; 92
    6a20:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6a24:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6a28:	29 81       	ldd	r18, Y+1	; 0x01
    6a2a:	3a 81       	ldd	r19, Y+2	; 0x02
    6a2c:	4b 81       	ldd	r20, Y+3	; 0x03
    6a2e:	5c 81       	ldd	r21, Y+4	; 0x04
    6a30:	21 50       	subi	r18, 0x01	; 1
    6a32:	30 40       	sbci	r19, 0x00	; 0
    6a34:	40 40       	sbci	r20, 0x00	; 0
    6a36:	50 40       	sbci	r21, 0x00	; 0
    6a38:	29 83       	std	Y+1, r18	; 0x01
    6a3a:	3a 83       	std	Y+2, r19	; 0x02
    6a3c:	4b 83       	std	Y+3, r20	; 0x03
    6a3e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6a40:	86 30       	cpi	r24, 0x06	; 6
    6a42:	59 f0       	breq	.+22     	; 0x6a5a <eDIP240_7_Display_request_buffer_info+0x7a>
    6a44:	89 81       	ldd	r24, Y+1	; 0x01
    6a46:	9a 81       	ldd	r25, Y+2	; 0x02
    6a48:	ab 81       	ldd	r26, Y+3	; 0x03
    6a4a:	bc 81       	ldd	r27, Y+4	; 0x04
    6a4c:	00 97       	sbiw	r24, 0x00	; 0
    6a4e:	a1 05       	cpc	r26, r1
    6a50:	b1 05       	cpc	r27, r1
    6a52:	41 f7       	brne	.-48     	; 0x6a24 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    6a54:	dd 24       	eor	r13, r13
    6a56:	d3 94       	inc	r13
    6a58:	01 c0       	rjmp	.+2      	; 0x6a5c <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    6a5a:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6a5c:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6a60:	2f ef       	ldi	r18, 0xFF	; 255
    6a62:	8f 3f       	cpi	r24, 0xFF	; 255
    6a64:	92 07       	cpc	r25, r18
    6a66:	d1 f3       	breq	.-12     	; 0x6a5c <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6a68:	82 31       	cpi	r24, 0x12	; 18
    6a6a:	91 05       	cpc	r25, r1
    6a6c:	51 f5       	brne	.+84     	; 0x6ac2 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6a6e:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6a72:	ef ef       	ldi	r30, 0xFF	; 255
    6a74:	8f 3f       	cpi	r24, 0xFF	; 255
    6a76:	9e 07       	cpc	r25, r30
    6a78:	d1 f3       	breq	.-12     	; 0x6a6e <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    6a7a:	82 30       	cpi	r24, 0x02	; 2
    6a7c:	11 f5       	brne	.+68     	; 0x6ac2 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6a7e:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6a82:	ff ef       	ldi	r31, 0xFF	; 255
    6a84:	8f 3f       	cpi	r24, 0xFF	; 255
    6a86:	9f 07       	cpc	r25, r31
    6a88:	d1 f3       	breq	.-12     	; 0x6a7e <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    6a8a:	24 e1       	ldi	r18, 0x14	; 20
    6a8c:	c2 2e       	mov	r12, r18
    6a8e:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    6a90:	f8 01       	movw	r30, r16
    6a92:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6a94:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6a98:	ff ef       	ldi	r31, 0xFF	; 255
    6a9a:	8f 3f       	cpi	r24, 0xFF	; 255
    6a9c:	9f 07       	cpc	r25, r31
    6a9e:	d1 f3       	breq	.-12     	; 0x6a94 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    6aa0:	0c 2d       	mov	r16, r12
    6aa2:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    6aa4:	f7 01       	movw	r30, r14
    6aa6:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6aa8:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6aac:	ff ef       	ldi	r31, 0xFF	; 255
    6aae:	8f 3f       	cpi	r24, 0xFF	; 255
    6ab0:	9f 07       	cpc	r25, r31
    6ab2:	d1 f3       	breq	.-12     	; 0x6aa8 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6ab4:	20 2f       	mov	r18, r16
    6ab6:	30 e0       	ldi	r19, 0x00	; 0
    6ab8:	82 17       	cp	r24, r18
    6aba:	93 07       	cpc	r25, r19
    6abc:	11 f4       	brne	.+4      	; 0x6ac2 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6abe:	dd 20       	and	r13, r13
    6ac0:	11 f0       	breq	.+4      	; 0x6ac6 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    6ac2:	8f ef       	ldi	r24, 0xFF	; 255
    6ac4:	01 c0       	rjmp	.+2      	; 0x6ac8 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6ac6:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6ac8:	0f 90       	pop	r0
    6aca:	0f 90       	pop	r0
    6acc:	0f 90       	pop	r0
    6ace:	0f 90       	pop	r0
    6ad0:	cf 91       	pop	r28
    6ad2:	df 91       	pop	r29
    6ad4:	1f 91       	pop	r17
    6ad6:	0f 91       	pop	r16
    6ad8:	ff 90       	pop	r15
    6ada:	ef 90       	pop	r14
    6adc:	df 90       	pop	r13
    6ade:	cf 90       	pop	r12
    6ae0:	08 95       	ret

00006ae2 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6ae2:	0f 93       	push	r16
    6ae4:	1f 93       	push	r17
    6ae6:	df 93       	push	r29
    6ae8:	cf 93       	push	r28
    6aea:	00 d0       	rcall	.+0      	; 0x6aec <eDIP240_7_Display_set_protocol+0xa>
    6aec:	00 d0       	rcall	.+0      	; 0x6aee <eDIP240_7_Display_set_protocol+0xc>
    6aee:	cd b7       	in	r28, 0x3d	; 61
    6af0:	de b7       	in	r29, 0x3e	; 62
    6af2:	18 2f       	mov	r17, r24
    6af4:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6af6:	20 e4       	ldi	r18, 0x40	; 64
    6af8:	32 e4       	ldi	r19, 0x42	; 66
    6afa:	4f e0       	ldi	r20, 0x0F	; 15
    6afc:	50 e0       	ldi	r21, 0x00	; 0
    6afe:	29 83       	std	Y+1, r18	; 0x01
    6b00:	3a 83       	std	Y+2, r19	; 0x02
    6b02:	4b 83       	std	Y+3, r20	; 0x03
    6b04:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6b06:	82 e1       	ldi	r24, 0x12	; 18
    6b08:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(3);
    6b0c:	83 e0       	ldi	r24, 0x03	; 3
    6b0e:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('D');
    6b12:	84 e4       	ldi	r24, 0x44	; 68
    6b14:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    6b18:	81 2f       	mov	r24, r17
    6b1a:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(timeout);
    6b1e:	80 2f       	mov	r24, r16
    6b20:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    6b24:	81 2f       	mov	r24, r17
    6b26:	87 5a       	subi	r24, 0xA7	; 167
    6b28:	80 0f       	add	r24, r16
    6b2a:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6b2e:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6b32:	29 81       	ldd	r18, Y+1	; 0x01
    6b34:	3a 81       	ldd	r19, Y+2	; 0x02
    6b36:	4b 81       	ldd	r20, Y+3	; 0x03
    6b38:	5c 81       	ldd	r21, Y+4	; 0x04
    6b3a:	21 50       	subi	r18, 0x01	; 1
    6b3c:	30 40       	sbci	r19, 0x00	; 0
    6b3e:	40 40       	sbci	r20, 0x00	; 0
    6b40:	50 40       	sbci	r21, 0x00	; 0
    6b42:	29 83       	std	Y+1, r18	; 0x01
    6b44:	3a 83       	std	Y+2, r19	; 0x02
    6b46:	4b 83       	std	Y+3, r20	; 0x03
    6b48:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6b4a:	86 30       	cpi	r24, 0x06	; 6
    6b4c:	51 f0       	breq	.+20     	; 0x6b62 <eDIP240_7_Display_set_protocol+0x80>
    6b4e:	89 81       	ldd	r24, Y+1	; 0x01
    6b50:	9a 81       	ldd	r25, Y+2	; 0x02
    6b52:	ab 81       	ldd	r26, Y+3	; 0x03
    6b54:	bc 81       	ldd	r27, Y+4	; 0x04
    6b56:	00 97       	sbiw	r24, 0x00	; 0
    6b58:	a1 05       	cpc	r26, r1
    6b5a:	b1 05       	cpc	r27, r1
    6b5c:	41 f7       	brne	.-48     	; 0x6b2e <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    6b5e:	8f ef       	ldi	r24, 0xFF	; 255
    6b60:	01 c0       	rjmp	.+2      	; 0x6b64 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    6b62:	80 e0       	ldi	r24, 0x00	; 0
}
    6b64:	0f 90       	pop	r0
    6b66:	0f 90       	pop	r0
    6b68:	0f 90       	pop	r0
    6b6a:	0f 90       	pop	r0
    6b6c:	cf 91       	pop	r28
    6b6e:	df 91       	pop	r29
    6b70:	1f 91       	pop	r17
    6b72:	0f 91       	pop	r16
    6b74:	08 95       	ret

00006b76 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    6b76:	bf 92       	push	r11
    6b78:	cf 92       	push	r12
    6b7a:	df 92       	push	r13
    6b7c:	ef 92       	push	r14
    6b7e:	ff 92       	push	r15
    6b80:	0f 93       	push	r16
    6b82:	1f 93       	push	r17
    6b84:	df 93       	push	r29
    6b86:	cf 93       	push	r28
    6b88:	00 d0       	rcall	.+0      	; 0x6b8a <eDIP240_7_Display_get_protocoll_info+0x14>
    6b8a:	00 d0       	rcall	.+0      	; 0x6b8c <eDIP240_7_Display_get_protocoll_info+0x16>
    6b8c:	cd b7       	in	r28, 0x3d	; 61
    6b8e:	de b7       	in	r29, 0x3e	; 62
    6b90:	6c 01       	movw	r12, r24
    6b92:	8b 01       	movw	r16, r22
    6b94:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6b96:	80 e4       	ldi	r24, 0x40	; 64
    6b98:	92 e4       	ldi	r25, 0x42	; 66
    6b9a:	af e0       	ldi	r26, 0x0F	; 15
    6b9c:	b0 e0       	ldi	r27, 0x00	; 0
    6b9e:	89 83       	std	Y+1, r24	; 0x01
    6ba0:	9a 83       	std	Y+2, r25	; 0x02
    6ba2:	ab 83       	std	Y+3, r26	; 0x03
    6ba4:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6ba6:	82 e1       	ldi	r24, 0x12	; 18
    6ba8:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(1);
    6bac:	81 e0       	ldi	r24, 0x01	; 1
    6bae:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('P');
    6bb2:	80 e5       	ldi	r24, 0x50	; 80
    6bb4:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    6bb8:	83 e6       	ldi	r24, 0x63	; 99
    6bba:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6bbe:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6bc2:	29 81       	ldd	r18, Y+1	; 0x01
    6bc4:	3a 81       	ldd	r19, Y+2	; 0x02
    6bc6:	4b 81       	ldd	r20, Y+3	; 0x03
    6bc8:	5c 81       	ldd	r21, Y+4	; 0x04
    6bca:	21 50       	subi	r18, 0x01	; 1
    6bcc:	30 40       	sbci	r19, 0x00	; 0
    6bce:	40 40       	sbci	r20, 0x00	; 0
    6bd0:	50 40       	sbci	r21, 0x00	; 0
    6bd2:	29 83       	std	Y+1, r18	; 0x01
    6bd4:	3a 83       	std	Y+2, r19	; 0x02
    6bd6:	4b 83       	std	Y+3, r20	; 0x03
    6bd8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6bda:	86 30       	cpi	r24, 0x06	; 6
    6bdc:	49 f0       	breq	.+18     	; 0x6bf0 <eDIP240_7_Display_get_protocoll_info+0x7a>
    6bde:	89 81       	ldd	r24, Y+1	; 0x01
    6be0:	9a 81       	ldd	r25, Y+2	; 0x02
    6be2:	ab 81       	ldd	r26, Y+3	; 0x03
    6be4:	bc 81       	ldd	r27, Y+4	; 0x04
    6be6:	00 97       	sbiw	r24, 0x00	; 0
    6be8:	a1 05       	cpc	r26, r1
    6bea:	b1 05       	cpc	r27, r1
    6bec:	41 f7       	brne	.-48     	; 0x6bbe <eDIP240_7_Display_get_protocoll_info+0x48>
    6bee:	3b c0       	rjmp	.+118    	; 0x6c66 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6bf0:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6bf4:	2f ef       	ldi	r18, 0xFF	; 255
    6bf6:	8f 3f       	cpi	r24, 0xFF	; 255
    6bf8:	92 07       	cpc	r25, r18
    6bfa:	d1 f3       	breq	.-12     	; 0x6bf0 <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6bfc:	82 31       	cpi	r24, 0x12	; 18
    6bfe:	91 05       	cpc	r25, r1
    6c00:	91 f5       	brne	.+100    	; 0x6c66 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6c02:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6c06:	ef ef       	ldi	r30, 0xFF	; 255
    6c08:	8f 3f       	cpi	r24, 0xFF	; 255
    6c0a:	9e 07       	cpc	r25, r30
    6c0c:	d1 f3       	breq	.-12     	; 0x6c02 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    6c0e:	83 30       	cpi	r24, 0x03	; 3
    6c10:	51 f5       	brne	.+84     	; 0x6c66 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6c12:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6c16:	ff ef       	ldi	r31, 0xFF	; 255
    6c18:	8f 3f       	cpi	r24, 0xFF	; 255
    6c1a:	9f 07       	cpc	r25, r31
    6c1c:	d1 f3       	breq	.-12     	; 0x6c12 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    6c1e:	35 e1       	ldi	r19, 0x15	; 21
    6c20:	b3 2e       	mov	r11, r19
    6c22:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    6c24:	f6 01       	movw	r30, r12
    6c26:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6c28:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6c2c:	ff ef       	ldi	r31, 0xFF	; 255
    6c2e:	8f 3f       	cpi	r24, 0xFF	; 255
    6c30:	9f 07       	cpc	r25, r31
    6c32:	d1 f3       	breq	.-12     	; 0x6c28 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    6c34:	cb 2c       	mov	r12, r11
    6c36:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    6c38:	f8 01       	movw	r30, r16
    6c3a:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6c3c:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6c40:	ff ef       	ldi	r31, 0xFF	; 255
    6c42:	8f 3f       	cpi	r24, 0xFF	; 255
    6c44:	9f 07       	cpc	r25, r31
    6c46:	d1 f3       	breq	.-12     	; 0x6c3c <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    6c48:	0c 2d       	mov	r16, r12
    6c4a:	08 0f       	add	r16, r24
	  *timeout = ch;
    6c4c:	f7 01       	movw	r30, r14
    6c4e:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6c50:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6c54:	ff ef       	ldi	r31, 0xFF	; 255
    6c56:	8f 3f       	cpi	r24, 0xFF	; 255
    6c58:	9f 07       	cpc	r25, r31
    6c5a:	d1 f3       	breq	.-12     	; 0x6c50 <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6c5c:	20 2f       	mov	r18, r16
    6c5e:	30 e0       	ldi	r19, 0x00	; 0
    6c60:	82 17       	cp	r24, r18
    6c62:	93 07       	cpc	r25, r19
    6c64:	11 f0       	breq	.+4      	; 0x6c6a <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    6c66:	8f ef       	ldi	r24, 0xFF	; 255
    6c68:	01 c0       	rjmp	.+2      	; 0x6c6c <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    6c6a:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    6c6c:	0f 90       	pop	r0
    6c6e:	0f 90       	pop	r0
    6c70:	0f 90       	pop	r0
    6c72:	0f 90       	pop	r0
    6c74:	cf 91       	pop	r28
    6c76:	df 91       	pop	r29
    6c78:	1f 91       	pop	r17
    6c7a:	0f 91       	pop	r16
    6c7c:	ff 90       	pop	r15
    6c7e:	ef 90       	pop	r14
    6c80:	df 90       	pop	r13
    6c82:	cf 90       	pop	r12
    6c84:	bf 90       	pop	r11
    6c86:	08 95       	ret

00006c88 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    6c88:	ef 92       	push	r14
    6c8a:	ff 92       	push	r15
    6c8c:	0f 93       	push	r16
    6c8e:	1f 93       	push	r17
    6c90:	df 93       	push	r29
    6c92:	cf 93       	push	r28
    6c94:	00 d0       	rcall	.+0      	; 0x6c96 <eDIP240_7_Display_repeat_last_packet+0xe>
    6c96:	00 d0       	rcall	.+0      	; 0x6c98 <eDIP240_7_Display_repeat_last_packet+0x10>
    6c98:	cd b7       	in	r28, 0x3d	; 61
    6c9a:	de b7       	in	r29, 0x3e	; 62
    6c9c:	f8 2e       	mov	r15, r24
    6c9e:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6ca0:	20 e4       	ldi	r18, 0x40	; 64
    6ca2:	32 e4       	ldi	r19, 0x42	; 66
    6ca4:	4f e0       	ldi	r20, 0x0F	; 15
    6ca6:	50 e0       	ldi	r21, 0x00	; 0
    6ca8:	29 83       	std	Y+1, r18	; 0x01
    6caa:	3a 83       	std	Y+2, r19	; 0x02
    6cac:	4b 83       	std	Y+3, r20	; 0x03
    6cae:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6cb0:	82 e1       	ldi	r24, 0x12	; 18
    6cb2:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(1);
    6cb6:	81 e0       	ldi	r24, 0x01	; 1
    6cb8:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('R');
    6cbc:	82 e5       	ldi	r24, 0x52	; 82
    6cbe:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    6cc2:	85 e6       	ldi	r24, 0x65	; 101
    6cc4:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6cc8:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6ccc:	29 81       	ldd	r18, Y+1	; 0x01
    6cce:	3a 81       	ldd	r19, Y+2	; 0x02
    6cd0:	4b 81       	ldd	r20, Y+3	; 0x03
    6cd2:	5c 81       	ldd	r21, Y+4	; 0x04
    6cd4:	21 50       	subi	r18, 0x01	; 1
    6cd6:	30 40       	sbci	r19, 0x00	; 0
    6cd8:	40 40       	sbci	r20, 0x00	; 0
    6cda:	50 40       	sbci	r21, 0x00	; 0
    6cdc:	29 83       	std	Y+1, r18	; 0x01
    6cde:	3a 83       	std	Y+2, r19	; 0x02
    6ce0:	4b 83       	std	Y+3, r20	; 0x03
    6ce2:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6ce4:	86 30       	cpi	r24, 0x06	; 6
    6ce6:	59 f0       	breq	.+22     	; 0x6cfe <eDIP240_7_Display_repeat_last_packet+0x76>
    6ce8:	29 81       	ldd	r18, Y+1	; 0x01
    6cea:	3a 81       	ldd	r19, Y+2	; 0x02
    6cec:	4b 81       	ldd	r20, Y+3	; 0x03
    6cee:	5c 81       	ldd	r21, Y+4	; 0x04
    6cf0:	21 15       	cp	r18, r1
    6cf2:	31 05       	cpc	r19, r1
    6cf4:	41 05       	cpc	r20, r1
    6cf6:	51 05       	cpc	r21, r1
    6cf8:	39 f7       	brne	.-50     	; 0x6cc8 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    6cfa:	8f ef       	ldi	r24, 0xFF	; 255
    6cfc:	28 c0       	rjmp	.+80     	; 0x6d4e <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6cfe:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6d02:	2f ef       	ldi	r18, 0xFF	; 255
    6d04:	8f 3f       	cpi	r24, 0xFF	; 255
    6d06:	92 07       	cpc	r25, r18
    6d08:	d1 f3       	breq	.-12     	; 0x6cfe <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6d0a:	81 31       	cpi	r24, 0x11	; 17
    6d0c:	91 05       	cpc	r25, r1
    6d0e:	f1 f4       	brne	.+60     	; 0x6d4c <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6d10:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6d14:	ef ef       	ldi	r30, 0xFF	; 255
    6d16:	8f 3f       	cpi	r24, 0xFF	; 255
    6d18:	9e 07       	cpc	r25, r30
    6d1a:	d1 f3       	breq	.-12     	; 0x6d10 <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    6d1c:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6d1e:	80 2f       	mov	r24, r16
    6d20:	0f 2d       	mov	r16, r15
    6d22:	18 2f       	mov	r17, r24
    6d24:	09 c0       	rjmp	.+18     	; 0x6d38 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6d26:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6d2a:	ff ef       	ldi	r31, 0xFF	; 255
    6d2c:	8f 3f       	cpi	r24, 0xFF	; 255
    6d2e:	9f 07       	cpc	r25, r31
    6d30:	d1 f3       	breq	.-12     	; 0x6d26 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    6d32:	f8 01       	movw	r30, r16
    6d34:	81 93       	st	Z+, r24
    6d36:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6d38:	80 2f       	mov	r24, r16
    6d3a:	8f 19       	sub	r24, r15
    6d3c:	8e 15       	cp	r24, r14
    6d3e:	98 f3       	brcs	.-26     	; 0x6d26 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6d40:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
    6d44:	ff ef       	ldi	r31, 0xFF	; 255
    6d46:	8f 3f       	cpi	r24, 0xFF	; 255
    6d48:	9f 07       	cpc	r25, r31
    6d4a:	d1 f3       	breq	.-12     	; 0x6d40 <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    6d4c:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    6d4e:	0f 90       	pop	r0
    6d50:	0f 90       	pop	r0
    6d52:	0f 90       	pop	r0
    6d54:	0f 90       	pop	r0
    6d56:	cf 91       	pop	r28
    6d58:	df 91       	pop	r29
    6d5a:	1f 91       	pop	r17
    6d5c:	0f 91       	pop	r16
    6d5e:	ff 90       	pop	r15
    6d60:	ef 90       	pop	r14
    6d62:	08 95       	ret

00006d64 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    6d64:	1f 93       	push	r17
    6d66:	df 93       	push	r29
    6d68:	cf 93       	push	r28
    6d6a:	00 d0       	rcall	.+0      	; 0x6d6c <eDIP240_7_Display_select+0x8>
    6d6c:	00 d0       	rcall	.+0      	; 0x6d6e <eDIP240_7_Display_select+0xa>
    6d6e:	cd b7       	in	r28, 0x3d	; 61
    6d70:	de b7       	in	r29, 0x3e	; 62
    6d72:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6d74:	20 e4       	ldi	r18, 0x40	; 64
    6d76:	32 e4       	ldi	r19, 0x42	; 66
    6d78:	4f e0       	ldi	r20, 0x0F	; 15
    6d7a:	50 e0       	ldi	r21, 0x00	; 0
    6d7c:	29 83       	std	Y+1, r18	; 0x01
    6d7e:	3a 83       	std	Y+2, r19	; 0x02
    6d80:	4b 83       	std	Y+3, r20	; 0x03
    6d82:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6d84:	82 e1       	ldi	r24, 0x12	; 18
    6d86:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(3);
    6d8a:	83 e0       	ldi	r24, 0x03	; 3
    6d8c:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('A');
    6d90:	81 e4       	ldi	r24, 0x41	; 65
    6d92:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('S');
    6d96:	83 e5       	ldi	r24, 0x53	; 83
    6d98:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(address);
    6d9c:	81 2f       	mov	r24, r17
    6d9e:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    6da2:	81 2f       	mov	r24, r17
    6da4:	87 55       	subi	r24, 0x57	; 87
    6da6:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6daa:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6dae:	29 81       	ldd	r18, Y+1	; 0x01
    6db0:	3a 81       	ldd	r19, Y+2	; 0x02
    6db2:	4b 81       	ldd	r20, Y+3	; 0x03
    6db4:	5c 81       	ldd	r21, Y+4	; 0x04
    6db6:	21 50       	subi	r18, 0x01	; 1
    6db8:	30 40       	sbci	r19, 0x00	; 0
    6dba:	40 40       	sbci	r20, 0x00	; 0
    6dbc:	50 40       	sbci	r21, 0x00	; 0
    6dbe:	29 83       	std	Y+1, r18	; 0x01
    6dc0:	3a 83       	std	Y+2, r19	; 0x02
    6dc2:	4b 83       	std	Y+3, r20	; 0x03
    6dc4:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6dc6:	86 30       	cpi	r24, 0x06	; 6
    6dc8:	51 f0       	breq	.+20     	; 0x6dde <eDIP240_7_Display_select+0x7a>
    6dca:	89 81       	ldd	r24, Y+1	; 0x01
    6dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    6dce:	ab 81       	ldd	r26, Y+3	; 0x03
    6dd0:	bc 81       	ldd	r27, Y+4	; 0x04
    6dd2:	00 97       	sbiw	r24, 0x00	; 0
    6dd4:	a1 05       	cpc	r26, r1
    6dd6:	b1 05       	cpc	r27, r1
    6dd8:	41 f7       	brne	.-48     	; 0x6daa <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    6dda:	8f ef       	ldi	r24, 0xFF	; 255
    6ddc:	01 c0       	rjmp	.+2      	; 0x6de0 <eDIP240_7_Display_select+0x7c>
 return 0;
    6dde:	80 e0       	ldi	r24, 0x00	; 0
}
    6de0:	0f 90       	pop	r0
    6de2:	0f 90       	pop	r0
    6de4:	0f 90       	pop	r0
    6de6:	0f 90       	pop	r0
    6de8:	cf 91       	pop	r28
    6dea:	df 91       	pop	r29
    6dec:	1f 91       	pop	r17
    6dee:	08 95       	ret

00006df0 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    6df0:	1f 93       	push	r17
    6df2:	df 93       	push	r29
    6df4:	cf 93       	push	r28
    6df6:	00 d0       	rcall	.+0      	; 0x6df8 <eDIP240_7_Display_deselect+0x8>
    6df8:	00 d0       	rcall	.+0      	; 0x6dfa <eDIP240_7_Display_deselect+0xa>
    6dfa:	cd b7       	in	r28, 0x3d	; 61
    6dfc:	de b7       	in	r29, 0x3e	; 62
    6dfe:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6e00:	20 e4       	ldi	r18, 0x40	; 64
    6e02:	32 e4       	ldi	r19, 0x42	; 66
    6e04:	4f e0       	ldi	r20, 0x0F	; 15
    6e06:	50 e0       	ldi	r21, 0x00	; 0
    6e08:	29 83       	std	Y+1, r18	; 0x01
    6e0a:	3a 83       	std	Y+2, r19	; 0x02
    6e0c:	4b 83       	std	Y+3, r20	; 0x03
    6e0e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6e10:	82 e1       	ldi	r24, 0x12	; 18
    6e12:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(3);
    6e16:	83 e0       	ldi	r24, 0x03	; 3
    6e18:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('A');
    6e1c:	81 e4       	ldi	r24, 0x41	; 65
    6e1e:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar('D');
    6e22:	84 e4       	ldi	r24, 0x44	; 68
    6e24:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar(address);
    6e28:	81 2f       	mov	r24, r17
    6e2a:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    6e2e:	81 2f       	mov	r24, r17
    6e30:	86 56       	subi	r24, 0x66	; 102
    6e32:	0e 94 f5 33 	call	0x67ea	; 0x67ea <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6e36:	0e 94 fd 33 	call	0x67fa	; 0x67fa <USART0_getchar>
	ack_timeout--;
    6e3a:	29 81       	ldd	r18, Y+1	; 0x01
    6e3c:	3a 81       	ldd	r19, Y+2	; 0x02
    6e3e:	4b 81       	ldd	r20, Y+3	; 0x03
    6e40:	5c 81       	ldd	r21, Y+4	; 0x04
    6e42:	21 50       	subi	r18, 0x01	; 1
    6e44:	30 40       	sbci	r19, 0x00	; 0
    6e46:	40 40       	sbci	r20, 0x00	; 0
    6e48:	50 40       	sbci	r21, 0x00	; 0
    6e4a:	29 83       	std	Y+1, r18	; 0x01
    6e4c:	3a 83       	std	Y+2, r19	; 0x02
    6e4e:	4b 83       	std	Y+3, r20	; 0x03
    6e50:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6e52:	86 30       	cpi	r24, 0x06	; 6
    6e54:	51 f0       	breq	.+20     	; 0x6e6a <eDIP240_7_Display_deselect+0x7a>
    6e56:	89 81       	ldd	r24, Y+1	; 0x01
    6e58:	9a 81       	ldd	r25, Y+2	; 0x02
    6e5a:	ab 81       	ldd	r26, Y+3	; 0x03
    6e5c:	bc 81       	ldd	r27, Y+4	; 0x04
    6e5e:	00 97       	sbiw	r24, 0x00	; 0
    6e60:	a1 05       	cpc	r26, r1
    6e62:	b1 05       	cpc	r27, r1
    6e64:	41 f7       	brne	.-48     	; 0x6e36 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    6e66:	8f ef       	ldi	r24, 0xFF	; 255
    6e68:	01 c0       	rjmp	.+2      	; 0x6e6c <eDIP240_7_Display_deselect+0x7c>
 return 0;
    6e6a:	80 e0       	ldi	r24, 0x00	; 0
}
    6e6c:	0f 90       	pop	r0
    6e6e:	0f 90       	pop	r0
    6e70:	0f 90       	pop	r0
    6e72:	0f 90       	pop	r0
    6e74:	cf 91       	pop	r28
    6e76:	df 91       	pop	r29
    6e78:	1f 91       	pop	r17
    6e7a:	08 95       	ret

00006e7c <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    6e7c:	dc 01       	movw	r26, r24
    6e7e:	0d 90       	ld	r0, X+
    6e80:	00 20       	and	r0, r0
    6e82:	e9 f7       	brne	.-6      	; 0x6e7e <eDIP240_7_Display_send_string+0x2>
    6e84:	bd 01       	movw	r22, r26
    6e86:	61 50       	subi	r22, 0x01	; 1
    6e88:	70 40       	sbci	r23, 0x00	; 0
    6e8a:	68 1b       	sub	r22, r24
    6e8c:	79 0b       	sbc	r23, r25
    6e8e:	0e 94 0f 34 	call	0x681e	; 0x681e <eDIP240_7_Display_send_packet>
}
    6e92:	08 95       	ret

00006e94 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    6e94:	dc 01       	movw	r26, r24
    6e96:	0d 90       	ld	r0, X+
    6e98:	00 20       	and	r0, r0
    6e9a:	e9 f7       	brne	.-6      	; 0x6e96 <eDIP240_7_Display_send_string_with_NULL+0x2>
    6e9c:	6a 2f       	mov	r22, r26
    6e9e:	68 1b       	sub	r22, r24
    6ea0:	0e 94 0f 34 	call	0x681e	; 0x681e <eDIP240_7_Display_send_packet>
}
    6ea4:	08 95       	ret

00006ea6 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    6ea6:	83 70       	andi	r24, 0x03	; 3
    6ea8:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    6eaa:	23 e0       	ldi	r18, 0x03	; 3
    6eac:	30 e0       	ldi	r19, 0x00	; 0
    6eae:	08 2e       	mov	r0, r24
    6eb0:	02 c0       	rjmp	.+4      	; 0x6eb6 <setLedMode+0x10>
    6eb2:	22 0f       	add	r18, r18
    6eb4:	33 1f       	adc	r19, r19
    6eb6:	0a 94       	dec	r0
    6eb8:	e2 f7       	brpl	.-8      	; 0x6eb2 <setLedMode+0xc>
    6eba:	92 2f       	mov	r25, r18
    6ebc:	90 95       	com	r25
    6ebe:	40 91 eb 02 	lds	r20, 0x02EB
    6ec2:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    6ec4:	01 c0       	rjmp	.+2      	; 0x6ec8 <setLedMode+0x22>
    6ec6:	66 0f       	add	r22, r22
    6ec8:	8a 95       	dec	r24
    6eca:	ea f7       	brpl	.-6      	; 0x6ec6 <setLedMode+0x20>
    6ecc:	62 23       	and	r22, r18
    6ece:	96 2b       	or	r25, r22
    6ed0:	90 93 eb 02 	sts	0x02EB, r25
}
    6ed4:	08 95       	ret

00006ed6 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    6ed6:	48 2f       	mov	r20, r24
    6ed8:	43 70       	andi	r20, 0x03	; 3
    6eda:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    6edc:	83 e0       	ldi	r24, 0x03	; 3
    6ede:	90 e0       	ldi	r25, 0x00	; 0
    6ee0:	04 2e       	mov	r0, r20
    6ee2:	02 c0       	rjmp	.+4      	; 0x6ee8 <getLedMode+0x12>
    6ee4:	88 0f       	add	r24, r24
    6ee6:	99 1f       	adc	r25, r25
    6ee8:	0a 94       	dec	r0
    6eea:	e2 f7       	brpl	.-8      	; 0x6ee4 <getLedMode+0xe>
    6eec:	20 91 eb 02 	lds	r18, 0x02EB
    6ef0:	30 e0       	ldi	r19, 0x00	; 0
    6ef2:	82 23       	and	r24, r18
    6ef4:	93 23       	and	r25, r19
    6ef6:	02 c0       	rjmp	.+4      	; 0x6efc <getLedMode+0x26>
    6ef8:	95 95       	asr	r25
    6efa:	87 95       	ror	r24
    6efc:	4a 95       	dec	r20
    6efe:	e2 f7       	brpl	.-8      	; 0x6ef8 <getLedMode+0x22>
}
    6f00:	08 95       	ret

00006f02 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    6f02:	68 2f       	mov	r22, r24
    6f04:	70 e0       	ldi	r23, 0x00	; 0
    6f06:	80 e0       	ldi	r24, 0x00	; 0
    6f08:	90 e0       	ldi	r25, 0x00	; 0
    6f0a:	0e 94 96 45 	call	0x8b2c	; 0x8b2c <__floatunsisf>
    6f0e:	20 91 d1 01 	lds	r18, 0x01D1
    6f12:	30 91 d2 01 	lds	r19, 0x01D2
    6f16:	40 91 d3 01 	lds	r20, 0x01D3
    6f1a:	50 91 d4 01 	lds	r21, 0x01D4
    6f1e:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    6f22:	20 e0       	ldi	r18, 0x00	; 0
    6f24:	30 e0       	ldi	r19, 0x00	; 0
    6f26:	40 e8       	ldi	r20, 0x80	; 128
    6f28:	5b e3       	ldi	r21, 0x3B	; 59
    6f2a:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    6f2e:	08 95       	ret

00006f30 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    6f30:	20 e0       	ldi	r18, 0x00	; 0
    6f32:	30 e0       	ldi	r19, 0x00	; 0
    6f34:	40 e8       	ldi	r20, 0x80	; 128
    6f36:	53 e4       	ldi	r21, 0x43	; 67
    6f38:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    6f3c:	20 91 d1 01 	lds	r18, 0x01D1
    6f40:	30 91 d2 01 	lds	r19, 0x01D2
    6f44:	40 91 d3 01 	lds	r20, 0x01D3
    6f48:	50 91 d4 01 	lds	r21, 0x01D4
    6f4c:	0e 94 02 45 	call	0x8a04	; 0x8a04 <__divsf3>
    6f50:	0e 94 6a 45 	call	0x8ad4	; 0x8ad4 <__fixunssfsi>
    6f54:	86 2f       	mov	r24, r22
    6f56:	08 95       	ret

00006f58 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6f58:	68 23       	and	r22, r24
    6f5a:	84 2f       	mov	r24, r20
    6f5c:	86 2b       	or	r24, r22
    6f5e:	08 95       	ret

00006f60 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    6f60:	ef 92       	push	r14
    6f62:	ff 92       	push	r15
    6f64:	0f 93       	push	r16
    6f66:	1f 93       	push	r17
    6f68:	7b 01       	movw	r14, r22
    6f6a:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    6f6c:	20 e0       	ldi	r18, 0x00	; 0
    6f6e:	38 e6       	ldi	r19, 0x68	; 104
    6f70:	47 e1       	ldi	r20, 0x17	; 23
    6f72:	57 e4       	ldi	r21, 0x47	; 71
    6f74:	0e 94 24 46 	call	0x8c48	; 0x8c48 <__gesf2>
    6f78:	18 16       	cp	r1, r24
    6f7a:	e4 f0       	brlt	.+56     	; 0x6fb4 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    6f7c:	c8 01       	movw	r24, r16
    6f7e:	b7 01       	movw	r22, r14
    6f80:	26 e3       	ldi	r18, 0x36	; 54
    6f82:	34 e9       	ldi	r19, 0x94	; 148
    6f84:	47 ed       	ldi	r20, 0xD7	; 215
    6f86:	5b e3       	ldi	r21, 0x3B	; 59
    6f88:	0e 94 24 46 	call	0x8c48	; 0x8c48 <__gesf2>
    6f8c:	87 fd       	sbrc	r24, 7
    6f8e:	14 c0       	rjmp	.+40     	; 0x6fb8 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    6f90:	c8 01       	movw	r24, r16
    6f92:	b7 01       	movw	r22, r14
    6f94:	20 e0       	ldi	r18, 0x00	; 0
    6f96:	30 e0       	ldi	r19, 0x00	; 0
    6f98:	48 e1       	ldi	r20, 0x18	; 24
    6f9a:	53 e4       	ldi	r21, 0x43	; 67
    6f9c:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    6fa0:	20 e0       	ldi	r18, 0x00	; 0
    6fa2:	30 e0       	ldi	r19, 0x00	; 0
    6fa4:	40 e8       	ldi	r20, 0x80	; 128
    6fa6:	5f e3       	ldi	r21, 0x3F	; 63
    6fa8:	0e 94 9d 44 	call	0x893a	; 0x893a <__subsf3>
    6fac:	0e 94 6a 45 	call	0x8ad4	; 0x8ad4 <__fixunssfsi>
    6fb0:	86 2f       	mov	r24, r22
    6fb2:	03 c0       	rjmp	.+6      	; 0x6fba <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    6fb4:	8f ef       	ldi	r24, 0xFF	; 255
    6fb6:	01 c0       	rjmp	.+2      	; 0x6fba <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    6fb8:	80 e0       	ldi	r24, 0x00	; 0
}
    6fba:	1f 91       	pop	r17
    6fbc:	0f 91       	pop	r16
    6fbe:	ff 90       	pop	r15
    6fc0:	ef 90       	pop	r14
    6fc2:	08 95       	ret

00006fc4 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    6fc4:	ef 92       	push	r14
    6fc6:	ff 92       	push	r15
    6fc8:	0f 93       	push	r16
    6fca:	1f 93       	push	r17
    6fcc:	7b 01       	movw	r14, r22
    6fce:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    6fd0:	20 e0       	ldi	r18, 0x00	; 0
    6fd2:	30 e0       	ldi	r19, 0x00	; 0
    6fd4:	40 e8       	ldi	r20, 0x80	; 128
    6fd6:	5f e3       	ldi	r21, 0x3F	; 63
    6fd8:	0e 94 24 46 	call	0x8c48	; 0x8c48 <__gesf2>
    6fdc:	87 ff       	sbrs	r24, 7
    6fde:	16 c0       	rjmp	.+44     	; 0x700c <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    6fe0:	c8 01       	movw	r24, r16
    6fe2:	b7 01       	movw	r22, r14
    6fe4:	20 e0       	ldi	r18, 0x00	; 0
    6fe6:	30 e0       	ldi	r19, 0x00	; 0
    6fe8:	40 e8       	ldi	r20, 0x80	; 128
    6fea:	5b e3       	ldi	r21, 0x3B	; 59
    6fec:	0e 94 24 46 	call	0x8c48	; 0x8c48 <__gesf2>
    6ff0:	87 fd       	sbrc	r24, 7
    6ff2:	0e c0       	rjmp	.+28     	; 0x7010 <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    6ff4:	c8 01       	movw	r24, r16
    6ff6:	b7 01       	movw	r22, r14
    6ff8:	20 e0       	ldi	r18, 0x00	; 0
    6ffa:	30 e0       	ldi	r19, 0x00	; 0
    6ffc:	40 e8       	ldi	r20, 0x80	; 128
    6ffe:	53 e4       	ldi	r21, 0x43	; 67
    7000:	0e 94 6d 46 	call	0x8cda	; 0x8cda <__mulsf3>
    7004:	0e 94 6a 45 	call	0x8ad4	; 0x8ad4 <__fixunssfsi>
    7008:	86 2f       	mov	r24, r22
    700a:	03 c0       	rjmp	.+6      	; 0x7012 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    700c:	8f ef       	ldi	r24, 0xFF	; 255
    700e:	01 c0       	rjmp	.+2      	; 0x7012 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    7010:	80 e0       	ldi	r24, 0x00	; 0
}
    7012:	1f 91       	pop	r17
    7014:	0f 91       	pop	r16
    7016:	ff 90       	pop	r15
    7018:	ef 90       	pop	r14
    701a:	08 95       	ret

0000701c <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    701c:	80 91 e1 02 	lds	r24, 0x02E1
    7020:	08 95       	ret

00007022 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    7022:	ef 92       	push	r14
    7024:	ff 92       	push	r15
    7026:	0f 93       	push	r16
    7028:	1f 93       	push	r17
    702a:	79 01       	movw	r14, r18
    702c:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    702e:	0e 94 b0 37 	call	0x6f60	; 0x6f60 <prescalerSec2Hex>
    7032:	80 93 ec 02 	sts	0x02EC, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    7036:	c8 01       	movw	r24, r16
    7038:	b7 01       	movw	r22, r14
    703a:	0e 94 e2 37 	call	0x6fc4	; 0x6fc4 <pwmFrac2Hex>
    703e:	80 93 d5 01 	sts	0x01D5, r24
}
    7042:	1f 91       	pop	r17
    7044:	0f 91       	pop	r16
    7046:	ff 90       	pop	r15
    7048:	ef 90       	pop	r14
    704a:	08 95       	ret

0000704c <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    704c:	ef 92       	push	r14
    704e:	ff 92       	push	r15
    7050:	0f 93       	push	r16
    7052:	1f 93       	push	r17
    7054:	79 01       	movw	r14, r18
    7056:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    7058:	0e 94 b0 37 	call	0x6f60	; 0x6f60 <prescalerSec2Hex>
    705c:	80 93 ed 02 	sts	0x02ED, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7060:	c8 01       	movw	r24, r16
    7062:	b7 01       	movw	r22, r14
    7064:	0e 94 e2 37 	call	0x6fc4	; 0x6fc4 <pwmFrac2Hex>
    7068:	80 93 d6 01 	sts	0x01D6, r24
}
    706c:	1f 91       	pop	r17
    706e:	0f 91       	pop	r16
    7070:	ff 90       	pop	r15
    7072:	ef 90       	pop	r14
    7074:	08 95       	ret

00007076 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    7076:	10 92 ec 02 	sts	0x02EC, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    707a:	0e 94 e2 37 	call	0x6fc4	; 0x6fc4 <pwmFrac2Hex>
    707e:	80 93 d5 01 	sts	0x01D5, r24
}
    7082:	08 95       	ret

00007084 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    7084:	10 92 ed 02 	sts	0x02ED, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7088:	0e 94 e2 37 	call	0x6fc4	; 0x6fc4 <pwmFrac2Hex>
    708c:	80 93 d6 01 	sts	0x01D6, r24
}
    7090:	08 95       	ret

00007092 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    7092:	92 b3       	in	r25, 0x12	; 18
    7094:	93 60       	ori	r25, 0x03	; 3
    7096:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    7098:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    709c:	9e e3       	ldi	r25, 0x3E	; 62
    709e:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    70a2:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    70a6:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    70aa:	94 ea       	ldi	r25, 0xA4	; 164
    70ac:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    70b0:	90 91 74 00 	lds	r25, 0x0074
    70b4:	97 ff       	sbrs	r25, 7
    70b6:	fc cf       	rjmp	.-8      	; 0x70b0 <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    70b8:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    70bc:	84 e8       	ldi	r24, 0x84	; 132
    70be:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    70c2:	80 91 74 00 	lds	r24, 0x0074
    70c6:	87 ff       	sbrs	r24, 7
    70c8:	fc cf       	rjmp	.-8      	; 0x70c2 <TWI_write+0x30>
    70ca:	84 2f       	mov	r24, r20
    70cc:	95 2f       	mov	r25, r21
    70ce:	fc 01       	movw	r30, r24
    70d0:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    70d2:	94 e8       	ldi	r25, 0x84	; 132
    70d4:	0a c0       	rjmp	.+20     	; 0x70ea <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    70d6:	21 91       	ld	r18, Z+
    70d8:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    70dc:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    70e0:	20 91 74 00 	lds	r18, 0x0074
    70e4:	27 ff       	sbrs	r18, 7
    70e6:	fc cf       	rjmp	.-8      	; 0x70e0 <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    70e8:	8f 5f       	subi	r24, 0xFF	; 255
    70ea:	86 17       	cp	r24, r22
    70ec:	a0 f3       	brcs	.-24     	; 0x70d6 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    70ee:	84 e9       	ldi	r24, 0x94	; 148
    70f0:	80 93 74 00 	sts	0x0074, r24
}
    70f4:	08 95       	ret

000070f6 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    70f6:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    70f8:	92 b3       	in	r25, 0x12	; 18
    70fa:	93 60       	ori	r25, 0x03	; 3
    70fc:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    70fe:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    7102:	9e e3       	ldi	r25, 0x3E	; 62
    7104:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    7108:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    710c:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    7110:	94 ea       	ldi	r25, 0xA4	; 164
    7112:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    7116:	90 91 74 00 	lds	r25, 0x0074
    711a:	97 ff       	sbrs	r25, 7
    711c:	fc cf       	rjmp	.-8      	; 0x7116 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    711e:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    7122:	84 e8       	ldi	r24, 0x84	; 132
    7124:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    7128:	80 91 74 00 	lds	r24, 0x0074
    712c:	87 ff       	sbrs	r24, 7
    712e:	fc cf       	rjmp	.-8      	; 0x7128 <TWI_read+0x32>
    7130:	84 2f       	mov	r24, r20
    7132:	95 2f       	mov	r25, r21
    7134:	fc 01       	movw	r30, r24
    7136:	80 e0       	ldi	r24, 0x00	; 0
    7138:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    713a:	26 2f       	mov	r18, r22
    713c:	30 e0       	ldi	r19, 0x00	; 0
    713e:	21 50       	subi	r18, 0x01	; 1
    7140:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    7142:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    7144:	44 ec       	ldi	r20, 0xC4	; 196
    7146:	10 c0       	rjmp	.+32     	; 0x7168 <TWI_read+0x72>
    7148:	82 17       	cp	r24, r18
    714a:	93 07       	cpc	r25, r19
    714c:	1c f4       	brge	.+6      	; 0x7154 <TWI_read+0x5e>
    714e:	40 93 74 00 	sts	0x0074, r20
    7152:	02 c0       	rjmp	.+4      	; 0x7158 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    7154:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7158:	70 91 74 00 	lds	r23, 0x0074
    715c:	77 ff       	sbrs	r23, 7
    715e:	fc cf       	rjmp	.-8      	; 0x7158 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    7160:	70 91 73 00 	lds	r23, 0x0073
    7164:	71 93       	st	Z+, r23
    7166:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7168:	86 17       	cp	r24, r22
    716a:	70 f3       	brcs	.-36     	; 0x7148 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    716c:	84 e9       	ldi	r24, 0x94	; 148
    716e:	80 93 74 00 	sts	0x0074, r24
}
    7172:	08 95       	ret

00007174 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    7174:	80 91 e1 07 	lds	r24, 0x07E1
    7178:	88 23       	and	r24, r24
    717a:	49 f4       	brne	.+18     	; 0x718e <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    717c:	80 91 e3 07 	lds	r24, 0x07E3
    7180:	60 91 e0 07 	lds	r22, 0x07E0
    7184:	42 ee       	ldi	r20, 0xE2	; 226
    7186:	52 e0       	ldi	r21, 0x02	; 2
    7188:	0e 94 49 38 	call	0x7092	; 0x7092 <TWI_write>
    718c:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    718e:	80 91 e3 07 	lds	r24, 0x07E3
    7192:	60 91 e0 07 	lds	r22, 0x07E0
    7196:	42 ee       	ldi	r20, 0xE2	; 226
    7198:	52 e0       	ldi	r21, 0x02	; 2
    719a:	0e 94 7b 38 	call	0x70f6	; 0x70f6 <TWI_read>
    719e:	08 95       	ret

000071a0 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    71a0:	86 e0       	ldi	r24, 0x06	; 6
    71a2:	80 93 e0 07 	sts	0x07E0, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    71a6:	81 e1       	ldi	r24, 0x11	; 17
    71a8:	80 93 e2 02 	sts	0x02E2, r24
	i2cData[1] = m_prescaler[ 0 ];
    71ac:	80 91 ec 02 	lds	r24, 0x02EC
    71b0:	80 93 e3 02 	sts	0x02E3, r24
	i2cData[2] = m_pwm[ 0 ];
    71b4:	80 91 d5 01 	lds	r24, 0x01D5
    71b8:	80 93 e4 02 	sts	0x02E4, r24
	i2cData[3] = m_prescaler[ 1 ];
    71bc:	80 91 ed 02 	lds	r24, 0x02ED
    71c0:	80 93 e5 02 	sts	0x02E5, r24
	i2cData[4] = m_pwm[ 1 ];
    71c4:	80 91 d6 01 	lds	r24, 0x01D6
    71c8:	80 93 e6 02 	sts	0x02E6, r24
	i2cData[5] = m_ledstate;
    71cc:	80 91 eb 02 	lds	r24, 0x02EB
    71d0:	80 93 e7 02 	sts	0x02E7, r24
	i2cDataDirection = i2cWrite;
    71d4:	10 92 e1 07 	sts	0x07E1, r1
	i2cDestination = PCA9533;
    71d8:	86 ec       	ldi	r24, 0xC6	; 198
    71da:	90 e0       	ldi	r25, 0x00	; 0
    71dc:	90 93 e4 07 	sts	0x07E4, r25
    71e0:	80 93 e3 07 	sts	0x07E3, r24

	i2cAction();
    71e4:	0e 94 ba 38 	call	0x7174	; 0x7174 <i2cAction>
}
    71e8:	08 95       	ret

000071ea <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    71ea:	68 2f       	mov	r22, r24
    71ec:	61 70       	andi	r22, 0x01	; 1
    71ee:	62 60       	ori	r22, 0x02	; 2
    71f0:	82 e0       	ldi	r24, 0x02	; 2
    71f2:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    71f6:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    71fa:	08 95       	ret

000071fc <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    71fc:	82 e0       	ldi	r24, 0x02	; 2
    71fe:	0e 94 6b 37 	call	0x6ed6	; 0x6ed6 <getLedMode>
    7202:	61 e0       	ldi	r22, 0x01	; 1
    7204:	68 27       	eor	r22, r24
    7206:	82 e0       	ldi	r24, 0x02	; 2
    7208:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    720c:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    7210:	08 95       	ret

00007212 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    7212:	82 e0       	ldi	r24, 0x02	; 2
    7214:	60 e0       	ldi	r22, 0x00	; 0
    7216:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    721a:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    721e:	08 95       	ret

00007220 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    7220:	82 e0       	ldi	r24, 0x02	; 2
    7222:	61 e0       	ldi	r22, 0x01	; 1
    7224:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    7228:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    722c:	08 95       	ret

0000722e <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    722e:	68 2f       	mov	r22, r24
    7230:	61 70       	andi	r22, 0x01	; 1
    7232:	62 60       	ori	r22, 0x02	; 2
    7234:	81 e0       	ldi	r24, 0x01	; 1
    7236:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    723a:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    723e:	08 95       	ret

00007240 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    7240:	81 e0       	ldi	r24, 0x01	; 1
    7242:	0e 94 6b 37 	call	0x6ed6	; 0x6ed6 <getLedMode>
    7246:	61 e0       	ldi	r22, 0x01	; 1
    7248:	68 27       	eor	r22, r24
    724a:	81 e0       	ldi	r24, 0x01	; 1
    724c:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    7250:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    7254:	08 95       	ret

00007256 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    7256:	81 e0       	ldi	r24, 0x01	; 1
    7258:	60 e0       	ldi	r22, 0x00	; 0
    725a:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    725e:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    7262:	08 95       	ret

00007264 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    7264:	81 e0       	ldi	r24, 0x01	; 1
    7266:	61 e0       	ldi	r22, 0x01	; 1
    7268:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    726c:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    7270:	08 95       	ret

00007272 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    7272:	68 2f       	mov	r22, r24
    7274:	61 70       	andi	r22, 0x01	; 1
    7276:	62 60       	ori	r22, 0x02	; 2
    7278:	80 e0       	ldi	r24, 0x00	; 0
    727a:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    727e:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    7282:	08 95       	ret

00007284 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    7284:	80 e0       	ldi	r24, 0x00	; 0
    7286:	0e 94 6b 37 	call	0x6ed6	; 0x6ed6 <getLedMode>
    728a:	61 e0       	ldi	r22, 0x01	; 1
    728c:	68 27       	eor	r22, r24
    728e:	80 e0       	ldi	r24, 0x00	; 0
    7290:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    7294:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    7298:	08 95       	ret

0000729a <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    729a:	80 e0       	ldi	r24, 0x00	; 0
    729c:	60 e0       	ldi	r22, 0x00	; 0
    729e:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    72a2:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    72a6:	08 95       	ret

000072a8 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    72a8:	80 e0       	ldi	r24, 0x00	; 0
    72aa:	61 e0       	ldi	r22, 0x01	; 1
    72ac:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    72b0:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    72b4:	08 95       	ret

000072b6 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    72b6:	68 2f       	mov	r22, r24
    72b8:	61 70       	andi	r22, 0x01	; 1
    72ba:	62 60       	ori	r22, 0x02	; 2
    72bc:	83 e0       	ldi	r24, 0x03	; 3
    72be:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    72c2:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    72c6:	08 95       	ret

000072c8 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    72c8:	83 e0       	ldi	r24, 0x03	; 3
    72ca:	0e 94 6b 37 	call	0x6ed6	; 0x6ed6 <getLedMode>
    72ce:	61 e0       	ldi	r22, 0x01	; 1
    72d0:	68 27       	eor	r22, r24
    72d2:	83 e0       	ldi	r24, 0x03	; 3
    72d4:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    72d8:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    72dc:	08 95       	ret

000072de <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    72de:	83 e0       	ldi	r24, 0x03	; 3
    72e0:	60 e0       	ldi	r22, 0x00	; 0
    72e2:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    72e6:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    72ea:	08 95       	ret

000072ec <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    72ec:	83 e0       	ldi	r24, 0x03	; 3
    72ee:	61 e0       	ldi	r22, 0x01	; 1
    72f0:	0e 94 53 37 	call	0x6ea6	; 0x6ea6 <setLedMode>
    72f4:	0e 94 d0 38 	call	0x71a0	; 0x71a0 <setLeds>
    72f8:	08 95       	ret

000072fa <readADC>:
}



void readADC( uint8_t channel )
{
    72fa:	1f 93       	push	r17
    72fc:	cf 93       	push	r28
    72fe:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    7300:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    7302:	80 93 e2 07 	sts	0x07E2, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    7306:	10 92 e1 07 	sts	0x07E1, r1
	i2cDataLen = 1;
    730a:	11 e0       	ldi	r17, 0x01	; 1
    730c:	10 93 e0 07 	sts	0x07E0, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    7310:	80 64       	ori	r24, 0x40	; 64
    7312:	80 93 e2 02 	sts	0x02E2, r24
	i2cDestination = PCF8591;
    7316:	c0 e9       	ldi	r28, 0x90	; 144
    7318:	d0 e0       	ldi	r29, 0x00	; 0
    731a:	d0 93 e4 07 	sts	0x07E4, r29
    731e:	c0 93 e3 07 	sts	0x07E3, r28

	i2cAction();
    7322:	0e 94 ba 38 	call	0x7174	; 0x7174 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    7326:	10 93 e1 07 	sts	0x07E1, r17
	i2cDataLen = 2;
    732a:	82 e0       	ldi	r24, 0x02	; 2
    732c:	80 93 e0 07 	sts	0x07E0, r24
	i2cDestination = PCF8591;
    7330:	d0 93 e4 07 	sts	0x07E4, r29
    7334:	c0 93 e3 07 	sts	0x07E3, r28

	i2cAction();
    7338:	0e 94 ba 38 	call	0x7174	; 0x7174 <i2cAction>
}
    733c:	df 91       	pop	r29
    733e:	cf 91       	pop	r28
    7340:	1f 91       	pop	r17
    7342:	08 95       	ret

00007344 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    7344:	0e 94 7d 39 	call	0x72fa	; 0x72fa <readADC>
    7348:	08 95       	ret

0000734a <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    734a:	83 e0       	ldi	r24, 0x03	; 3
    734c:	0e 94 7d 39 	call	0x72fa	; 0x72fa <readADC>
    7350:	08 95       	ret

00007352 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    7352:	82 e0       	ldi	r24, 0x02	; 2
    7354:	0e 94 7d 39 	call	0x72fa	; 0x72fa <readADC>
    7358:	08 95       	ret

0000735a <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    735a:	81 e0       	ldi	r24, 0x01	; 1
    735c:	0e 94 7d 39 	call	0x72fa	; 0x72fa <readADC>
    7360:	08 95       	ret

00007362 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    7362:	80 e0       	ldi	r24, 0x00	; 0
    7364:	0e 94 7d 39 	call	0x72fa	; 0x72fa <readADC>
    7368:	08 95       	ret

0000736a <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    736a:	10 92 e1 07 	sts	0x07E1, r1
	i2cDataLen = 2;
    736e:	92 e0       	ldi	r25, 0x02	; 2
    7370:	90 93 e0 07 	sts	0x07E0, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    7374:	90 e4       	ldi	r25, 0x40	; 64
    7376:	90 93 e2 02 	sts	0x02E2, r25
	i2cData[ 1 ] = value;
    737a:	80 93 e3 02 	sts	0x02E3, r24
	i2cDestination = PCF8591;
    737e:	80 e9       	ldi	r24, 0x90	; 144
    7380:	90 e0       	ldi	r25, 0x00	; 0
    7382:	90 93 e4 07 	sts	0x07E4, r25
    7386:	80 93 e3 07 	sts	0x07E3, r24

	i2cAction();
    738a:	0e 94 ba 38 	call	0x7174	; 0x7174 <i2cAction>
}
    738e:	08 95       	ret

00007390 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    7390:	0e 94 98 37 	call	0x6f30	; 0x6f30 <V2S>
    7394:	0e 94 b5 39 	call	0x736a	; 0x736a <writeDAC>
    7398:	08 95       	ret

0000739a <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    739a:	81 e0       	ldi	r24, 0x01	; 1
    739c:	80 93 e1 07 	sts	0x07E1, r24
	i2cDataLen = 1;
    73a0:	80 93 e0 07 	sts	0x07E0, r24
	i2cDestination = PCF8574;
    73a4:	80 e4       	ldi	r24, 0x40	; 64
    73a6:	90 e0       	ldi	r25, 0x00	; 0
    73a8:	90 93 e4 07 	sts	0x07E4, r25
    73ac:	80 93 e3 07 	sts	0x07E3, r24

	i2cAction();
    73b0:	0e 94 ba 38 	call	0x7174	; 0x7174 <i2cAction>
}
    73b4:	08 95       	ret

000073b6 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    73b6:	80 93 ea 02 	sts	0x02EA, r24
    73ba:	80 93 e2 02 	sts	0x02E2, r24
	i2cDataLen = 1;
    73be:	81 e0       	ldi	r24, 0x01	; 1
    73c0:	80 93 e0 07 	sts	0x07E0, r24
	i2cDataDirection = i2cWrite;
    73c4:	10 92 e1 07 	sts	0x07E1, r1
	i2cDestination = PCF8574;
    73c8:	80 e4       	ldi	r24, 0x40	; 64
    73ca:	90 e0       	ldi	r25, 0x00	; 0
    73cc:	90 93 e4 07 	sts	0x07E4, r25
    73d0:	80 93 e3 07 	sts	0x07E3, r24

	i2cAction();
    73d4:	0e 94 ba 38 	call	0x7174	; 0x7174 <i2cAction>
}
    73d8:	08 95       	ret

000073da <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    73da:	80 91 e1 02 	lds	r24, 0x02E1
    73de:	e9 ec       	ldi	r30, 0xC9	; 201
    73e0:	f1 e0       	ldi	r31, 0x01	; 1
    73e2:	e8 0f       	add	r30, r24
    73e4:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    73e6:	80 91 ea 02 	lds	r24, 0x02EA
    73ea:	8f 70       	andi	r24, 0x0F	; 15
    73ec:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    73ee:	89 2b       	or	r24, r25
    73f0:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    73f4:	80 91 e1 02 	lds	r24, 0x02E1
    73f8:	89 5f       	subi	r24, 0xF9	; 249
    73fa:	87 70       	andi	r24, 0x07	; 7
    73fc:	80 93 e1 02 	sts	0x02E1, r24
}
    7400:	08 95       	ret

00007402 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7402:	80 91 e1 02 	lds	r24, 0x02E1
    7406:	e9 ec       	ldi	r30, 0xC9	; 201
    7408:	f1 e0       	ldi	r31, 0x01	; 1
    740a:	e8 0f       	add	r30, r24
    740c:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    740e:	80 91 ea 02 	lds	r24, 0x02EA
    7412:	8f 70       	andi	r24, 0x0F	; 15
    7414:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7416:	89 2b       	or	r24, r25
    7418:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    741c:	80 91 e1 02 	lds	r24, 0x02E1
    7420:	8f 5f       	subi	r24, 0xFF	; 255
    7422:	87 70       	andi	r24, 0x07	; 7
    7424:	80 93 e1 02 	sts	0x02E1, r24
}
    7428:	08 95       	ret

0000742a <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    742a:	80 91 e1 02 	lds	r24, 0x02E1
    742e:	e9 ec       	ldi	r30, 0xC9	; 201
    7430:	f1 e0       	ldi	r31, 0x01	; 1
    7432:	e8 0f       	add	r30, r24
    7434:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7436:	80 91 ea 02 	lds	r24, 0x02EA
    743a:	8f 70       	andi	r24, 0x0F	; 15
    743c:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    743e:	89 2b       	or	r24, r25
    7440:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    7444:	80 91 e1 02 	lds	r24, 0x02E1
    7448:	8a 5f       	subi	r24, 0xFA	; 250
    744a:	86 70       	andi	r24, 0x06	; 6
    744c:	80 93 e1 02 	sts	0x02E1, r24
}
    7450:	08 95       	ret

00007452 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7452:	80 91 e1 02 	lds	r24, 0x02E1
    7456:	e9 ec       	ldi	r30, 0xC9	; 201
    7458:	f1 e0       	ldi	r31, 0x01	; 1
    745a:	e8 0f       	add	r30, r24
    745c:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    745e:	80 91 ea 02 	lds	r24, 0x02EA
    7462:	8f 70       	andi	r24, 0x0F	; 15
    7464:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7466:	89 2b       	or	r24, r25
    7468:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    746c:	80 91 e1 02 	lds	r24, 0x02E1
    7470:	8e 5f       	subi	r24, 0xFE	; 254
    7472:	86 70       	andi	r24, 0x06	; 6
    7474:	80 93 e1 02 	sts	0x02E1, r24
}
    7478:	08 95       	ret

0000747a <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    747a:	80 91 ea 02 	lds	r24, 0x02EA
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    747e:	80 6f       	ori	r24, 0xF0	; 240
    7480:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
}
    7484:	08 95       	ret

00007486 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7486:	90 91 ea 02 	lds	r25, 0x02EA
    748a:	88 23       	and	r24, r24
    748c:	11 f4       	brne	.+4      	; 0x7492 <TUM_LKN_Sensorboard_setBeeper+0xc>
    748e:	88 e0       	ldi	r24, 0x08	; 8
    7490:	01 c0       	rjmp	.+2      	; 0x7494 <TUM_LKN_Sensorboard_setBeeper+0xe>
    7492:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    7494:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7496:	89 2b       	or	r24, r25
    7498:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
    749c:	08 95       	ret

0000749e <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    749e:	90 91 ea 02 	lds	r25, 0x02EA
    74a2:	21 e0       	ldi	r18, 0x01	; 1
    74a4:	30 e0       	ldi	r19, 0x00	; 0
    74a6:	02 c0       	rjmp	.+4      	; 0x74ac <TUM_LKN_Sensorboard_writeIO+0xe>
    74a8:	22 0f       	add	r18, r18
    74aa:	33 1f       	adc	r19, r19
    74ac:	8a 95       	dec	r24
    74ae:	e2 f7       	brpl	.-8      	; 0x74a8 <TUM_LKN_Sensorboard_writeIO+0xa>
    74b0:	82 2f       	mov	r24, r18
    74b2:	80 95       	com	r24
    74b4:	66 23       	and	r22, r22
    74b6:	09 f4       	brne	.+2      	; 0x74ba <TUM_LKN_Sensorboard_writeIO+0x1c>
    74b8:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    74ba:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    74bc:	82 2f       	mov	r24, r18
    74be:	89 2b       	or	r24, r25
    74c0:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
    74c4:	08 95       	ret

000074c6 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    74c6:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
    74ca:	08 95       	ret

000074cc <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    74cc:	8f ef       	ldi	r24, 0xFF	; 255
    74ce:	0e 94 db 39 	call	0x73b6	; 0x73b6 <writeIOs>
    74d2:	80 e0       	ldi	r24, 0x00	; 0
    74d4:	0e 94 b5 39 	call	0x736a	; 0x736a <writeDAC>
    74d8:	08 95       	ret

000074da <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    74da:	a0 91 6e 07 	lds	r26, 0x076E
	lds r27,nrk_high_ready_TCB+1
    74de:	b0 91 6f 07 	lds	r27, 0x076F

    	;x points to &OSTCB[x]
    
	ld r28,x+
    74e2:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    74e4:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    74e6:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    74e8:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    74ea:	ff 91       	pop	r31
	pop r30
    74ec:	ef 91       	pop	r30
	pop r29
    74ee:	df 91       	pop	r29
	pop r28
    74f0:	cf 91       	pop	r28
	pop r27
    74f2:	bf 91       	pop	r27
	pop r26
    74f4:	af 91       	pop	r26
	pop r25
    74f6:	9f 91       	pop	r25
	pop r24			
    74f8:	8f 91       	pop	r24
	pop r23
    74fa:	7f 91       	pop	r23
	pop r22
    74fc:	6f 91       	pop	r22
	pop r21
    74fe:	5f 91       	pop	r21
	pop r20	
    7500:	4f 91       	pop	r20
	pop r19
    7502:	3f 91       	pop	r19
	pop r18	
    7504:	2f 91       	pop	r18
	pop r17
    7506:	1f 91       	pop	r17
	pop r16
    7508:	0f 91       	pop	r16
	pop r15
    750a:	ff 90       	pop	r15
	pop r14
    750c:	ef 90       	pop	r14
	pop r13
    750e:	df 90       	pop	r13
	pop r12
    7510:	cf 90       	pop	r12
	pop r11
    7512:	bf 90       	pop	r11
	pop r10
    7514:	af 90       	pop	r10
	pop r9
    7516:	9f 90       	pop	r9
	pop r8
    7518:	8f 90       	pop	r8
	pop r7
    751a:	7f 90       	pop	r7
	pop r6
    751c:	6f 90       	pop	r6
	pop r5
    751e:	5f 90       	pop	r5
	pop r4
    7520:	4f 90       	pop	r4
	pop r3
    7522:	3f 90       	pop	r3
	pop r2
    7524:	2f 90       	pop	r2
	pop r1
    7526:	1f 90       	pop	r1
	pop r0
    7528:	0f 90       	pop	r0
	out __SREG__, r0
    752a:	0f be       	out	0x3f, r0	; 63
	pop r0	
    752c:	0f 90       	pop	r0
	   
    	reti 
    752e:	18 95       	reti

00007530 <__udivdi3>:
    7530:	a8 e3       	ldi	r26, 0x38	; 56
    7532:	b0 e0       	ldi	r27, 0x00	; 0
    7534:	ee e9       	ldi	r30, 0x9E	; 158
    7536:	fa e3       	ldi	r31, 0x3A	; 58
    7538:	0c 94 69 48 	jmp	0x90d2	; 0x90d2 <__prologue_saves__>
    753c:	29 83       	std	Y+1, r18	; 0x01
    753e:	3a 83       	std	Y+2, r19	; 0x02
    7540:	4b 83       	std	Y+3, r20	; 0x03
    7542:	5c 83       	std	Y+4, r21	; 0x04
    7544:	6d 83       	std	Y+5, r22	; 0x05
    7546:	7e 83       	std	Y+6, r23	; 0x06
    7548:	8f 83       	std	Y+7, r24	; 0x07
    754a:	98 87       	std	Y+8, r25	; 0x08
    754c:	a9 86       	std	Y+9, r10	; 0x09
    754e:	ba 86       	std	Y+10, r11	; 0x0a
    7550:	cb 86       	std	Y+11, r12	; 0x0b
    7552:	dc 86       	std	Y+12, r13	; 0x0c
    7554:	ed 86       	std	Y+13, r14	; 0x0d
    7556:	fe 86       	std	Y+14, r15	; 0x0e
    7558:	0f 87       	std	Y+15, r16	; 0x0f
    755a:	18 8b       	std	Y+16, r17	; 0x10
    755c:	e9 84       	ldd	r14, Y+9	; 0x09
    755e:	fa 84       	ldd	r15, Y+10	; 0x0a
    7560:	0b 85       	ldd	r16, Y+11	; 0x0b
    7562:	1c 85       	ldd	r17, Y+12	; 0x0c
    7564:	2d 85       	ldd	r18, Y+13	; 0x0d
    7566:	3e 85       	ldd	r19, Y+14	; 0x0e
    7568:	4f 85       	ldd	r20, Y+15	; 0x0f
    756a:	58 89       	ldd	r21, Y+16	; 0x10
    756c:	29 80       	ldd	r2, Y+1	; 0x01
    756e:	3a 80       	ldd	r3, Y+2	; 0x02
    7570:	4b 80       	ldd	r4, Y+3	; 0x03
    7572:	5c 80       	ldd	r5, Y+4	; 0x04
    7574:	2d a2       	std	Y+37, r2	; 0x25
    7576:	3e a2       	std	Y+38, r3	; 0x26
    7578:	4f a2       	std	Y+39, r4	; 0x27
    757a:	58 a6       	std	Y+40, r5	; 0x28
    757c:	ad 80       	ldd	r10, Y+5	; 0x05
    757e:	be 80       	ldd	r11, Y+6	; 0x06
    7580:	cf 80       	ldd	r12, Y+7	; 0x07
    7582:	d8 84       	ldd	r13, Y+8	; 0x08
    7584:	21 15       	cp	r18, r1
    7586:	31 05       	cpc	r19, r1
    7588:	41 05       	cpc	r20, r1
    758a:	51 05       	cpc	r21, r1
    758c:	09 f0       	breq	.+2      	; 0x7590 <__udivdi3+0x60>
    758e:	be c3       	rjmp	.+1916   	; 0x7d0c <__udivdi3+0x7dc>
    7590:	ae 14       	cp	r10, r14
    7592:	bf 04       	cpc	r11, r15
    7594:	c0 06       	cpc	r12, r16
    7596:	d1 06       	cpc	r13, r17
    7598:	08 f0       	brcs	.+2      	; 0x759c <__udivdi3+0x6c>
    759a:	4f c1       	rjmp	.+670    	; 0x783a <__udivdi3+0x30a>
    759c:	20 e0       	ldi	r18, 0x00	; 0
    759e:	e2 16       	cp	r14, r18
    75a0:	20 e0       	ldi	r18, 0x00	; 0
    75a2:	f2 06       	cpc	r15, r18
    75a4:	21 e0       	ldi	r18, 0x01	; 1
    75a6:	02 07       	cpc	r16, r18
    75a8:	20 e0       	ldi	r18, 0x00	; 0
    75aa:	12 07       	cpc	r17, r18
    75ac:	58 f4       	brcc	.+22     	; 0x75c4 <__udivdi3+0x94>
    75ae:	3f ef       	ldi	r19, 0xFF	; 255
    75b0:	e3 16       	cp	r14, r19
    75b2:	f1 04       	cpc	r15, r1
    75b4:	01 05       	cpc	r16, r1
    75b6:	11 05       	cpc	r17, r1
    75b8:	09 f0       	breq	.+2      	; 0x75bc <__udivdi3+0x8c>
    75ba:	90 f4       	brcc	.+36     	; 0x75e0 <__udivdi3+0xb0>
    75bc:	20 e0       	ldi	r18, 0x00	; 0
    75be:	30 e0       	ldi	r19, 0x00	; 0
    75c0:	a9 01       	movw	r20, r18
    75c2:	17 c0       	rjmp	.+46     	; 0x75f2 <__udivdi3+0xc2>
    75c4:	40 e0       	ldi	r20, 0x00	; 0
    75c6:	e4 16       	cp	r14, r20
    75c8:	40 e0       	ldi	r20, 0x00	; 0
    75ca:	f4 06       	cpc	r15, r20
    75cc:	40 e0       	ldi	r20, 0x00	; 0
    75ce:	04 07       	cpc	r16, r20
    75d0:	41 e0       	ldi	r20, 0x01	; 1
    75d2:	14 07       	cpc	r17, r20
    75d4:	50 f4       	brcc	.+20     	; 0x75ea <__udivdi3+0xba>
    75d6:	20 e1       	ldi	r18, 0x10	; 16
    75d8:	30 e0       	ldi	r19, 0x00	; 0
    75da:	40 e0       	ldi	r20, 0x00	; 0
    75dc:	50 e0       	ldi	r21, 0x00	; 0
    75de:	09 c0       	rjmp	.+18     	; 0x75f2 <__udivdi3+0xc2>
    75e0:	28 e0       	ldi	r18, 0x08	; 8
    75e2:	30 e0       	ldi	r19, 0x00	; 0
    75e4:	40 e0       	ldi	r20, 0x00	; 0
    75e6:	50 e0       	ldi	r21, 0x00	; 0
    75e8:	04 c0       	rjmp	.+8      	; 0x75f2 <__udivdi3+0xc2>
    75ea:	28 e1       	ldi	r18, 0x18	; 24
    75ec:	30 e0       	ldi	r19, 0x00	; 0
    75ee:	40 e0       	ldi	r20, 0x00	; 0
    75f0:	50 e0       	ldi	r21, 0x00	; 0
    75f2:	d8 01       	movw	r26, r16
    75f4:	c7 01       	movw	r24, r14
    75f6:	02 2e       	mov	r0, r18
    75f8:	04 c0       	rjmp	.+8      	; 0x7602 <__udivdi3+0xd2>
    75fa:	b6 95       	lsr	r27
    75fc:	a7 95       	ror	r26
    75fe:	97 95       	ror	r25
    7600:	87 95       	ror	r24
    7602:	0a 94       	dec	r0
    7604:	d2 f7       	brpl	.-12     	; 0x75fa <__udivdi3+0xca>
    7606:	89 52       	subi	r24, 0x29	; 41
    7608:	9e 4f       	sbci	r25, 0xFE	; 254
    760a:	dc 01       	movw	r26, r24
    760c:	6c 91       	ld	r22, X
    760e:	80 e2       	ldi	r24, 0x20	; 32
    7610:	90 e0       	ldi	r25, 0x00	; 0
    7612:	a0 e0       	ldi	r26, 0x00	; 0
    7614:	b0 e0       	ldi	r27, 0x00	; 0
    7616:	82 1b       	sub	r24, r18
    7618:	93 0b       	sbc	r25, r19
    761a:	a4 0b       	sbc	r26, r20
    761c:	b5 0b       	sbc	r27, r21
    761e:	86 1b       	sub	r24, r22
    7620:	91 09       	sbc	r25, r1
    7622:	a1 09       	sbc	r26, r1
    7624:	b1 09       	sbc	r27, r1
    7626:	00 97       	sbiw	r24, 0x00	; 0
    7628:	a1 05       	cpc	r26, r1
    762a:	b1 05       	cpc	r27, r1
    762c:	a1 f1       	breq	.+104    	; 0x7696 <__udivdi3+0x166>
    762e:	08 2e       	mov	r0, r24
    7630:	04 c0       	rjmp	.+8      	; 0x763a <__udivdi3+0x10a>
    7632:	ee 0c       	add	r14, r14
    7634:	ff 1c       	adc	r15, r15
    7636:	00 1f       	adc	r16, r16
    7638:	11 1f       	adc	r17, r17
    763a:	0a 94       	dec	r0
    763c:	d2 f7       	brpl	.-12     	; 0x7632 <__udivdi3+0x102>
    763e:	a6 01       	movw	r20, r12
    7640:	95 01       	movw	r18, r10
    7642:	08 2e       	mov	r0, r24
    7644:	04 c0       	rjmp	.+8      	; 0x764e <__udivdi3+0x11e>
    7646:	22 0f       	add	r18, r18
    7648:	33 1f       	adc	r19, r19
    764a:	44 1f       	adc	r20, r20
    764c:	55 1f       	adc	r21, r21
    764e:	0a 94       	dec	r0
    7650:	d2 f7       	brpl	.-12     	; 0x7646 <__udivdi3+0x116>
    7652:	60 e2       	ldi	r22, 0x20	; 32
    7654:	70 e0       	ldi	r23, 0x00	; 0
    7656:	68 1b       	sub	r22, r24
    7658:	79 0b       	sbc	r23, r25
    765a:	ad a0       	ldd	r10, Y+37	; 0x25
    765c:	be a0       	ldd	r11, Y+38	; 0x26
    765e:	cf a0       	ldd	r12, Y+39	; 0x27
    7660:	d8 a4       	ldd	r13, Y+40	; 0x28
    7662:	04 c0       	rjmp	.+8      	; 0x766c <__udivdi3+0x13c>
    7664:	d6 94       	lsr	r13
    7666:	c7 94       	ror	r12
    7668:	b7 94       	ror	r11
    766a:	a7 94       	ror	r10
    766c:	6a 95       	dec	r22
    766e:	d2 f7       	brpl	.-12     	; 0x7664 <__udivdi3+0x134>
    7670:	a2 2a       	or	r10, r18
    7672:	b3 2a       	or	r11, r19
    7674:	c4 2a       	or	r12, r20
    7676:	d5 2a       	or	r13, r21
    7678:	2d a0       	ldd	r2, Y+37	; 0x25
    767a:	3e a0       	ldd	r3, Y+38	; 0x26
    767c:	4f a0       	ldd	r4, Y+39	; 0x27
    767e:	58 a4       	ldd	r5, Y+40	; 0x28
    7680:	04 c0       	rjmp	.+8      	; 0x768a <__udivdi3+0x15a>
    7682:	22 0c       	add	r2, r2
    7684:	33 1c       	adc	r3, r3
    7686:	44 1c       	adc	r4, r4
    7688:	55 1c       	adc	r5, r5
    768a:	8a 95       	dec	r24
    768c:	d2 f7       	brpl	.-12     	; 0x7682 <__udivdi3+0x152>
    768e:	2d a2       	std	Y+37, r2	; 0x25
    7690:	3e a2       	std	Y+38, r3	; 0x26
    7692:	4f a2       	std	Y+39, r4	; 0x27
    7694:	58 a6       	std	Y+40, r5	; 0x28
    7696:	38 01       	movw	r6, r16
    7698:	88 24       	eor	r8, r8
    769a:	99 24       	eor	r9, r9
    769c:	a8 01       	movw	r20, r16
    769e:	97 01       	movw	r18, r14
    76a0:	40 70       	andi	r20, 0x00	; 0
    76a2:	50 70       	andi	r21, 0x00	; 0
    76a4:	2d 8f       	std	Y+29, r18	; 0x1d
    76a6:	3e 8f       	std	Y+30, r19	; 0x1e
    76a8:	4f 8f       	std	Y+31, r20	; 0x1f
    76aa:	58 a3       	std	Y+32, r21	; 0x20
    76ac:	c6 01       	movw	r24, r12
    76ae:	b5 01       	movw	r22, r10
    76b0:	a4 01       	movw	r20, r8
    76b2:	93 01       	movw	r18, r6
    76b4:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    76b8:	22 2e       	mov	r2, r18
    76ba:	53 2e       	mov	r5, r19
    76bc:	44 2e       	mov	r4, r20
    76be:	35 2e       	mov	r3, r21
    76c0:	69 a3       	std	Y+33, r22	; 0x21
    76c2:	7a a3       	std	Y+34, r23	; 0x22
    76c4:	8b a3       	std	Y+35, r24	; 0x23
    76c6:	9c a3       	std	Y+36, r25	; 0x24
    76c8:	c6 01       	movw	r24, r12
    76ca:	b5 01       	movw	r22, r10
    76cc:	a4 01       	movw	r20, r8
    76ce:	93 01       	movw	r18, r6
    76d0:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    76d4:	82 2d       	mov	r24, r2
    76d6:	95 2d       	mov	r25, r5
    76d8:	a4 2d       	mov	r26, r4
    76da:	b3 2d       	mov	r27, r3
    76dc:	89 8f       	std	Y+25, r24	; 0x19
    76de:	9a 8f       	std	Y+26, r25	; 0x1a
    76e0:	ab 8f       	std	Y+27, r26	; 0x1b
    76e2:	bc 8f       	std	Y+28, r27	; 0x1c
    76e4:	bc 01       	movw	r22, r24
    76e6:	cd 01       	movw	r24, r26
    76e8:	2d 8d       	ldd	r18, Y+29	; 0x1d
    76ea:	3e 8d       	ldd	r19, Y+30	; 0x1e
    76ec:	4f 8d       	ldd	r20, Y+31	; 0x1f
    76ee:	58 a1       	ldd	r21, Y+32	; 0x20
    76f0:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    76f4:	5b 01       	movw	r10, r22
    76f6:	6c 01       	movw	r12, r24
    76f8:	49 a1       	ldd	r20, Y+33	; 0x21
    76fa:	5a a1       	ldd	r21, Y+34	; 0x22
    76fc:	6b a1       	ldd	r22, Y+35	; 0x23
    76fe:	7c a1       	ldd	r23, Y+36	; 0x24
    7700:	da 01       	movw	r26, r20
    7702:	99 27       	eor	r25, r25
    7704:	88 27       	eor	r24, r24
    7706:	2d a0       	ldd	r2, Y+37	; 0x25
    7708:	3e a0       	ldd	r3, Y+38	; 0x26
    770a:	4f a0       	ldd	r4, Y+39	; 0x27
    770c:	58 a4       	ldd	r5, Y+40	; 0x28
    770e:	92 01       	movw	r18, r4
    7710:	44 27       	eor	r20, r20
    7712:	55 27       	eor	r21, r21
    7714:	82 2b       	or	r24, r18
    7716:	93 2b       	or	r25, r19
    7718:	a4 2b       	or	r26, r20
    771a:	b5 2b       	or	r27, r21
    771c:	8a 15       	cp	r24, r10
    771e:	9b 05       	cpc	r25, r11
    7720:	ac 05       	cpc	r26, r12
    7722:	bd 05       	cpc	r27, r13
    7724:	30 f5       	brcc	.+76     	; 0x7772 <__udivdi3+0x242>
    7726:	29 8d       	ldd	r18, Y+25	; 0x19
    7728:	3a 8d       	ldd	r19, Y+26	; 0x1a
    772a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    772c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    772e:	21 50       	subi	r18, 0x01	; 1
    7730:	30 40       	sbci	r19, 0x00	; 0
    7732:	40 40       	sbci	r20, 0x00	; 0
    7734:	50 40       	sbci	r21, 0x00	; 0
    7736:	29 8f       	std	Y+25, r18	; 0x19
    7738:	3a 8f       	std	Y+26, r19	; 0x1a
    773a:	4b 8f       	std	Y+27, r20	; 0x1b
    773c:	5c 8f       	std	Y+28, r21	; 0x1c
    773e:	8e 0d       	add	r24, r14
    7740:	9f 1d       	adc	r25, r15
    7742:	a0 1f       	adc	r26, r16
    7744:	b1 1f       	adc	r27, r17
    7746:	8e 15       	cp	r24, r14
    7748:	9f 05       	cpc	r25, r15
    774a:	a0 07       	cpc	r26, r16
    774c:	b1 07       	cpc	r27, r17
    774e:	88 f0       	brcs	.+34     	; 0x7772 <__udivdi3+0x242>
    7750:	8a 15       	cp	r24, r10
    7752:	9b 05       	cpc	r25, r11
    7754:	ac 05       	cpc	r26, r12
    7756:	bd 05       	cpc	r27, r13
    7758:	60 f4       	brcc	.+24     	; 0x7772 <__udivdi3+0x242>
    775a:	21 50       	subi	r18, 0x01	; 1
    775c:	30 40       	sbci	r19, 0x00	; 0
    775e:	40 40       	sbci	r20, 0x00	; 0
    7760:	50 40       	sbci	r21, 0x00	; 0
    7762:	29 8f       	std	Y+25, r18	; 0x19
    7764:	3a 8f       	std	Y+26, r19	; 0x1a
    7766:	4b 8f       	std	Y+27, r20	; 0x1b
    7768:	5c 8f       	std	Y+28, r21	; 0x1c
    776a:	8e 0d       	add	r24, r14
    776c:	9f 1d       	adc	r25, r15
    776e:	a0 1f       	adc	r26, r16
    7770:	b1 1f       	adc	r27, r17
    7772:	ac 01       	movw	r20, r24
    7774:	bd 01       	movw	r22, r26
    7776:	4a 19       	sub	r20, r10
    7778:	5b 09       	sbc	r21, r11
    777a:	6c 09       	sbc	r22, r12
    777c:	7d 09       	sbc	r23, r13
    777e:	5a 01       	movw	r10, r20
    7780:	6b 01       	movw	r12, r22
    7782:	cb 01       	movw	r24, r22
    7784:	ba 01       	movw	r22, r20
    7786:	a4 01       	movw	r20, r8
    7788:	93 01       	movw	r18, r6
    778a:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    778e:	22 2e       	mov	r2, r18
    7790:	53 2e       	mov	r5, r19
    7792:	44 2e       	mov	r4, r20
    7794:	35 2e       	mov	r3, r21
    7796:	69 a3       	std	Y+33, r22	; 0x21
    7798:	7a a3       	std	Y+34, r23	; 0x22
    779a:	8b a3       	std	Y+35, r24	; 0x23
    779c:	9c a3       	std	Y+36, r25	; 0x24
    779e:	c6 01       	movw	r24, r12
    77a0:	b5 01       	movw	r22, r10
    77a2:	a4 01       	movw	r20, r8
    77a4:	93 01       	movw	r18, r6
    77a6:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    77aa:	a2 2c       	mov	r10, r2
    77ac:	b5 2c       	mov	r11, r5
    77ae:	c4 2c       	mov	r12, r4
    77b0:	d3 2c       	mov	r13, r3
    77b2:	c6 01       	movw	r24, r12
    77b4:	b5 01       	movw	r22, r10
    77b6:	2d 8d       	ldd	r18, Y+29	; 0x1d
    77b8:	3e 8d       	ldd	r19, Y+30	; 0x1e
    77ba:	4f 8d       	ldd	r20, Y+31	; 0x1f
    77bc:	58 a1       	ldd	r21, Y+32	; 0x20
    77be:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    77c2:	3b 01       	movw	r6, r22
    77c4:	4c 01       	movw	r8, r24
    77c6:	69 a1       	ldd	r22, Y+33	; 0x21
    77c8:	7a a1       	ldd	r23, Y+34	; 0x22
    77ca:	8b a1       	ldd	r24, Y+35	; 0x23
    77cc:	9c a1       	ldd	r25, Y+36	; 0x24
    77ce:	ab 01       	movw	r20, r22
    77d0:	33 27       	eor	r19, r19
    77d2:	22 27       	eor	r18, r18
    77d4:	8d a1       	ldd	r24, Y+37	; 0x25
    77d6:	9e a1       	ldd	r25, Y+38	; 0x26
    77d8:	af a1       	ldd	r26, Y+39	; 0x27
    77da:	b8 a5       	ldd	r27, Y+40	; 0x28
    77dc:	a0 70       	andi	r26, 0x00	; 0
    77de:	b0 70       	andi	r27, 0x00	; 0
    77e0:	28 2b       	or	r18, r24
    77e2:	39 2b       	or	r19, r25
    77e4:	4a 2b       	or	r20, r26
    77e6:	5b 2b       	or	r21, r27
    77e8:	26 15       	cp	r18, r6
    77ea:	37 05       	cpc	r19, r7
    77ec:	48 05       	cpc	r20, r8
    77ee:	59 05       	cpc	r21, r9
    77f0:	c0 f4       	brcc	.+48     	; 0x7822 <__udivdi3+0x2f2>
    77f2:	08 94       	sec
    77f4:	a1 08       	sbc	r10, r1
    77f6:	b1 08       	sbc	r11, r1
    77f8:	c1 08       	sbc	r12, r1
    77fa:	d1 08       	sbc	r13, r1
    77fc:	2e 0d       	add	r18, r14
    77fe:	3f 1d       	adc	r19, r15
    7800:	40 1f       	adc	r20, r16
    7802:	51 1f       	adc	r21, r17
    7804:	2e 15       	cp	r18, r14
    7806:	3f 05       	cpc	r19, r15
    7808:	40 07       	cpc	r20, r16
    780a:	51 07       	cpc	r21, r17
    780c:	50 f0       	brcs	.+20     	; 0x7822 <__udivdi3+0x2f2>
    780e:	26 15       	cp	r18, r6
    7810:	37 05       	cpc	r19, r7
    7812:	48 05       	cpc	r20, r8
    7814:	59 05       	cpc	r21, r9
    7816:	28 f4       	brcc	.+10     	; 0x7822 <__udivdi3+0x2f2>
    7818:	08 94       	sec
    781a:	a1 08       	sbc	r10, r1
    781c:	b1 08       	sbc	r11, r1
    781e:	c1 08       	sbc	r12, r1
    7820:	d1 08       	sbc	r13, r1
    7822:	89 8d       	ldd	r24, Y+25	; 0x19
    7824:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7826:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7828:	bc 8d       	ldd	r27, Y+28	; 0x1c
    782a:	8c 01       	movw	r16, r24
    782c:	ff 24       	eor	r15, r15
    782e:	ee 24       	eor	r14, r14
    7830:	ea 28       	or	r14, r10
    7832:	fb 28       	or	r15, r11
    7834:	0c 29       	or	r16, r12
    7836:	1d 29       	or	r17, r13
    7838:	b3 c4       	rjmp	.+2406   	; 0x81a0 <__udivdi3+0xc70>
    783a:	e1 14       	cp	r14, r1
    783c:	f1 04       	cpc	r15, r1
    783e:	01 05       	cpc	r16, r1
    7840:	11 05       	cpc	r17, r1
    7842:	59 f4       	brne	.+22     	; 0x785a <__udivdi3+0x32a>
    7844:	61 e0       	ldi	r22, 0x01	; 1
    7846:	70 e0       	ldi	r23, 0x00	; 0
    7848:	80 e0       	ldi	r24, 0x00	; 0
    784a:	90 e0       	ldi	r25, 0x00	; 0
    784c:	a8 01       	movw	r20, r16
    784e:	97 01       	movw	r18, r14
    7850:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7854:	79 01       	movw	r14, r18
    7856:	8a 01       	movw	r16, r20
    7858:	10 c0       	rjmp	.+32     	; 0x787a <__udivdi3+0x34a>
    785a:	90 e0       	ldi	r25, 0x00	; 0
    785c:	e9 16       	cp	r14, r25
    785e:	90 e0       	ldi	r25, 0x00	; 0
    7860:	f9 06       	cpc	r15, r25
    7862:	91 e0       	ldi	r25, 0x01	; 1
    7864:	09 07       	cpc	r16, r25
    7866:	90 e0       	ldi	r25, 0x00	; 0
    7868:	19 07       	cpc	r17, r25
    786a:	58 f4       	brcc	.+22     	; 0x7882 <__udivdi3+0x352>
    786c:	af ef       	ldi	r26, 0xFF	; 255
    786e:	ea 16       	cp	r14, r26
    7870:	f1 04       	cpc	r15, r1
    7872:	01 05       	cpc	r16, r1
    7874:	11 05       	cpc	r17, r1
    7876:	09 f0       	breq	.+2      	; 0x787a <__udivdi3+0x34a>
    7878:	90 f4       	brcc	.+36     	; 0x789e <__udivdi3+0x36e>
    787a:	20 e0       	ldi	r18, 0x00	; 0
    787c:	30 e0       	ldi	r19, 0x00	; 0
    787e:	a9 01       	movw	r20, r18
    7880:	17 c0       	rjmp	.+46     	; 0x78b0 <__udivdi3+0x380>
    7882:	b0 e0       	ldi	r27, 0x00	; 0
    7884:	eb 16       	cp	r14, r27
    7886:	b0 e0       	ldi	r27, 0x00	; 0
    7888:	fb 06       	cpc	r15, r27
    788a:	b0 e0       	ldi	r27, 0x00	; 0
    788c:	0b 07       	cpc	r16, r27
    788e:	b1 e0       	ldi	r27, 0x01	; 1
    7890:	1b 07       	cpc	r17, r27
    7892:	50 f4       	brcc	.+20     	; 0x78a8 <__udivdi3+0x378>
    7894:	20 e1       	ldi	r18, 0x10	; 16
    7896:	30 e0       	ldi	r19, 0x00	; 0
    7898:	40 e0       	ldi	r20, 0x00	; 0
    789a:	50 e0       	ldi	r21, 0x00	; 0
    789c:	09 c0       	rjmp	.+18     	; 0x78b0 <__udivdi3+0x380>
    789e:	28 e0       	ldi	r18, 0x08	; 8
    78a0:	30 e0       	ldi	r19, 0x00	; 0
    78a2:	40 e0       	ldi	r20, 0x00	; 0
    78a4:	50 e0       	ldi	r21, 0x00	; 0
    78a6:	04 c0       	rjmp	.+8      	; 0x78b0 <__udivdi3+0x380>
    78a8:	28 e1       	ldi	r18, 0x18	; 24
    78aa:	30 e0       	ldi	r19, 0x00	; 0
    78ac:	40 e0       	ldi	r20, 0x00	; 0
    78ae:	50 e0       	ldi	r21, 0x00	; 0
    78b0:	d8 01       	movw	r26, r16
    78b2:	c7 01       	movw	r24, r14
    78b4:	02 2e       	mov	r0, r18
    78b6:	04 c0       	rjmp	.+8      	; 0x78c0 <__udivdi3+0x390>
    78b8:	b6 95       	lsr	r27
    78ba:	a7 95       	ror	r26
    78bc:	97 95       	ror	r25
    78be:	87 95       	ror	r24
    78c0:	0a 94       	dec	r0
    78c2:	d2 f7       	brpl	.-12     	; 0x78b8 <__udivdi3+0x388>
    78c4:	89 52       	subi	r24, 0x29	; 41
    78c6:	9e 4f       	sbci	r25, 0xFE	; 254
    78c8:	fc 01       	movw	r30, r24
    78ca:	80 81       	ld	r24, Z
    78cc:	28 0f       	add	r18, r24
    78ce:	31 1d       	adc	r19, r1
    78d0:	41 1d       	adc	r20, r1
    78d2:	51 1d       	adc	r21, r1
    78d4:	80 e2       	ldi	r24, 0x20	; 32
    78d6:	90 e0       	ldi	r25, 0x00	; 0
    78d8:	a0 e0       	ldi	r26, 0x00	; 0
    78da:	b0 e0       	ldi	r27, 0x00	; 0
    78dc:	82 1b       	sub	r24, r18
    78de:	93 0b       	sbc	r25, r19
    78e0:	a4 0b       	sbc	r26, r20
    78e2:	b5 0b       	sbc	r27, r21
    78e4:	61 f4       	brne	.+24     	; 0x78fe <__udivdi3+0x3ce>
    78e6:	15 01       	movw	r2, r10
    78e8:	26 01       	movw	r4, r12
    78ea:	2e 18       	sub	r2, r14
    78ec:	3f 08       	sbc	r3, r15
    78ee:	40 0a       	sbc	r4, r16
    78f0:	51 0a       	sbc	r5, r17
    78f2:	81 e0       	ldi	r24, 0x01	; 1
    78f4:	a8 2e       	mov	r10, r24
    78f6:	b1 2c       	mov	r11, r1
    78f8:	c1 2c       	mov	r12, r1
    78fa:	d1 2c       	mov	r13, r1
    78fc:	29 c1       	rjmp	.+594    	; 0x7b50 <__udivdi3+0x620>
    78fe:	08 2e       	mov	r0, r24
    7900:	04 c0       	rjmp	.+8      	; 0x790a <__udivdi3+0x3da>
    7902:	ee 0c       	add	r14, r14
    7904:	ff 1c       	adc	r15, r15
    7906:	00 1f       	adc	r16, r16
    7908:	11 1f       	adc	r17, r17
    790a:	0a 94       	dec	r0
    790c:	d2 f7       	brpl	.-12     	; 0x7902 <__udivdi3+0x3d2>
    790e:	15 01       	movw	r2, r10
    7910:	26 01       	movw	r4, r12
    7912:	02 2e       	mov	r0, r18
    7914:	04 c0       	rjmp	.+8      	; 0x791e <__udivdi3+0x3ee>
    7916:	56 94       	lsr	r5
    7918:	47 94       	ror	r4
    791a:	37 94       	ror	r3
    791c:	27 94       	ror	r2
    791e:	0a 94       	dec	r0
    7920:	d2 f7       	brpl	.-12     	; 0x7916 <__udivdi3+0x3e6>
    7922:	29 8e       	std	Y+25, r2	; 0x19
    7924:	3a 8e       	std	Y+26, r3	; 0x1a
    7926:	4b 8e       	std	Y+27, r4	; 0x1b
    7928:	5c 8e       	std	Y+28, r5	; 0x1c
    792a:	b6 01       	movw	r22, r12
    792c:	a5 01       	movw	r20, r10
    792e:	08 2e       	mov	r0, r24
    7930:	04 c0       	rjmp	.+8      	; 0x793a <__udivdi3+0x40a>
    7932:	44 0f       	add	r20, r20
    7934:	55 1f       	adc	r21, r21
    7936:	66 1f       	adc	r22, r22
    7938:	77 1f       	adc	r23, r23
    793a:	0a 94       	dec	r0
    793c:	d2 f7       	brpl	.-12     	; 0x7932 <__udivdi3+0x402>
    793e:	4d 8f       	std	Y+29, r20	; 0x1d
    7940:	5e 8f       	std	Y+30, r21	; 0x1e
    7942:	6f 8f       	std	Y+31, r22	; 0x1f
    7944:	78 a3       	std	Y+32, r23	; 0x20
    7946:	2d a0       	ldd	r2, Y+37	; 0x25
    7948:	3e a0       	ldd	r3, Y+38	; 0x26
    794a:	4f a0       	ldd	r4, Y+39	; 0x27
    794c:	58 a4       	ldd	r5, Y+40	; 0x28
    794e:	04 c0       	rjmp	.+8      	; 0x7958 <__udivdi3+0x428>
    7950:	56 94       	lsr	r5
    7952:	47 94       	ror	r4
    7954:	37 94       	ror	r3
    7956:	27 94       	ror	r2
    7958:	2a 95       	dec	r18
    795a:	d2 f7       	brpl	.-12     	; 0x7950 <__udivdi3+0x420>
    795c:	ad 8c       	ldd	r10, Y+29	; 0x1d
    795e:	be 8c       	ldd	r11, Y+30	; 0x1e
    7960:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7962:	d8 a0       	ldd	r13, Y+32	; 0x20
    7964:	a2 28       	or	r10, r2
    7966:	b3 28       	or	r11, r3
    7968:	c4 28       	or	r12, r4
    796a:	d5 28       	or	r13, r5
    796c:	ad 8e       	std	Y+29, r10	; 0x1d
    796e:	be 8e       	std	Y+30, r11	; 0x1e
    7970:	cf 8e       	std	Y+31, r12	; 0x1f
    7972:	d8 a2       	std	Y+32, r13	; 0x20
    7974:	2d a1       	ldd	r18, Y+37	; 0x25
    7976:	3e a1       	ldd	r19, Y+38	; 0x26
    7978:	4f a1       	ldd	r20, Y+39	; 0x27
    797a:	58 a5       	ldd	r21, Y+40	; 0x28
    797c:	04 c0       	rjmp	.+8      	; 0x7986 <__udivdi3+0x456>
    797e:	22 0f       	add	r18, r18
    7980:	33 1f       	adc	r19, r19
    7982:	44 1f       	adc	r20, r20
    7984:	55 1f       	adc	r21, r21
    7986:	8a 95       	dec	r24
    7988:	d2 f7       	brpl	.-12     	; 0x797e <__udivdi3+0x44e>
    798a:	2d a3       	std	Y+37, r18	; 0x25
    798c:	3e a3       	std	Y+38, r19	; 0x26
    798e:	4f a3       	std	Y+39, r20	; 0x27
    7990:	58 a7       	std	Y+40, r21	; 0x28
    7992:	38 01       	movw	r6, r16
    7994:	88 24       	eor	r8, r8
    7996:	99 24       	eor	r9, r9
    7998:	b8 01       	movw	r22, r16
    799a:	a7 01       	movw	r20, r14
    799c:	60 70       	andi	r22, 0x00	; 0
    799e:	70 70       	andi	r23, 0x00	; 0
    79a0:	49 a3       	std	Y+33, r20	; 0x21
    79a2:	5a a3       	std	Y+34, r21	; 0x22
    79a4:	6b a3       	std	Y+35, r22	; 0x23
    79a6:	7c a3       	std	Y+36, r23	; 0x24
    79a8:	69 8d       	ldd	r22, Y+25	; 0x19
    79aa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    79ac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    79ae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    79b0:	a4 01       	movw	r20, r8
    79b2:	93 01       	movw	r18, r6
    79b4:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    79b8:	22 2e       	mov	r2, r18
    79ba:	53 2e       	mov	r5, r19
    79bc:	44 2e       	mov	r4, r20
    79be:	35 2e       	mov	r3, r21
    79c0:	69 a7       	std	Y+41, r22	; 0x29
    79c2:	7a a7       	std	Y+42, r23	; 0x2a
    79c4:	8b a7       	std	Y+43, r24	; 0x2b
    79c6:	9c a7       	std	Y+44, r25	; 0x2c
    79c8:	69 8d       	ldd	r22, Y+25	; 0x19
    79ca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    79cc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    79ce:	9c 8d       	ldd	r25, Y+28	; 0x1c
    79d0:	a4 01       	movw	r20, r8
    79d2:	93 01       	movw	r18, r6
    79d4:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    79d8:	a2 2c       	mov	r10, r2
    79da:	b5 2c       	mov	r11, r5
    79dc:	c4 2c       	mov	r12, r4
    79de:	d3 2c       	mov	r13, r3
    79e0:	a9 8e       	std	Y+25, r10	; 0x19
    79e2:	ba 8e       	std	Y+26, r11	; 0x1a
    79e4:	cb 8e       	std	Y+27, r12	; 0x1b
    79e6:	dc 8e       	std	Y+28, r13	; 0x1c
    79e8:	c6 01       	movw	r24, r12
    79ea:	b5 01       	movw	r22, r10
    79ec:	29 a1       	ldd	r18, Y+33	; 0x21
    79ee:	3a a1       	ldd	r19, Y+34	; 0x22
    79f0:	4b a1       	ldd	r20, Y+35	; 0x23
    79f2:	5c a1       	ldd	r21, Y+36	; 0x24
    79f4:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    79f8:	5b 01       	movw	r10, r22
    79fa:	6c 01       	movw	r12, r24
    79fc:	29 a4       	ldd	r2, Y+41	; 0x29
    79fe:	3a a4       	ldd	r3, Y+42	; 0x2a
    7a00:	4b a4       	ldd	r4, Y+43	; 0x2b
    7a02:	5c a4       	ldd	r5, Y+44	; 0x2c
    7a04:	d1 01       	movw	r26, r2
    7a06:	99 27       	eor	r25, r25
    7a08:	88 27       	eor	r24, r24
    7a0a:	2d 8c       	ldd	r2, Y+29	; 0x1d
    7a0c:	3e 8c       	ldd	r3, Y+30	; 0x1e
    7a0e:	4f 8c       	ldd	r4, Y+31	; 0x1f
    7a10:	58 a0       	ldd	r5, Y+32	; 0x20
    7a12:	92 01       	movw	r18, r4
    7a14:	44 27       	eor	r20, r20
    7a16:	55 27       	eor	r21, r21
    7a18:	82 2b       	or	r24, r18
    7a1a:	93 2b       	or	r25, r19
    7a1c:	a4 2b       	or	r26, r20
    7a1e:	b5 2b       	or	r27, r21
    7a20:	8a 15       	cp	r24, r10
    7a22:	9b 05       	cpc	r25, r11
    7a24:	ac 05       	cpc	r26, r12
    7a26:	bd 05       	cpc	r27, r13
    7a28:	30 f5       	brcc	.+76     	; 0x7a76 <__udivdi3+0x546>
    7a2a:	29 8d       	ldd	r18, Y+25	; 0x19
    7a2c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7a2e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7a30:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7a32:	21 50       	subi	r18, 0x01	; 1
    7a34:	30 40       	sbci	r19, 0x00	; 0
    7a36:	40 40       	sbci	r20, 0x00	; 0
    7a38:	50 40       	sbci	r21, 0x00	; 0
    7a3a:	29 8f       	std	Y+25, r18	; 0x19
    7a3c:	3a 8f       	std	Y+26, r19	; 0x1a
    7a3e:	4b 8f       	std	Y+27, r20	; 0x1b
    7a40:	5c 8f       	std	Y+28, r21	; 0x1c
    7a42:	8e 0d       	add	r24, r14
    7a44:	9f 1d       	adc	r25, r15
    7a46:	a0 1f       	adc	r26, r16
    7a48:	b1 1f       	adc	r27, r17
    7a4a:	8e 15       	cp	r24, r14
    7a4c:	9f 05       	cpc	r25, r15
    7a4e:	a0 07       	cpc	r26, r16
    7a50:	b1 07       	cpc	r27, r17
    7a52:	88 f0       	brcs	.+34     	; 0x7a76 <__udivdi3+0x546>
    7a54:	8a 15       	cp	r24, r10
    7a56:	9b 05       	cpc	r25, r11
    7a58:	ac 05       	cpc	r26, r12
    7a5a:	bd 05       	cpc	r27, r13
    7a5c:	60 f4       	brcc	.+24     	; 0x7a76 <__udivdi3+0x546>
    7a5e:	21 50       	subi	r18, 0x01	; 1
    7a60:	30 40       	sbci	r19, 0x00	; 0
    7a62:	40 40       	sbci	r20, 0x00	; 0
    7a64:	50 40       	sbci	r21, 0x00	; 0
    7a66:	29 8f       	std	Y+25, r18	; 0x19
    7a68:	3a 8f       	std	Y+26, r19	; 0x1a
    7a6a:	4b 8f       	std	Y+27, r20	; 0x1b
    7a6c:	5c 8f       	std	Y+28, r21	; 0x1c
    7a6e:	8e 0d       	add	r24, r14
    7a70:	9f 1d       	adc	r25, r15
    7a72:	a0 1f       	adc	r26, r16
    7a74:	b1 1f       	adc	r27, r17
    7a76:	ac 01       	movw	r20, r24
    7a78:	bd 01       	movw	r22, r26
    7a7a:	4a 19       	sub	r20, r10
    7a7c:	5b 09       	sbc	r21, r11
    7a7e:	6c 09       	sbc	r22, r12
    7a80:	7d 09       	sbc	r23, r13
    7a82:	5a 01       	movw	r10, r20
    7a84:	6b 01       	movw	r12, r22
    7a86:	cb 01       	movw	r24, r22
    7a88:	ba 01       	movw	r22, r20
    7a8a:	a4 01       	movw	r20, r8
    7a8c:	93 01       	movw	r18, r6
    7a8e:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7a92:	22 2e       	mov	r2, r18
    7a94:	53 2e       	mov	r5, r19
    7a96:	44 2e       	mov	r4, r20
    7a98:	35 2e       	mov	r3, r21
    7a9a:	69 a7       	std	Y+41, r22	; 0x29
    7a9c:	7a a7       	std	Y+42, r23	; 0x2a
    7a9e:	8b a7       	std	Y+43, r24	; 0x2b
    7aa0:	9c a7       	std	Y+44, r25	; 0x2c
    7aa2:	c6 01       	movw	r24, r12
    7aa4:	b5 01       	movw	r22, r10
    7aa6:	a4 01       	movw	r20, r8
    7aa8:	93 01       	movw	r18, r6
    7aaa:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7aae:	62 2c       	mov	r6, r2
    7ab0:	75 2c       	mov	r7, r5
    7ab2:	84 2c       	mov	r8, r4
    7ab4:	93 2c       	mov	r9, r3
    7ab6:	c4 01       	movw	r24, r8
    7ab8:	b3 01       	movw	r22, r6
    7aba:	29 a1       	ldd	r18, Y+33	; 0x21
    7abc:	3a a1       	ldd	r19, Y+34	; 0x22
    7abe:	4b a1       	ldd	r20, Y+35	; 0x23
    7ac0:	5c a1       	ldd	r21, Y+36	; 0x24
    7ac2:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    7ac6:	9b 01       	movw	r18, r22
    7ac8:	ac 01       	movw	r20, r24
    7aca:	69 a5       	ldd	r22, Y+41	; 0x29
    7acc:	7a a5       	ldd	r23, Y+42	; 0x2a
    7ace:	8b a5       	ldd	r24, Y+43	; 0x2b
    7ad0:	9c a5       	ldd	r25, Y+44	; 0x2c
    7ad2:	6b 01       	movw	r12, r22
    7ad4:	bb 24       	eor	r11, r11
    7ad6:	aa 24       	eor	r10, r10
    7ad8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7ada:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7adc:	af 8d       	ldd	r26, Y+31	; 0x1f
    7ade:	b8 a1       	ldd	r27, Y+32	; 0x20
    7ae0:	a0 70       	andi	r26, 0x00	; 0
    7ae2:	b0 70       	andi	r27, 0x00	; 0
    7ae4:	a8 2a       	or	r10, r24
    7ae6:	b9 2a       	or	r11, r25
    7ae8:	ca 2a       	or	r12, r26
    7aea:	db 2a       	or	r13, r27
    7aec:	a2 16       	cp	r10, r18
    7aee:	b3 06       	cpc	r11, r19
    7af0:	c4 06       	cpc	r12, r20
    7af2:	d5 06       	cpc	r13, r21
    7af4:	e0 f4       	brcc	.+56     	; 0x7b2e <__udivdi3+0x5fe>
    7af6:	08 94       	sec
    7af8:	61 08       	sbc	r6, r1
    7afa:	71 08       	sbc	r7, r1
    7afc:	81 08       	sbc	r8, r1
    7afe:	91 08       	sbc	r9, r1
    7b00:	ae 0c       	add	r10, r14
    7b02:	bf 1c       	adc	r11, r15
    7b04:	c0 1e       	adc	r12, r16
    7b06:	d1 1e       	adc	r13, r17
    7b08:	ae 14       	cp	r10, r14
    7b0a:	bf 04       	cpc	r11, r15
    7b0c:	c0 06       	cpc	r12, r16
    7b0e:	d1 06       	cpc	r13, r17
    7b10:	70 f0       	brcs	.+28     	; 0x7b2e <__udivdi3+0x5fe>
    7b12:	a2 16       	cp	r10, r18
    7b14:	b3 06       	cpc	r11, r19
    7b16:	c4 06       	cpc	r12, r20
    7b18:	d5 06       	cpc	r13, r21
    7b1a:	48 f4       	brcc	.+18     	; 0x7b2e <__udivdi3+0x5fe>
    7b1c:	08 94       	sec
    7b1e:	61 08       	sbc	r6, r1
    7b20:	71 08       	sbc	r7, r1
    7b22:	81 08       	sbc	r8, r1
    7b24:	91 08       	sbc	r9, r1
    7b26:	ae 0c       	add	r10, r14
    7b28:	bf 1c       	adc	r11, r15
    7b2a:	c0 1e       	adc	r12, r16
    7b2c:	d1 1e       	adc	r13, r17
    7b2e:	15 01       	movw	r2, r10
    7b30:	26 01       	movw	r4, r12
    7b32:	22 1a       	sub	r2, r18
    7b34:	33 0a       	sbc	r3, r19
    7b36:	44 0a       	sbc	r4, r20
    7b38:	55 0a       	sbc	r5, r21
    7b3a:	89 8d       	ldd	r24, Y+25	; 0x19
    7b3c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7b3e:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7b40:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7b42:	6c 01       	movw	r12, r24
    7b44:	bb 24       	eor	r11, r11
    7b46:	aa 24       	eor	r10, r10
    7b48:	a6 28       	or	r10, r6
    7b4a:	b7 28       	or	r11, r7
    7b4c:	c8 28       	or	r12, r8
    7b4e:	d9 28       	or	r13, r9
    7b50:	98 01       	movw	r18, r16
    7b52:	44 27       	eor	r20, r20
    7b54:	55 27       	eor	r21, r21
    7b56:	2d 8f       	std	Y+29, r18	; 0x1d
    7b58:	3e 8f       	std	Y+30, r19	; 0x1e
    7b5a:	4f 8f       	std	Y+31, r20	; 0x1f
    7b5c:	58 a3       	std	Y+32, r21	; 0x20
    7b5e:	b8 01       	movw	r22, r16
    7b60:	a7 01       	movw	r20, r14
    7b62:	60 70       	andi	r22, 0x00	; 0
    7b64:	70 70       	andi	r23, 0x00	; 0
    7b66:	49 a3       	std	Y+33, r20	; 0x21
    7b68:	5a a3       	std	Y+34, r21	; 0x22
    7b6a:	6b a3       	std	Y+35, r22	; 0x23
    7b6c:	7c a3       	std	Y+36, r23	; 0x24
    7b6e:	c2 01       	movw	r24, r4
    7b70:	b1 01       	movw	r22, r2
    7b72:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7b74:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7b76:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7b78:	58 a1       	ldd	r21, Y+32	; 0x20
    7b7a:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7b7e:	62 2e       	mov	r6, r18
    7b80:	93 2e       	mov	r9, r19
    7b82:	84 2e       	mov	r8, r20
    7b84:	75 2e       	mov	r7, r21
    7b86:	69 a7       	std	Y+41, r22	; 0x29
    7b88:	7a a7       	std	Y+42, r23	; 0x2a
    7b8a:	8b a7       	std	Y+43, r24	; 0x2b
    7b8c:	9c a7       	std	Y+44, r25	; 0x2c
    7b8e:	c2 01       	movw	r24, r4
    7b90:	b1 01       	movw	r22, r2
    7b92:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7b94:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7b96:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7b98:	58 a1       	ldd	r21, Y+32	; 0x20
    7b9a:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7b9e:	86 2d       	mov	r24, r6
    7ba0:	99 2d       	mov	r25, r9
    7ba2:	a8 2d       	mov	r26, r8
    7ba4:	b7 2d       	mov	r27, r7
    7ba6:	89 8f       	std	Y+25, r24	; 0x19
    7ba8:	9a 8f       	std	Y+26, r25	; 0x1a
    7baa:	ab 8f       	std	Y+27, r26	; 0x1b
    7bac:	bc 8f       	std	Y+28, r27	; 0x1c
    7bae:	bc 01       	movw	r22, r24
    7bb0:	cd 01       	movw	r24, r26
    7bb2:	29 a1       	ldd	r18, Y+33	; 0x21
    7bb4:	3a a1       	ldd	r19, Y+34	; 0x22
    7bb6:	4b a1       	ldd	r20, Y+35	; 0x23
    7bb8:	5c a1       	ldd	r21, Y+36	; 0x24
    7bba:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    7bbe:	3b 01       	movw	r6, r22
    7bc0:	4c 01       	movw	r8, r24
    7bc2:	29 a4       	ldd	r2, Y+41	; 0x29
    7bc4:	3a a4       	ldd	r3, Y+42	; 0x2a
    7bc6:	4b a4       	ldd	r4, Y+43	; 0x2b
    7bc8:	5c a4       	ldd	r5, Y+44	; 0x2c
    7bca:	d1 01       	movw	r26, r2
    7bcc:	99 27       	eor	r25, r25
    7bce:	88 27       	eor	r24, r24
    7bd0:	2d a0       	ldd	r2, Y+37	; 0x25
    7bd2:	3e a0       	ldd	r3, Y+38	; 0x26
    7bd4:	4f a0       	ldd	r4, Y+39	; 0x27
    7bd6:	58 a4       	ldd	r5, Y+40	; 0x28
    7bd8:	92 01       	movw	r18, r4
    7bda:	44 27       	eor	r20, r20
    7bdc:	55 27       	eor	r21, r21
    7bde:	82 2b       	or	r24, r18
    7be0:	93 2b       	or	r25, r19
    7be2:	a4 2b       	or	r26, r20
    7be4:	b5 2b       	or	r27, r21
    7be6:	86 15       	cp	r24, r6
    7be8:	97 05       	cpc	r25, r7
    7bea:	a8 05       	cpc	r26, r8
    7bec:	b9 05       	cpc	r27, r9
    7bee:	30 f5       	brcc	.+76     	; 0x7c3c <__udivdi3+0x70c>
    7bf0:	29 8d       	ldd	r18, Y+25	; 0x19
    7bf2:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7bf4:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7bf6:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7bf8:	21 50       	subi	r18, 0x01	; 1
    7bfa:	30 40       	sbci	r19, 0x00	; 0
    7bfc:	40 40       	sbci	r20, 0x00	; 0
    7bfe:	50 40       	sbci	r21, 0x00	; 0
    7c00:	29 8f       	std	Y+25, r18	; 0x19
    7c02:	3a 8f       	std	Y+26, r19	; 0x1a
    7c04:	4b 8f       	std	Y+27, r20	; 0x1b
    7c06:	5c 8f       	std	Y+28, r21	; 0x1c
    7c08:	8e 0d       	add	r24, r14
    7c0a:	9f 1d       	adc	r25, r15
    7c0c:	a0 1f       	adc	r26, r16
    7c0e:	b1 1f       	adc	r27, r17
    7c10:	8e 15       	cp	r24, r14
    7c12:	9f 05       	cpc	r25, r15
    7c14:	a0 07       	cpc	r26, r16
    7c16:	b1 07       	cpc	r27, r17
    7c18:	88 f0       	brcs	.+34     	; 0x7c3c <__udivdi3+0x70c>
    7c1a:	86 15       	cp	r24, r6
    7c1c:	97 05       	cpc	r25, r7
    7c1e:	a8 05       	cpc	r26, r8
    7c20:	b9 05       	cpc	r27, r9
    7c22:	60 f4       	brcc	.+24     	; 0x7c3c <__udivdi3+0x70c>
    7c24:	21 50       	subi	r18, 0x01	; 1
    7c26:	30 40       	sbci	r19, 0x00	; 0
    7c28:	40 40       	sbci	r20, 0x00	; 0
    7c2a:	50 40       	sbci	r21, 0x00	; 0
    7c2c:	29 8f       	std	Y+25, r18	; 0x19
    7c2e:	3a 8f       	std	Y+26, r19	; 0x1a
    7c30:	4b 8f       	std	Y+27, r20	; 0x1b
    7c32:	5c 8f       	std	Y+28, r21	; 0x1c
    7c34:	8e 0d       	add	r24, r14
    7c36:	9f 1d       	adc	r25, r15
    7c38:	a0 1f       	adc	r26, r16
    7c3a:	b1 1f       	adc	r27, r17
    7c3c:	ac 01       	movw	r20, r24
    7c3e:	bd 01       	movw	r22, r26
    7c40:	46 19       	sub	r20, r6
    7c42:	57 09       	sbc	r21, r7
    7c44:	68 09       	sbc	r22, r8
    7c46:	79 09       	sbc	r23, r9
    7c48:	3a 01       	movw	r6, r20
    7c4a:	4b 01       	movw	r8, r22
    7c4c:	cb 01       	movw	r24, r22
    7c4e:	ba 01       	movw	r22, r20
    7c50:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7c52:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7c54:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7c56:	58 a1       	ldd	r21, Y+32	; 0x20
    7c58:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7c5c:	52 2e       	mov	r5, r18
    7c5e:	43 2e       	mov	r4, r19
    7c60:	34 2e       	mov	r3, r20
    7c62:	25 2e       	mov	r2, r21
    7c64:	69 a7       	std	Y+41, r22	; 0x29
    7c66:	7a a7       	std	Y+42, r23	; 0x2a
    7c68:	8b a7       	std	Y+43, r24	; 0x2b
    7c6a:	9c a7       	std	Y+44, r25	; 0x2c
    7c6c:	c4 01       	movw	r24, r8
    7c6e:	b3 01       	movw	r22, r6
    7c70:	2d 8d       	ldd	r18, Y+29	; 0x1d
    7c72:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7c74:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7c76:	58 a1       	ldd	r21, Y+32	; 0x20
    7c78:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7c7c:	65 2c       	mov	r6, r5
    7c7e:	74 2c       	mov	r7, r4
    7c80:	83 2c       	mov	r8, r3
    7c82:	92 2c       	mov	r9, r2
    7c84:	c4 01       	movw	r24, r8
    7c86:	b3 01       	movw	r22, r6
    7c88:	29 a1       	ldd	r18, Y+33	; 0x21
    7c8a:	3a a1       	ldd	r19, Y+34	; 0x22
    7c8c:	4b a1       	ldd	r20, Y+35	; 0x23
    7c8e:	5c a1       	ldd	r21, Y+36	; 0x24
    7c90:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    7c94:	1b 01       	movw	r2, r22
    7c96:	2c 01       	movw	r4, r24
    7c98:	69 a5       	ldd	r22, Y+41	; 0x29
    7c9a:	7a a5       	ldd	r23, Y+42	; 0x2a
    7c9c:	8b a5       	ldd	r24, Y+43	; 0x2b
    7c9e:	9c a5       	ldd	r25, Y+44	; 0x2c
    7ca0:	ab 01       	movw	r20, r22
    7ca2:	33 27       	eor	r19, r19
    7ca4:	22 27       	eor	r18, r18
    7ca6:	8d a1       	ldd	r24, Y+37	; 0x25
    7ca8:	9e a1       	ldd	r25, Y+38	; 0x26
    7caa:	af a1       	ldd	r26, Y+39	; 0x27
    7cac:	b8 a5       	ldd	r27, Y+40	; 0x28
    7cae:	a0 70       	andi	r26, 0x00	; 0
    7cb0:	b0 70       	andi	r27, 0x00	; 0
    7cb2:	28 2b       	or	r18, r24
    7cb4:	39 2b       	or	r19, r25
    7cb6:	4a 2b       	or	r20, r26
    7cb8:	5b 2b       	or	r21, r27
    7cba:	22 15       	cp	r18, r2
    7cbc:	33 05       	cpc	r19, r3
    7cbe:	44 05       	cpc	r20, r4
    7cc0:	55 05       	cpc	r21, r5
    7cc2:	c0 f4       	brcc	.+48     	; 0x7cf4 <__udivdi3+0x7c4>
    7cc4:	08 94       	sec
    7cc6:	61 08       	sbc	r6, r1
    7cc8:	71 08       	sbc	r7, r1
    7cca:	81 08       	sbc	r8, r1
    7ccc:	91 08       	sbc	r9, r1
    7cce:	2e 0d       	add	r18, r14
    7cd0:	3f 1d       	adc	r19, r15
    7cd2:	40 1f       	adc	r20, r16
    7cd4:	51 1f       	adc	r21, r17
    7cd6:	2e 15       	cp	r18, r14
    7cd8:	3f 05       	cpc	r19, r15
    7cda:	40 07       	cpc	r20, r16
    7cdc:	51 07       	cpc	r21, r17
    7cde:	50 f0       	brcs	.+20     	; 0x7cf4 <__udivdi3+0x7c4>
    7ce0:	22 15       	cp	r18, r2
    7ce2:	33 05       	cpc	r19, r3
    7ce4:	44 05       	cpc	r20, r4
    7ce6:	55 05       	cpc	r21, r5
    7ce8:	28 f4       	brcc	.+10     	; 0x7cf4 <__udivdi3+0x7c4>
    7cea:	08 94       	sec
    7cec:	61 08       	sbc	r6, r1
    7cee:	71 08       	sbc	r7, r1
    7cf0:	81 08       	sbc	r8, r1
    7cf2:	91 08       	sbc	r9, r1
    7cf4:	89 8d       	ldd	r24, Y+25	; 0x19
    7cf6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7cf8:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7cfa:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7cfc:	8c 01       	movw	r16, r24
    7cfe:	ff 24       	eor	r15, r15
    7d00:	ee 24       	eor	r14, r14
    7d02:	e6 28       	or	r14, r6
    7d04:	f7 28       	or	r15, r7
    7d06:	08 29       	or	r16, r8
    7d08:	19 29       	or	r17, r9
    7d0a:	4d c2       	rjmp	.+1178   	; 0x81a6 <__udivdi3+0xc76>
    7d0c:	a2 16       	cp	r10, r18
    7d0e:	b3 06       	cpc	r11, r19
    7d10:	c4 06       	cpc	r12, r20
    7d12:	d5 06       	cpc	r13, r21
    7d14:	08 f4       	brcc	.+2      	; 0x7d18 <__udivdi3+0x7e8>
    7d16:	34 c2       	rjmp	.+1128   	; 0x8180 <__udivdi3+0xc50>
    7d18:	20 30       	cpi	r18, 0x00	; 0
    7d1a:	90 e0       	ldi	r25, 0x00	; 0
    7d1c:	39 07       	cpc	r19, r25
    7d1e:	91 e0       	ldi	r25, 0x01	; 1
    7d20:	49 07       	cpc	r20, r25
    7d22:	90 e0       	ldi	r25, 0x00	; 0
    7d24:	59 07       	cpc	r21, r25
    7d26:	50 f4       	brcc	.+20     	; 0x7d3c <__udivdi3+0x80c>
    7d28:	2f 3f       	cpi	r18, 0xFF	; 255
    7d2a:	31 05       	cpc	r19, r1
    7d2c:	41 05       	cpc	r20, r1
    7d2e:	51 05       	cpc	r21, r1
    7d30:	09 f0       	breq	.+2      	; 0x7d34 <__udivdi3+0x804>
    7d32:	90 f4       	brcc	.+36     	; 0x7d58 <__udivdi3+0x828>
    7d34:	66 24       	eor	r6, r6
    7d36:	77 24       	eor	r7, r7
    7d38:	43 01       	movw	r8, r6
    7d3a:	19 c0       	rjmp	.+50     	; 0x7d6e <__udivdi3+0x83e>
    7d3c:	20 30       	cpi	r18, 0x00	; 0
    7d3e:	a0 e0       	ldi	r26, 0x00	; 0
    7d40:	3a 07       	cpc	r19, r26
    7d42:	a0 e0       	ldi	r26, 0x00	; 0
    7d44:	4a 07       	cpc	r20, r26
    7d46:	a1 e0       	ldi	r26, 0x01	; 1
    7d48:	5a 07       	cpc	r21, r26
    7d4a:	60 f4       	brcc	.+24     	; 0x7d64 <__udivdi3+0x834>
    7d4c:	90 e1       	ldi	r25, 0x10	; 16
    7d4e:	69 2e       	mov	r6, r25
    7d50:	71 2c       	mov	r7, r1
    7d52:	81 2c       	mov	r8, r1
    7d54:	91 2c       	mov	r9, r1
    7d56:	0b c0       	rjmp	.+22     	; 0x7d6e <__udivdi3+0x83e>
    7d58:	88 e0       	ldi	r24, 0x08	; 8
    7d5a:	68 2e       	mov	r6, r24
    7d5c:	71 2c       	mov	r7, r1
    7d5e:	81 2c       	mov	r8, r1
    7d60:	91 2c       	mov	r9, r1
    7d62:	05 c0       	rjmp	.+10     	; 0x7d6e <__udivdi3+0x83e>
    7d64:	b8 e1       	ldi	r27, 0x18	; 24
    7d66:	6b 2e       	mov	r6, r27
    7d68:	71 2c       	mov	r7, r1
    7d6a:	81 2c       	mov	r8, r1
    7d6c:	91 2c       	mov	r9, r1
    7d6e:	da 01       	movw	r26, r20
    7d70:	c9 01       	movw	r24, r18
    7d72:	06 2c       	mov	r0, r6
    7d74:	04 c0       	rjmp	.+8      	; 0x7d7e <__udivdi3+0x84e>
    7d76:	b6 95       	lsr	r27
    7d78:	a7 95       	ror	r26
    7d7a:	97 95       	ror	r25
    7d7c:	87 95       	ror	r24
    7d7e:	0a 94       	dec	r0
    7d80:	d2 f7       	brpl	.-12     	; 0x7d76 <__udivdi3+0x846>
    7d82:	89 52       	subi	r24, 0x29	; 41
    7d84:	9e 4f       	sbci	r25, 0xFE	; 254
    7d86:	fc 01       	movw	r30, r24
    7d88:	80 81       	ld	r24, Z
    7d8a:	68 0e       	add	r6, r24
    7d8c:	71 1c       	adc	r7, r1
    7d8e:	81 1c       	adc	r8, r1
    7d90:	91 1c       	adc	r9, r1
    7d92:	80 e2       	ldi	r24, 0x20	; 32
    7d94:	90 e0       	ldi	r25, 0x00	; 0
    7d96:	a0 e0       	ldi	r26, 0x00	; 0
    7d98:	b0 e0       	ldi	r27, 0x00	; 0
    7d9a:	86 19       	sub	r24, r6
    7d9c:	97 09       	sbc	r25, r7
    7d9e:	a8 09       	sbc	r26, r8
    7da0:	b9 09       	sbc	r27, r9
    7da2:	89 f4       	brne	.+34     	; 0x7dc6 <__udivdi3+0x896>
    7da4:	2a 15       	cp	r18, r10
    7da6:	3b 05       	cpc	r19, r11
    7da8:	4c 05       	cpc	r20, r12
    7daa:	5d 05       	cpc	r21, r13
    7dac:	08 f4       	brcc	.+2      	; 0x7db0 <__udivdi3+0x880>
    7dae:	ef c1       	rjmp	.+990    	; 0x818e <__udivdi3+0xc5e>
    7db0:	2d a0       	ldd	r2, Y+37	; 0x25
    7db2:	3e a0       	ldd	r3, Y+38	; 0x26
    7db4:	4f a0       	ldd	r4, Y+39	; 0x27
    7db6:	58 a4       	ldd	r5, Y+40	; 0x28
    7db8:	2e 14       	cp	r2, r14
    7dba:	3f 04       	cpc	r3, r15
    7dbc:	40 06       	cpc	r4, r16
    7dbe:	51 06       	cpc	r5, r17
    7dc0:	08 f0       	brcs	.+2      	; 0x7dc4 <__udivdi3+0x894>
    7dc2:	e5 c1       	rjmp	.+970    	; 0x818e <__udivdi3+0xc5e>
    7dc4:	dd c1       	rjmp	.+954    	; 0x8180 <__udivdi3+0xc50>
    7dc6:	89 a7       	std	Y+41, r24	; 0x29
    7dc8:	19 01       	movw	r2, r18
    7dca:	2a 01       	movw	r4, r20
    7dcc:	04 c0       	rjmp	.+8      	; 0x7dd6 <__udivdi3+0x8a6>
    7dce:	22 0c       	add	r2, r2
    7dd0:	33 1c       	adc	r3, r3
    7dd2:	44 1c       	adc	r4, r4
    7dd4:	55 1c       	adc	r5, r5
    7dd6:	8a 95       	dec	r24
    7dd8:	d2 f7       	brpl	.-12     	; 0x7dce <__udivdi3+0x89e>
    7dda:	d8 01       	movw	r26, r16
    7ddc:	c7 01       	movw	r24, r14
    7dde:	06 2c       	mov	r0, r6
    7de0:	04 c0       	rjmp	.+8      	; 0x7dea <__udivdi3+0x8ba>
    7de2:	b6 95       	lsr	r27
    7de4:	a7 95       	ror	r26
    7de6:	97 95       	ror	r25
    7de8:	87 95       	ror	r24
    7dea:	0a 94       	dec	r0
    7dec:	d2 f7       	brpl	.-12     	; 0x7de2 <__udivdi3+0x8b2>
    7dee:	28 2a       	or	r2, r24
    7df0:	39 2a       	or	r3, r25
    7df2:	4a 2a       	or	r4, r26
    7df4:	5b 2a       	or	r5, r27
    7df6:	a8 01       	movw	r20, r16
    7df8:	97 01       	movw	r18, r14
    7dfa:	09 a4       	ldd	r0, Y+41	; 0x29
    7dfc:	04 c0       	rjmp	.+8      	; 0x7e06 <__udivdi3+0x8d6>
    7dfe:	22 0f       	add	r18, r18
    7e00:	33 1f       	adc	r19, r19
    7e02:	44 1f       	adc	r20, r20
    7e04:	55 1f       	adc	r21, r21
    7e06:	0a 94       	dec	r0
    7e08:	d2 f7       	brpl	.-12     	; 0x7dfe <__udivdi3+0x8ce>
    7e0a:	29 ab       	std	Y+49, r18	; 0x31
    7e0c:	3a ab       	std	Y+50, r19	; 0x32
    7e0e:	4b ab       	std	Y+51, r20	; 0x33
    7e10:	5c ab       	std	Y+52, r21	; 0x34
    7e12:	86 01       	movw	r16, r12
    7e14:	75 01       	movw	r14, r10
    7e16:	06 2c       	mov	r0, r6
    7e18:	04 c0       	rjmp	.+8      	; 0x7e22 <__udivdi3+0x8f2>
    7e1a:	16 95       	lsr	r17
    7e1c:	07 95       	ror	r16
    7e1e:	f7 94       	ror	r15
    7e20:	e7 94       	ror	r14
    7e22:	0a 94       	dec	r0
    7e24:	d2 f7       	brpl	.-12     	; 0x7e1a <__udivdi3+0x8ea>
    7e26:	b6 01       	movw	r22, r12
    7e28:	a5 01       	movw	r20, r10
    7e2a:	09 a4       	ldd	r0, Y+41	; 0x29
    7e2c:	04 c0       	rjmp	.+8      	; 0x7e36 <__udivdi3+0x906>
    7e2e:	44 0f       	add	r20, r20
    7e30:	55 1f       	adc	r21, r21
    7e32:	66 1f       	adc	r22, r22
    7e34:	77 1f       	adc	r23, r23
    7e36:	0a 94       	dec	r0
    7e38:	d2 f7       	brpl	.-12     	; 0x7e2e <__udivdi3+0x8fe>
    7e3a:	4d 8f       	std	Y+29, r20	; 0x1d
    7e3c:	5e 8f       	std	Y+30, r21	; 0x1e
    7e3e:	6f 8f       	std	Y+31, r22	; 0x1f
    7e40:	78 a3       	std	Y+32, r23	; 0x20
    7e42:	6d a1       	ldd	r22, Y+37	; 0x25
    7e44:	7e a1       	ldd	r23, Y+38	; 0x26
    7e46:	8f a1       	ldd	r24, Y+39	; 0x27
    7e48:	98 a5       	ldd	r25, Y+40	; 0x28
    7e4a:	04 c0       	rjmp	.+8      	; 0x7e54 <__udivdi3+0x924>
    7e4c:	96 95       	lsr	r25
    7e4e:	87 95       	ror	r24
    7e50:	77 95       	ror	r23
    7e52:	67 95       	ror	r22
    7e54:	6a 94       	dec	r6
    7e56:	d2 f7       	brpl	.-12     	; 0x7e4c <__udivdi3+0x91c>
    7e58:	3b 01       	movw	r6, r22
    7e5a:	4c 01       	movw	r8, r24
    7e5c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    7e5e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    7e60:	af 8d       	ldd	r26, Y+31	; 0x1f
    7e62:	b8 a1       	ldd	r27, Y+32	; 0x20
    7e64:	86 29       	or	r24, r6
    7e66:	97 29       	or	r25, r7
    7e68:	a8 29       	or	r26, r8
    7e6a:	b9 29       	or	r27, r9
    7e6c:	8d 8f       	std	Y+29, r24	; 0x1d
    7e6e:	9e 8f       	std	Y+30, r25	; 0x1e
    7e70:	af 8f       	std	Y+31, r26	; 0x1f
    7e72:	b8 a3       	std	Y+32, r27	; 0x20
    7e74:	52 01       	movw	r10, r4
    7e76:	cc 24       	eor	r12, r12
    7e78:	dd 24       	eor	r13, r13
    7e7a:	a9 a2       	std	Y+33, r10	; 0x21
    7e7c:	ba a2       	std	Y+34, r11	; 0x22
    7e7e:	cb a2       	std	Y+35, r12	; 0x23
    7e80:	dc a2       	std	Y+36, r13	; 0x24
    7e82:	a2 01       	movw	r20, r4
    7e84:	91 01       	movw	r18, r2
    7e86:	40 70       	andi	r20, 0x00	; 0
    7e88:	50 70       	andi	r21, 0x00	; 0
    7e8a:	2d ab       	std	Y+53, r18	; 0x35
    7e8c:	3e ab       	std	Y+54, r19	; 0x36
    7e8e:	4f ab       	std	Y+55, r20	; 0x37
    7e90:	58 af       	std	Y+56, r21	; 0x38
    7e92:	c8 01       	movw	r24, r16
    7e94:	b7 01       	movw	r22, r14
    7e96:	a6 01       	movw	r20, r12
    7e98:	95 01       	movw	r18, r10
    7e9a:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7e9e:	62 2e       	mov	r6, r18
    7ea0:	a3 2e       	mov	r10, r19
    7ea2:	d4 2e       	mov	r13, r20
    7ea4:	c5 2e       	mov	r12, r21
    7ea6:	6d a7       	std	Y+45, r22	; 0x2d
    7ea8:	7e a7       	std	Y+46, r23	; 0x2e
    7eaa:	8f a7       	std	Y+47, r24	; 0x2f
    7eac:	98 ab       	std	Y+48, r25	; 0x30
    7eae:	c8 01       	movw	r24, r16
    7eb0:	b7 01       	movw	r22, r14
    7eb2:	29 a1       	ldd	r18, Y+33	; 0x21
    7eb4:	3a a1       	ldd	r19, Y+34	; 0x22
    7eb6:	4b a1       	ldd	r20, Y+35	; 0x23
    7eb8:	5c a1       	ldd	r21, Y+36	; 0x24
    7eba:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7ebe:	e6 2c       	mov	r14, r6
    7ec0:	fa 2c       	mov	r15, r10
    7ec2:	0d 2d       	mov	r16, r13
    7ec4:	1c 2d       	mov	r17, r12
    7ec6:	e9 8e       	std	Y+25, r14	; 0x19
    7ec8:	fa 8e       	std	Y+26, r15	; 0x1a
    7eca:	0b 8f       	std	Y+27, r16	; 0x1b
    7ecc:	1c 8f       	std	Y+28, r17	; 0x1c
    7ece:	c8 01       	movw	r24, r16
    7ed0:	b7 01       	movw	r22, r14
    7ed2:	2d a9       	ldd	r18, Y+53	; 0x35
    7ed4:	3e a9       	ldd	r19, Y+54	; 0x36
    7ed6:	4f a9       	ldd	r20, Y+55	; 0x37
    7ed8:	58 ad       	ldd	r21, Y+56	; 0x38
    7eda:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    7ede:	ad a4       	ldd	r10, Y+45	; 0x2d
    7ee0:	be a4       	ldd	r11, Y+46	; 0x2e
    7ee2:	cf a4       	ldd	r12, Y+47	; 0x2f
    7ee4:	d8 a8       	ldd	r13, Y+48	; 0x30
    7ee6:	85 01       	movw	r16, r10
    7ee8:	ff 24       	eor	r15, r15
    7eea:	ee 24       	eor	r14, r14
    7eec:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7eee:	be 8c       	ldd	r11, Y+30	; 0x1e
    7ef0:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7ef2:	d8 a0       	ldd	r13, Y+32	; 0x20
    7ef4:	96 01       	movw	r18, r12
    7ef6:	44 27       	eor	r20, r20
    7ef8:	55 27       	eor	r21, r21
    7efa:	e2 2a       	or	r14, r18
    7efc:	f3 2a       	or	r15, r19
    7efe:	04 2b       	or	r16, r20
    7f00:	15 2b       	or	r17, r21
    7f02:	e6 16       	cp	r14, r22
    7f04:	f7 06       	cpc	r15, r23
    7f06:	08 07       	cpc	r16, r24
    7f08:	19 07       	cpc	r17, r25
    7f0a:	30 f5       	brcc	.+76     	; 0x7f58 <__udivdi3+0xa28>
    7f0c:	29 8d       	ldd	r18, Y+25	; 0x19
    7f0e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7f10:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7f12:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7f14:	21 50       	subi	r18, 0x01	; 1
    7f16:	30 40       	sbci	r19, 0x00	; 0
    7f18:	40 40       	sbci	r20, 0x00	; 0
    7f1a:	50 40       	sbci	r21, 0x00	; 0
    7f1c:	29 8f       	std	Y+25, r18	; 0x19
    7f1e:	3a 8f       	std	Y+26, r19	; 0x1a
    7f20:	4b 8f       	std	Y+27, r20	; 0x1b
    7f22:	5c 8f       	std	Y+28, r21	; 0x1c
    7f24:	e2 0c       	add	r14, r2
    7f26:	f3 1c       	adc	r15, r3
    7f28:	04 1d       	adc	r16, r4
    7f2a:	15 1d       	adc	r17, r5
    7f2c:	e2 14       	cp	r14, r2
    7f2e:	f3 04       	cpc	r15, r3
    7f30:	04 05       	cpc	r16, r4
    7f32:	15 05       	cpc	r17, r5
    7f34:	88 f0       	brcs	.+34     	; 0x7f58 <__udivdi3+0xa28>
    7f36:	e6 16       	cp	r14, r22
    7f38:	f7 06       	cpc	r15, r23
    7f3a:	08 07       	cpc	r16, r24
    7f3c:	19 07       	cpc	r17, r25
    7f3e:	60 f4       	brcc	.+24     	; 0x7f58 <__udivdi3+0xa28>
    7f40:	21 50       	subi	r18, 0x01	; 1
    7f42:	30 40       	sbci	r19, 0x00	; 0
    7f44:	40 40       	sbci	r20, 0x00	; 0
    7f46:	50 40       	sbci	r21, 0x00	; 0
    7f48:	29 8f       	std	Y+25, r18	; 0x19
    7f4a:	3a 8f       	std	Y+26, r19	; 0x1a
    7f4c:	4b 8f       	std	Y+27, r20	; 0x1b
    7f4e:	5c 8f       	std	Y+28, r21	; 0x1c
    7f50:	e2 0c       	add	r14, r2
    7f52:	f3 1c       	adc	r15, r3
    7f54:	04 1d       	adc	r16, r4
    7f56:	15 1d       	adc	r17, r5
    7f58:	e6 1a       	sub	r14, r22
    7f5a:	f7 0a       	sbc	r15, r23
    7f5c:	08 0b       	sbc	r16, r24
    7f5e:	19 0b       	sbc	r17, r25
    7f60:	c8 01       	movw	r24, r16
    7f62:	b7 01       	movw	r22, r14
    7f64:	29 a1       	ldd	r18, Y+33	; 0x21
    7f66:	3a a1       	ldd	r19, Y+34	; 0x22
    7f68:	4b a1       	ldd	r20, Y+35	; 0x23
    7f6a:	5c a1       	ldd	r21, Y+36	; 0x24
    7f6c:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7f70:	a2 2e       	mov	r10, r18
    7f72:	d3 2e       	mov	r13, r19
    7f74:	c4 2e       	mov	r12, r20
    7f76:	b5 2e       	mov	r11, r21
    7f78:	6d a7       	std	Y+45, r22	; 0x2d
    7f7a:	7e a7       	std	Y+46, r23	; 0x2e
    7f7c:	8f a7       	std	Y+47, r24	; 0x2f
    7f7e:	98 ab       	std	Y+48, r25	; 0x30
    7f80:	c8 01       	movw	r24, r16
    7f82:	b7 01       	movw	r22, r14
    7f84:	29 a1       	ldd	r18, Y+33	; 0x21
    7f86:	3a a1       	ldd	r19, Y+34	; 0x22
    7f88:	4b a1       	ldd	r20, Y+35	; 0x23
    7f8a:	5c a1       	ldd	r21, Y+36	; 0x24
    7f8c:	0e 94 47 48 	call	0x908e	; 0x908e <__udivmodsi4>
    7f90:	6a 2c       	mov	r6, r10
    7f92:	7d 2c       	mov	r7, r13
    7f94:	8c 2c       	mov	r8, r12
    7f96:	9b 2c       	mov	r9, r11
    7f98:	c4 01       	movw	r24, r8
    7f9a:	b3 01       	movw	r22, r6
    7f9c:	2d a9       	ldd	r18, Y+53	; 0x35
    7f9e:	3e a9       	ldd	r19, Y+54	; 0x36
    7fa0:	4f a9       	ldd	r20, Y+55	; 0x37
    7fa2:	58 ad       	ldd	r21, Y+56	; 0x38
    7fa4:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    7fa8:	9b 01       	movw	r18, r22
    7faa:	ac 01       	movw	r20, r24
    7fac:	ad a4       	ldd	r10, Y+45	; 0x2d
    7fae:	be a4       	ldd	r11, Y+46	; 0x2e
    7fb0:	cf a4       	ldd	r12, Y+47	; 0x2f
    7fb2:	d8 a8       	ldd	r13, Y+48	; 0x30
    7fb4:	d5 01       	movw	r26, r10
    7fb6:	99 27       	eor	r25, r25
    7fb8:	88 27       	eor	r24, r24
    7fba:	ad 8c       	ldd	r10, Y+29	; 0x1d
    7fbc:	be 8c       	ldd	r11, Y+30	; 0x1e
    7fbe:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7fc0:	d8 a0       	ldd	r13, Y+32	; 0x20
    7fc2:	6f ef       	ldi	r22, 0xFF	; 255
    7fc4:	e6 2e       	mov	r14, r22
    7fc6:	6f ef       	ldi	r22, 0xFF	; 255
    7fc8:	f6 2e       	mov	r15, r22
    7fca:	01 2d       	mov	r16, r1
    7fcc:	11 2d       	mov	r17, r1
    7fce:	ae 20       	and	r10, r14
    7fd0:	bf 20       	and	r11, r15
    7fd2:	c0 22       	and	r12, r16
    7fd4:	d1 22       	and	r13, r17
    7fd6:	8a 29       	or	r24, r10
    7fd8:	9b 29       	or	r25, r11
    7fda:	ac 29       	or	r26, r12
    7fdc:	bd 29       	or	r27, r13
    7fde:	82 17       	cp	r24, r18
    7fe0:	93 07       	cpc	r25, r19
    7fe2:	a4 07       	cpc	r26, r20
    7fe4:	b5 07       	cpc	r27, r21
    7fe6:	e0 f4       	brcc	.+56     	; 0x8020 <__udivdi3+0xaf0>
    7fe8:	08 94       	sec
    7fea:	61 08       	sbc	r6, r1
    7fec:	71 08       	sbc	r7, r1
    7fee:	81 08       	sbc	r8, r1
    7ff0:	91 08       	sbc	r9, r1
    7ff2:	82 0d       	add	r24, r2
    7ff4:	93 1d       	adc	r25, r3
    7ff6:	a4 1d       	adc	r26, r4
    7ff8:	b5 1d       	adc	r27, r5
    7ffa:	82 15       	cp	r24, r2
    7ffc:	93 05       	cpc	r25, r3
    7ffe:	a4 05       	cpc	r26, r4
    8000:	b5 05       	cpc	r27, r5
    8002:	70 f0       	brcs	.+28     	; 0x8020 <__udivdi3+0xaf0>
    8004:	82 17       	cp	r24, r18
    8006:	93 07       	cpc	r25, r19
    8008:	a4 07       	cpc	r26, r20
    800a:	b5 07       	cpc	r27, r21
    800c:	48 f4       	brcc	.+18     	; 0x8020 <__udivdi3+0xaf0>
    800e:	08 94       	sec
    8010:	61 08       	sbc	r6, r1
    8012:	71 08       	sbc	r7, r1
    8014:	81 08       	sbc	r8, r1
    8016:	91 08       	sbc	r9, r1
    8018:	82 0d       	add	r24, r2
    801a:	93 1d       	adc	r25, r3
    801c:	a4 1d       	adc	r26, r4
    801e:	b5 1d       	adc	r27, r5
    8020:	1c 01       	movw	r2, r24
    8022:	2d 01       	movw	r4, r26
    8024:	22 1a       	sub	r2, r18
    8026:	33 0a       	sbc	r3, r19
    8028:	44 0a       	sbc	r4, r20
    802a:	55 0a       	sbc	r5, r21
    802c:	2d 8e       	std	Y+29, r2	; 0x1d
    802e:	3e 8e       	std	Y+30, r3	; 0x1e
    8030:	4f 8e       	std	Y+31, r4	; 0x1f
    8032:	58 a2       	std	Y+32, r5	; 0x20
    8034:	a9 8c       	ldd	r10, Y+25	; 0x19
    8036:	ba 8c       	ldd	r11, Y+26	; 0x1a
    8038:	cb 8c       	ldd	r12, Y+27	; 0x1b
    803a:	dc 8c       	ldd	r13, Y+28	; 0x1c
    803c:	85 01       	movw	r16, r10
    803e:	ff 24       	eor	r15, r15
    8040:	ee 24       	eor	r14, r14
    8042:	e6 28       	or	r14, r6
    8044:	f7 28       	or	r15, r7
    8046:	08 29       	or	r16, r8
    8048:	19 29       	or	r17, r9
    804a:	af ef       	ldi	r26, 0xFF	; 255
    804c:	aa 2e       	mov	r10, r26
    804e:	af ef       	ldi	r26, 0xFF	; 255
    8050:	ba 2e       	mov	r11, r26
    8052:	c1 2c       	mov	r12, r1
    8054:	d1 2c       	mov	r13, r1
    8056:	ae 20       	and	r10, r14
    8058:	bf 20       	and	r11, r15
    805a:	c0 22       	and	r12, r16
    805c:	d1 22       	and	r13, r17
    805e:	18 01       	movw	r2, r16
    8060:	44 24       	eor	r4, r4
    8062:	55 24       	eor	r5, r5
    8064:	69 a8       	ldd	r6, Y+49	; 0x31
    8066:	7a a8       	ldd	r7, Y+50	; 0x32
    8068:	8b a8       	ldd	r8, Y+51	; 0x33
    806a:	9c a8       	ldd	r9, Y+52	; 0x34
    806c:	2f ef       	ldi	r18, 0xFF	; 255
    806e:	3f ef       	ldi	r19, 0xFF	; 255
    8070:	40 e0       	ldi	r20, 0x00	; 0
    8072:	50 e0       	ldi	r21, 0x00	; 0
    8074:	62 22       	and	r6, r18
    8076:	73 22       	and	r7, r19
    8078:	84 22       	and	r8, r20
    807a:	95 22       	and	r9, r21
    807c:	69 a9       	ldd	r22, Y+49	; 0x31
    807e:	7a a9       	ldd	r23, Y+50	; 0x32
    8080:	8b a9       	ldd	r24, Y+51	; 0x33
    8082:	9c a9       	ldd	r25, Y+52	; 0x34
    8084:	ac 01       	movw	r20, r24
    8086:	66 27       	eor	r22, r22
    8088:	77 27       	eor	r23, r23
    808a:	49 8f       	std	Y+25, r20	; 0x19
    808c:	5a 8f       	std	Y+26, r21	; 0x1a
    808e:	6b 8f       	std	Y+27, r22	; 0x1b
    8090:	7c 8f       	std	Y+28, r23	; 0x1c
    8092:	c6 01       	movw	r24, r12
    8094:	b5 01       	movw	r22, r10
    8096:	a4 01       	movw	r20, r8
    8098:	93 01       	movw	r18, r6
    809a:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    809e:	69 a3       	std	Y+33, r22	; 0x21
    80a0:	7a a3       	std	Y+34, r23	; 0x22
    80a2:	8b a3       	std	Y+35, r24	; 0x23
    80a4:	9c a3       	std	Y+36, r25	; 0x24
    80a6:	c6 01       	movw	r24, r12
    80a8:	b5 01       	movw	r22, r10
    80aa:	29 8d       	ldd	r18, Y+25	; 0x19
    80ac:	3a 8d       	ldd	r19, Y+26	; 0x1a
    80ae:	4b 8d       	ldd	r20, Y+27	; 0x1b
    80b0:	5c 8d       	ldd	r21, Y+28	; 0x1c
    80b2:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    80b6:	5b 01       	movw	r10, r22
    80b8:	6c 01       	movw	r12, r24
    80ba:	c2 01       	movw	r24, r4
    80bc:	b1 01       	movw	r22, r2
    80be:	a4 01       	movw	r20, r8
    80c0:	93 01       	movw	r18, r6
    80c2:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    80c6:	3b 01       	movw	r6, r22
    80c8:	4c 01       	movw	r8, r24
    80ca:	c2 01       	movw	r24, r4
    80cc:	b1 01       	movw	r22, r2
    80ce:	29 8d       	ldd	r18, Y+25	; 0x19
    80d0:	3a 8d       	ldd	r19, Y+26	; 0x1a
    80d2:	4b 8d       	ldd	r20, Y+27	; 0x1b
    80d4:	5c 8d       	ldd	r21, Y+28	; 0x1c
    80d6:	0e 94 14 48 	call	0x9028	; 0x9028 <__mulsi3>
    80da:	9b 01       	movw	r18, r22
    80dc:	ac 01       	movw	r20, r24
    80de:	a6 0c       	add	r10, r6
    80e0:	b7 1c       	adc	r11, r7
    80e2:	c8 1c       	adc	r12, r8
    80e4:	d9 1c       	adc	r13, r9
    80e6:	29 a0       	ldd	r2, Y+33	; 0x21
    80e8:	3a a0       	ldd	r3, Y+34	; 0x22
    80ea:	4b a0       	ldd	r4, Y+35	; 0x23
    80ec:	5c a0       	ldd	r5, Y+36	; 0x24
    80ee:	c2 01       	movw	r24, r4
    80f0:	aa 27       	eor	r26, r26
    80f2:	bb 27       	eor	r27, r27
    80f4:	a8 0e       	add	r10, r24
    80f6:	b9 1e       	adc	r11, r25
    80f8:	ca 1e       	adc	r12, r26
    80fa:	db 1e       	adc	r13, r27
    80fc:	a6 14       	cp	r10, r6
    80fe:	b7 04       	cpc	r11, r7
    8100:	c8 04       	cpc	r12, r8
    8102:	d9 04       	cpc	r13, r9
    8104:	20 f4       	brcc	.+8      	; 0x810e <__udivdi3+0xbde>
    8106:	20 50       	subi	r18, 0x00	; 0
    8108:	30 40       	sbci	r19, 0x00	; 0
    810a:	4f 4f       	sbci	r20, 0xFF	; 255
    810c:	5f 4f       	sbci	r21, 0xFF	; 255
    810e:	c6 01       	movw	r24, r12
    8110:	aa 27       	eor	r26, r26
    8112:	bb 27       	eor	r27, r27
    8114:	82 0f       	add	r24, r18
    8116:	93 1f       	adc	r25, r19
    8118:	a4 1f       	adc	r26, r20
    811a:	b5 1f       	adc	r27, r21
    811c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    811e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    8120:	4f 8d       	ldd	r20, Y+31	; 0x1f
    8122:	58 a1       	ldd	r21, Y+32	; 0x20
    8124:	28 17       	cp	r18, r24
    8126:	39 07       	cpc	r19, r25
    8128:	4a 07       	cpc	r20, r26
    812a:	5b 07       	cpc	r21, r27
    812c:	18 f1       	brcs	.+70     	; 0x8174 <__udivdi3+0xc44>
    812e:	82 17       	cp	r24, r18
    8130:	93 07       	cpc	r25, r19
    8132:	a4 07       	cpc	r26, r20
    8134:	b5 07       	cpc	r27, r21
    8136:	a1 f5       	brne	.+104    	; 0x81a0 <__udivdi3+0xc70>
    8138:	65 01       	movw	r12, r10
    813a:	bb 24       	eor	r11, r11
    813c:	aa 24       	eor	r10, r10
    813e:	89 a1       	ldd	r24, Y+33	; 0x21
    8140:	9a a1       	ldd	r25, Y+34	; 0x22
    8142:	ab a1       	ldd	r26, Y+35	; 0x23
    8144:	bc a1       	ldd	r27, Y+36	; 0x24
    8146:	a0 70       	andi	r26, 0x00	; 0
    8148:	b0 70       	andi	r27, 0x00	; 0
    814a:	a8 0e       	add	r10, r24
    814c:	b9 1e       	adc	r11, r25
    814e:	ca 1e       	adc	r12, r26
    8150:	db 1e       	adc	r13, r27
    8152:	8d a1       	ldd	r24, Y+37	; 0x25
    8154:	9e a1       	ldd	r25, Y+38	; 0x26
    8156:	af a1       	ldd	r26, Y+39	; 0x27
    8158:	b8 a5       	ldd	r27, Y+40	; 0x28
    815a:	09 a4       	ldd	r0, Y+41	; 0x29
    815c:	04 c0       	rjmp	.+8      	; 0x8166 <__udivdi3+0xc36>
    815e:	88 0f       	add	r24, r24
    8160:	99 1f       	adc	r25, r25
    8162:	aa 1f       	adc	r26, r26
    8164:	bb 1f       	adc	r27, r27
    8166:	0a 94       	dec	r0
    8168:	d2 f7       	brpl	.-12     	; 0x815e <__udivdi3+0xc2e>
    816a:	8a 15       	cp	r24, r10
    816c:	9b 05       	cpc	r25, r11
    816e:	ac 05       	cpc	r26, r12
    8170:	bd 05       	cpc	r27, r13
    8172:	b0 f4       	brcc	.+44     	; 0x81a0 <__udivdi3+0xc70>
    8174:	08 94       	sec
    8176:	e1 08       	sbc	r14, r1
    8178:	f1 08       	sbc	r15, r1
    817a:	01 09       	sbc	r16, r1
    817c:	11 09       	sbc	r17, r1
    817e:	10 c0       	rjmp	.+32     	; 0x81a0 <__udivdi3+0xc70>
    8180:	aa 24       	eor	r10, r10
    8182:	bb 24       	eor	r11, r11
    8184:	65 01       	movw	r12, r10
    8186:	ee 24       	eor	r14, r14
    8188:	ff 24       	eor	r15, r15
    818a:	87 01       	movw	r16, r14
    818c:	0c c0       	rjmp	.+24     	; 0x81a6 <__udivdi3+0xc76>
    818e:	aa 24       	eor	r10, r10
    8190:	bb 24       	eor	r11, r11
    8192:	65 01       	movw	r12, r10
    8194:	81 e0       	ldi	r24, 0x01	; 1
    8196:	e8 2e       	mov	r14, r24
    8198:	f1 2c       	mov	r15, r1
    819a:	01 2d       	mov	r16, r1
    819c:	11 2d       	mov	r17, r1
    819e:	03 c0       	rjmp	.+6      	; 0x81a6 <__udivdi3+0xc76>
    81a0:	aa 24       	eor	r10, r10
    81a2:	bb 24       	eor	r11, r11
    81a4:	65 01       	movw	r12, r10
    81a6:	fe 01       	movw	r30, r28
    81a8:	71 96       	adiw	r30, 0x11	; 17
    81aa:	88 e0       	ldi	r24, 0x08	; 8
    81ac:	df 01       	movw	r26, r30
    81ae:	1d 92       	st	X+, r1
    81b0:	8a 95       	dec	r24
    81b2:	e9 f7       	brne	.-6      	; 0x81ae <__udivdi3+0xc7e>
    81b4:	e9 8a       	std	Y+17, r14	; 0x11
    81b6:	fa 8a       	std	Y+18, r15	; 0x12
    81b8:	0b 8b       	std	Y+19, r16	; 0x13
    81ba:	1c 8b       	std	Y+20, r17	; 0x14
    81bc:	ad 8a       	std	Y+21, r10	; 0x15
    81be:	be 8a       	std	Y+22, r11	; 0x16
    81c0:	cf 8a       	std	Y+23, r12	; 0x17
    81c2:	d8 8e       	std	Y+24, r13	; 0x18
    81c4:	2e 2d       	mov	r18, r14
    81c6:	3a 89       	ldd	r19, Y+18	; 0x12
    81c8:	4b 89       	ldd	r20, Y+19	; 0x13
    81ca:	5c 89       	ldd	r21, Y+20	; 0x14
    81cc:	6a 2d       	mov	r22, r10
    81ce:	7e 89       	ldd	r23, Y+22	; 0x16
    81d0:	8f 89       	ldd	r24, Y+23	; 0x17
    81d2:	98 8d       	ldd	r25, Y+24	; 0x18
    81d4:	e8 96       	adiw	r28, 0x38	; 56
    81d6:	e2 e1       	ldi	r30, 0x12	; 18
    81d8:	0c 94 85 48 	jmp	0x910a	; 0x910a <__epilogue_restores__>

000081dc <vfprintf>:
    81dc:	2f 92       	push	r2
    81de:	3f 92       	push	r3
    81e0:	4f 92       	push	r4
    81e2:	5f 92       	push	r5
    81e4:	6f 92       	push	r6
    81e6:	7f 92       	push	r7
    81e8:	8f 92       	push	r8
    81ea:	9f 92       	push	r9
    81ec:	af 92       	push	r10
    81ee:	bf 92       	push	r11
    81f0:	cf 92       	push	r12
    81f2:	df 92       	push	r13
    81f4:	ef 92       	push	r14
    81f6:	ff 92       	push	r15
    81f8:	0f 93       	push	r16
    81fa:	1f 93       	push	r17
    81fc:	df 93       	push	r29
    81fe:	cf 93       	push	r28
    8200:	cd b7       	in	r28, 0x3d	; 61
    8202:	de b7       	in	r29, 0x3e	; 62
    8204:	63 97       	sbiw	r28, 0x13	; 19
    8206:	0f b6       	in	r0, 0x3f	; 63
    8208:	f8 94       	cli
    820a:	de bf       	out	0x3e, r29	; 62
    820c:	0f be       	out	0x3f, r0	; 63
    820e:	cd bf       	out	0x3d, r28	; 61
    8210:	6c 01       	movw	r12, r24
    8212:	7f 87       	std	Y+15, r23	; 0x0f
    8214:	6e 87       	std	Y+14, r22	; 0x0e
    8216:	fc 01       	movw	r30, r24
    8218:	17 82       	std	Z+7, r1	; 0x07
    821a:	16 82       	std	Z+6, r1	; 0x06
    821c:	83 81       	ldd	r24, Z+3	; 0x03
    821e:	81 fd       	sbrc	r24, 1
    8220:	04 c0       	rjmp	.+8      	; 0x822a <vfprintf+0x4e>
    8222:	6f c3       	rjmp	.+1758   	; 0x8902 <vfprintf+0x726>
    8224:	4c 85       	ldd	r20, Y+12	; 0x0c
    8226:	5d 85       	ldd	r21, Y+13	; 0x0d
    8228:	04 c0       	rjmp	.+8      	; 0x8232 <vfprintf+0x56>
    822a:	1e 01       	movw	r2, r28
    822c:	08 94       	sec
    822e:	21 1c       	adc	r2, r1
    8230:	31 1c       	adc	r3, r1
    8232:	f6 01       	movw	r30, r12
    8234:	93 81       	ldd	r25, Z+3	; 0x03
    8236:	ee 85       	ldd	r30, Y+14	; 0x0e
    8238:	ff 85       	ldd	r31, Y+15	; 0x0f
    823a:	93 fd       	sbrc	r25, 3
    823c:	85 91       	lpm	r24, Z+
    823e:	93 ff       	sbrs	r25, 3
    8240:	81 91       	ld	r24, Z+
    8242:	ff 87       	std	Y+15, r31	; 0x0f
    8244:	ee 87       	std	Y+14, r30	; 0x0e
    8246:	88 23       	and	r24, r24
    8248:	09 f4       	brne	.+2      	; 0x824c <vfprintf+0x70>
    824a:	57 c3       	rjmp	.+1710   	; 0x88fa <vfprintf+0x71e>
    824c:	85 32       	cpi	r24, 0x25	; 37
    824e:	41 f4       	brne	.+16     	; 0x8260 <vfprintf+0x84>
    8250:	93 fd       	sbrc	r25, 3
    8252:	85 91       	lpm	r24, Z+
    8254:	93 ff       	sbrs	r25, 3
    8256:	81 91       	ld	r24, Z+
    8258:	ff 87       	std	Y+15, r31	; 0x0f
    825a:	ee 87       	std	Y+14, r30	; 0x0e
    825c:	85 32       	cpi	r24, 0x25	; 37
    825e:	59 f4       	brne	.+22     	; 0x8276 <vfprintf+0x9a>
    8260:	90 e0       	ldi	r25, 0x00	; 0
    8262:	b6 01       	movw	r22, r12
    8264:	4a 8b       	std	Y+18, r20	; 0x12
    8266:	5b 8b       	std	Y+19, r21	; 0x13
    8268:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    826c:	4a 89       	ldd	r20, Y+18	; 0x12
    826e:	5b 89       	ldd	r21, Y+19	; 0x13
    8270:	5d 87       	std	Y+13, r21	; 0x0d
    8272:	4c 87       	std	Y+12, r20	; 0x0c
    8274:	d7 cf       	rjmp	.-82     	; 0x8224 <vfprintf+0x48>
    8276:	10 e0       	ldi	r17, 0x00	; 0
    8278:	ff 24       	eor	r15, r15
    827a:	00 e0       	ldi	r16, 0x00	; 0
    827c:	00 32       	cpi	r16, 0x20	; 32
    827e:	b0 f4       	brcc	.+44     	; 0x82ac <vfprintf+0xd0>
    8280:	8b 32       	cpi	r24, 0x2B	; 43
    8282:	69 f0       	breq	.+26     	; 0x829e <vfprintf+0xc2>
    8284:	8c 32       	cpi	r24, 0x2C	; 44
    8286:	28 f4       	brcc	.+10     	; 0x8292 <vfprintf+0xb6>
    8288:	80 32       	cpi	r24, 0x20	; 32
    828a:	51 f0       	breq	.+20     	; 0x82a0 <vfprintf+0xc4>
    828c:	83 32       	cpi	r24, 0x23	; 35
    828e:	71 f4       	brne	.+28     	; 0x82ac <vfprintf+0xd0>
    8290:	0b c0       	rjmp	.+22     	; 0x82a8 <vfprintf+0xcc>
    8292:	8d 32       	cpi	r24, 0x2D	; 45
    8294:	39 f0       	breq	.+14     	; 0x82a4 <vfprintf+0xc8>
    8296:	80 33       	cpi	r24, 0x30	; 48
    8298:	49 f4       	brne	.+18     	; 0x82ac <vfprintf+0xd0>
    829a:	01 60       	ori	r16, 0x01	; 1
    829c:	2c c0       	rjmp	.+88     	; 0x82f6 <vfprintf+0x11a>
    829e:	02 60       	ori	r16, 0x02	; 2
    82a0:	04 60       	ori	r16, 0x04	; 4
    82a2:	29 c0       	rjmp	.+82     	; 0x82f6 <vfprintf+0x11a>
    82a4:	08 60       	ori	r16, 0x08	; 8
    82a6:	27 c0       	rjmp	.+78     	; 0x82f6 <vfprintf+0x11a>
    82a8:	00 61       	ori	r16, 0x10	; 16
    82aa:	25 c0       	rjmp	.+74     	; 0x82f6 <vfprintf+0x11a>
    82ac:	07 fd       	sbrc	r16, 7
    82ae:	2e c0       	rjmp	.+92     	; 0x830c <vfprintf+0x130>
    82b0:	28 2f       	mov	r18, r24
    82b2:	20 53       	subi	r18, 0x30	; 48
    82b4:	2a 30       	cpi	r18, 0x0A	; 10
    82b6:	98 f4       	brcc	.+38     	; 0x82de <vfprintf+0x102>
    82b8:	06 ff       	sbrs	r16, 6
    82ba:	08 c0       	rjmp	.+16     	; 0x82cc <vfprintf+0xf0>
    82bc:	81 2f       	mov	r24, r17
    82be:	88 0f       	add	r24, r24
    82c0:	18 2f       	mov	r17, r24
    82c2:	11 0f       	add	r17, r17
    82c4:	11 0f       	add	r17, r17
    82c6:	18 0f       	add	r17, r24
    82c8:	12 0f       	add	r17, r18
    82ca:	15 c0       	rjmp	.+42     	; 0x82f6 <vfprintf+0x11a>
    82cc:	8f 2d       	mov	r24, r15
    82ce:	88 0f       	add	r24, r24
    82d0:	f8 2e       	mov	r15, r24
    82d2:	ff 0c       	add	r15, r15
    82d4:	ff 0c       	add	r15, r15
    82d6:	f8 0e       	add	r15, r24
    82d8:	f2 0e       	add	r15, r18
    82da:	00 62       	ori	r16, 0x20	; 32
    82dc:	0c c0       	rjmp	.+24     	; 0x82f6 <vfprintf+0x11a>
    82de:	8e 32       	cpi	r24, 0x2E	; 46
    82e0:	21 f4       	brne	.+8      	; 0x82ea <vfprintf+0x10e>
    82e2:	06 fd       	sbrc	r16, 6
    82e4:	0a c3       	rjmp	.+1556   	; 0x88fa <vfprintf+0x71e>
    82e6:	00 64       	ori	r16, 0x40	; 64
    82e8:	06 c0       	rjmp	.+12     	; 0x82f6 <vfprintf+0x11a>
    82ea:	8c 36       	cpi	r24, 0x6C	; 108
    82ec:	11 f4       	brne	.+4      	; 0x82f2 <vfprintf+0x116>
    82ee:	00 68       	ori	r16, 0x80	; 128
    82f0:	02 c0       	rjmp	.+4      	; 0x82f6 <vfprintf+0x11a>
    82f2:	88 36       	cpi	r24, 0x68	; 104
    82f4:	59 f4       	brne	.+22     	; 0x830c <vfprintf+0x130>
    82f6:	ee 85       	ldd	r30, Y+14	; 0x0e
    82f8:	ff 85       	ldd	r31, Y+15	; 0x0f
    82fa:	93 fd       	sbrc	r25, 3
    82fc:	85 91       	lpm	r24, Z+
    82fe:	93 ff       	sbrs	r25, 3
    8300:	81 91       	ld	r24, Z+
    8302:	ff 87       	std	Y+15, r31	; 0x0f
    8304:	ee 87       	std	Y+14, r30	; 0x0e
    8306:	88 23       	and	r24, r24
    8308:	09 f0       	breq	.+2      	; 0x830c <vfprintf+0x130>
    830a:	b8 cf       	rjmp	.-144    	; 0x827c <vfprintf+0xa0>
    830c:	98 2f       	mov	r25, r24
    830e:	95 54       	subi	r25, 0x45	; 69
    8310:	93 30       	cpi	r25, 0x03	; 3
    8312:	18 f4       	brcc	.+6      	; 0x831a <vfprintf+0x13e>
    8314:	00 61       	ori	r16, 0x10	; 16
    8316:	80 5e       	subi	r24, 0xE0	; 224
    8318:	06 c0       	rjmp	.+12     	; 0x8326 <vfprintf+0x14a>
    831a:	98 2f       	mov	r25, r24
    831c:	95 56       	subi	r25, 0x65	; 101
    831e:	93 30       	cpi	r25, 0x03	; 3
    8320:	08 f0       	brcs	.+2      	; 0x8324 <vfprintf+0x148>
    8322:	9b c1       	rjmp	.+822    	; 0x865a <vfprintf+0x47e>
    8324:	0f 7e       	andi	r16, 0xEF	; 239
    8326:	06 ff       	sbrs	r16, 6
    8328:	16 e0       	ldi	r17, 0x06	; 6
    832a:	6f e3       	ldi	r22, 0x3F	; 63
    832c:	e6 2e       	mov	r14, r22
    832e:	e0 22       	and	r14, r16
    8330:	85 36       	cpi	r24, 0x65	; 101
    8332:	19 f4       	brne	.+6      	; 0x833a <vfprintf+0x15e>
    8334:	f0 e4       	ldi	r31, 0x40	; 64
    8336:	ef 2a       	or	r14, r31
    8338:	07 c0       	rjmp	.+14     	; 0x8348 <vfprintf+0x16c>
    833a:	86 36       	cpi	r24, 0x66	; 102
    833c:	19 f4       	brne	.+6      	; 0x8344 <vfprintf+0x168>
    833e:	20 e8       	ldi	r18, 0x80	; 128
    8340:	e2 2a       	or	r14, r18
    8342:	02 c0       	rjmp	.+4      	; 0x8348 <vfprintf+0x16c>
    8344:	11 11       	cpse	r17, r1
    8346:	11 50       	subi	r17, 0x01	; 1
    8348:	e7 fe       	sbrs	r14, 7
    834a:	06 c0       	rjmp	.+12     	; 0x8358 <vfprintf+0x17c>
    834c:	1c 33       	cpi	r17, 0x3C	; 60
    834e:	40 f4       	brcc	.+16     	; 0x8360 <vfprintf+0x184>
    8350:	91 2e       	mov	r9, r17
    8352:	93 94       	inc	r9
    8354:	27 e0       	ldi	r18, 0x07	; 7
    8356:	0b c0       	rjmp	.+22     	; 0x836e <vfprintf+0x192>
    8358:	18 30       	cpi	r17, 0x08	; 8
    835a:	30 f4       	brcc	.+12     	; 0x8368 <vfprintf+0x18c>
    835c:	21 2f       	mov	r18, r17
    835e:	06 c0       	rjmp	.+12     	; 0x836c <vfprintf+0x190>
    8360:	27 e0       	ldi	r18, 0x07	; 7
    8362:	3c e3       	ldi	r19, 0x3C	; 60
    8364:	93 2e       	mov	r9, r19
    8366:	03 c0       	rjmp	.+6      	; 0x836e <vfprintf+0x192>
    8368:	27 e0       	ldi	r18, 0x07	; 7
    836a:	17 e0       	ldi	r17, 0x07	; 7
    836c:	99 24       	eor	r9, r9
    836e:	ca 01       	movw	r24, r20
    8370:	04 96       	adiw	r24, 0x04	; 4
    8372:	9d 87       	std	Y+13, r25	; 0x0d
    8374:	8c 87       	std	Y+12, r24	; 0x0c
    8376:	fa 01       	movw	r30, r20
    8378:	60 81       	ld	r22, Z
    837a:	71 81       	ldd	r23, Z+1	; 0x01
    837c:	82 81       	ldd	r24, Z+2	; 0x02
    837e:	93 81       	ldd	r25, Z+3	; 0x03
    8380:	a1 01       	movw	r20, r2
    8382:	09 2d       	mov	r16, r9
    8384:	0e 94 a0 48 	call	0x9140	; 0x9140 <__ftoa_engine>
    8388:	5c 01       	movw	r10, r24
    838a:	69 80       	ldd	r6, Y+1	; 0x01
    838c:	26 2d       	mov	r18, r6
    838e:	30 e0       	ldi	r19, 0x00	; 0
    8390:	39 8b       	std	Y+17, r19	; 0x11
    8392:	28 8b       	std	Y+16, r18	; 0x10
    8394:	60 fe       	sbrs	r6, 0
    8396:	03 c0       	rjmp	.+6      	; 0x839e <vfprintf+0x1c2>
    8398:	38 89       	ldd	r19, Y+16	; 0x10
    839a:	33 ff       	sbrs	r19, 3
    839c:	06 c0       	rjmp	.+12     	; 0x83aa <vfprintf+0x1ce>
    839e:	e1 fc       	sbrc	r14, 1
    83a0:	06 c0       	rjmp	.+12     	; 0x83ae <vfprintf+0x1d2>
    83a2:	e2 fe       	sbrs	r14, 2
    83a4:	06 c0       	rjmp	.+12     	; 0x83b2 <vfprintf+0x1d6>
    83a6:	00 e2       	ldi	r16, 0x20	; 32
    83a8:	05 c0       	rjmp	.+10     	; 0x83b4 <vfprintf+0x1d8>
    83aa:	0d e2       	ldi	r16, 0x2D	; 45
    83ac:	03 c0       	rjmp	.+6      	; 0x83b4 <vfprintf+0x1d8>
    83ae:	0b e2       	ldi	r16, 0x2B	; 43
    83b0:	01 c0       	rjmp	.+2      	; 0x83b4 <vfprintf+0x1d8>
    83b2:	00 e0       	ldi	r16, 0x00	; 0
    83b4:	88 89       	ldd	r24, Y+16	; 0x10
    83b6:	99 89       	ldd	r25, Y+17	; 0x11
    83b8:	8c 70       	andi	r24, 0x0C	; 12
    83ba:	90 70       	andi	r25, 0x00	; 0
    83bc:	00 97       	sbiw	r24, 0x00	; 0
    83be:	c1 f1       	breq	.+112    	; 0x8430 <vfprintf+0x254>
    83c0:	00 23       	and	r16, r16
    83c2:	11 f0       	breq	.+4      	; 0x83c8 <vfprintf+0x1ec>
    83c4:	84 e0       	ldi	r24, 0x04	; 4
    83c6:	01 c0       	rjmp	.+2      	; 0x83ca <vfprintf+0x1ee>
    83c8:	83 e0       	ldi	r24, 0x03	; 3
    83ca:	8f 15       	cp	r24, r15
    83cc:	58 f4       	brcc	.+22     	; 0x83e4 <vfprintf+0x208>
    83ce:	f8 1a       	sub	r15, r24
    83d0:	e3 fc       	sbrc	r14, 3
    83d2:	09 c0       	rjmp	.+18     	; 0x83e6 <vfprintf+0x20a>
    83d4:	80 e2       	ldi	r24, 0x20	; 32
    83d6:	90 e0       	ldi	r25, 0x00	; 0
    83d8:	b6 01       	movw	r22, r12
    83da:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    83de:	fa 94       	dec	r15
    83e0:	c9 f7       	brne	.-14     	; 0x83d4 <vfprintf+0x1f8>
    83e2:	01 c0       	rjmp	.+2      	; 0x83e6 <vfprintf+0x20a>
    83e4:	ff 24       	eor	r15, r15
    83e6:	00 23       	and	r16, r16
    83e8:	29 f0       	breq	.+10     	; 0x83f4 <vfprintf+0x218>
    83ea:	80 2f       	mov	r24, r16
    83ec:	90 e0       	ldi	r25, 0x00	; 0
    83ee:	b6 01       	movw	r22, r12
    83f0:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    83f4:	88 89       	ldd	r24, Y+16	; 0x10
    83f6:	83 fd       	sbrc	r24, 3
    83f8:	03 c0       	rjmp	.+6      	; 0x8400 <vfprintf+0x224>
    83fa:	01 e7       	ldi	r16, 0x71	; 113
    83fc:	19 e0       	ldi	r17, 0x09	; 9
    83fe:	0e c0       	rjmp	.+28     	; 0x841c <vfprintf+0x240>
    8400:	0d e6       	ldi	r16, 0x6D	; 109
    8402:	19 e0       	ldi	r17, 0x09	; 9
    8404:	0b c0       	rjmp	.+22     	; 0x841c <vfprintf+0x240>
    8406:	a1 14       	cp	r10, r1
    8408:	b1 04       	cpc	r11, r1
    840a:	09 f0       	breq	.+2      	; 0x840e <vfprintf+0x232>
    840c:	80 52       	subi	r24, 0x20	; 32
    840e:	90 e0       	ldi	r25, 0x00	; 0
    8410:	b6 01       	movw	r22, r12
    8412:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    8416:	0f 5f       	subi	r16, 0xFF	; 255
    8418:	1f 4f       	sbci	r17, 0xFF	; 255
    841a:	05 c0       	rjmp	.+10     	; 0x8426 <vfprintf+0x24a>
    841c:	ae 2c       	mov	r10, r14
    841e:	bb 24       	eor	r11, r11
    8420:	90 e1       	ldi	r25, 0x10	; 16
    8422:	a9 22       	and	r10, r25
    8424:	bb 24       	eor	r11, r11
    8426:	f8 01       	movw	r30, r16
    8428:	84 91       	lpm	r24, Z+
    842a:	88 23       	and	r24, r24
    842c:	61 f7       	brne	.-40     	; 0x8406 <vfprintf+0x22a>
    842e:	62 c2       	rjmp	.+1220   	; 0x88f4 <vfprintf+0x718>
    8430:	e7 fe       	sbrs	r14, 7
    8432:	0e c0       	rjmp	.+28     	; 0x8450 <vfprintf+0x274>
    8434:	9a 0c       	add	r9, r10
    8436:	f8 89       	ldd	r31, Y+16	; 0x10
    8438:	f4 ff       	sbrs	r31, 4
    843a:	04 c0       	rjmp	.+8      	; 0x8444 <vfprintf+0x268>
    843c:	8a 81       	ldd	r24, Y+2	; 0x02
    843e:	81 33       	cpi	r24, 0x31	; 49
    8440:	09 f4       	brne	.+2      	; 0x8444 <vfprintf+0x268>
    8442:	9a 94       	dec	r9
    8444:	19 14       	cp	r1, r9
    8446:	54 f5       	brge	.+84     	; 0x849c <vfprintf+0x2c0>
    8448:	29 2d       	mov	r18, r9
    844a:	29 30       	cpi	r18, 0x09	; 9
    844c:	50 f5       	brcc	.+84     	; 0x84a2 <vfprintf+0x2c6>
    844e:	2d c0       	rjmp	.+90     	; 0x84aa <vfprintf+0x2ce>
    8450:	e6 fc       	sbrc	r14, 6
    8452:	2b c0       	rjmp	.+86     	; 0x84aa <vfprintf+0x2ce>
    8454:	81 2f       	mov	r24, r17
    8456:	90 e0       	ldi	r25, 0x00	; 0
    8458:	8a 15       	cp	r24, r10
    845a:	9b 05       	cpc	r25, r11
    845c:	4c f0       	brlt	.+18     	; 0x8470 <vfprintf+0x294>
    845e:	3c ef       	ldi	r19, 0xFC	; 252
    8460:	a3 16       	cp	r10, r19
    8462:	3f ef       	ldi	r19, 0xFF	; 255
    8464:	b3 06       	cpc	r11, r19
    8466:	24 f0       	brlt	.+8      	; 0x8470 <vfprintf+0x294>
    8468:	80 e8       	ldi	r24, 0x80	; 128
    846a:	e8 2a       	or	r14, r24
    846c:	01 c0       	rjmp	.+2      	; 0x8470 <vfprintf+0x294>
    846e:	11 50       	subi	r17, 0x01	; 1
    8470:	11 23       	and	r17, r17
    8472:	49 f0       	breq	.+18     	; 0x8486 <vfprintf+0x2aa>
    8474:	e2 e0       	ldi	r30, 0x02	; 2
    8476:	f0 e0       	ldi	r31, 0x00	; 0
    8478:	ec 0f       	add	r30, r28
    847a:	fd 1f       	adc	r31, r29
    847c:	e1 0f       	add	r30, r17
    847e:	f1 1d       	adc	r31, r1
    8480:	80 81       	ld	r24, Z
    8482:	80 33       	cpi	r24, 0x30	; 48
    8484:	a1 f3       	breq	.-24     	; 0x846e <vfprintf+0x292>
    8486:	e7 fe       	sbrs	r14, 7
    8488:	10 c0       	rjmp	.+32     	; 0x84aa <vfprintf+0x2ce>
    848a:	91 2e       	mov	r9, r17
    848c:	93 94       	inc	r9
    848e:	81 2f       	mov	r24, r17
    8490:	90 e0       	ldi	r25, 0x00	; 0
    8492:	a8 16       	cp	r10, r24
    8494:	b9 06       	cpc	r11, r25
    8496:	44 f4       	brge	.+16     	; 0x84a8 <vfprintf+0x2cc>
    8498:	1a 19       	sub	r17, r10
    849a:	07 c0       	rjmp	.+14     	; 0x84aa <vfprintf+0x2ce>
    849c:	99 24       	eor	r9, r9
    849e:	93 94       	inc	r9
    84a0:	04 c0       	rjmp	.+8      	; 0x84aa <vfprintf+0x2ce>
    84a2:	98 e0       	ldi	r25, 0x08	; 8
    84a4:	99 2e       	mov	r9, r25
    84a6:	01 c0       	rjmp	.+2      	; 0x84aa <vfprintf+0x2ce>
    84a8:	10 e0       	ldi	r17, 0x00	; 0
    84aa:	e7 fe       	sbrs	r14, 7
    84ac:	07 c0       	rjmp	.+14     	; 0x84bc <vfprintf+0x2e0>
    84ae:	1a 14       	cp	r1, r10
    84b0:	1b 04       	cpc	r1, r11
    84b2:	3c f4       	brge	.+14     	; 0x84c2 <vfprintf+0x2e6>
    84b4:	95 01       	movw	r18, r10
    84b6:	2f 5f       	subi	r18, 0xFF	; 255
    84b8:	3f 4f       	sbci	r19, 0xFF	; 255
    84ba:	05 c0       	rjmp	.+10     	; 0x84c6 <vfprintf+0x2ea>
    84bc:	25 e0       	ldi	r18, 0x05	; 5
    84be:	30 e0       	ldi	r19, 0x00	; 0
    84c0:	02 c0       	rjmp	.+4      	; 0x84c6 <vfprintf+0x2ea>
    84c2:	21 e0       	ldi	r18, 0x01	; 1
    84c4:	30 e0       	ldi	r19, 0x00	; 0
    84c6:	00 23       	and	r16, r16
    84c8:	11 f0       	breq	.+4      	; 0x84ce <vfprintf+0x2f2>
    84ca:	2f 5f       	subi	r18, 0xFF	; 255
    84cc:	3f 4f       	sbci	r19, 0xFF	; 255
    84ce:	11 23       	and	r17, r17
    84d0:	29 f0       	breq	.+10     	; 0x84dc <vfprintf+0x300>
    84d2:	81 2f       	mov	r24, r17
    84d4:	90 e0       	ldi	r25, 0x00	; 0
    84d6:	01 96       	adiw	r24, 0x01	; 1
    84d8:	28 0f       	add	r18, r24
    84da:	39 1f       	adc	r19, r25
    84dc:	8f 2d       	mov	r24, r15
    84de:	90 e0       	ldi	r25, 0x00	; 0
    84e0:	28 17       	cp	r18, r24
    84e2:	39 07       	cpc	r19, r25
    84e4:	14 f4       	brge	.+4      	; 0x84ea <vfprintf+0x30e>
    84e6:	f2 1a       	sub	r15, r18
    84e8:	01 c0       	rjmp	.+2      	; 0x84ec <vfprintf+0x310>
    84ea:	ff 24       	eor	r15, r15
    84ec:	4e 2c       	mov	r4, r14
    84ee:	55 24       	eor	r5, r5
    84f0:	c2 01       	movw	r24, r4
    84f2:	89 70       	andi	r24, 0x09	; 9
    84f4:	90 70       	andi	r25, 0x00	; 0
    84f6:	00 97       	sbiw	r24, 0x00	; 0
    84f8:	49 f4       	brne	.+18     	; 0x850c <vfprintf+0x330>
    84fa:	06 c0       	rjmp	.+12     	; 0x8508 <vfprintf+0x32c>
    84fc:	80 e2       	ldi	r24, 0x20	; 32
    84fe:	90 e0       	ldi	r25, 0x00	; 0
    8500:	b6 01       	movw	r22, r12
    8502:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    8506:	fa 94       	dec	r15
    8508:	ff 20       	and	r15, r15
    850a:	c1 f7       	brne	.-16     	; 0x84fc <vfprintf+0x320>
    850c:	00 23       	and	r16, r16
    850e:	29 f0       	breq	.+10     	; 0x851a <vfprintf+0x33e>
    8510:	80 2f       	mov	r24, r16
    8512:	90 e0       	ldi	r25, 0x00	; 0
    8514:	b6 01       	movw	r22, r12
    8516:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    851a:	43 fc       	sbrc	r4, 3
    851c:	09 c0       	rjmp	.+18     	; 0x8530 <vfprintf+0x354>
    851e:	06 c0       	rjmp	.+12     	; 0x852c <vfprintf+0x350>
    8520:	80 e3       	ldi	r24, 0x30	; 48
    8522:	90 e0       	ldi	r25, 0x00	; 0
    8524:	b6 01       	movw	r22, r12
    8526:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    852a:	fa 94       	dec	r15
    852c:	ff 20       	and	r15, r15
    852e:	c1 f7       	brne	.-16     	; 0x8520 <vfprintf+0x344>
    8530:	e7 fe       	sbrs	r14, 7
    8532:	46 c0       	rjmp	.+140    	; 0x85c0 <vfprintf+0x3e4>
    8534:	35 01       	movw	r6, r10
    8536:	b7 fe       	sbrs	r11, 7
    8538:	02 c0       	rjmp	.+4      	; 0x853e <vfprintf+0x362>
    853a:	66 24       	eor	r6, r6
    853c:	77 24       	eor	r7, r7
    853e:	25 01       	movw	r4, r10
    8540:	08 94       	sec
    8542:	41 1c       	adc	r4, r1
    8544:	51 1c       	adc	r5, r1
    8546:	46 18       	sub	r4, r6
    8548:	57 08       	sbc	r5, r7
    854a:	42 0c       	add	r4, r2
    854c:	53 1c       	adc	r5, r3
    854e:	f5 01       	movw	r30, r10
    8550:	e9 19       	sub	r30, r9
    8552:	f1 09       	sbc	r31, r1
    8554:	4f 01       	movw	r8, r30
    8556:	81 2f       	mov	r24, r17
    8558:	90 e0       	ldi	r25, 0x00	; 0
    855a:	00 27       	eor	r16, r16
    855c:	11 27       	eor	r17, r17
    855e:	08 1b       	sub	r16, r24
    8560:	19 0b       	sbc	r17, r25
    8562:	ff ef       	ldi	r31, 0xFF	; 255
    8564:	6f 16       	cp	r6, r31
    8566:	ff ef       	ldi	r31, 0xFF	; 255
    8568:	7f 06       	cpc	r7, r31
    856a:	29 f4       	brne	.+10     	; 0x8576 <vfprintf+0x39a>
    856c:	8e e2       	ldi	r24, 0x2E	; 46
    856e:	90 e0       	ldi	r25, 0x00	; 0
    8570:	b6 01       	movw	r22, r12
    8572:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    8576:	a6 14       	cp	r10, r6
    8578:	b7 04       	cpc	r11, r7
    857a:	34 f0       	brlt	.+12     	; 0x8588 <vfprintf+0x3ac>
    857c:	86 14       	cp	r8, r6
    857e:	97 04       	cpc	r9, r7
    8580:	1c f4       	brge	.+6      	; 0x8588 <vfprintf+0x3ac>
    8582:	f2 01       	movw	r30, r4
    8584:	80 81       	ld	r24, Z
    8586:	01 c0       	rjmp	.+2      	; 0x858a <vfprintf+0x3ae>
    8588:	80 e3       	ldi	r24, 0x30	; 48
    858a:	08 94       	sec
    858c:	61 08       	sbc	r6, r1
    858e:	71 08       	sbc	r7, r1
    8590:	08 94       	sec
    8592:	41 1c       	adc	r4, r1
    8594:	51 1c       	adc	r5, r1
    8596:	60 16       	cp	r6, r16
    8598:	71 06       	cpc	r7, r17
    859a:	2c f0       	brlt	.+10     	; 0x85a6 <vfprintf+0x3ca>
    859c:	90 e0       	ldi	r25, 0x00	; 0
    859e:	b6 01       	movw	r22, r12
    85a0:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    85a4:	de cf       	rjmp	.-68     	; 0x8562 <vfprintf+0x386>
    85a6:	6a 14       	cp	r6, r10
    85a8:	7b 04       	cpc	r7, r11
    85aa:	41 f4       	brne	.+16     	; 0x85bc <vfprintf+0x3e0>
    85ac:	9a 81       	ldd	r25, Y+2	; 0x02
    85ae:	96 33       	cpi	r25, 0x36	; 54
    85b0:	20 f4       	brcc	.+8      	; 0x85ba <vfprintf+0x3de>
    85b2:	95 33       	cpi	r25, 0x35	; 53
    85b4:	19 f4       	brne	.+6      	; 0x85bc <vfprintf+0x3e0>
    85b6:	f8 89       	ldd	r31, Y+16	; 0x10
    85b8:	f4 ff       	sbrs	r31, 4
    85ba:	81 e3       	ldi	r24, 0x31	; 49
    85bc:	90 e0       	ldi	r25, 0x00	; 0
    85be:	49 c0       	rjmp	.+146    	; 0x8652 <vfprintf+0x476>
    85c0:	8a 81       	ldd	r24, Y+2	; 0x02
    85c2:	81 33       	cpi	r24, 0x31	; 49
    85c4:	11 f0       	breq	.+4      	; 0x85ca <vfprintf+0x3ee>
    85c6:	2f ee       	ldi	r18, 0xEF	; 239
    85c8:	62 22       	and	r6, r18
    85ca:	90 e0       	ldi	r25, 0x00	; 0
    85cc:	b6 01       	movw	r22, r12
    85ce:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    85d2:	11 23       	and	r17, r17
    85d4:	89 f0       	breq	.+34     	; 0x85f8 <vfprintf+0x41c>
    85d6:	8e e2       	ldi	r24, 0x2E	; 46
    85d8:	90 e0       	ldi	r25, 0x00	; 0
    85da:	b6 01       	movw	r22, r12
    85dc:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    85e0:	02 e0       	ldi	r16, 0x02	; 2
    85e2:	f1 01       	movw	r30, r2
    85e4:	e0 0f       	add	r30, r16
    85e6:	f1 1d       	adc	r31, r1
    85e8:	0f 5f       	subi	r16, 0xFF	; 255
    85ea:	80 81       	ld	r24, Z
    85ec:	90 e0       	ldi	r25, 0x00	; 0
    85ee:	b6 01       	movw	r22, r12
    85f0:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    85f4:	11 50       	subi	r17, 0x01	; 1
    85f6:	a9 f7       	brne	.-22     	; 0x85e2 <vfprintf+0x406>
    85f8:	44 fe       	sbrs	r4, 4
    85fa:	03 c0       	rjmp	.+6      	; 0x8602 <vfprintf+0x426>
    85fc:	85 e4       	ldi	r24, 0x45	; 69
    85fe:	90 e0       	ldi	r25, 0x00	; 0
    8600:	02 c0       	rjmp	.+4      	; 0x8606 <vfprintf+0x42a>
    8602:	85 e6       	ldi	r24, 0x65	; 101
    8604:	90 e0       	ldi	r25, 0x00	; 0
    8606:	b6 01       	movw	r22, r12
    8608:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    860c:	b7 fc       	sbrc	r11, 7
    860e:	05 c0       	rjmp	.+10     	; 0x861a <vfprintf+0x43e>
    8610:	a1 14       	cp	r10, r1
    8612:	b1 04       	cpc	r11, r1
    8614:	41 f4       	brne	.+16     	; 0x8626 <vfprintf+0x44a>
    8616:	64 fe       	sbrs	r6, 4
    8618:	06 c0       	rjmp	.+12     	; 0x8626 <vfprintf+0x44a>
    861a:	b0 94       	com	r11
    861c:	a1 94       	neg	r10
    861e:	b1 08       	sbc	r11, r1
    8620:	b3 94       	inc	r11
    8622:	8d e2       	ldi	r24, 0x2D	; 45
    8624:	01 c0       	rjmp	.+2      	; 0x8628 <vfprintf+0x44c>
    8626:	8b e2       	ldi	r24, 0x2B	; 43
    8628:	90 e0       	ldi	r25, 0x00	; 0
    862a:	b6 01       	movw	r22, r12
    862c:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    8630:	80 e3       	ldi	r24, 0x30	; 48
    8632:	05 c0       	rjmp	.+10     	; 0x863e <vfprintf+0x462>
    8634:	8f 5f       	subi	r24, 0xFF	; 255
    8636:	e6 ef       	ldi	r30, 0xF6	; 246
    8638:	ff ef       	ldi	r31, 0xFF	; 255
    863a:	ae 0e       	add	r10, r30
    863c:	bf 1e       	adc	r11, r31
    863e:	fa e0       	ldi	r31, 0x0A	; 10
    8640:	af 16       	cp	r10, r31
    8642:	b1 04       	cpc	r11, r1
    8644:	bc f7       	brge	.-18     	; 0x8634 <vfprintf+0x458>
    8646:	90 e0       	ldi	r25, 0x00	; 0
    8648:	b6 01       	movw	r22, r12
    864a:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    864e:	c5 01       	movw	r24, r10
    8650:	c0 96       	adiw	r24, 0x30	; 48
    8652:	b6 01       	movw	r22, r12
    8654:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    8658:	4d c1       	rjmp	.+666    	; 0x88f4 <vfprintf+0x718>
    865a:	83 36       	cpi	r24, 0x63	; 99
    865c:	31 f0       	breq	.+12     	; 0x866a <vfprintf+0x48e>
    865e:	83 37       	cpi	r24, 0x73	; 115
    8660:	89 f0       	breq	.+34     	; 0x8684 <vfprintf+0x4a8>
    8662:	83 35       	cpi	r24, 0x53	; 83
    8664:	09 f0       	breq	.+2      	; 0x8668 <vfprintf+0x48c>
    8666:	59 c0       	rjmp	.+178    	; 0x871a <vfprintf+0x53e>
    8668:	22 c0       	rjmp	.+68     	; 0x86ae <vfprintf+0x4d2>
    866a:	9a 01       	movw	r18, r20
    866c:	2e 5f       	subi	r18, 0xFE	; 254
    866e:	3f 4f       	sbci	r19, 0xFF	; 255
    8670:	3d 87       	std	Y+13, r19	; 0x0d
    8672:	2c 87       	std	Y+12, r18	; 0x0c
    8674:	fa 01       	movw	r30, r20
    8676:	80 81       	ld	r24, Z
    8678:	89 83       	std	Y+1, r24	; 0x01
    867a:	31 01       	movw	r6, r2
    867c:	81 e0       	ldi	r24, 0x01	; 1
    867e:	a8 2e       	mov	r10, r24
    8680:	b1 2c       	mov	r11, r1
    8682:	13 c0       	rjmp	.+38     	; 0x86aa <vfprintf+0x4ce>
    8684:	9a 01       	movw	r18, r20
    8686:	2e 5f       	subi	r18, 0xFE	; 254
    8688:	3f 4f       	sbci	r19, 0xFF	; 255
    868a:	3d 87       	std	Y+13, r19	; 0x0d
    868c:	2c 87       	std	Y+12, r18	; 0x0c
    868e:	fa 01       	movw	r30, r20
    8690:	60 80       	ld	r6, Z
    8692:	71 80       	ldd	r7, Z+1	; 0x01
    8694:	06 ff       	sbrs	r16, 6
    8696:	03 c0       	rjmp	.+6      	; 0x869e <vfprintf+0x4c2>
    8698:	61 2f       	mov	r22, r17
    869a:	70 e0       	ldi	r23, 0x00	; 0
    869c:	02 c0       	rjmp	.+4      	; 0x86a2 <vfprintf+0x4c6>
    869e:	6f ef       	ldi	r22, 0xFF	; 255
    86a0:	7f ef       	ldi	r23, 0xFF	; 255
    86a2:	c3 01       	movw	r24, r6
    86a4:	0e 94 83 49 	call	0x9306	; 0x9306 <strnlen>
    86a8:	5c 01       	movw	r10, r24
    86aa:	0f 77       	andi	r16, 0x7F	; 127
    86ac:	14 c0       	rjmp	.+40     	; 0x86d6 <vfprintf+0x4fa>
    86ae:	9a 01       	movw	r18, r20
    86b0:	2e 5f       	subi	r18, 0xFE	; 254
    86b2:	3f 4f       	sbci	r19, 0xFF	; 255
    86b4:	3d 87       	std	Y+13, r19	; 0x0d
    86b6:	2c 87       	std	Y+12, r18	; 0x0c
    86b8:	fa 01       	movw	r30, r20
    86ba:	60 80       	ld	r6, Z
    86bc:	71 80       	ldd	r7, Z+1	; 0x01
    86be:	06 ff       	sbrs	r16, 6
    86c0:	03 c0       	rjmp	.+6      	; 0x86c8 <vfprintf+0x4ec>
    86c2:	61 2f       	mov	r22, r17
    86c4:	70 e0       	ldi	r23, 0x00	; 0
    86c6:	02 c0       	rjmp	.+4      	; 0x86cc <vfprintf+0x4f0>
    86c8:	6f ef       	ldi	r22, 0xFF	; 255
    86ca:	7f ef       	ldi	r23, 0xFF	; 255
    86cc:	c3 01       	movw	r24, r6
    86ce:	0e 94 78 49 	call	0x92f0	; 0x92f0 <strnlen_P>
    86d2:	5c 01       	movw	r10, r24
    86d4:	00 68       	ori	r16, 0x80	; 128
    86d6:	03 fd       	sbrc	r16, 3
    86d8:	1c c0       	rjmp	.+56     	; 0x8712 <vfprintf+0x536>
    86da:	06 c0       	rjmp	.+12     	; 0x86e8 <vfprintf+0x50c>
    86dc:	80 e2       	ldi	r24, 0x20	; 32
    86de:	90 e0       	ldi	r25, 0x00	; 0
    86e0:	b6 01       	movw	r22, r12
    86e2:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    86e6:	fa 94       	dec	r15
    86e8:	8f 2d       	mov	r24, r15
    86ea:	90 e0       	ldi	r25, 0x00	; 0
    86ec:	a8 16       	cp	r10, r24
    86ee:	b9 06       	cpc	r11, r25
    86f0:	a8 f3       	brcs	.-22     	; 0x86dc <vfprintf+0x500>
    86f2:	0f c0       	rjmp	.+30     	; 0x8712 <vfprintf+0x536>
    86f4:	f3 01       	movw	r30, r6
    86f6:	07 fd       	sbrc	r16, 7
    86f8:	85 91       	lpm	r24, Z+
    86fa:	07 ff       	sbrs	r16, 7
    86fc:	81 91       	ld	r24, Z+
    86fe:	3f 01       	movw	r6, r30
    8700:	90 e0       	ldi	r25, 0x00	; 0
    8702:	b6 01       	movw	r22, r12
    8704:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    8708:	f1 10       	cpse	r15, r1
    870a:	fa 94       	dec	r15
    870c:	08 94       	sec
    870e:	a1 08       	sbc	r10, r1
    8710:	b1 08       	sbc	r11, r1
    8712:	a1 14       	cp	r10, r1
    8714:	b1 04       	cpc	r11, r1
    8716:	71 f7       	brne	.-36     	; 0x86f4 <vfprintf+0x518>
    8718:	ed c0       	rjmp	.+474    	; 0x88f4 <vfprintf+0x718>
    871a:	84 36       	cpi	r24, 0x64	; 100
    871c:	11 f0       	breq	.+4      	; 0x8722 <vfprintf+0x546>
    871e:	89 36       	cpi	r24, 0x69	; 105
    8720:	61 f5       	brne	.+88     	; 0x877a <vfprintf+0x59e>
    8722:	07 ff       	sbrs	r16, 7
    8724:	0b c0       	rjmp	.+22     	; 0x873c <vfprintf+0x560>
    8726:	9a 01       	movw	r18, r20
    8728:	2c 5f       	subi	r18, 0xFC	; 252
    872a:	3f 4f       	sbci	r19, 0xFF	; 255
    872c:	3d 87       	std	Y+13, r19	; 0x0d
    872e:	2c 87       	std	Y+12, r18	; 0x0c
    8730:	fa 01       	movw	r30, r20
    8732:	60 81       	ld	r22, Z
    8734:	71 81       	ldd	r23, Z+1	; 0x01
    8736:	82 81       	ldd	r24, Z+2	; 0x02
    8738:	93 81       	ldd	r25, Z+3	; 0x03
    873a:	0c c0       	rjmp	.+24     	; 0x8754 <vfprintf+0x578>
    873c:	9a 01       	movw	r18, r20
    873e:	2e 5f       	subi	r18, 0xFE	; 254
    8740:	3f 4f       	sbci	r19, 0xFF	; 255
    8742:	3d 87       	std	Y+13, r19	; 0x0d
    8744:	2c 87       	std	Y+12, r18	; 0x0c
    8746:	fa 01       	movw	r30, r20
    8748:	60 81       	ld	r22, Z
    874a:	71 81       	ldd	r23, Z+1	; 0x01
    874c:	88 27       	eor	r24, r24
    874e:	77 fd       	sbrc	r23, 7
    8750:	80 95       	com	r24
    8752:	98 2f       	mov	r25, r24
    8754:	0f 76       	andi	r16, 0x6F	; 111
    8756:	97 ff       	sbrs	r25, 7
    8758:	08 c0       	rjmp	.+16     	; 0x876a <vfprintf+0x58e>
    875a:	90 95       	com	r25
    875c:	80 95       	com	r24
    875e:	70 95       	com	r23
    8760:	61 95       	neg	r22
    8762:	7f 4f       	sbci	r23, 0xFF	; 255
    8764:	8f 4f       	sbci	r24, 0xFF	; 255
    8766:	9f 4f       	sbci	r25, 0xFF	; 255
    8768:	00 68       	ori	r16, 0x80	; 128
    876a:	a1 01       	movw	r20, r2
    876c:	2a e0       	ldi	r18, 0x0A	; 10
    876e:	30 e0       	ldi	r19, 0x00	; 0
    8770:	0e 94 c0 4a 	call	0x9580	; 0x9580 <__ultoa_invert>
    8774:	98 2e       	mov	r9, r24
    8776:	92 18       	sub	r9, r2
    8778:	41 c0       	rjmp	.+130    	; 0x87fc <vfprintf+0x620>
    877a:	85 37       	cpi	r24, 0x75	; 117
    877c:	21 f4       	brne	.+8      	; 0x8786 <vfprintf+0x5aa>
    877e:	0f 7e       	andi	r16, 0xEF	; 239
    8780:	2a e0       	ldi	r18, 0x0A	; 10
    8782:	30 e0       	ldi	r19, 0x00	; 0
    8784:	20 c0       	rjmp	.+64     	; 0x87c6 <vfprintf+0x5ea>
    8786:	09 7f       	andi	r16, 0xF9	; 249
    8788:	8f 36       	cpi	r24, 0x6F	; 111
    878a:	a9 f0       	breq	.+42     	; 0x87b6 <vfprintf+0x5da>
    878c:	80 37       	cpi	r24, 0x70	; 112
    878e:	20 f4       	brcc	.+8      	; 0x8798 <vfprintf+0x5bc>
    8790:	88 35       	cpi	r24, 0x58	; 88
    8792:	09 f0       	breq	.+2      	; 0x8796 <vfprintf+0x5ba>
    8794:	b2 c0       	rjmp	.+356    	; 0x88fa <vfprintf+0x71e>
    8796:	0b c0       	rjmp	.+22     	; 0x87ae <vfprintf+0x5d2>
    8798:	80 37       	cpi	r24, 0x70	; 112
    879a:	21 f0       	breq	.+8      	; 0x87a4 <vfprintf+0x5c8>
    879c:	88 37       	cpi	r24, 0x78	; 120
    879e:	09 f0       	breq	.+2      	; 0x87a2 <vfprintf+0x5c6>
    87a0:	ac c0       	rjmp	.+344    	; 0x88fa <vfprintf+0x71e>
    87a2:	01 c0       	rjmp	.+2      	; 0x87a6 <vfprintf+0x5ca>
    87a4:	00 61       	ori	r16, 0x10	; 16
    87a6:	04 ff       	sbrs	r16, 4
    87a8:	09 c0       	rjmp	.+18     	; 0x87bc <vfprintf+0x5e0>
    87aa:	04 60       	ori	r16, 0x04	; 4
    87ac:	07 c0       	rjmp	.+14     	; 0x87bc <vfprintf+0x5e0>
    87ae:	04 ff       	sbrs	r16, 4
    87b0:	08 c0       	rjmp	.+16     	; 0x87c2 <vfprintf+0x5e6>
    87b2:	06 60       	ori	r16, 0x06	; 6
    87b4:	06 c0       	rjmp	.+12     	; 0x87c2 <vfprintf+0x5e6>
    87b6:	28 e0       	ldi	r18, 0x08	; 8
    87b8:	30 e0       	ldi	r19, 0x00	; 0
    87ba:	05 c0       	rjmp	.+10     	; 0x87c6 <vfprintf+0x5ea>
    87bc:	20 e1       	ldi	r18, 0x10	; 16
    87be:	30 e0       	ldi	r19, 0x00	; 0
    87c0:	02 c0       	rjmp	.+4      	; 0x87c6 <vfprintf+0x5ea>
    87c2:	20 e1       	ldi	r18, 0x10	; 16
    87c4:	32 e0       	ldi	r19, 0x02	; 2
    87c6:	07 ff       	sbrs	r16, 7
    87c8:	0a c0       	rjmp	.+20     	; 0x87de <vfprintf+0x602>
    87ca:	ca 01       	movw	r24, r20
    87cc:	04 96       	adiw	r24, 0x04	; 4
    87ce:	9d 87       	std	Y+13, r25	; 0x0d
    87d0:	8c 87       	std	Y+12, r24	; 0x0c
    87d2:	fa 01       	movw	r30, r20
    87d4:	60 81       	ld	r22, Z
    87d6:	71 81       	ldd	r23, Z+1	; 0x01
    87d8:	82 81       	ldd	r24, Z+2	; 0x02
    87da:	93 81       	ldd	r25, Z+3	; 0x03
    87dc:	09 c0       	rjmp	.+18     	; 0x87f0 <vfprintf+0x614>
    87de:	ca 01       	movw	r24, r20
    87e0:	02 96       	adiw	r24, 0x02	; 2
    87e2:	9d 87       	std	Y+13, r25	; 0x0d
    87e4:	8c 87       	std	Y+12, r24	; 0x0c
    87e6:	fa 01       	movw	r30, r20
    87e8:	60 81       	ld	r22, Z
    87ea:	71 81       	ldd	r23, Z+1	; 0x01
    87ec:	80 e0       	ldi	r24, 0x00	; 0
    87ee:	90 e0       	ldi	r25, 0x00	; 0
    87f0:	a1 01       	movw	r20, r2
    87f2:	0e 94 c0 4a 	call	0x9580	; 0x9580 <__ultoa_invert>
    87f6:	98 2e       	mov	r9, r24
    87f8:	92 18       	sub	r9, r2
    87fa:	0f 77       	andi	r16, 0x7F	; 127
    87fc:	06 ff       	sbrs	r16, 6
    87fe:	09 c0       	rjmp	.+18     	; 0x8812 <vfprintf+0x636>
    8800:	0e 7f       	andi	r16, 0xFE	; 254
    8802:	91 16       	cp	r9, r17
    8804:	30 f4       	brcc	.+12     	; 0x8812 <vfprintf+0x636>
    8806:	04 ff       	sbrs	r16, 4
    8808:	06 c0       	rjmp	.+12     	; 0x8816 <vfprintf+0x63a>
    880a:	02 fd       	sbrc	r16, 2
    880c:	04 c0       	rjmp	.+8      	; 0x8816 <vfprintf+0x63a>
    880e:	0f 7e       	andi	r16, 0xEF	; 239
    8810:	02 c0       	rjmp	.+4      	; 0x8816 <vfprintf+0x63a>
    8812:	e9 2c       	mov	r14, r9
    8814:	01 c0       	rjmp	.+2      	; 0x8818 <vfprintf+0x63c>
    8816:	e1 2e       	mov	r14, r17
    8818:	80 2f       	mov	r24, r16
    881a:	90 e0       	ldi	r25, 0x00	; 0
    881c:	04 ff       	sbrs	r16, 4
    881e:	0c c0       	rjmp	.+24     	; 0x8838 <vfprintf+0x65c>
    8820:	fe 01       	movw	r30, r28
    8822:	e9 0d       	add	r30, r9
    8824:	f1 1d       	adc	r31, r1
    8826:	20 81       	ld	r18, Z
    8828:	20 33       	cpi	r18, 0x30	; 48
    882a:	11 f4       	brne	.+4      	; 0x8830 <vfprintf+0x654>
    882c:	09 7e       	andi	r16, 0xE9	; 233
    882e:	09 c0       	rjmp	.+18     	; 0x8842 <vfprintf+0x666>
    8830:	e3 94       	inc	r14
    8832:	02 ff       	sbrs	r16, 2
    8834:	06 c0       	rjmp	.+12     	; 0x8842 <vfprintf+0x666>
    8836:	04 c0       	rjmp	.+8      	; 0x8840 <vfprintf+0x664>
    8838:	86 78       	andi	r24, 0x86	; 134
    883a:	90 70       	andi	r25, 0x00	; 0
    883c:	00 97       	sbiw	r24, 0x00	; 0
    883e:	09 f0       	breq	.+2      	; 0x8842 <vfprintf+0x666>
    8840:	e3 94       	inc	r14
    8842:	a0 2e       	mov	r10, r16
    8844:	bb 24       	eor	r11, r11
    8846:	03 fd       	sbrc	r16, 3
    8848:	14 c0       	rjmp	.+40     	; 0x8872 <vfprintf+0x696>
    884a:	00 ff       	sbrs	r16, 0
    884c:	0f c0       	rjmp	.+30     	; 0x886c <vfprintf+0x690>
    884e:	ef 14       	cp	r14, r15
    8850:	28 f4       	brcc	.+10     	; 0x885c <vfprintf+0x680>
    8852:	19 2d       	mov	r17, r9
    8854:	1f 0d       	add	r17, r15
    8856:	1e 19       	sub	r17, r14
    8858:	ef 2c       	mov	r14, r15
    885a:	08 c0       	rjmp	.+16     	; 0x886c <vfprintf+0x690>
    885c:	19 2d       	mov	r17, r9
    885e:	06 c0       	rjmp	.+12     	; 0x886c <vfprintf+0x690>
    8860:	80 e2       	ldi	r24, 0x20	; 32
    8862:	90 e0       	ldi	r25, 0x00	; 0
    8864:	b6 01       	movw	r22, r12
    8866:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    886a:	e3 94       	inc	r14
    886c:	ef 14       	cp	r14, r15
    886e:	c0 f3       	brcs	.-16     	; 0x8860 <vfprintf+0x684>
    8870:	04 c0       	rjmp	.+8      	; 0x887a <vfprintf+0x69e>
    8872:	ef 14       	cp	r14, r15
    8874:	10 f4       	brcc	.+4      	; 0x887a <vfprintf+0x69e>
    8876:	fe 18       	sub	r15, r14
    8878:	01 c0       	rjmp	.+2      	; 0x887c <vfprintf+0x6a0>
    887a:	ff 24       	eor	r15, r15
    887c:	a4 fe       	sbrs	r10, 4
    887e:	0f c0       	rjmp	.+30     	; 0x889e <vfprintf+0x6c2>
    8880:	80 e3       	ldi	r24, 0x30	; 48
    8882:	90 e0       	ldi	r25, 0x00	; 0
    8884:	b6 01       	movw	r22, r12
    8886:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    888a:	a2 fe       	sbrs	r10, 2
    888c:	1f c0       	rjmp	.+62     	; 0x88cc <vfprintf+0x6f0>
    888e:	a1 fe       	sbrs	r10, 1
    8890:	03 c0       	rjmp	.+6      	; 0x8898 <vfprintf+0x6bc>
    8892:	88 e5       	ldi	r24, 0x58	; 88
    8894:	90 e0       	ldi	r25, 0x00	; 0
    8896:	10 c0       	rjmp	.+32     	; 0x88b8 <vfprintf+0x6dc>
    8898:	88 e7       	ldi	r24, 0x78	; 120
    889a:	90 e0       	ldi	r25, 0x00	; 0
    889c:	0d c0       	rjmp	.+26     	; 0x88b8 <vfprintf+0x6dc>
    889e:	c5 01       	movw	r24, r10
    88a0:	86 78       	andi	r24, 0x86	; 134
    88a2:	90 70       	andi	r25, 0x00	; 0
    88a4:	00 97       	sbiw	r24, 0x00	; 0
    88a6:	91 f0       	breq	.+36     	; 0x88cc <vfprintf+0x6f0>
    88a8:	a1 fc       	sbrc	r10, 1
    88aa:	02 c0       	rjmp	.+4      	; 0x88b0 <vfprintf+0x6d4>
    88ac:	80 e2       	ldi	r24, 0x20	; 32
    88ae:	01 c0       	rjmp	.+2      	; 0x88b2 <vfprintf+0x6d6>
    88b0:	8b e2       	ldi	r24, 0x2B	; 43
    88b2:	07 fd       	sbrc	r16, 7
    88b4:	8d e2       	ldi	r24, 0x2D	; 45
    88b6:	90 e0       	ldi	r25, 0x00	; 0
    88b8:	b6 01       	movw	r22, r12
    88ba:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    88be:	06 c0       	rjmp	.+12     	; 0x88cc <vfprintf+0x6f0>
    88c0:	80 e3       	ldi	r24, 0x30	; 48
    88c2:	90 e0       	ldi	r25, 0x00	; 0
    88c4:	b6 01       	movw	r22, r12
    88c6:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    88ca:	11 50       	subi	r17, 0x01	; 1
    88cc:	91 16       	cp	r9, r17
    88ce:	c0 f3       	brcs	.-16     	; 0x88c0 <vfprintf+0x6e4>
    88d0:	9a 94       	dec	r9
    88d2:	f1 01       	movw	r30, r2
    88d4:	e9 0d       	add	r30, r9
    88d6:	f1 1d       	adc	r31, r1
    88d8:	80 81       	ld	r24, Z
    88da:	90 e0       	ldi	r25, 0x00	; 0
    88dc:	b6 01       	movw	r22, r12
    88de:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    88e2:	99 20       	and	r9, r9
    88e4:	a9 f7       	brne	.-22     	; 0x88d0 <vfprintf+0x6f4>
    88e6:	06 c0       	rjmp	.+12     	; 0x88f4 <vfprintf+0x718>
    88e8:	80 e2       	ldi	r24, 0x20	; 32
    88ea:	90 e0       	ldi	r25, 0x00	; 0
    88ec:	b6 01       	movw	r22, r12
    88ee:	0e 94 1b 4a 	call	0x9436	; 0x9436 <fputc>
    88f2:	fa 94       	dec	r15
    88f4:	ff 20       	and	r15, r15
    88f6:	c1 f7       	brne	.-16     	; 0x88e8 <vfprintf+0x70c>
    88f8:	95 cc       	rjmp	.-1750   	; 0x8224 <vfprintf+0x48>
    88fa:	f6 01       	movw	r30, r12
    88fc:	26 81       	ldd	r18, Z+6	; 0x06
    88fe:	37 81       	ldd	r19, Z+7	; 0x07
    8900:	02 c0       	rjmp	.+4      	; 0x8906 <vfprintf+0x72a>
    8902:	2f ef       	ldi	r18, 0xFF	; 255
    8904:	3f ef       	ldi	r19, 0xFF	; 255
    8906:	c9 01       	movw	r24, r18
    8908:	63 96       	adiw	r28, 0x13	; 19
    890a:	0f b6       	in	r0, 0x3f	; 63
    890c:	f8 94       	cli
    890e:	de bf       	out	0x3e, r29	; 62
    8910:	0f be       	out	0x3f, r0	; 63
    8912:	cd bf       	out	0x3d, r28	; 61
    8914:	cf 91       	pop	r28
    8916:	df 91       	pop	r29
    8918:	1f 91       	pop	r17
    891a:	0f 91       	pop	r16
    891c:	ff 90       	pop	r15
    891e:	ef 90       	pop	r14
    8920:	df 90       	pop	r13
    8922:	cf 90       	pop	r12
    8924:	bf 90       	pop	r11
    8926:	af 90       	pop	r10
    8928:	9f 90       	pop	r9
    892a:	8f 90       	pop	r8
    892c:	7f 90       	pop	r7
    892e:	6f 90       	pop	r6
    8930:	5f 90       	pop	r5
    8932:	4f 90       	pop	r4
    8934:	3f 90       	pop	r3
    8936:	2f 90       	pop	r2
    8938:	08 95       	ret

0000893a <__subsf3>:
    893a:	50 58       	subi	r21, 0x80	; 128

0000893c <__addsf3>:
    893c:	bb 27       	eor	r27, r27
    893e:	aa 27       	eor	r26, r26
    8940:	0e d0       	rcall	.+28     	; 0x895e <__addsf3x>
    8942:	48 c1       	rjmp	.+656    	; 0x8bd4 <__fp_round>
    8944:	39 d1       	rcall	.+626    	; 0x8bb8 <__fp_pscA>
    8946:	30 f0       	brcs	.+12     	; 0x8954 <__addsf3+0x18>
    8948:	3e d1       	rcall	.+636    	; 0x8bc6 <__fp_pscB>
    894a:	20 f0       	brcs	.+8      	; 0x8954 <__addsf3+0x18>
    894c:	31 f4       	brne	.+12     	; 0x895a <__addsf3+0x1e>
    894e:	9f 3f       	cpi	r25, 0xFF	; 255
    8950:	11 f4       	brne	.+4      	; 0x8956 <__addsf3+0x1a>
    8952:	1e f4       	brtc	.+6      	; 0x895a <__addsf3+0x1e>
    8954:	2e c1       	rjmp	.+604    	; 0x8bb2 <__fp_nan>
    8956:	0e f4       	brtc	.+2      	; 0x895a <__addsf3+0x1e>
    8958:	e0 95       	com	r30
    895a:	e7 fb       	bst	r30, 7
    895c:	24 c1       	rjmp	.+584    	; 0x8ba6 <__fp_inf>

0000895e <__addsf3x>:
    895e:	e9 2f       	mov	r30, r25
    8960:	4a d1       	rcall	.+660    	; 0x8bf6 <__fp_split3>
    8962:	80 f3       	brcs	.-32     	; 0x8944 <__addsf3+0x8>
    8964:	ba 17       	cp	r27, r26
    8966:	62 07       	cpc	r22, r18
    8968:	73 07       	cpc	r23, r19
    896a:	84 07       	cpc	r24, r20
    896c:	95 07       	cpc	r25, r21
    896e:	18 f0       	brcs	.+6      	; 0x8976 <__addsf3x+0x18>
    8970:	71 f4       	brne	.+28     	; 0x898e <__addsf3x+0x30>
    8972:	9e f5       	brtc	.+102    	; 0x89da <__addsf3x+0x7c>
    8974:	62 c1       	rjmp	.+708    	; 0x8c3a <__fp_zero>
    8976:	0e f4       	brtc	.+2      	; 0x897a <__addsf3x+0x1c>
    8978:	e0 95       	com	r30
    897a:	0b 2e       	mov	r0, r27
    897c:	ba 2f       	mov	r27, r26
    897e:	a0 2d       	mov	r26, r0
    8980:	0b 01       	movw	r0, r22
    8982:	b9 01       	movw	r22, r18
    8984:	90 01       	movw	r18, r0
    8986:	0c 01       	movw	r0, r24
    8988:	ca 01       	movw	r24, r20
    898a:	a0 01       	movw	r20, r0
    898c:	11 24       	eor	r1, r1
    898e:	ff 27       	eor	r31, r31
    8990:	59 1b       	sub	r21, r25
    8992:	99 f0       	breq	.+38     	; 0x89ba <__addsf3x+0x5c>
    8994:	59 3f       	cpi	r21, 0xF9	; 249
    8996:	50 f4       	brcc	.+20     	; 0x89ac <__addsf3x+0x4e>
    8998:	50 3e       	cpi	r21, 0xE0	; 224
    899a:	68 f1       	brcs	.+90     	; 0x89f6 <__addsf3x+0x98>
    899c:	1a 16       	cp	r1, r26
    899e:	f0 40       	sbci	r31, 0x00	; 0
    89a0:	a2 2f       	mov	r26, r18
    89a2:	23 2f       	mov	r18, r19
    89a4:	34 2f       	mov	r19, r20
    89a6:	44 27       	eor	r20, r20
    89a8:	58 5f       	subi	r21, 0xF8	; 248
    89aa:	f3 cf       	rjmp	.-26     	; 0x8992 <__addsf3x+0x34>
    89ac:	46 95       	lsr	r20
    89ae:	37 95       	ror	r19
    89b0:	27 95       	ror	r18
    89b2:	a7 95       	ror	r26
    89b4:	f0 40       	sbci	r31, 0x00	; 0
    89b6:	53 95       	inc	r21
    89b8:	c9 f7       	brne	.-14     	; 0x89ac <__addsf3x+0x4e>
    89ba:	7e f4       	brtc	.+30     	; 0x89da <__addsf3x+0x7c>
    89bc:	1f 16       	cp	r1, r31
    89be:	ba 0b       	sbc	r27, r26
    89c0:	62 0b       	sbc	r22, r18
    89c2:	73 0b       	sbc	r23, r19
    89c4:	84 0b       	sbc	r24, r20
    89c6:	ba f0       	brmi	.+46     	; 0x89f6 <__addsf3x+0x98>
    89c8:	91 50       	subi	r25, 0x01	; 1
    89ca:	a1 f0       	breq	.+40     	; 0x89f4 <__addsf3x+0x96>
    89cc:	ff 0f       	add	r31, r31
    89ce:	bb 1f       	adc	r27, r27
    89d0:	66 1f       	adc	r22, r22
    89d2:	77 1f       	adc	r23, r23
    89d4:	88 1f       	adc	r24, r24
    89d6:	c2 f7       	brpl	.-16     	; 0x89c8 <__addsf3x+0x6a>
    89d8:	0e c0       	rjmp	.+28     	; 0x89f6 <__addsf3x+0x98>
    89da:	ba 0f       	add	r27, r26
    89dc:	62 1f       	adc	r22, r18
    89de:	73 1f       	adc	r23, r19
    89e0:	84 1f       	adc	r24, r20
    89e2:	48 f4       	brcc	.+18     	; 0x89f6 <__addsf3x+0x98>
    89e4:	87 95       	ror	r24
    89e6:	77 95       	ror	r23
    89e8:	67 95       	ror	r22
    89ea:	b7 95       	ror	r27
    89ec:	f7 95       	ror	r31
    89ee:	9e 3f       	cpi	r25, 0xFE	; 254
    89f0:	08 f0       	brcs	.+2      	; 0x89f4 <__addsf3x+0x96>
    89f2:	b3 cf       	rjmp	.-154    	; 0x895a <__addsf3+0x1e>
    89f4:	93 95       	inc	r25
    89f6:	88 0f       	add	r24, r24
    89f8:	08 f0       	brcs	.+2      	; 0x89fc <__addsf3x+0x9e>
    89fa:	99 27       	eor	r25, r25
    89fc:	ee 0f       	add	r30, r30
    89fe:	97 95       	ror	r25
    8a00:	87 95       	ror	r24
    8a02:	08 95       	ret

00008a04 <__divsf3>:
    8a04:	0c d0       	rcall	.+24     	; 0x8a1e <__divsf3x>
    8a06:	e6 c0       	rjmp	.+460    	; 0x8bd4 <__fp_round>
    8a08:	de d0       	rcall	.+444    	; 0x8bc6 <__fp_pscB>
    8a0a:	40 f0       	brcs	.+16     	; 0x8a1c <__divsf3+0x18>
    8a0c:	d5 d0       	rcall	.+426    	; 0x8bb8 <__fp_pscA>
    8a0e:	30 f0       	brcs	.+12     	; 0x8a1c <__divsf3+0x18>
    8a10:	21 f4       	brne	.+8      	; 0x8a1a <__divsf3+0x16>
    8a12:	5f 3f       	cpi	r21, 0xFF	; 255
    8a14:	19 f0       	breq	.+6      	; 0x8a1c <__divsf3+0x18>
    8a16:	c7 c0       	rjmp	.+398    	; 0x8ba6 <__fp_inf>
    8a18:	51 11       	cpse	r21, r1
    8a1a:	10 c1       	rjmp	.+544    	; 0x8c3c <__fp_szero>
    8a1c:	ca c0       	rjmp	.+404    	; 0x8bb2 <__fp_nan>

00008a1e <__divsf3x>:
    8a1e:	eb d0       	rcall	.+470    	; 0x8bf6 <__fp_split3>
    8a20:	98 f3       	brcs	.-26     	; 0x8a08 <__divsf3+0x4>

00008a22 <__divsf3_pse>:
    8a22:	99 23       	and	r25, r25
    8a24:	c9 f3       	breq	.-14     	; 0x8a18 <__divsf3+0x14>
    8a26:	55 23       	and	r21, r21
    8a28:	b1 f3       	breq	.-20     	; 0x8a16 <__divsf3+0x12>
    8a2a:	95 1b       	sub	r25, r21
    8a2c:	55 0b       	sbc	r21, r21
    8a2e:	bb 27       	eor	r27, r27
    8a30:	aa 27       	eor	r26, r26
    8a32:	62 17       	cp	r22, r18
    8a34:	73 07       	cpc	r23, r19
    8a36:	84 07       	cpc	r24, r20
    8a38:	38 f0       	brcs	.+14     	; 0x8a48 <__divsf3_pse+0x26>
    8a3a:	9f 5f       	subi	r25, 0xFF	; 255
    8a3c:	5f 4f       	sbci	r21, 0xFF	; 255
    8a3e:	22 0f       	add	r18, r18
    8a40:	33 1f       	adc	r19, r19
    8a42:	44 1f       	adc	r20, r20
    8a44:	aa 1f       	adc	r26, r26
    8a46:	a9 f3       	breq	.-22     	; 0x8a32 <__divsf3_pse+0x10>
    8a48:	33 d0       	rcall	.+102    	; 0x8ab0 <__divsf3_pse+0x8e>
    8a4a:	0e 2e       	mov	r0, r30
    8a4c:	3a f0       	brmi	.+14     	; 0x8a5c <__divsf3_pse+0x3a>
    8a4e:	e0 e8       	ldi	r30, 0x80	; 128
    8a50:	30 d0       	rcall	.+96     	; 0x8ab2 <__divsf3_pse+0x90>
    8a52:	91 50       	subi	r25, 0x01	; 1
    8a54:	50 40       	sbci	r21, 0x00	; 0
    8a56:	e6 95       	lsr	r30
    8a58:	00 1c       	adc	r0, r0
    8a5a:	ca f7       	brpl	.-14     	; 0x8a4e <__divsf3_pse+0x2c>
    8a5c:	29 d0       	rcall	.+82     	; 0x8ab0 <__divsf3_pse+0x8e>
    8a5e:	fe 2f       	mov	r31, r30
    8a60:	27 d0       	rcall	.+78     	; 0x8ab0 <__divsf3_pse+0x8e>
    8a62:	66 0f       	add	r22, r22
    8a64:	77 1f       	adc	r23, r23
    8a66:	88 1f       	adc	r24, r24
    8a68:	bb 1f       	adc	r27, r27
    8a6a:	26 17       	cp	r18, r22
    8a6c:	37 07       	cpc	r19, r23
    8a6e:	48 07       	cpc	r20, r24
    8a70:	ab 07       	cpc	r26, r27
    8a72:	b0 e8       	ldi	r27, 0x80	; 128
    8a74:	09 f0       	breq	.+2      	; 0x8a78 <__divsf3_pse+0x56>
    8a76:	bb 0b       	sbc	r27, r27
    8a78:	80 2d       	mov	r24, r0
    8a7a:	bf 01       	movw	r22, r30
    8a7c:	ff 27       	eor	r31, r31
    8a7e:	93 58       	subi	r25, 0x83	; 131
    8a80:	5f 4f       	sbci	r21, 0xFF	; 255
    8a82:	2a f0       	brmi	.+10     	; 0x8a8e <__divsf3_pse+0x6c>
    8a84:	9e 3f       	cpi	r25, 0xFE	; 254
    8a86:	51 05       	cpc	r21, r1
    8a88:	68 f0       	brcs	.+26     	; 0x8aa4 <__divsf3_pse+0x82>
    8a8a:	8d c0       	rjmp	.+282    	; 0x8ba6 <__fp_inf>
    8a8c:	d7 c0       	rjmp	.+430    	; 0x8c3c <__fp_szero>
    8a8e:	5f 3f       	cpi	r21, 0xFF	; 255
    8a90:	ec f3       	brlt	.-6      	; 0x8a8c <__divsf3_pse+0x6a>
    8a92:	98 3e       	cpi	r25, 0xE8	; 232
    8a94:	dc f3       	brlt	.-10     	; 0x8a8c <__divsf3_pse+0x6a>
    8a96:	86 95       	lsr	r24
    8a98:	77 95       	ror	r23
    8a9a:	67 95       	ror	r22
    8a9c:	b7 95       	ror	r27
    8a9e:	f7 95       	ror	r31
    8aa0:	9f 5f       	subi	r25, 0xFF	; 255
    8aa2:	c9 f7       	brne	.-14     	; 0x8a96 <__divsf3_pse+0x74>
    8aa4:	88 0f       	add	r24, r24
    8aa6:	91 1d       	adc	r25, r1
    8aa8:	96 95       	lsr	r25
    8aaa:	87 95       	ror	r24
    8aac:	97 f9       	bld	r25, 7
    8aae:	08 95       	ret
    8ab0:	e1 e0       	ldi	r30, 0x01	; 1
    8ab2:	66 0f       	add	r22, r22
    8ab4:	77 1f       	adc	r23, r23
    8ab6:	88 1f       	adc	r24, r24
    8ab8:	bb 1f       	adc	r27, r27
    8aba:	62 17       	cp	r22, r18
    8abc:	73 07       	cpc	r23, r19
    8abe:	84 07       	cpc	r24, r20
    8ac0:	ba 07       	cpc	r27, r26
    8ac2:	20 f0       	brcs	.+8      	; 0x8acc <__divsf3_pse+0xaa>
    8ac4:	62 1b       	sub	r22, r18
    8ac6:	73 0b       	sbc	r23, r19
    8ac8:	84 0b       	sbc	r24, r20
    8aca:	ba 0b       	sbc	r27, r26
    8acc:	ee 1f       	adc	r30, r30
    8ace:	88 f7       	brcc	.-30     	; 0x8ab2 <__divsf3_pse+0x90>
    8ad0:	e0 95       	com	r30
    8ad2:	08 95       	ret

00008ad4 <__fixunssfsi>:
    8ad4:	98 d0       	rcall	.+304    	; 0x8c06 <__fp_splitA>
    8ad6:	88 f0       	brcs	.+34     	; 0x8afa <__fixunssfsi+0x26>
    8ad8:	9f 57       	subi	r25, 0x7F	; 127
    8ada:	90 f0       	brcs	.+36     	; 0x8b00 <__fixunssfsi+0x2c>
    8adc:	b9 2f       	mov	r27, r25
    8ade:	99 27       	eor	r25, r25
    8ae0:	b7 51       	subi	r27, 0x17	; 23
    8ae2:	a0 f0       	brcs	.+40     	; 0x8b0c <__fixunssfsi+0x38>
    8ae4:	d1 f0       	breq	.+52     	; 0x8b1a <__fixunssfsi+0x46>
    8ae6:	66 0f       	add	r22, r22
    8ae8:	77 1f       	adc	r23, r23
    8aea:	88 1f       	adc	r24, r24
    8aec:	99 1f       	adc	r25, r25
    8aee:	1a f0       	brmi	.+6      	; 0x8af6 <__fixunssfsi+0x22>
    8af0:	ba 95       	dec	r27
    8af2:	c9 f7       	brne	.-14     	; 0x8ae6 <__fixunssfsi+0x12>
    8af4:	12 c0       	rjmp	.+36     	; 0x8b1a <__fixunssfsi+0x46>
    8af6:	b1 30       	cpi	r27, 0x01	; 1
    8af8:	81 f0       	breq	.+32     	; 0x8b1a <__fixunssfsi+0x46>
    8afa:	9f d0       	rcall	.+318    	; 0x8c3a <__fp_zero>
    8afc:	b1 e0       	ldi	r27, 0x01	; 1
    8afe:	08 95       	ret
    8b00:	9c c0       	rjmp	.+312    	; 0x8c3a <__fp_zero>
    8b02:	67 2f       	mov	r22, r23
    8b04:	78 2f       	mov	r23, r24
    8b06:	88 27       	eor	r24, r24
    8b08:	b8 5f       	subi	r27, 0xF8	; 248
    8b0a:	39 f0       	breq	.+14     	; 0x8b1a <__fixunssfsi+0x46>
    8b0c:	b9 3f       	cpi	r27, 0xF9	; 249
    8b0e:	cc f3       	brlt	.-14     	; 0x8b02 <__fixunssfsi+0x2e>
    8b10:	86 95       	lsr	r24
    8b12:	77 95       	ror	r23
    8b14:	67 95       	ror	r22
    8b16:	b3 95       	inc	r27
    8b18:	d9 f7       	brne	.-10     	; 0x8b10 <__fixunssfsi+0x3c>
    8b1a:	3e f4       	brtc	.+14     	; 0x8b2a <__fixunssfsi+0x56>
    8b1c:	90 95       	com	r25
    8b1e:	80 95       	com	r24
    8b20:	70 95       	com	r23
    8b22:	61 95       	neg	r22
    8b24:	7f 4f       	sbci	r23, 0xFF	; 255
    8b26:	8f 4f       	sbci	r24, 0xFF	; 255
    8b28:	9f 4f       	sbci	r25, 0xFF	; 255
    8b2a:	08 95       	ret

00008b2c <__floatunsisf>:
    8b2c:	e8 94       	clt
    8b2e:	09 c0       	rjmp	.+18     	; 0x8b42 <__floatsisf+0x12>

00008b30 <__floatsisf>:
    8b30:	97 fb       	bst	r25, 7
    8b32:	3e f4       	brtc	.+14     	; 0x8b42 <__floatsisf+0x12>
    8b34:	90 95       	com	r25
    8b36:	80 95       	com	r24
    8b38:	70 95       	com	r23
    8b3a:	61 95       	neg	r22
    8b3c:	7f 4f       	sbci	r23, 0xFF	; 255
    8b3e:	8f 4f       	sbci	r24, 0xFF	; 255
    8b40:	9f 4f       	sbci	r25, 0xFF	; 255
    8b42:	99 23       	and	r25, r25
    8b44:	a9 f0       	breq	.+42     	; 0x8b70 <__floatsisf+0x40>
    8b46:	f9 2f       	mov	r31, r25
    8b48:	96 e9       	ldi	r25, 0x96	; 150
    8b4a:	bb 27       	eor	r27, r27
    8b4c:	93 95       	inc	r25
    8b4e:	f6 95       	lsr	r31
    8b50:	87 95       	ror	r24
    8b52:	77 95       	ror	r23
    8b54:	67 95       	ror	r22
    8b56:	b7 95       	ror	r27
    8b58:	f1 11       	cpse	r31, r1
    8b5a:	f8 cf       	rjmp	.-16     	; 0x8b4c <__floatsisf+0x1c>
    8b5c:	fa f4       	brpl	.+62     	; 0x8b9c <__floatsisf+0x6c>
    8b5e:	bb 0f       	add	r27, r27
    8b60:	11 f4       	brne	.+4      	; 0x8b66 <__floatsisf+0x36>
    8b62:	60 ff       	sbrs	r22, 0
    8b64:	1b c0       	rjmp	.+54     	; 0x8b9c <__floatsisf+0x6c>
    8b66:	6f 5f       	subi	r22, 0xFF	; 255
    8b68:	7f 4f       	sbci	r23, 0xFF	; 255
    8b6a:	8f 4f       	sbci	r24, 0xFF	; 255
    8b6c:	9f 4f       	sbci	r25, 0xFF	; 255
    8b6e:	16 c0       	rjmp	.+44     	; 0x8b9c <__floatsisf+0x6c>
    8b70:	88 23       	and	r24, r24
    8b72:	11 f0       	breq	.+4      	; 0x8b78 <__floatsisf+0x48>
    8b74:	96 e9       	ldi	r25, 0x96	; 150
    8b76:	11 c0       	rjmp	.+34     	; 0x8b9a <__floatsisf+0x6a>
    8b78:	77 23       	and	r23, r23
    8b7a:	21 f0       	breq	.+8      	; 0x8b84 <__floatsisf+0x54>
    8b7c:	9e e8       	ldi	r25, 0x8E	; 142
    8b7e:	87 2f       	mov	r24, r23
    8b80:	76 2f       	mov	r23, r22
    8b82:	05 c0       	rjmp	.+10     	; 0x8b8e <__floatsisf+0x5e>
    8b84:	66 23       	and	r22, r22
    8b86:	71 f0       	breq	.+28     	; 0x8ba4 <__floatsisf+0x74>
    8b88:	96 e8       	ldi	r25, 0x86	; 134
    8b8a:	86 2f       	mov	r24, r22
    8b8c:	70 e0       	ldi	r23, 0x00	; 0
    8b8e:	60 e0       	ldi	r22, 0x00	; 0
    8b90:	2a f0       	brmi	.+10     	; 0x8b9c <__floatsisf+0x6c>
    8b92:	9a 95       	dec	r25
    8b94:	66 0f       	add	r22, r22
    8b96:	77 1f       	adc	r23, r23
    8b98:	88 1f       	adc	r24, r24
    8b9a:	da f7       	brpl	.-10     	; 0x8b92 <__floatsisf+0x62>
    8b9c:	88 0f       	add	r24, r24
    8b9e:	96 95       	lsr	r25
    8ba0:	87 95       	ror	r24
    8ba2:	97 f9       	bld	r25, 7
    8ba4:	08 95       	ret

00008ba6 <__fp_inf>:
    8ba6:	97 f9       	bld	r25, 7
    8ba8:	9f 67       	ori	r25, 0x7F	; 127
    8baa:	80 e8       	ldi	r24, 0x80	; 128
    8bac:	70 e0       	ldi	r23, 0x00	; 0
    8bae:	60 e0       	ldi	r22, 0x00	; 0
    8bb0:	08 95       	ret

00008bb2 <__fp_nan>:
    8bb2:	9f ef       	ldi	r25, 0xFF	; 255
    8bb4:	80 ec       	ldi	r24, 0xC0	; 192
    8bb6:	08 95       	ret

00008bb8 <__fp_pscA>:
    8bb8:	00 24       	eor	r0, r0
    8bba:	0a 94       	dec	r0
    8bbc:	16 16       	cp	r1, r22
    8bbe:	17 06       	cpc	r1, r23
    8bc0:	18 06       	cpc	r1, r24
    8bc2:	09 06       	cpc	r0, r25
    8bc4:	08 95       	ret

00008bc6 <__fp_pscB>:
    8bc6:	00 24       	eor	r0, r0
    8bc8:	0a 94       	dec	r0
    8bca:	12 16       	cp	r1, r18
    8bcc:	13 06       	cpc	r1, r19
    8bce:	14 06       	cpc	r1, r20
    8bd0:	05 06       	cpc	r0, r21
    8bd2:	08 95       	ret

00008bd4 <__fp_round>:
    8bd4:	09 2e       	mov	r0, r25
    8bd6:	03 94       	inc	r0
    8bd8:	00 0c       	add	r0, r0
    8bda:	11 f4       	brne	.+4      	; 0x8be0 <__fp_round+0xc>
    8bdc:	88 23       	and	r24, r24
    8bde:	52 f0       	brmi	.+20     	; 0x8bf4 <__fp_round+0x20>
    8be0:	bb 0f       	add	r27, r27
    8be2:	40 f4       	brcc	.+16     	; 0x8bf4 <__fp_round+0x20>
    8be4:	bf 2b       	or	r27, r31
    8be6:	11 f4       	brne	.+4      	; 0x8bec <__fp_round+0x18>
    8be8:	60 ff       	sbrs	r22, 0
    8bea:	04 c0       	rjmp	.+8      	; 0x8bf4 <__fp_round+0x20>
    8bec:	6f 5f       	subi	r22, 0xFF	; 255
    8bee:	7f 4f       	sbci	r23, 0xFF	; 255
    8bf0:	8f 4f       	sbci	r24, 0xFF	; 255
    8bf2:	9f 4f       	sbci	r25, 0xFF	; 255
    8bf4:	08 95       	ret

00008bf6 <__fp_split3>:
    8bf6:	57 fd       	sbrc	r21, 7
    8bf8:	90 58       	subi	r25, 0x80	; 128
    8bfa:	44 0f       	add	r20, r20
    8bfc:	55 1f       	adc	r21, r21
    8bfe:	59 f0       	breq	.+22     	; 0x8c16 <__fp_splitA+0x10>
    8c00:	5f 3f       	cpi	r21, 0xFF	; 255
    8c02:	71 f0       	breq	.+28     	; 0x8c20 <__fp_splitA+0x1a>
    8c04:	47 95       	ror	r20

00008c06 <__fp_splitA>:
    8c06:	88 0f       	add	r24, r24
    8c08:	97 fb       	bst	r25, 7
    8c0a:	99 1f       	adc	r25, r25
    8c0c:	61 f0       	breq	.+24     	; 0x8c26 <__fp_splitA+0x20>
    8c0e:	9f 3f       	cpi	r25, 0xFF	; 255
    8c10:	79 f0       	breq	.+30     	; 0x8c30 <__fp_splitA+0x2a>
    8c12:	87 95       	ror	r24
    8c14:	08 95       	ret
    8c16:	12 16       	cp	r1, r18
    8c18:	13 06       	cpc	r1, r19
    8c1a:	14 06       	cpc	r1, r20
    8c1c:	55 1f       	adc	r21, r21
    8c1e:	f2 cf       	rjmp	.-28     	; 0x8c04 <__fp_split3+0xe>
    8c20:	46 95       	lsr	r20
    8c22:	f1 df       	rcall	.-30     	; 0x8c06 <__fp_splitA>
    8c24:	08 c0       	rjmp	.+16     	; 0x8c36 <__fp_splitA+0x30>
    8c26:	16 16       	cp	r1, r22
    8c28:	17 06       	cpc	r1, r23
    8c2a:	18 06       	cpc	r1, r24
    8c2c:	99 1f       	adc	r25, r25
    8c2e:	f1 cf       	rjmp	.-30     	; 0x8c12 <__fp_splitA+0xc>
    8c30:	86 95       	lsr	r24
    8c32:	71 05       	cpc	r23, r1
    8c34:	61 05       	cpc	r22, r1
    8c36:	08 94       	sec
    8c38:	08 95       	ret

00008c3a <__fp_zero>:
    8c3a:	e8 94       	clt

00008c3c <__fp_szero>:
    8c3c:	bb 27       	eor	r27, r27
    8c3e:	66 27       	eor	r22, r22
    8c40:	77 27       	eor	r23, r23
    8c42:	cb 01       	movw	r24, r22
    8c44:	97 f9       	bld	r25, 7
    8c46:	08 95       	ret

00008c48 <__gesf2>:
    8c48:	28 d1       	rcall	.+592    	; 0x8e9a <__fp_cmp>
    8c4a:	08 f4       	brcc	.+2      	; 0x8c4e <__gesf2+0x6>
    8c4c:	8f ef       	ldi	r24, 0xFF	; 255
    8c4e:	08 95       	ret
    8c50:	0e f0       	brts	.+2      	; 0x8c54 <__gesf2+0xc>
    8c52:	47 c1       	rjmp	.+654    	; 0x8ee2 <__fp_mpack>
    8c54:	ae cf       	rjmp	.-164    	; 0x8bb2 <__fp_nan>
    8c56:	68 94       	set
    8c58:	a6 cf       	rjmp	.-180    	; 0x8ba6 <__fp_inf>

00008c5a <log>:
    8c5a:	d5 df       	rcall	.-86     	; 0x8c06 <__fp_splitA>
    8c5c:	c8 f3       	brcs	.-14     	; 0x8c50 <__gesf2+0x8>
    8c5e:	99 23       	and	r25, r25
    8c60:	d1 f3       	breq	.-12     	; 0x8c56 <__gesf2+0xe>
    8c62:	c6 f3       	brts	.-16     	; 0x8c54 <__gesf2+0xc>
    8c64:	df 93       	push	r29
    8c66:	cf 93       	push	r28
    8c68:	1f 93       	push	r17
    8c6a:	0f 93       	push	r16
    8c6c:	ff 92       	push	r15
    8c6e:	c9 2f       	mov	r28, r25
    8c70:	dd 27       	eor	r29, r29
    8c72:	88 23       	and	r24, r24
    8c74:	2a f0       	brmi	.+10     	; 0x8c80 <log+0x26>
    8c76:	21 97       	sbiw	r28, 0x01	; 1
    8c78:	66 0f       	add	r22, r22
    8c7a:	77 1f       	adc	r23, r23
    8c7c:	88 1f       	adc	r24, r24
    8c7e:	da f7       	brpl	.-10     	; 0x8c76 <log+0x1c>
    8c80:	20 e0       	ldi	r18, 0x00	; 0
    8c82:	30 e0       	ldi	r19, 0x00	; 0
    8c84:	40 e8       	ldi	r20, 0x80	; 128
    8c86:	5f eb       	ldi	r21, 0xBF	; 191
    8c88:	9f e3       	ldi	r25, 0x3F	; 63
    8c8a:	88 39       	cpi	r24, 0x98	; 152
    8c8c:	20 f0       	brcs	.+8      	; 0x8c96 <log+0x3c>
    8c8e:	80 3e       	cpi	r24, 0xE0	; 224
    8c90:	30 f0       	brcs	.+12     	; 0x8c9e <log+0x44>
    8c92:	21 96       	adiw	r28, 0x01	; 1
    8c94:	8f 77       	andi	r24, 0x7F	; 127
    8c96:	52 de       	rcall	.-860    	; 0x893c <__addsf3>
    8c98:	e8 eb       	ldi	r30, 0xB8	; 184
    8c9a:	f0 e0       	ldi	r31, 0x00	; 0
    8c9c:	03 c0       	rjmp	.+6      	; 0x8ca4 <log+0x4a>
    8c9e:	4e de       	rcall	.-868    	; 0x893c <__addsf3>
    8ca0:	e5 ee       	ldi	r30, 0xE5	; 229
    8ca2:	f0 e0       	ldi	r31, 0x00	; 0
    8ca4:	2c d1       	rcall	.+600    	; 0x8efe <__fp_powser>
    8ca6:	8b 01       	movw	r16, r22
    8ca8:	be 01       	movw	r22, r28
    8caa:	ec 01       	movw	r28, r24
    8cac:	fb 2e       	mov	r15, r27
    8cae:	6f 57       	subi	r22, 0x7F	; 127
    8cb0:	71 09       	sbc	r23, r1
    8cb2:	75 95       	asr	r23
    8cb4:	77 1f       	adc	r23, r23
    8cb6:	88 0b       	sbc	r24, r24
    8cb8:	99 0b       	sbc	r25, r25
    8cba:	3a df       	rcall	.-396    	; 0x8b30 <__floatsisf>
    8cbc:	28 e1       	ldi	r18, 0x18	; 24
    8cbe:	32 e7       	ldi	r19, 0x72	; 114
    8cc0:	41 e3       	ldi	r20, 0x31	; 49
    8cc2:	5f e3       	ldi	r21, 0x3F	; 63
    8cc4:	16 d0       	rcall	.+44     	; 0x8cf2 <__mulsf3x>
    8cc6:	af 2d       	mov	r26, r15
    8cc8:	98 01       	movw	r18, r16
    8cca:	ae 01       	movw	r20, r28
    8ccc:	ff 90       	pop	r15
    8cce:	0f 91       	pop	r16
    8cd0:	1f 91       	pop	r17
    8cd2:	cf 91       	pop	r28
    8cd4:	df 91       	pop	r29
    8cd6:	43 de       	rcall	.-890    	; 0x895e <__addsf3x>
    8cd8:	7d cf       	rjmp	.-262    	; 0x8bd4 <__fp_round>

00008cda <__mulsf3>:
    8cda:	0b d0       	rcall	.+22     	; 0x8cf2 <__mulsf3x>
    8cdc:	7b cf       	rjmp	.-266    	; 0x8bd4 <__fp_round>
    8cde:	6c df       	rcall	.-296    	; 0x8bb8 <__fp_pscA>
    8ce0:	28 f0       	brcs	.+10     	; 0x8cec <__mulsf3+0x12>
    8ce2:	71 df       	rcall	.-286    	; 0x8bc6 <__fp_pscB>
    8ce4:	18 f0       	brcs	.+6      	; 0x8cec <__mulsf3+0x12>
    8ce6:	95 23       	and	r25, r21
    8ce8:	09 f0       	breq	.+2      	; 0x8cec <__mulsf3+0x12>
    8cea:	5d cf       	rjmp	.-326    	; 0x8ba6 <__fp_inf>
    8cec:	62 cf       	rjmp	.-316    	; 0x8bb2 <__fp_nan>
    8cee:	11 24       	eor	r1, r1
    8cf0:	a5 cf       	rjmp	.-182    	; 0x8c3c <__fp_szero>

00008cf2 <__mulsf3x>:
    8cf2:	81 df       	rcall	.-254    	; 0x8bf6 <__fp_split3>
    8cf4:	a0 f3       	brcs	.-24     	; 0x8cde <__mulsf3+0x4>

00008cf6 <__mulsf3_pse>:
    8cf6:	95 9f       	mul	r25, r21
    8cf8:	d1 f3       	breq	.-12     	; 0x8cee <__mulsf3+0x14>
    8cfa:	95 0f       	add	r25, r21
    8cfc:	50 e0       	ldi	r21, 0x00	; 0
    8cfe:	55 1f       	adc	r21, r21
    8d00:	62 9f       	mul	r22, r18
    8d02:	f0 01       	movw	r30, r0
    8d04:	72 9f       	mul	r23, r18
    8d06:	bb 27       	eor	r27, r27
    8d08:	f0 0d       	add	r31, r0
    8d0a:	b1 1d       	adc	r27, r1
    8d0c:	63 9f       	mul	r22, r19
    8d0e:	aa 27       	eor	r26, r26
    8d10:	f0 0d       	add	r31, r0
    8d12:	b1 1d       	adc	r27, r1
    8d14:	aa 1f       	adc	r26, r26
    8d16:	64 9f       	mul	r22, r20
    8d18:	66 27       	eor	r22, r22
    8d1a:	b0 0d       	add	r27, r0
    8d1c:	a1 1d       	adc	r26, r1
    8d1e:	66 1f       	adc	r22, r22
    8d20:	82 9f       	mul	r24, r18
    8d22:	22 27       	eor	r18, r18
    8d24:	b0 0d       	add	r27, r0
    8d26:	a1 1d       	adc	r26, r1
    8d28:	62 1f       	adc	r22, r18
    8d2a:	73 9f       	mul	r23, r19
    8d2c:	b0 0d       	add	r27, r0
    8d2e:	a1 1d       	adc	r26, r1
    8d30:	62 1f       	adc	r22, r18
    8d32:	83 9f       	mul	r24, r19
    8d34:	a0 0d       	add	r26, r0
    8d36:	61 1d       	adc	r22, r1
    8d38:	22 1f       	adc	r18, r18
    8d3a:	74 9f       	mul	r23, r20
    8d3c:	33 27       	eor	r19, r19
    8d3e:	a0 0d       	add	r26, r0
    8d40:	61 1d       	adc	r22, r1
    8d42:	23 1f       	adc	r18, r19
    8d44:	84 9f       	mul	r24, r20
    8d46:	60 0d       	add	r22, r0
    8d48:	21 1d       	adc	r18, r1
    8d4a:	82 2f       	mov	r24, r18
    8d4c:	76 2f       	mov	r23, r22
    8d4e:	6a 2f       	mov	r22, r26
    8d50:	11 24       	eor	r1, r1
    8d52:	9f 57       	subi	r25, 0x7F	; 127
    8d54:	50 40       	sbci	r21, 0x00	; 0
    8d56:	8a f0       	brmi	.+34     	; 0x8d7a <__mulsf3_pse+0x84>
    8d58:	e1 f0       	breq	.+56     	; 0x8d92 <__mulsf3_pse+0x9c>
    8d5a:	88 23       	and	r24, r24
    8d5c:	4a f0       	brmi	.+18     	; 0x8d70 <__mulsf3_pse+0x7a>
    8d5e:	ee 0f       	add	r30, r30
    8d60:	ff 1f       	adc	r31, r31
    8d62:	bb 1f       	adc	r27, r27
    8d64:	66 1f       	adc	r22, r22
    8d66:	77 1f       	adc	r23, r23
    8d68:	88 1f       	adc	r24, r24
    8d6a:	91 50       	subi	r25, 0x01	; 1
    8d6c:	50 40       	sbci	r21, 0x00	; 0
    8d6e:	a9 f7       	brne	.-22     	; 0x8d5a <__mulsf3_pse+0x64>
    8d70:	9e 3f       	cpi	r25, 0xFE	; 254
    8d72:	51 05       	cpc	r21, r1
    8d74:	70 f0       	brcs	.+28     	; 0x8d92 <__mulsf3_pse+0x9c>
    8d76:	17 cf       	rjmp	.-466    	; 0x8ba6 <__fp_inf>
    8d78:	61 cf       	rjmp	.-318    	; 0x8c3c <__fp_szero>
    8d7a:	5f 3f       	cpi	r21, 0xFF	; 255
    8d7c:	ec f3       	brlt	.-6      	; 0x8d78 <__mulsf3_pse+0x82>
    8d7e:	98 3e       	cpi	r25, 0xE8	; 232
    8d80:	dc f3       	brlt	.-10     	; 0x8d78 <__mulsf3_pse+0x82>
    8d82:	86 95       	lsr	r24
    8d84:	77 95       	ror	r23
    8d86:	67 95       	ror	r22
    8d88:	b7 95       	ror	r27
    8d8a:	f7 95       	ror	r31
    8d8c:	e7 95       	ror	r30
    8d8e:	9f 5f       	subi	r25, 0xFF	; 255
    8d90:	c1 f7       	brne	.-16     	; 0x8d82 <__mulsf3_pse+0x8c>
    8d92:	fe 2b       	or	r31, r30
    8d94:	88 0f       	add	r24, r24
    8d96:	91 1d       	adc	r25, r1
    8d98:	96 95       	lsr	r25
    8d9a:	87 95       	ror	r24
    8d9c:	97 f9       	bld	r25, 7
    8d9e:	08 95       	ret

00008da0 <pow>:
    8da0:	fa 01       	movw	r30, r20
    8da2:	ee 0f       	add	r30, r30
    8da4:	ff 1f       	adc	r31, r31
    8da6:	30 96       	adiw	r30, 0x00	; 0
    8da8:	21 05       	cpc	r18, r1
    8daa:	31 05       	cpc	r19, r1
    8dac:	99 f1       	breq	.+102    	; 0x8e14 <pow+0x74>
    8dae:	61 15       	cp	r22, r1
    8db0:	71 05       	cpc	r23, r1
    8db2:	61 f4       	brne	.+24     	; 0x8dcc <pow+0x2c>
    8db4:	80 38       	cpi	r24, 0x80	; 128
    8db6:	bf e3       	ldi	r27, 0x3F	; 63
    8db8:	9b 07       	cpc	r25, r27
    8dba:	49 f1       	breq	.+82     	; 0x8e0e <pow+0x6e>
    8dbc:	68 94       	set
    8dbe:	90 38       	cpi	r25, 0x80	; 128
    8dc0:	81 05       	cpc	r24, r1
    8dc2:	61 f0       	breq	.+24     	; 0x8ddc <pow+0x3c>
    8dc4:	80 38       	cpi	r24, 0x80	; 128
    8dc6:	bf ef       	ldi	r27, 0xFF	; 255
    8dc8:	9b 07       	cpc	r25, r27
    8dca:	41 f0       	breq	.+16     	; 0x8ddc <pow+0x3c>
    8dcc:	99 23       	and	r25, r25
    8dce:	42 f5       	brpl	.+80     	; 0x8e20 <pow+0x80>
    8dd0:	ff 3f       	cpi	r31, 0xFF	; 255
    8dd2:	e1 05       	cpc	r30, r1
    8dd4:	31 05       	cpc	r19, r1
    8dd6:	21 05       	cpc	r18, r1
    8dd8:	11 f1       	breq	.+68     	; 0x8e1e <pow+0x7e>
    8dda:	e8 94       	clt
    8ddc:	08 94       	sec
    8dde:	e7 95       	ror	r30
    8de0:	d9 01       	movw	r26, r18
    8de2:	aa 23       	and	r26, r26
    8de4:	29 f4       	brne	.+10     	; 0x8df0 <pow+0x50>
    8de6:	ab 2f       	mov	r26, r27
    8de8:	be 2f       	mov	r27, r30
    8dea:	f8 5f       	subi	r31, 0xF8	; 248
    8dec:	d0 f3       	brcs	.-12     	; 0x8de2 <pow+0x42>
    8dee:	10 c0       	rjmp	.+32     	; 0x8e10 <pow+0x70>
    8df0:	ff 5f       	subi	r31, 0xFF	; 255
    8df2:	70 f4       	brcc	.+28     	; 0x8e10 <pow+0x70>
    8df4:	a6 95       	lsr	r26
    8df6:	e0 f7       	brcc	.-8      	; 0x8df0 <pow+0x50>
    8df8:	f7 39       	cpi	r31, 0x97	; 151
    8dfa:	50 f0       	brcs	.+20     	; 0x8e10 <pow+0x70>
    8dfc:	19 f0       	breq	.+6      	; 0x8e04 <pow+0x64>
    8dfe:	ff 3a       	cpi	r31, 0xAF	; 175
    8e00:	38 f4       	brcc	.+14     	; 0x8e10 <pow+0x70>
    8e02:	9f 77       	andi	r25, 0x7F	; 127
    8e04:	9f 93       	push	r25
    8e06:	0c d0       	rcall	.+24     	; 0x8e20 <pow+0x80>
    8e08:	0f 90       	pop	r0
    8e0a:	07 fc       	sbrc	r0, 7
    8e0c:	90 58       	subi	r25, 0x80	; 128
    8e0e:	08 95       	ret
    8e10:	3e f0       	brts	.+14     	; 0x8e20 <pow+0x80>
    8e12:	cf ce       	rjmp	.-610    	; 0x8bb2 <__fp_nan>
    8e14:	60 e0       	ldi	r22, 0x00	; 0
    8e16:	70 e0       	ldi	r23, 0x00	; 0
    8e18:	80 e8       	ldi	r24, 0x80	; 128
    8e1a:	9f e3       	ldi	r25, 0x3F	; 63
    8e1c:	08 95       	ret
    8e1e:	4f e7       	ldi	r20, 0x7F	; 127
    8e20:	9f 77       	andi	r25, 0x7F	; 127
    8e22:	5f 93       	push	r21
    8e24:	4f 93       	push	r20
    8e26:	3f 93       	push	r19
    8e28:	2f 93       	push	r18
    8e2a:	17 df       	rcall	.-466    	; 0x8c5a <log>
    8e2c:	2f 91       	pop	r18
    8e2e:	3f 91       	pop	r19
    8e30:	4f 91       	pop	r20
    8e32:	5f 91       	pop	r21
    8e34:	52 df       	rcall	.-348    	; 0x8cda <__mulsf3>
    8e36:	05 c0       	rjmp	.+10     	; 0x8e42 <exp>
    8e38:	19 f4       	brne	.+6      	; 0x8e40 <pow+0xa0>
    8e3a:	0e f0       	brts	.+2      	; 0x8e3e <pow+0x9e>
    8e3c:	b4 ce       	rjmp	.-664    	; 0x8ba6 <__fp_inf>
    8e3e:	fd ce       	rjmp	.-518    	; 0x8c3a <__fp_zero>
    8e40:	b8 ce       	rjmp	.-656    	; 0x8bb2 <__fp_nan>

00008e42 <exp>:
    8e42:	e1 de       	rcall	.-574    	; 0x8c06 <__fp_splitA>
    8e44:	c8 f3       	brcs	.-14     	; 0x8e38 <pow+0x98>
    8e46:	96 38       	cpi	r25, 0x86	; 134
    8e48:	c0 f7       	brcc	.-16     	; 0x8e3a <pow+0x9a>
    8e4a:	07 f8       	bld	r0, 7
    8e4c:	0f 92       	push	r0
    8e4e:	e8 94       	clt
    8e50:	2b e3       	ldi	r18, 0x3B	; 59
    8e52:	3a ea       	ldi	r19, 0xAA	; 170
    8e54:	48 eb       	ldi	r20, 0xB8	; 184
    8e56:	5f e7       	ldi	r21, 0x7F	; 127
    8e58:	4e df       	rcall	.-356    	; 0x8cf6 <__mulsf3_pse>
    8e5a:	0f 92       	push	r0
    8e5c:	0f 92       	push	r0
    8e5e:	0f 92       	push	r0
    8e60:	4d b7       	in	r20, 0x3d	; 61
    8e62:	5e b7       	in	r21, 0x3e	; 62
    8e64:	0f 92       	push	r0
    8e66:	ad d0       	rcall	.+346    	; 0x8fc2 <modf>
    8e68:	e2 e1       	ldi	r30, 0x12	; 18
    8e6a:	f1 e0       	ldi	r31, 0x01	; 1
    8e6c:	48 d0       	rcall	.+144    	; 0x8efe <__fp_powser>
    8e6e:	4f 91       	pop	r20
    8e70:	5f 91       	pop	r21
    8e72:	ef 91       	pop	r30
    8e74:	ff 91       	pop	r31
    8e76:	e5 95       	asr	r30
    8e78:	ee 1f       	adc	r30, r30
    8e7a:	ff 1f       	adc	r31, r31
    8e7c:	49 f0       	breq	.+18     	; 0x8e90 <exp+0x4e>
    8e7e:	fe 57       	subi	r31, 0x7E	; 126
    8e80:	e0 68       	ori	r30, 0x80	; 128
    8e82:	44 27       	eor	r20, r20
    8e84:	ee 0f       	add	r30, r30
    8e86:	44 1f       	adc	r20, r20
    8e88:	fa 95       	dec	r31
    8e8a:	e1 f7       	brne	.-8      	; 0x8e84 <exp+0x42>
    8e8c:	41 95       	neg	r20
    8e8e:	55 0b       	sbc	r21, r21
    8e90:	64 d0       	rcall	.+200    	; 0x8f5a <ldexp>
    8e92:	0f 90       	pop	r0
    8e94:	07 fe       	sbrs	r0, 7
    8e96:	58 c0       	rjmp	.+176    	; 0x8f48 <inverse>
    8e98:	08 95       	ret

00008e9a <__fp_cmp>:
    8e9a:	99 0f       	add	r25, r25
    8e9c:	00 08       	sbc	r0, r0
    8e9e:	55 0f       	add	r21, r21
    8ea0:	aa 0b       	sbc	r26, r26
    8ea2:	e0 e8       	ldi	r30, 0x80	; 128
    8ea4:	fe ef       	ldi	r31, 0xFE	; 254
    8ea6:	16 16       	cp	r1, r22
    8ea8:	17 06       	cpc	r1, r23
    8eaa:	e8 07       	cpc	r30, r24
    8eac:	f9 07       	cpc	r31, r25
    8eae:	c0 f0       	brcs	.+48     	; 0x8ee0 <__fp_cmp+0x46>
    8eb0:	12 16       	cp	r1, r18
    8eb2:	13 06       	cpc	r1, r19
    8eb4:	e4 07       	cpc	r30, r20
    8eb6:	f5 07       	cpc	r31, r21
    8eb8:	98 f0       	brcs	.+38     	; 0x8ee0 <__fp_cmp+0x46>
    8eba:	62 1b       	sub	r22, r18
    8ebc:	73 0b       	sbc	r23, r19
    8ebe:	84 0b       	sbc	r24, r20
    8ec0:	95 0b       	sbc	r25, r21
    8ec2:	39 f4       	brne	.+14     	; 0x8ed2 <__fp_cmp+0x38>
    8ec4:	0a 26       	eor	r0, r26
    8ec6:	61 f0       	breq	.+24     	; 0x8ee0 <__fp_cmp+0x46>
    8ec8:	23 2b       	or	r18, r19
    8eca:	24 2b       	or	r18, r20
    8ecc:	25 2b       	or	r18, r21
    8ece:	21 f4       	brne	.+8      	; 0x8ed8 <__fp_cmp+0x3e>
    8ed0:	08 95       	ret
    8ed2:	0a 26       	eor	r0, r26
    8ed4:	09 f4       	brne	.+2      	; 0x8ed8 <__fp_cmp+0x3e>
    8ed6:	a1 40       	sbci	r26, 0x01	; 1
    8ed8:	a6 95       	lsr	r26
    8eda:	8f ef       	ldi	r24, 0xFF	; 255
    8edc:	81 1d       	adc	r24, r1
    8ede:	81 1d       	adc	r24, r1
    8ee0:	08 95       	ret

00008ee2 <__fp_mpack>:
    8ee2:	9f 3f       	cpi	r25, 0xFF	; 255
    8ee4:	31 f0       	breq	.+12     	; 0x8ef2 <__fp_mpack_finite+0xc>

00008ee6 <__fp_mpack_finite>:
    8ee6:	91 50       	subi	r25, 0x01	; 1
    8ee8:	20 f4       	brcc	.+8      	; 0x8ef2 <__fp_mpack_finite+0xc>
    8eea:	87 95       	ror	r24
    8eec:	77 95       	ror	r23
    8eee:	67 95       	ror	r22
    8ef0:	b7 95       	ror	r27
    8ef2:	88 0f       	add	r24, r24
    8ef4:	91 1d       	adc	r25, r1
    8ef6:	96 95       	lsr	r25
    8ef8:	87 95       	ror	r24
    8efa:	97 f9       	bld	r25, 7
    8efc:	08 95       	ret

00008efe <__fp_powser>:
    8efe:	df 93       	push	r29
    8f00:	cf 93       	push	r28
    8f02:	1f 93       	push	r17
    8f04:	0f 93       	push	r16
    8f06:	ff 92       	push	r15
    8f08:	ef 92       	push	r14
    8f0a:	df 92       	push	r13
    8f0c:	7b 01       	movw	r14, r22
    8f0e:	8c 01       	movw	r16, r24
    8f10:	68 94       	set
    8f12:	05 c0       	rjmp	.+10     	; 0x8f1e <__fp_powser+0x20>
    8f14:	da 2e       	mov	r13, r26
    8f16:	ef 01       	movw	r28, r30
    8f18:	ec de       	rcall	.-552    	; 0x8cf2 <__mulsf3x>
    8f1a:	fe 01       	movw	r30, r28
    8f1c:	e8 94       	clt
    8f1e:	a5 91       	lpm	r26, Z+
    8f20:	25 91       	lpm	r18, Z+
    8f22:	35 91       	lpm	r19, Z+
    8f24:	45 91       	lpm	r20, Z+
    8f26:	55 91       	lpm	r21, Z+
    8f28:	ae f3       	brts	.-22     	; 0x8f14 <__fp_powser+0x16>
    8f2a:	ef 01       	movw	r28, r30
    8f2c:	18 dd       	rcall	.-1488   	; 0x895e <__addsf3x>
    8f2e:	fe 01       	movw	r30, r28
    8f30:	97 01       	movw	r18, r14
    8f32:	a8 01       	movw	r20, r16
    8f34:	da 94       	dec	r13
    8f36:	79 f7       	brne	.-34     	; 0x8f16 <__fp_powser+0x18>
    8f38:	df 90       	pop	r13
    8f3a:	ef 90       	pop	r14
    8f3c:	ff 90       	pop	r15
    8f3e:	0f 91       	pop	r16
    8f40:	1f 91       	pop	r17
    8f42:	cf 91       	pop	r28
    8f44:	df 91       	pop	r29
    8f46:	08 95       	ret

00008f48 <inverse>:
    8f48:	9b 01       	movw	r18, r22
    8f4a:	ac 01       	movw	r20, r24
    8f4c:	60 e0       	ldi	r22, 0x00	; 0
    8f4e:	70 e0       	ldi	r23, 0x00	; 0
    8f50:	80 e8       	ldi	r24, 0x80	; 128
    8f52:	9f e3       	ldi	r25, 0x3F	; 63
    8f54:	57 cd       	rjmp	.-1362   	; 0x8a04 <__divsf3>
    8f56:	27 ce       	rjmp	.-946    	; 0x8ba6 <__fp_inf>
    8f58:	c4 cf       	rjmp	.-120    	; 0x8ee2 <__fp_mpack>

00008f5a <ldexp>:
    8f5a:	55 de       	rcall	.-854    	; 0x8c06 <__fp_splitA>
    8f5c:	e8 f3       	brcs	.-6      	; 0x8f58 <inverse+0x10>
    8f5e:	99 23       	and	r25, r25
    8f60:	d9 f3       	breq	.-10     	; 0x8f58 <inverse+0x10>
    8f62:	94 0f       	add	r25, r20
    8f64:	51 1d       	adc	r21, r1
    8f66:	bb f3       	brvs	.-18     	; 0x8f56 <inverse+0xe>
    8f68:	91 50       	subi	r25, 0x01	; 1
    8f6a:	50 40       	sbci	r21, 0x00	; 0
    8f6c:	94 f0       	brlt	.+36     	; 0x8f92 <ldexp+0x38>
    8f6e:	59 f0       	breq	.+22     	; 0x8f86 <ldexp+0x2c>
    8f70:	88 23       	and	r24, r24
    8f72:	32 f0       	brmi	.+12     	; 0x8f80 <ldexp+0x26>
    8f74:	66 0f       	add	r22, r22
    8f76:	77 1f       	adc	r23, r23
    8f78:	88 1f       	adc	r24, r24
    8f7a:	91 50       	subi	r25, 0x01	; 1
    8f7c:	50 40       	sbci	r21, 0x00	; 0
    8f7e:	c1 f7       	brne	.-16     	; 0x8f70 <ldexp+0x16>
    8f80:	9e 3f       	cpi	r25, 0xFE	; 254
    8f82:	51 05       	cpc	r21, r1
    8f84:	44 f7       	brge	.-48     	; 0x8f56 <inverse+0xe>
    8f86:	88 0f       	add	r24, r24
    8f88:	91 1d       	adc	r25, r1
    8f8a:	96 95       	lsr	r25
    8f8c:	87 95       	ror	r24
    8f8e:	97 f9       	bld	r25, 7
    8f90:	08 95       	ret
    8f92:	5f 3f       	cpi	r21, 0xFF	; 255
    8f94:	ac f0       	brlt	.+42     	; 0x8fc0 <ldexp+0x66>
    8f96:	98 3e       	cpi	r25, 0xE8	; 232
    8f98:	9c f0       	brlt	.+38     	; 0x8fc0 <ldexp+0x66>
    8f9a:	bb 27       	eor	r27, r27
    8f9c:	86 95       	lsr	r24
    8f9e:	77 95       	ror	r23
    8fa0:	67 95       	ror	r22
    8fa2:	b7 95       	ror	r27
    8fa4:	08 f4       	brcc	.+2      	; 0x8fa8 <ldexp+0x4e>
    8fa6:	b1 60       	ori	r27, 0x01	; 1
    8fa8:	93 95       	inc	r25
    8faa:	c1 f7       	brne	.-16     	; 0x8f9c <ldexp+0x42>
    8fac:	bb 0f       	add	r27, r27
    8fae:	58 f7       	brcc	.-42     	; 0x8f86 <ldexp+0x2c>
    8fb0:	11 f4       	brne	.+4      	; 0x8fb6 <ldexp+0x5c>
    8fb2:	60 ff       	sbrs	r22, 0
    8fb4:	e8 cf       	rjmp	.-48     	; 0x8f86 <ldexp+0x2c>
    8fb6:	6f 5f       	subi	r22, 0xFF	; 255
    8fb8:	7f 4f       	sbci	r23, 0xFF	; 255
    8fba:	8f 4f       	sbci	r24, 0xFF	; 255
    8fbc:	9f 4f       	sbci	r25, 0xFF	; 255
    8fbe:	e3 cf       	rjmp	.-58     	; 0x8f86 <ldexp+0x2c>
    8fc0:	3d ce       	rjmp	.-902    	; 0x8c3c <__fp_szero>

00008fc2 <modf>:
    8fc2:	fa 01       	movw	r30, r20
    8fc4:	dc 01       	movw	r26, r24
    8fc6:	aa 0f       	add	r26, r26
    8fc8:	bb 1f       	adc	r27, r27
    8fca:	9b 01       	movw	r18, r22
    8fcc:	ac 01       	movw	r20, r24
    8fce:	bf 57       	subi	r27, 0x7F	; 127
    8fd0:	28 f4       	brcc	.+10     	; 0x8fdc <modf+0x1a>
    8fd2:	22 27       	eor	r18, r18
    8fd4:	33 27       	eor	r19, r19
    8fd6:	44 27       	eor	r20, r20
    8fd8:	50 78       	andi	r21, 0x80	; 128
    8fda:	1f c0       	rjmp	.+62     	; 0x901a <modf+0x58>
    8fdc:	b7 51       	subi	r27, 0x17	; 23
    8fde:	88 f4       	brcc	.+34     	; 0x9002 <modf+0x40>
    8fe0:	ab 2f       	mov	r26, r27
    8fe2:	00 24       	eor	r0, r0
    8fe4:	46 95       	lsr	r20
    8fe6:	37 95       	ror	r19
    8fe8:	27 95       	ror	r18
    8fea:	01 1c       	adc	r0, r1
    8fec:	a3 95       	inc	r26
    8fee:	d2 f3       	brmi	.-12     	; 0x8fe4 <modf+0x22>
    8ff0:	00 20       	and	r0, r0
    8ff2:	69 f0       	breq	.+26     	; 0x900e <modf+0x4c>
    8ff4:	22 0f       	add	r18, r18
    8ff6:	33 1f       	adc	r19, r19
    8ff8:	44 1f       	adc	r20, r20
    8ffa:	b3 95       	inc	r27
    8ffc:	da f3       	brmi	.-10     	; 0x8ff4 <modf+0x32>
    8ffe:	0d d0       	rcall	.+26     	; 0x901a <modf+0x58>
    9000:	9c cc       	rjmp	.-1736   	; 0x893a <__subsf3>
    9002:	61 30       	cpi	r22, 0x01	; 1
    9004:	71 05       	cpc	r23, r1
    9006:	a0 e8       	ldi	r26, 0x80	; 128
    9008:	8a 07       	cpc	r24, r26
    900a:	b9 46       	sbci	r27, 0x69	; 105
    900c:	30 f4       	brcc	.+12     	; 0x901a <modf+0x58>
    900e:	9b 01       	movw	r18, r22
    9010:	ac 01       	movw	r20, r24
    9012:	66 27       	eor	r22, r22
    9014:	77 27       	eor	r23, r23
    9016:	88 27       	eor	r24, r24
    9018:	90 78       	andi	r25, 0x80	; 128
    901a:	30 96       	adiw	r30, 0x00	; 0
    901c:	21 f0       	breq	.+8      	; 0x9026 <modf+0x64>
    901e:	20 83       	st	Z, r18
    9020:	31 83       	std	Z+1, r19	; 0x01
    9022:	42 83       	std	Z+2, r20	; 0x02
    9024:	53 83       	std	Z+3, r21	; 0x03
    9026:	08 95       	ret

00009028 <__mulsi3>:
    9028:	62 9f       	mul	r22, r18
    902a:	d0 01       	movw	r26, r0
    902c:	73 9f       	mul	r23, r19
    902e:	f0 01       	movw	r30, r0
    9030:	82 9f       	mul	r24, r18
    9032:	e0 0d       	add	r30, r0
    9034:	f1 1d       	adc	r31, r1
    9036:	64 9f       	mul	r22, r20
    9038:	e0 0d       	add	r30, r0
    903a:	f1 1d       	adc	r31, r1
    903c:	92 9f       	mul	r25, r18
    903e:	f0 0d       	add	r31, r0
    9040:	83 9f       	mul	r24, r19
    9042:	f0 0d       	add	r31, r0
    9044:	74 9f       	mul	r23, r20
    9046:	f0 0d       	add	r31, r0
    9048:	65 9f       	mul	r22, r21
    904a:	f0 0d       	add	r31, r0
    904c:	99 27       	eor	r25, r25
    904e:	72 9f       	mul	r23, r18
    9050:	b0 0d       	add	r27, r0
    9052:	e1 1d       	adc	r30, r1
    9054:	f9 1f       	adc	r31, r25
    9056:	63 9f       	mul	r22, r19
    9058:	b0 0d       	add	r27, r0
    905a:	e1 1d       	adc	r30, r1
    905c:	f9 1f       	adc	r31, r25
    905e:	bd 01       	movw	r22, r26
    9060:	cf 01       	movw	r24, r30
    9062:	11 24       	eor	r1, r1
    9064:	08 95       	ret

00009066 <__udivmodhi4>:
    9066:	aa 1b       	sub	r26, r26
    9068:	bb 1b       	sub	r27, r27
    906a:	51 e1       	ldi	r21, 0x11	; 17
    906c:	07 c0       	rjmp	.+14     	; 0x907c <__udivmodhi4_ep>

0000906e <__udivmodhi4_loop>:
    906e:	aa 1f       	adc	r26, r26
    9070:	bb 1f       	adc	r27, r27
    9072:	a6 17       	cp	r26, r22
    9074:	b7 07       	cpc	r27, r23
    9076:	10 f0       	brcs	.+4      	; 0x907c <__udivmodhi4_ep>
    9078:	a6 1b       	sub	r26, r22
    907a:	b7 0b       	sbc	r27, r23

0000907c <__udivmodhi4_ep>:
    907c:	88 1f       	adc	r24, r24
    907e:	99 1f       	adc	r25, r25
    9080:	5a 95       	dec	r21
    9082:	a9 f7       	brne	.-22     	; 0x906e <__udivmodhi4_loop>
    9084:	80 95       	com	r24
    9086:	90 95       	com	r25
    9088:	bc 01       	movw	r22, r24
    908a:	cd 01       	movw	r24, r26
    908c:	08 95       	ret

0000908e <__udivmodsi4>:
    908e:	a1 e2       	ldi	r26, 0x21	; 33
    9090:	1a 2e       	mov	r1, r26
    9092:	aa 1b       	sub	r26, r26
    9094:	bb 1b       	sub	r27, r27
    9096:	fd 01       	movw	r30, r26
    9098:	0d c0       	rjmp	.+26     	; 0x90b4 <__udivmodsi4_ep>

0000909a <__udivmodsi4_loop>:
    909a:	aa 1f       	adc	r26, r26
    909c:	bb 1f       	adc	r27, r27
    909e:	ee 1f       	adc	r30, r30
    90a0:	ff 1f       	adc	r31, r31
    90a2:	a2 17       	cp	r26, r18
    90a4:	b3 07       	cpc	r27, r19
    90a6:	e4 07       	cpc	r30, r20
    90a8:	f5 07       	cpc	r31, r21
    90aa:	20 f0       	brcs	.+8      	; 0x90b4 <__udivmodsi4_ep>
    90ac:	a2 1b       	sub	r26, r18
    90ae:	b3 0b       	sbc	r27, r19
    90b0:	e4 0b       	sbc	r30, r20
    90b2:	f5 0b       	sbc	r31, r21

000090b4 <__udivmodsi4_ep>:
    90b4:	66 1f       	adc	r22, r22
    90b6:	77 1f       	adc	r23, r23
    90b8:	88 1f       	adc	r24, r24
    90ba:	99 1f       	adc	r25, r25
    90bc:	1a 94       	dec	r1
    90be:	69 f7       	brne	.-38     	; 0x909a <__udivmodsi4_loop>
    90c0:	60 95       	com	r22
    90c2:	70 95       	com	r23
    90c4:	80 95       	com	r24
    90c6:	90 95       	com	r25
    90c8:	9b 01       	movw	r18, r22
    90ca:	ac 01       	movw	r20, r24
    90cc:	bd 01       	movw	r22, r26
    90ce:	cf 01       	movw	r24, r30
    90d0:	08 95       	ret

000090d2 <__prologue_saves__>:
    90d2:	2f 92       	push	r2
    90d4:	3f 92       	push	r3
    90d6:	4f 92       	push	r4
    90d8:	5f 92       	push	r5
    90da:	6f 92       	push	r6
    90dc:	7f 92       	push	r7
    90de:	8f 92       	push	r8
    90e0:	9f 92       	push	r9
    90e2:	af 92       	push	r10
    90e4:	bf 92       	push	r11
    90e6:	cf 92       	push	r12
    90e8:	df 92       	push	r13
    90ea:	ef 92       	push	r14
    90ec:	ff 92       	push	r15
    90ee:	0f 93       	push	r16
    90f0:	1f 93       	push	r17
    90f2:	cf 93       	push	r28
    90f4:	df 93       	push	r29
    90f6:	cd b7       	in	r28, 0x3d	; 61
    90f8:	de b7       	in	r29, 0x3e	; 62
    90fa:	ca 1b       	sub	r28, r26
    90fc:	db 0b       	sbc	r29, r27
    90fe:	0f b6       	in	r0, 0x3f	; 63
    9100:	f8 94       	cli
    9102:	de bf       	out	0x3e, r29	; 62
    9104:	0f be       	out	0x3f, r0	; 63
    9106:	cd bf       	out	0x3d, r28	; 61
    9108:	09 94       	ijmp

0000910a <__epilogue_restores__>:
    910a:	2a 88       	ldd	r2, Y+18	; 0x12
    910c:	39 88       	ldd	r3, Y+17	; 0x11
    910e:	48 88       	ldd	r4, Y+16	; 0x10
    9110:	5f 84       	ldd	r5, Y+15	; 0x0f
    9112:	6e 84       	ldd	r6, Y+14	; 0x0e
    9114:	7d 84       	ldd	r7, Y+13	; 0x0d
    9116:	8c 84       	ldd	r8, Y+12	; 0x0c
    9118:	9b 84       	ldd	r9, Y+11	; 0x0b
    911a:	aa 84       	ldd	r10, Y+10	; 0x0a
    911c:	b9 84       	ldd	r11, Y+9	; 0x09
    911e:	c8 84       	ldd	r12, Y+8	; 0x08
    9120:	df 80       	ldd	r13, Y+7	; 0x07
    9122:	ee 80       	ldd	r14, Y+6	; 0x06
    9124:	fd 80       	ldd	r15, Y+5	; 0x05
    9126:	0c 81       	ldd	r16, Y+4	; 0x04
    9128:	1b 81       	ldd	r17, Y+3	; 0x03
    912a:	aa 81       	ldd	r26, Y+2	; 0x02
    912c:	b9 81       	ldd	r27, Y+1	; 0x01
    912e:	ce 0f       	add	r28, r30
    9130:	d1 1d       	adc	r29, r1
    9132:	0f b6       	in	r0, 0x3f	; 63
    9134:	f8 94       	cli
    9136:	de bf       	out	0x3e, r29	; 62
    9138:	0f be       	out	0x3f, r0	; 63
    913a:	cd bf       	out	0x3d, r28	; 61
    913c:	ed 01       	movw	r28, r26
    913e:	08 95       	ret

00009140 <__ftoa_engine>:
    9140:	28 30       	cpi	r18, 0x08	; 8
    9142:	08 f0       	brcs	.+2      	; 0x9146 <__ftoa_engine+0x6>
    9144:	27 e0       	ldi	r18, 0x07	; 7
    9146:	33 27       	eor	r19, r19
    9148:	da 01       	movw	r26, r20
    914a:	99 0f       	add	r25, r25
    914c:	31 1d       	adc	r19, r1
    914e:	87 fd       	sbrc	r24, 7
    9150:	91 60       	ori	r25, 0x01	; 1
    9152:	00 96       	adiw	r24, 0x00	; 0
    9154:	61 05       	cpc	r22, r1
    9156:	71 05       	cpc	r23, r1
    9158:	39 f4       	brne	.+14     	; 0x9168 <__ftoa_engine+0x28>
    915a:	32 60       	ori	r19, 0x02	; 2
    915c:	2e 5f       	subi	r18, 0xFE	; 254
    915e:	3d 93       	st	X+, r19
    9160:	30 e3       	ldi	r19, 0x30	; 48
    9162:	2a 95       	dec	r18
    9164:	e1 f7       	brne	.-8      	; 0x915e <__ftoa_engine+0x1e>
    9166:	08 95       	ret
    9168:	9f 3f       	cpi	r25, 0xFF	; 255
    916a:	30 f0       	brcs	.+12     	; 0x9178 <__ftoa_engine+0x38>
    916c:	80 38       	cpi	r24, 0x80	; 128
    916e:	71 05       	cpc	r23, r1
    9170:	61 05       	cpc	r22, r1
    9172:	09 f0       	breq	.+2      	; 0x9176 <__ftoa_engine+0x36>
    9174:	3c 5f       	subi	r19, 0xFC	; 252
    9176:	3c 5f       	subi	r19, 0xFC	; 252
    9178:	3d 93       	st	X+, r19
    917a:	91 30       	cpi	r25, 0x01	; 1
    917c:	08 f0       	brcs	.+2      	; 0x9180 <__ftoa_engine+0x40>
    917e:	80 68       	ori	r24, 0x80	; 128
    9180:	91 1d       	adc	r25, r1
    9182:	df 93       	push	r29
    9184:	cf 93       	push	r28
    9186:	1f 93       	push	r17
    9188:	0f 93       	push	r16
    918a:	ff 92       	push	r15
    918c:	ef 92       	push	r14
    918e:	19 2f       	mov	r17, r25
    9190:	98 7f       	andi	r25, 0xF8	; 248
    9192:	96 95       	lsr	r25
    9194:	e9 2f       	mov	r30, r25
    9196:	96 95       	lsr	r25
    9198:	96 95       	lsr	r25
    919a:	e9 0f       	add	r30, r25
    919c:	ff 27       	eor	r31, r31
    919e:	e1 53       	subi	r30, 0x31	; 49
    91a0:	f6 4f       	sbci	r31, 0xF6	; 246
    91a2:	99 27       	eor	r25, r25
    91a4:	33 27       	eor	r19, r19
    91a6:	ee 24       	eor	r14, r14
    91a8:	ff 24       	eor	r15, r15
    91aa:	a7 01       	movw	r20, r14
    91ac:	e7 01       	movw	r28, r14
    91ae:	05 90       	lpm	r0, Z+
    91b0:	08 94       	sec
    91b2:	07 94       	ror	r0
    91b4:	28 f4       	brcc	.+10     	; 0x91c0 <__ftoa_engine+0x80>
    91b6:	36 0f       	add	r19, r22
    91b8:	e7 1e       	adc	r14, r23
    91ba:	f8 1e       	adc	r15, r24
    91bc:	49 1f       	adc	r20, r25
    91be:	51 1d       	adc	r21, r1
    91c0:	66 0f       	add	r22, r22
    91c2:	77 1f       	adc	r23, r23
    91c4:	88 1f       	adc	r24, r24
    91c6:	99 1f       	adc	r25, r25
    91c8:	06 94       	lsr	r0
    91ca:	a1 f7       	brne	.-24     	; 0x91b4 <__ftoa_engine+0x74>
    91cc:	05 90       	lpm	r0, Z+
    91ce:	07 94       	ror	r0
    91d0:	28 f4       	brcc	.+10     	; 0x91dc <__ftoa_engine+0x9c>
    91d2:	e7 0e       	add	r14, r23
    91d4:	f8 1e       	adc	r15, r24
    91d6:	49 1f       	adc	r20, r25
    91d8:	56 1f       	adc	r21, r22
    91da:	c1 1d       	adc	r28, r1
    91dc:	77 0f       	add	r23, r23
    91de:	88 1f       	adc	r24, r24
    91e0:	99 1f       	adc	r25, r25
    91e2:	66 1f       	adc	r22, r22
    91e4:	06 94       	lsr	r0
    91e6:	a1 f7       	brne	.-24     	; 0x91d0 <__ftoa_engine+0x90>
    91e8:	05 90       	lpm	r0, Z+
    91ea:	07 94       	ror	r0
    91ec:	28 f4       	brcc	.+10     	; 0x91f8 <__ftoa_engine+0xb8>
    91ee:	f8 0e       	add	r15, r24
    91f0:	49 1f       	adc	r20, r25
    91f2:	56 1f       	adc	r21, r22
    91f4:	c7 1f       	adc	r28, r23
    91f6:	d1 1d       	adc	r29, r1
    91f8:	88 0f       	add	r24, r24
    91fa:	99 1f       	adc	r25, r25
    91fc:	66 1f       	adc	r22, r22
    91fe:	77 1f       	adc	r23, r23
    9200:	06 94       	lsr	r0
    9202:	a1 f7       	brne	.-24     	; 0x91ec <__ftoa_engine+0xac>
    9204:	05 90       	lpm	r0, Z+
    9206:	07 94       	ror	r0
    9208:	20 f4       	brcc	.+8      	; 0x9212 <__ftoa_engine+0xd2>
    920a:	49 0f       	add	r20, r25
    920c:	56 1f       	adc	r21, r22
    920e:	c7 1f       	adc	r28, r23
    9210:	d8 1f       	adc	r29, r24
    9212:	99 0f       	add	r25, r25
    9214:	66 1f       	adc	r22, r22
    9216:	77 1f       	adc	r23, r23
    9218:	88 1f       	adc	r24, r24
    921a:	06 94       	lsr	r0
    921c:	a9 f7       	brne	.-22     	; 0x9208 <__ftoa_engine+0xc8>
    921e:	84 91       	lpm	r24, Z+
    9220:	10 95       	com	r17
    9222:	17 70       	andi	r17, 0x07	; 7
    9224:	41 f0       	breq	.+16     	; 0x9236 <__ftoa_engine+0xf6>
    9226:	d6 95       	lsr	r29
    9228:	c7 95       	ror	r28
    922a:	57 95       	ror	r21
    922c:	47 95       	ror	r20
    922e:	f7 94       	ror	r15
    9230:	e7 94       	ror	r14
    9232:	1a 95       	dec	r17
    9234:	c1 f7       	brne	.-16     	; 0x9226 <__ftoa_engine+0xe6>
    9236:	e5 e7       	ldi	r30, 0x75	; 117
    9238:	f9 e0       	ldi	r31, 0x09	; 9
    923a:	68 94       	set
    923c:	15 90       	lpm	r1, Z+
    923e:	15 91       	lpm	r17, Z+
    9240:	35 91       	lpm	r19, Z+
    9242:	65 91       	lpm	r22, Z+
    9244:	95 91       	lpm	r25, Z+
    9246:	05 90       	lpm	r0, Z+
    9248:	7f e2       	ldi	r23, 0x2F	; 47
    924a:	73 95       	inc	r23
    924c:	e1 18       	sub	r14, r1
    924e:	f1 0a       	sbc	r15, r17
    9250:	43 0b       	sbc	r20, r19
    9252:	56 0b       	sbc	r21, r22
    9254:	c9 0b       	sbc	r28, r25
    9256:	d0 09       	sbc	r29, r0
    9258:	c0 f7       	brcc	.-16     	; 0x924a <__ftoa_engine+0x10a>
    925a:	e1 0c       	add	r14, r1
    925c:	f1 1e       	adc	r15, r17
    925e:	43 1f       	adc	r20, r19
    9260:	56 1f       	adc	r21, r22
    9262:	c9 1f       	adc	r28, r25
    9264:	d0 1d       	adc	r29, r0
    9266:	7e f4       	brtc	.+30     	; 0x9286 <__ftoa_engine+0x146>
    9268:	70 33       	cpi	r23, 0x30	; 48
    926a:	11 f4       	brne	.+4      	; 0x9270 <__ftoa_engine+0x130>
    926c:	8a 95       	dec	r24
    926e:	e6 cf       	rjmp	.-52     	; 0x923c <__ftoa_engine+0xfc>
    9270:	e8 94       	clt
    9272:	01 50       	subi	r16, 0x01	; 1
    9274:	30 f0       	brcs	.+12     	; 0x9282 <__ftoa_engine+0x142>
    9276:	08 0f       	add	r16, r24
    9278:	0a f4       	brpl	.+2      	; 0x927c <__ftoa_engine+0x13c>
    927a:	00 27       	eor	r16, r16
    927c:	02 17       	cp	r16, r18
    927e:	08 f4       	brcc	.+2      	; 0x9282 <__ftoa_engine+0x142>
    9280:	20 2f       	mov	r18, r16
    9282:	23 95       	inc	r18
    9284:	02 2f       	mov	r16, r18
    9286:	7a 33       	cpi	r23, 0x3A	; 58
    9288:	28 f0       	brcs	.+10     	; 0x9294 <__ftoa_engine+0x154>
    928a:	79 e3       	ldi	r23, 0x39	; 57
    928c:	7d 93       	st	X+, r23
    928e:	2a 95       	dec	r18
    9290:	e9 f7       	brne	.-6      	; 0x928c <__ftoa_engine+0x14c>
    9292:	10 c0       	rjmp	.+32     	; 0x92b4 <__ftoa_engine+0x174>
    9294:	7d 93       	st	X+, r23
    9296:	2a 95       	dec	r18
    9298:	89 f6       	brne	.-94     	; 0x923c <__ftoa_engine+0xfc>
    929a:	06 94       	lsr	r0
    929c:	97 95       	ror	r25
    929e:	67 95       	ror	r22
    92a0:	37 95       	ror	r19
    92a2:	17 95       	ror	r17
    92a4:	17 94       	ror	r1
    92a6:	e1 18       	sub	r14, r1
    92a8:	f1 0a       	sbc	r15, r17
    92aa:	43 0b       	sbc	r20, r19
    92ac:	56 0b       	sbc	r21, r22
    92ae:	c9 0b       	sbc	r28, r25
    92b0:	d0 09       	sbc	r29, r0
    92b2:	98 f0       	brcs	.+38     	; 0x92da <__ftoa_engine+0x19a>
    92b4:	23 95       	inc	r18
    92b6:	7e 91       	ld	r23, -X
    92b8:	73 95       	inc	r23
    92ba:	7a 33       	cpi	r23, 0x3A	; 58
    92bc:	08 f0       	brcs	.+2      	; 0x92c0 <__ftoa_engine+0x180>
    92be:	70 e3       	ldi	r23, 0x30	; 48
    92c0:	7c 93       	st	X, r23
    92c2:	20 13       	cpse	r18, r16
    92c4:	b8 f7       	brcc	.-18     	; 0x92b4 <__ftoa_engine+0x174>
    92c6:	7e 91       	ld	r23, -X
    92c8:	70 61       	ori	r23, 0x10	; 16
    92ca:	7d 93       	st	X+, r23
    92cc:	30 f0       	brcs	.+12     	; 0x92da <__ftoa_engine+0x19a>
    92ce:	83 95       	inc	r24
    92d0:	71 e3       	ldi	r23, 0x31	; 49
    92d2:	7d 93       	st	X+, r23
    92d4:	70 e3       	ldi	r23, 0x30	; 48
    92d6:	2a 95       	dec	r18
    92d8:	e1 f7       	brne	.-8      	; 0x92d2 <__ftoa_engine+0x192>
    92da:	11 24       	eor	r1, r1
    92dc:	ef 90       	pop	r14
    92de:	ff 90       	pop	r15
    92e0:	0f 91       	pop	r16
    92e2:	1f 91       	pop	r17
    92e4:	cf 91       	pop	r28
    92e6:	df 91       	pop	r29
    92e8:	99 27       	eor	r25, r25
    92ea:	87 fd       	sbrc	r24, 7
    92ec:	90 95       	com	r25
    92ee:	08 95       	ret

000092f0 <strnlen_P>:
    92f0:	fc 01       	movw	r30, r24
    92f2:	05 90       	lpm	r0, Z+
    92f4:	61 50       	subi	r22, 0x01	; 1
    92f6:	70 40       	sbci	r23, 0x00	; 0
    92f8:	01 10       	cpse	r0, r1
    92fa:	d8 f7       	brcc	.-10     	; 0x92f2 <strnlen_P+0x2>
    92fc:	80 95       	com	r24
    92fe:	90 95       	com	r25
    9300:	8e 0f       	add	r24, r30
    9302:	9f 1f       	adc	r25, r31
    9304:	08 95       	ret

00009306 <strnlen>:
    9306:	fc 01       	movw	r30, r24
    9308:	61 50       	subi	r22, 0x01	; 1
    930a:	70 40       	sbci	r23, 0x00	; 0
    930c:	01 90       	ld	r0, Z+
    930e:	01 10       	cpse	r0, r1
    9310:	d8 f7       	brcc	.-10     	; 0x9308 <strnlen+0x2>
    9312:	80 95       	com	r24
    9314:	90 95       	com	r25
    9316:	8e 0f       	add	r24, r30
    9318:	9f 1f       	adc	r25, r31
    931a:	08 95       	ret

0000931c <fdevopen>:
    931c:	0f 93       	push	r16
    931e:	1f 93       	push	r17
    9320:	cf 93       	push	r28
    9322:	df 93       	push	r29
    9324:	8c 01       	movw	r16, r24
    9326:	eb 01       	movw	r28, r22
    9328:	00 97       	sbiw	r24, 0x00	; 0
    932a:	11 f4       	brne	.+4      	; 0x9330 <fdevopen+0x14>
    932c:	20 97       	sbiw	r28, 0x00	; 0
    932e:	c9 f1       	breq	.+114    	; 0x93a2 <fdevopen+0x86>
    9330:	81 e0       	ldi	r24, 0x01	; 1
    9332:	90 e0       	ldi	r25, 0x00	; 0
    9334:	6e e0       	ldi	r22, 0x0E	; 14
    9336:	70 e0       	ldi	r23, 0x00	; 0
    9338:	0e 94 33 4b 	call	0x9666	; 0x9666 <calloc>
    933c:	fc 01       	movw	r30, r24
    933e:	9c 01       	movw	r18, r24
    9340:	00 97       	sbiw	r24, 0x00	; 0
    9342:	89 f1       	breq	.+98     	; 0x93a6 <fdevopen+0x8a>
    9344:	80 e8       	ldi	r24, 0x80	; 128
    9346:	83 83       	std	Z+3, r24	; 0x03
    9348:	20 97       	sbiw	r28, 0x00	; 0
    934a:	71 f0       	breq	.+28     	; 0x9368 <fdevopen+0x4c>
    934c:	d3 87       	std	Z+11, r29	; 0x0b
    934e:	c2 87       	std	Z+10, r28	; 0x0a
    9350:	81 e8       	ldi	r24, 0x81	; 129
    9352:	83 83       	std	Z+3, r24	; 0x03
    9354:	80 91 e5 07 	lds	r24, 0x07E5
    9358:	90 91 e6 07 	lds	r25, 0x07E6
    935c:	00 97       	sbiw	r24, 0x00	; 0
    935e:	21 f4       	brne	.+8      	; 0x9368 <fdevopen+0x4c>
    9360:	f0 93 e6 07 	sts	0x07E6, r31
    9364:	e0 93 e5 07 	sts	0x07E5, r30
    9368:	01 15       	cp	r16, r1
    936a:	11 05       	cpc	r17, r1
    936c:	e1 f0       	breq	.+56     	; 0x93a6 <fdevopen+0x8a>
    936e:	11 87       	std	Z+9, r17	; 0x09
    9370:	00 87       	std	Z+8, r16	; 0x08
    9372:	83 81       	ldd	r24, Z+3	; 0x03
    9374:	82 60       	ori	r24, 0x02	; 2
    9376:	83 83       	std	Z+3, r24	; 0x03
    9378:	80 91 e7 07 	lds	r24, 0x07E7
    937c:	90 91 e8 07 	lds	r25, 0x07E8
    9380:	00 97       	sbiw	r24, 0x00	; 0
    9382:	89 f4       	brne	.+34     	; 0x93a6 <fdevopen+0x8a>
    9384:	f0 93 e8 07 	sts	0x07E8, r31
    9388:	e0 93 e7 07 	sts	0x07E7, r30
    938c:	80 91 e9 07 	lds	r24, 0x07E9
    9390:	90 91 ea 07 	lds	r25, 0x07EA
    9394:	00 97       	sbiw	r24, 0x00	; 0
    9396:	39 f4       	brne	.+14     	; 0x93a6 <fdevopen+0x8a>
    9398:	f0 93 ea 07 	sts	0x07EA, r31
    939c:	e0 93 e9 07 	sts	0x07E9, r30
    93a0:	02 c0       	rjmp	.+4      	; 0x93a6 <fdevopen+0x8a>
    93a2:	20 e0       	ldi	r18, 0x00	; 0
    93a4:	30 e0       	ldi	r19, 0x00	; 0
    93a6:	c9 01       	movw	r24, r18
    93a8:	df 91       	pop	r29
    93aa:	cf 91       	pop	r28
    93ac:	1f 91       	pop	r17
    93ae:	0f 91       	pop	r16
    93b0:	08 95       	ret

000093b2 <fgetc>:
    93b2:	cf 93       	push	r28
    93b4:	df 93       	push	r29
    93b6:	ec 01       	movw	r28, r24
    93b8:	3b 81       	ldd	r19, Y+3	; 0x03
    93ba:	30 ff       	sbrs	r19, 0
    93bc:	36 c0       	rjmp	.+108    	; 0x942a <fgetc+0x78>
    93be:	36 ff       	sbrs	r19, 6
    93c0:	09 c0       	rjmp	.+18     	; 0x93d4 <fgetc+0x22>
    93c2:	3f 7b       	andi	r19, 0xBF	; 191
    93c4:	3b 83       	std	Y+3, r19	; 0x03
    93c6:	8e 81       	ldd	r24, Y+6	; 0x06
    93c8:	9f 81       	ldd	r25, Y+7	; 0x07
    93ca:	01 96       	adiw	r24, 0x01	; 1
    93cc:	9f 83       	std	Y+7, r25	; 0x07
    93ce:	8e 83       	std	Y+6, r24	; 0x06
    93d0:	2a 81       	ldd	r18, Y+2	; 0x02
    93d2:	29 c0       	rjmp	.+82     	; 0x9426 <fgetc+0x74>
    93d4:	32 ff       	sbrs	r19, 2
    93d6:	0f c0       	rjmp	.+30     	; 0x93f6 <fgetc+0x44>
    93d8:	e8 81       	ld	r30, Y
    93da:	f9 81       	ldd	r31, Y+1	; 0x01
    93dc:	80 81       	ld	r24, Z
    93de:	99 27       	eor	r25, r25
    93e0:	87 fd       	sbrc	r24, 7
    93e2:	90 95       	com	r25
    93e4:	00 97       	sbiw	r24, 0x00	; 0
    93e6:	19 f4       	brne	.+6      	; 0x93ee <fgetc+0x3c>
    93e8:	30 62       	ori	r19, 0x20	; 32
    93ea:	3b 83       	std	Y+3, r19	; 0x03
    93ec:	1e c0       	rjmp	.+60     	; 0x942a <fgetc+0x78>
    93ee:	31 96       	adiw	r30, 0x01	; 1
    93f0:	f9 83       	std	Y+1, r31	; 0x01
    93f2:	e8 83       	st	Y, r30
    93f4:	11 c0       	rjmp	.+34     	; 0x9418 <fgetc+0x66>
    93f6:	ea 85       	ldd	r30, Y+10	; 0x0a
    93f8:	fb 85       	ldd	r31, Y+11	; 0x0b
    93fa:	ce 01       	movw	r24, r28
    93fc:	09 95       	icall
    93fe:	97 ff       	sbrs	r25, 7
    9400:	0b c0       	rjmp	.+22     	; 0x9418 <fgetc+0x66>
    9402:	2b 81       	ldd	r18, Y+3	; 0x03
    9404:	3f ef       	ldi	r19, 0xFF	; 255
    9406:	8f 3f       	cpi	r24, 0xFF	; 255
    9408:	93 07       	cpc	r25, r19
    940a:	11 f4       	brne	.+4      	; 0x9410 <fgetc+0x5e>
    940c:	80 e1       	ldi	r24, 0x10	; 16
    940e:	01 c0       	rjmp	.+2      	; 0x9412 <fgetc+0x60>
    9410:	80 e2       	ldi	r24, 0x20	; 32
    9412:	82 2b       	or	r24, r18
    9414:	8b 83       	std	Y+3, r24	; 0x03
    9416:	09 c0       	rjmp	.+18     	; 0x942a <fgetc+0x78>
    9418:	2e 81       	ldd	r18, Y+6	; 0x06
    941a:	3f 81       	ldd	r19, Y+7	; 0x07
    941c:	2f 5f       	subi	r18, 0xFF	; 255
    941e:	3f 4f       	sbci	r19, 0xFF	; 255
    9420:	3f 83       	std	Y+7, r19	; 0x07
    9422:	2e 83       	std	Y+6, r18	; 0x06
    9424:	28 2f       	mov	r18, r24
    9426:	30 e0       	ldi	r19, 0x00	; 0
    9428:	02 c0       	rjmp	.+4      	; 0x942e <fgetc+0x7c>
    942a:	2f ef       	ldi	r18, 0xFF	; 255
    942c:	3f ef       	ldi	r19, 0xFF	; 255
    942e:	c9 01       	movw	r24, r18
    9430:	df 91       	pop	r29
    9432:	cf 91       	pop	r28
    9434:	08 95       	ret

00009436 <fputc>:
    9436:	0f 93       	push	r16
    9438:	1f 93       	push	r17
    943a:	cf 93       	push	r28
    943c:	df 93       	push	r29
    943e:	8c 01       	movw	r16, r24
    9440:	eb 01       	movw	r28, r22
    9442:	8b 81       	ldd	r24, Y+3	; 0x03
    9444:	81 ff       	sbrs	r24, 1
    9446:	1b c0       	rjmp	.+54     	; 0x947e <fputc+0x48>
    9448:	82 ff       	sbrs	r24, 2
    944a:	0d c0       	rjmp	.+26     	; 0x9466 <fputc+0x30>
    944c:	2e 81       	ldd	r18, Y+6	; 0x06
    944e:	3f 81       	ldd	r19, Y+7	; 0x07
    9450:	8c 81       	ldd	r24, Y+4	; 0x04
    9452:	9d 81       	ldd	r25, Y+5	; 0x05
    9454:	28 17       	cp	r18, r24
    9456:	39 07       	cpc	r19, r25
    9458:	64 f4       	brge	.+24     	; 0x9472 <fputc+0x3c>
    945a:	e8 81       	ld	r30, Y
    945c:	f9 81       	ldd	r31, Y+1	; 0x01
    945e:	01 93       	st	Z+, r16
    9460:	f9 83       	std	Y+1, r31	; 0x01
    9462:	e8 83       	st	Y, r30
    9464:	06 c0       	rjmp	.+12     	; 0x9472 <fputc+0x3c>
    9466:	e8 85       	ldd	r30, Y+8	; 0x08
    9468:	f9 85       	ldd	r31, Y+9	; 0x09
    946a:	80 2f       	mov	r24, r16
    946c:	09 95       	icall
    946e:	00 97       	sbiw	r24, 0x00	; 0
    9470:	31 f4       	brne	.+12     	; 0x947e <fputc+0x48>
    9472:	8e 81       	ldd	r24, Y+6	; 0x06
    9474:	9f 81       	ldd	r25, Y+7	; 0x07
    9476:	01 96       	adiw	r24, 0x01	; 1
    9478:	9f 83       	std	Y+7, r25	; 0x07
    947a:	8e 83       	std	Y+6, r24	; 0x06
    947c:	02 c0       	rjmp	.+4      	; 0x9482 <fputc+0x4c>
    947e:	0f ef       	ldi	r16, 0xFF	; 255
    9480:	1f ef       	ldi	r17, 0xFF	; 255
    9482:	c8 01       	movw	r24, r16
    9484:	df 91       	pop	r29
    9486:	cf 91       	pop	r28
    9488:	1f 91       	pop	r17
    948a:	0f 91       	pop	r16
    948c:	08 95       	ret

0000948e <printf>:
    948e:	df 93       	push	r29
    9490:	cf 93       	push	r28
    9492:	cd b7       	in	r28, 0x3d	; 61
    9494:	de b7       	in	r29, 0x3e	; 62
    9496:	fe 01       	movw	r30, r28
    9498:	35 96       	adiw	r30, 0x05	; 5
    949a:	61 91       	ld	r22, Z+
    949c:	71 91       	ld	r23, Z+
    949e:	80 91 e7 07 	lds	r24, 0x07E7
    94a2:	90 91 e8 07 	lds	r25, 0x07E8
    94a6:	af 01       	movw	r20, r30
    94a8:	0e 94 ee 40 	call	0x81dc	; 0x81dc <vfprintf>
    94ac:	cf 91       	pop	r28
    94ae:	df 91       	pop	r29
    94b0:	08 95       	ret

000094b2 <puts>:
    94b2:	ef 92       	push	r14
    94b4:	ff 92       	push	r15
    94b6:	0f 93       	push	r16
    94b8:	1f 93       	push	r17
    94ba:	cf 93       	push	r28
    94bc:	df 93       	push	r29
    94be:	8c 01       	movw	r16, r24
    94c0:	e0 91 e7 07 	lds	r30, 0x07E7
    94c4:	f0 91 e8 07 	lds	r31, 0x07E8
    94c8:	83 81       	ldd	r24, Z+3	; 0x03
    94ca:	81 ff       	sbrs	r24, 1
    94cc:	1f c0       	rjmp	.+62     	; 0x950c <puts+0x5a>
    94ce:	c0 e0       	ldi	r28, 0x00	; 0
    94d0:	d0 e0       	ldi	r29, 0x00	; 0
    94d2:	0a c0       	rjmp	.+20     	; 0x94e8 <puts+0x36>
    94d4:	db 01       	movw	r26, r22
    94d6:	18 96       	adiw	r26, 0x08	; 8
    94d8:	ed 91       	ld	r30, X+
    94da:	fc 91       	ld	r31, X
    94dc:	19 97       	sbiw	r26, 0x09	; 9
    94de:	09 95       	icall
    94e0:	00 97       	sbiw	r24, 0x00	; 0
    94e2:	11 f0       	breq	.+4      	; 0x94e8 <puts+0x36>
    94e4:	cf ef       	ldi	r28, 0xFF	; 255
    94e6:	df ef       	ldi	r29, 0xFF	; 255
    94e8:	f8 01       	movw	r30, r16
    94ea:	81 91       	ld	r24, Z+
    94ec:	8f 01       	movw	r16, r30
    94ee:	60 91 e7 07 	lds	r22, 0x07E7
    94f2:	70 91 e8 07 	lds	r23, 0x07E8
    94f6:	88 23       	and	r24, r24
    94f8:	69 f7       	brne	.-38     	; 0x94d4 <puts+0x22>
    94fa:	db 01       	movw	r26, r22
    94fc:	18 96       	adiw	r26, 0x08	; 8
    94fe:	ed 91       	ld	r30, X+
    9500:	fc 91       	ld	r31, X
    9502:	19 97       	sbiw	r26, 0x09	; 9
    9504:	8a e0       	ldi	r24, 0x0A	; 10
    9506:	09 95       	icall
    9508:	00 97       	sbiw	r24, 0x00	; 0
    950a:	11 f0       	breq	.+4      	; 0x9510 <puts+0x5e>
    950c:	cf ef       	ldi	r28, 0xFF	; 255
    950e:	df ef       	ldi	r29, 0xFF	; 255
    9510:	ce 01       	movw	r24, r28
    9512:	df 91       	pop	r29
    9514:	cf 91       	pop	r28
    9516:	1f 91       	pop	r17
    9518:	0f 91       	pop	r16
    951a:	ff 90       	pop	r15
    951c:	ef 90       	pop	r14
    951e:	08 95       	ret

00009520 <sprintf>:
    9520:	0f 93       	push	r16
    9522:	1f 93       	push	r17
    9524:	df 93       	push	r29
    9526:	cf 93       	push	r28
    9528:	cd b7       	in	r28, 0x3d	; 61
    952a:	de b7       	in	r29, 0x3e	; 62
    952c:	2e 97       	sbiw	r28, 0x0e	; 14
    952e:	0f b6       	in	r0, 0x3f	; 63
    9530:	f8 94       	cli
    9532:	de bf       	out	0x3e, r29	; 62
    9534:	0f be       	out	0x3f, r0	; 63
    9536:	cd bf       	out	0x3d, r28	; 61
    9538:	0d 89       	ldd	r16, Y+21	; 0x15
    953a:	1e 89       	ldd	r17, Y+22	; 0x16
    953c:	86 e0       	ldi	r24, 0x06	; 6
    953e:	8c 83       	std	Y+4, r24	; 0x04
    9540:	1a 83       	std	Y+2, r17	; 0x02
    9542:	09 83       	std	Y+1, r16	; 0x01
    9544:	8f ef       	ldi	r24, 0xFF	; 255
    9546:	9f e7       	ldi	r25, 0x7F	; 127
    9548:	9e 83       	std	Y+6, r25	; 0x06
    954a:	8d 83       	std	Y+5, r24	; 0x05
    954c:	9e 01       	movw	r18, r28
    954e:	27 5e       	subi	r18, 0xE7	; 231
    9550:	3f 4f       	sbci	r19, 0xFF	; 255
    9552:	ce 01       	movw	r24, r28
    9554:	01 96       	adiw	r24, 0x01	; 1
    9556:	6f 89       	ldd	r22, Y+23	; 0x17
    9558:	78 8d       	ldd	r23, Y+24	; 0x18
    955a:	a9 01       	movw	r20, r18
    955c:	0e 94 ee 40 	call	0x81dc	; 0x81dc <vfprintf>
    9560:	ef 81       	ldd	r30, Y+7	; 0x07
    9562:	f8 85       	ldd	r31, Y+8	; 0x08
    9564:	e0 0f       	add	r30, r16
    9566:	f1 1f       	adc	r31, r17
    9568:	10 82       	st	Z, r1
    956a:	2e 96       	adiw	r28, 0x0e	; 14
    956c:	0f b6       	in	r0, 0x3f	; 63
    956e:	f8 94       	cli
    9570:	de bf       	out	0x3e, r29	; 62
    9572:	0f be       	out	0x3f, r0	; 63
    9574:	cd bf       	out	0x3d, r28	; 61
    9576:	cf 91       	pop	r28
    9578:	df 91       	pop	r29
    957a:	1f 91       	pop	r17
    957c:	0f 91       	pop	r16
    957e:	08 95       	ret

00009580 <__ultoa_invert>:
    9580:	fa 01       	movw	r30, r20
    9582:	aa 27       	eor	r26, r26
    9584:	28 30       	cpi	r18, 0x08	; 8
    9586:	51 f1       	breq	.+84     	; 0x95dc <__ultoa_invert+0x5c>
    9588:	20 31       	cpi	r18, 0x10	; 16
    958a:	81 f1       	breq	.+96     	; 0x95ec <__ultoa_invert+0x6c>
    958c:	e8 94       	clt
    958e:	6f 93       	push	r22
    9590:	6e 7f       	andi	r22, 0xFE	; 254
    9592:	6e 5f       	subi	r22, 0xFE	; 254
    9594:	7f 4f       	sbci	r23, 0xFF	; 255
    9596:	8f 4f       	sbci	r24, 0xFF	; 255
    9598:	9f 4f       	sbci	r25, 0xFF	; 255
    959a:	af 4f       	sbci	r26, 0xFF	; 255
    959c:	b1 e0       	ldi	r27, 0x01	; 1
    959e:	3e d0       	rcall	.+124    	; 0x961c <__ultoa_invert+0x9c>
    95a0:	b4 e0       	ldi	r27, 0x04	; 4
    95a2:	3c d0       	rcall	.+120    	; 0x961c <__ultoa_invert+0x9c>
    95a4:	67 0f       	add	r22, r23
    95a6:	78 1f       	adc	r23, r24
    95a8:	89 1f       	adc	r24, r25
    95aa:	9a 1f       	adc	r25, r26
    95ac:	a1 1d       	adc	r26, r1
    95ae:	68 0f       	add	r22, r24
    95b0:	79 1f       	adc	r23, r25
    95b2:	8a 1f       	adc	r24, r26
    95b4:	91 1d       	adc	r25, r1
    95b6:	a1 1d       	adc	r26, r1
    95b8:	6a 0f       	add	r22, r26
    95ba:	71 1d       	adc	r23, r1
    95bc:	81 1d       	adc	r24, r1
    95be:	91 1d       	adc	r25, r1
    95c0:	a1 1d       	adc	r26, r1
    95c2:	20 d0       	rcall	.+64     	; 0x9604 <__ultoa_invert+0x84>
    95c4:	09 f4       	brne	.+2      	; 0x95c8 <__ultoa_invert+0x48>
    95c6:	68 94       	set
    95c8:	3f 91       	pop	r19
    95ca:	2a e0       	ldi	r18, 0x0A	; 10
    95cc:	26 9f       	mul	r18, r22
    95ce:	11 24       	eor	r1, r1
    95d0:	30 19       	sub	r19, r0
    95d2:	30 5d       	subi	r19, 0xD0	; 208
    95d4:	31 93       	st	Z+, r19
    95d6:	de f6       	brtc	.-74     	; 0x958e <__ultoa_invert+0xe>
    95d8:	cf 01       	movw	r24, r30
    95da:	08 95       	ret
    95dc:	46 2f       	mov	r20, r22
    95de:	47 70       	andi	r20, 0x07	; 7
    95e0:	40 5d       	subi	r20, 0xD0	; 208
    95e2:	41 93       	st	Z+, r20
    95e4:	b3 e0       	ldi	r27, 0x03	; 3
    95e6:	0f d0       	rcall	.+30     	; 0x9606 <__ultoa_invert+0x86>
    95e8:	c9 f7       	brne	.-14     	; 0x95dc <__ultoa_invert+0x5c>
    95ea:	f6 cf       	rjmp	.-20     	; 0x95d8 <__ultoa_invert+0x58>
    95ec:	46 2f       	mov	r20, r22
    95ee:	4f 70       	andi	r20, 0x0F	; 15
    95f0:	40 5d       	subi	r20, 0xD0	; 208
    95f2:	4a 33       	cpi	r20, 0x3A	; 58
    95f4:	18 f0       	brcs	.+6      	; 0x95fc <__ultoa_invert+0x7c>
    95f6:	49 5d       	subi	r20, 0xD9	; 217
    95f8:	31 fd       	sbrc	r19, 1
    95fa:	40 52       	subi	r20, 0x20	; 32
    95fc:	41 93       	st	Z+, r20
    95fe:	02 d0       	rcall	.+4      	; 0x9604 <__ultoa_invert+0x84>
    9600:	a9 f7       	brne	.-22     	; 0x95ec <__ultoa_invert+0x6c>
    9602:	ea cf       	rjmp	.-44     	; 0x95d8 <__ultoa_invert+0x58>
    9604:	b4 e0       	ldi	r27, 0x04	; 4
    9606:	a6 95       	lsr	r26
    9608:	97 95       	ror	r25
    960a:	87 95       	ror	r24
    960c:	77 95       	ror	r23
    960e:	67 95       	ror	r22
    9610:	ba 95       	dec	r27
    9612:	c9 f7       	brne	.-14     	; 0x9606 <__ultoa_invert+0x86>
    9614:	00 97       	sbiw	r24, 0x00	; 0
    9616:	61 05       	cpc	r22, r1
    9618:	71 05       	cpc	r23, r1
    961a:	08 95       	ret
    961c:	9b 01       	movw	r18, r22
    961e:	ac 01       	movw	r20, r24
    9620:	0a 2e       	mov	r0, r26
    9622:	06 94       	lsr	r0
    9624:	57 95       	ror	r21
    9626:	47 95       	ror	r20
    9628:	37 95       	ror	r19
    962a:	27 95       	ror	r18
    962c:	ba 95       	dec	r27
    962e:	c9 f7       	brne	.-14     	; 0x9622 <__ultoa_invert+0xa2>
    9630:	62 0f       	add	r22, r18
    9632:	73 1f       	adc	r23, r19
    9634:	84 1f       	adc	r24, r20
    9636:	95 1f       	adc	r25, r21
    9638:	a0 1d       	adc	r26, r0
    963a:	08 95       	ret

0000963c <__eerd_byte_m128>:
    963c:	e1 99       	sbic	0x1c, 1	; 28
    963e:	fe cf       	rjmp	.-4      	; 0x963c <__eerd_byte_m128>
    9640:	9f bb       	out	0x1f, r25	; 31
    9642:	8e bb       	out	0x1e, r24	; 30
    9644:	e0 9a       	sbi	0x1c, 0	; 28
    9646:	99 27       	eor	r25, r25
    9648:	8d b3       	in	r24, 0x1d	; 29
    964a:	08 95       	ret

0000964c <__eewr_byte_m128>:
    964c:	26 2f       	mov	r18, r22

0000964e <__eewr_r18_m128>:
    964e:	e1 99       	sbic	0x1c, 1	; 28
    9650:	fe cf       	rjmp	.-4      	; 0x964e <__eewr_r18_m128>
    9652:	9f bb       	out	0x1f, r25	; 31
    9654:	8e bb       	out	0x1e, r24	; 30
    9656:	2d bb       	out	0x1d, r18	; 29
    9658:	0f b6       	in	r0, 0x3f	; 63
    965a:	f8 94       	cli
    965c:	e2 9a       	sbi	0x1c, 2	; 28
    965e:	e1 9a       	sbi	0x1c, 1	; 28
    9660:	0f be       	out	0x3f, r0	; 63
    9662:	01 96       	adiw	r24, 0x01	; 1
    9664:	08 95       	ret

00009666 <calloc>:
    9666:	ef 92       	push	r14
    9668:	ff 92       	push	r15
    966a:	0f 93       	push	r16
    966c:	1f 93       	push	r17
    966e:	cf 93       	push	r28
    9670:	df 93       	push	r29
    9672:	68 9f       	mul	r22, r24
    9674:	80 01       	movw	r16, r0
    9676:	69 9f       	mul	r22, r25
    9678:	10 0d       	add	r17, r0
    967a:	78 9f       	mul	r23, r24
    967c:	10 0d       	add	r17, r0
    967e:	11 24       	eor	r1, r1
    9680:	c8 01       	movw	r24, r16
    9682:	0e 94 58 4b 	call	0x96b0	; 0x96b0 <malloc>
    9686:	e8 2e       	mov	r14, r24
    9688:	e7 01       	movw	r28, r14
    968a:	7e 01       	movw	r14, r28
    968c:	f9 2e       	mov	r15, r25
    968e:	e7 01       	movw	r28, r14
    9690:	20 97       	sbiw	r28, 0x00	; 0
    9692:	31 f0       	breq	.+12     	; 0x96a0 <calloc+0x3a>
    9694:	8e 2d       	mov	r24, r14
    9696:	60 e0       	ldi	r22, 0x00	; 0
    9698:	70 e0       	ldi	r23, 0x00	; 0
    969a:	a8 01       	movw	r20, r16
    969c:	0e 94 8b 4c 	call	0x9916	; 0x9916 <memset>
    96a0:	ce 01       	movw	r24, r28
    96a2:	df 91       	pop	r29
    96a4:	cf 91       	pop	r28
    96a6:	1f 91       	pop	r17
    96a8:	0f 91       	pop	r16
    96aa:	ff 90       	pop	r15
    96ac:	ef 90       	pop	r14
    96ae:	08 95       	ret

000096b0 <malloc>:
    96b0:	cf 93       	push	r28
    96b2:	df 93       	push	r29
    96b4:	82 30       	cpi	r24, 0x02	; 2
    96b6:	91 05       	cpc	r25, r1
    96b8:	10 f4       	brcc	.+4      	; 0x96be <malloc+0xe>
    96ba:	82 e0       	ldi	r24, 0x02	; 2
    96bc:	90 e0       	ldi	r25, 0x00	; 0
    96be:	e0 91 ed 07 	lds	r30, 0x07ED
    96c2:	f0 91 ee 07 	lds	r31, 0x07EE
    96c6:	40 e0       	ldi	r20, 0x00	; 0
    96c8:	50 e0       	ldi	r21, 0x00	; 0
    96ca:	20 e0       	ldi	r18, 0x00	; 0
    96cc:	30 e0       	ldi	r19, 0x00	; 0
    96ce:	26 c0       	rjmp	.+76     	; 0x971c <malloc+0x6c>
    96d0:	60 81       	ld	r22, Z
    96d2:	71 81       	ldd	r23, Z+1	; 0x01
    96d4:	68 17       	cp	r22, r24
    96d6:	79 07       	cpc	r23, r25
    96d8:	e0 f0       	brcs	.+56     	; 0x9712 <malloc+0x62>
    96da:	68 17       	cp	r22, r24
    96dc:	79 07       	cpc	r23, r25
    96de:	81 f4       	brne	.+32     	; 0x9700 <malloc+0x50>
    96e0:	82 81       	ldd	r24, Z+2	; 0x02
    96e2:	93 81       	ldd	r25, Z+3	; 0x03
    96e4:	21 15       	cp	r18, r1
    96e6:	31 05       	cpc	r19, r1
    96e8:	31 f0       	breq	.+12     	; 0x96f6 <malloc+0x46>
    96ea:	d9 01       	movw	r26, r18
    96ec:	13 96       	adiw	r26, 0x03	; 3
    96ee:	9c 93       	st	X, r25
    96f0:	8e 93       	st	-X, r24
    96f2:	12 97       	sbiw	r26, 0x02	; 2
    96f4:	2b c0       	rjmp	.+86     	; 0x974c <malloc+0x9c>
    96f6:	90 93 ee 07 	sts	0x07EE, r25
    96fa:	80 93 ed 07 	sts	0x07ED, r24
    96fe:	26 c0       	rjmp	.+76     	; 0x974c <malloc+0x9c>
    9700:	41 15       	cp	r20, r1
    9702:	51 05       	cpc	r21, r1
    9704:	19 f0       	breq	.+6      	; 0x970c <malloc+0x5c>
    9706:	64 17       	cp	r22, r20
    9708:	75 07       	cpc	r23, r21
    970a:	18 f4       	brcc	.+6      	; 0x9712 <malloc+0x62>
    970c:	ab 01       	movw	r20, r22
    970e:	e9 01       	movw	r28, r18
    9710:	df 01       	movw	r26, r30
    9712:	9f 01       	movw	r18, r30
    9714:	72 81       	ldd	r23, Z+2	; 0x02
    9716:	63 81       	ldd	r22, Z+3	; 0x03
    9718:	e7 2f       	mov	r30, r23
    971a:	f6 2f       	mov	r31, r22
    971c:	30 97       	sbiw	r30, 0x00	; 0
    971e:	c1 f6       	brne	.-80     	; 0x96d0 <malloc+0x20>
    9720:	41 15       	cp	r20, r1
    9722:	51 05       	cpc	r21, r1
    9724:	01 f1       	breq	.+64     	; 0x9766 <malloc+0xb6>
    9726:	48 1b       	sub	r20, r24
    9728:	59 0b       	sbc	r21, r25
    972a:	44 30       	cpi	r20, 0x04	; 4
    972c:	51 05       	cpc	r21, r1
    972e:	80 f4       	brcc	.+32     	; 0x9750 <malloc+0xa0>
    9730:	12 96       	adiw	r26, 0x02	; 2
    9732:	8d 91       	ld	r24, X+
    9734:	9c 91       	ld	r25, X
    9736:	13 97       	sbiw	r26, 0x03	; 3
    9738:	20 97       	sbiw	r28, 0x00	; 0
    973a:	19 f0       	breq	.+6      	; 0x9742 <malloc+0x92>
    973c:	9b 83       	std	Y+3, r25	; 0x03
    973e:	8a 83       	std	Y+2, r24	; 0x02
    9740:	04 c0       	rjmp	.+8      	; 0x974a <malloc+0x9a>
    9742:	90 93 ee 07 	sts	0x07EE, r25
    9746:	80 93 ed 07 	sts	0x07ED, r24
    974a:	fd 01       	movw	r30, r26
    974c:	32 96       	adiw	r30, 0x02	; 2
    974e:	46 c0       	rjmp	.+140    	; 0x97dc <malloc+0x12c>
    9750:	fd 01       	movw	r30, r26
    9752:	e4 0f       	add	r30, r20
    9754:	f5 1f       	adc	r31, r21
    9756:	81 93       	st	Z+, r24
    9758:	91 93       	st	Z+, r25
    975a:	42 50       	subi	r20, 0x02	; 2
    975c:	50 40       	sbci	r21, 0x00	; 0
    975e:	11 96       	adiw	r26, 0x01	; 1
    9760:	5c 93       	st	X, r21
    9762:	4e 93       	st	-X, r20
    9764:	3b c0       	rjmp	.+118    	; 0x97dc <malloc+0x12c>
    9766:	20 91 eb 07 	lds	r18, 0x07EB
    976a:	30 91 ec 07 	lds	r19, 0x07EC
    976e:	21 15       	cp	r18, r1
    9770:	31 05       	cpc	r19, r1
    9772:	41 f4       	brne	.+16     	; 0x9784 <malloc+0xd4>
    9774:	20 91 d9 02 	lds	r18, 0x02D9
    9778:	30 91 da 02 	lds	r19, 0x02DA
    977c:	30 93 ec 07 	sts	0x07EC, r19
    9780:	20 93 eb 07 	sts	0x07EB, r18
    9784:	20 91 db 02 	lds	r18, 0x02DB
    9788:	30 91 dc 02 	lds	r19, 0x02DC
    978c:	21 15       	cp	r18, r1
    978e:	31 05       	cpc	r19, r1
    9790:	41 f4       	brne	.+16     	; 0x97a2 <malloc+0xf2>
    9792:	2d b7       	in	r18, 0x3d	; 61
    9794:	3e b7       	in	r19, 0x3e	; 62
    9796:	40 91 d7 02 	lds	r20, 0x02D7
    979a:	50 91 d8 02 	lds	r21, 0x02D8
    979e:	24 1b       	sub	r18, r20
    97a0:	35 0b       	sbc	r19, r21
    97a2:	e0 91 eb 07 	lds	r30, 0x07EB
    97a6:	f0 91 ec 07 	lds	r31, 0x07EC
    97aa:	e2 17       	cp	r30, r18
    97ac:	f3 07       	cpc	r31, r19
    97ae:	a0 f4       	brcc	.+40     	; 0x97d8 <malloc+0x128>
    97b0:	2e 1b       	sub	r18, r30
    97b2:	3f 0b       	sbc	r19, r31
    97b4:	28 17       	cp	r18, r24
    97b6:	39 07       	cpc	r19, r25
    97b8:	78 f0       	brcs	.+30     	; 0x97d8 <malloc+0x128>
    97ba:	ac 01       	movw	r20, r24
    97bc:	4e 5f       	subi	r20, 0xFE	; 254
    97be:	5f 4f       	sbci	r21, 0xFF	; 255
    97c0:	24 17       	cp	r18, r20
    97c2:	35 07       	cpc	r19, r21
    97c4:	48 f0       	brcs	.+18     	; 0x97d8 <malloc+0x128>
    97c6:	4e 0f       	add	r20, r30
    97c8:	5f 1f       	adc	r21, r31
    97ca:	50 93 ec 07 	sts	0x07EC, r21
    97ce:	40 93 eb 07 	sts	0x07EB, r20
    97d2:	81 93       	st	Z+, r24
    97d4:	91 93       	st	Z+, r25
    97d6:	02 c0       	rjmp	.+4      	; 0x97dc <malloc+0x12c>
    97d8:	e0 e0       	ldi	r30, 0x00	; 0
    97da:	f0 e0       	ldi	r31, 0x00	; 0
    97dc:	cf 01       	movw	r24, r30
    97de:	df 91       	pop	r29
    97e0:	cf 91       	pop	r28
    97e2:	08 95       	ret

000097e4 <free>:
    97e4:	cf 93       	push	r28
    97e6:	df 93       	push	r29
    97e8:	00 97       	sbiw	r24, 0x00	; 0
    97ea:	09 f4       	brne	.+2      	; 0x97ee <free+0xa>
    97ec:	91 c0       	rjmp	.+290    	; 0x9910 <free+0x12c>
    97ee:	fc 01       	movw	r30, r24
    97f0:	32 97       	sbiw	r30, 0x02	; 2
    97f2:	13 82       	std	Z+3, r1	; 0x03
    97f4:	12 82       	std	Z+2, r1	; 0x02
    97f6:	60 91 ed 07 	lds	r22, 0x07ED
    97fa:	70 91 ee 07 	lds	r23, 0x07EE
    97fe:	61 15       	cp	r22, r1
    9800:	71 05       	cpc	r23, r1
    9802:	81 f4       	brne	.+32     	; 0x9824 <free+0x40>
    9804:	20 81       	ld	r18, Z
    9806:	31 81       	ldd	r19, Z+1	; 0x01
    9808:	28 0f       	add	r18, r24
    980a:	39 1f       	adc	r19, r25
    980c:	80 91 eb 07 	lds	r24, 0x07EB
    9810:	90 91 ec 07 	lds	r25, 0x07EC
    9814:	82 17       	cp	r24, r18
    9816:	93 07       	cpc	r25, r19
    9818:	99 f5       	brne	.+102    	; 0x9880 <free+0x9c>
    981a:	f0 93 ec 07 	sts	0x07EC, r31
    981e:	e0 93 eb 07 	sts	0x07EB, r30
    9822:	76 c0       	rjmp	.+236    	; 0x9910 <free+0x12c>
    9824:	db 01       	movw	r26, r22
    9826:	80 e0       	ldi	r24, 0x00	; 0
    9828:	90 e0       	ldi	r25, 0x00	; 0
    982a:	02 c0       	rjmp	.+4      	; 0x9830 <free+0x4c>
    982c:	cd 01       	movw	r24, r26
    982e:	d9 01       	movw	r26, r18
    9830:	ae 17       	cp	r26, r30
    9832:	bf 07       	cpc	r27, r31
    9834:	48 f4       	brcc	.+18     	; 0x9848 <free+0x64>
    9836:	12 96       	adiw	r26, 0x02	; 2
    9838:	2d 91       	ld	r18, X+
    983a:	3c 91       	ld	r19, X
    983c:	13 97       	sbiw	r26, 0x03	; 3
    983e:	21 15       	cp	r18, r1
    9840:	31 05       	cpc	r19, r1
    9842:	a1 f7       	brne	.-24     	; 0x982c <free+0x48>
    9844:	cd 01       	movw	r24, r26
    9846:	21 c0       	rjmp	.+66     	; 0x988a <free+0xa6>
    9848:	b3 83       	std	Z+3, r27	; 0x03
    984a:	a2 83       	std	Z+2, r26	; 0x02
    984c:	ef 01       	movw	r28, r30
    984e:	49 91       	ld	r20, Y+
    9850:	59 91       	ld	r21, Y+
    9852:	9e 01       	movw	r18, r28
    9854:	24 0f       	add	r18, r20
    9856:	35 1f       	adc	r19, r21
    9858:	a2 17       	cp	r26, r18
    985a:	b3 07       	cpc	r27, r19
    985c:	79 f4       	brne	.+30     	; 0x987c <free+0x98>
    985e:	2d 91       	ld	r18, X+
    9860:	3c 91       	ld	r19, X
    9862:	11 97       	sbiw	r26, 0x01	; 1
    9864:	24 0f       	add	r18, r20
    9866:	35 1f       	adc	r19, r21
    9868:	2e 5f       	subi	r18, 0xFE	; 254
    986a:	3f 4f       	sbci	r19, 0xFF	; 255
    986c:	31 83       	std	Z+1, r19	; 0x01
    986e:	20 83       	st	Z, r18
    9870:	12 96       	adiw	r26, 0x02	; 2
    9872:	2d 91       	ld	r18, X+
    9874:	3c 91       	ld	r19, X
    9876:	13 97       	sbiw	r26, 0x03	; 3
    9878:	33 83       	std	Z+3, r19	; 0x03
    987a:	22 83       	std	Z+2, r18	; 0x02
    987c:	00 97       	sbiw	r24, 0x00	; 0
    987e:	29 f4       	brne	.+10     	; 0x988a <free+0xa6>
    9880:	f0 93 ee 07 	sts	0x07EE, r31
    9884:	e0 93 ed 07 	sts	0x07ED, r30
    9888:	43 c0       	rjmp	.+134    	; 0x9910 <free+0x12c>
    988a:	dc 01       	movw	r26, r24
    988c:	13 96       	adiw	r26, 0x03	; 3
    988e:	fc 93       	st	X, r31
    9890:	ee 93       	st	-X, r30
    9892:	12 97       	sbiw	r26, 0x02	; 2
    9894:	4d 91       	ld	r20, X+
    9896:	5d 91       	ld	r21, X+
    9898:	a4 0f       	add	r26, r20
    989a:	b5 1f       	adc	r27, r21
    989c:	ea 17       	cp	r30, r26
    989e:	fb 07       	cpc	r31, r27
    98a0:	69 f4       	brne	.+26     	; 0x98bc <free+0xd8>
    98a2:	20 81       	ld	r18, Z
    98a4:	31 81       	ldd	r19, Z+1	; 0x01
    98a6:	24 0f       	add	r18, r20
    98a8:	35 1f       	adc	r19, r21
    98aa:	2e 5f       	subi	r18, 0xFE	; 254
    98ac:	3f 4f       	sbci	r19, 0xFF	; 255
    98ae:	ec 01       	movw	r28, r24
    98b0:	39 83       	std	Y+1, r19	; 0x01
    98b2:	28 83       	st	Y, r18
    98b4:	22 81       	ldd	r18, Z+2	; 0x02
    98b6:	33 81       	ldd	r19, Z+3	; 0x03
    98b8:	3b 83       	std	Y+3, r19	; 0x03
    98ba:	2a 83       	std	Y+2, r18	; 0x02
    98bc:	e0 e0       	ldi	r30, 0x00	; 0
    98be:	f0 e0       	ldi	r31, 0x00	; 0
    98c0:	02 c0       	rjmp	.+4      	; 0x98c6 <free+0xe2>
    98c2:	fb 01       	movw	r30, r22
    98c4:	bc 01       	movw	r22, r24
    98c6:	db 01       	movw	r26, r22
    98c8:	12 96       	adiw	r26, 0x02	; 2
    98ca:	8d 91       	ld	r24, X+
    98cc:	9c 91       	ld	r25, X
    98ce:	13 97       	sbiw	r26, 0x03	; 3
    98d0:	00 97       	sbiw	r24, 0x00	; 0
    98d2:	b9 f7       	brne	.-18     	; 0x98c2 <free+0xde>
    98d4:	9b 01       	movw	r18, r22
    98d6:	2e 5f       	subi	r18, 0xFE	; 254
    98d8:	3f 4f       	sbci	r19, 0xFF	; 255
    98da:	8d 91       	ld	r24, X+
    98dc:	9c 91       	ld	r25, X
    98de:	11 97       	sbiw	r26, 0x01	; 1
    98e0:	82 0f       	add	r24, r18
    98e2:	93 1f       	adc	r25, r19
    98e4:	40 91 eb 07 	lds	r20, 0x07EB
    98e8:	50 91 ec 07 	lds	r21, 0x07EC
    98ec:	48 17       	cp	r20, r24
    98ee:	59 07       	cpc	r21, r25
    98f0:	79 f4       	brne	.+30     	; 0x9910 <free+0x12c>
    98f2:	30 97       	sbiw	r30, 0x00	; 0
    98f4:	29 f4       	brne	.+10     	; 0x9900 <free+0x11c>
    98f6:	10 92 ee 07 	sts	0x07EE, r1
    98fa:	10 92 ed 07 	sts	0x07ED, r1
    98fe:	02 c0       	rjmp	.+4      	; 0x9904 <free+0x120>
    9900:	13 82       	std	Z+3, r1	; 0x03
    9902:	12 82       	std	Z+2, r1	; 0x02
    9904:	22 50       	subi	r18, 0x02	; 2
    9906:	30 40       	sbci	r19, 0x00	; 0
    9908:	30 93 ec 07 	sts	0x07EC, r19
    990c:	20 93 eb 07 	sts	0x07EB, r18
    9910:	df 91       	pop	r29
    9912:	cf 91       	pop	r28
    9914:	08 95       	ret

00009916 <memset>:
    9916:	dc 01       	movw	r26, r24
    9918:	01 c0       	rjmp	.+2      	; 0x991c <memset+0x6>
    991a:	6d 93       	st	X+, r22
    991c:	41 50       	subi	r20, 0x01	; 1
    991e:	50 40       	sbci	r21, 0x00	; 0
    9920:	e0 f7       	brcc	.-8      	; 0x991a <memset+0x4>
    9922:	08 95       	ret

00009924 <_exit>:
    9924:	f8 94       	cli

00009926 <__stop_program>:
    9926:	ff cf       	rjmp	.-2      	; 0x9926 <__stop_program>
