void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nF_2 ( V_4 , V_6 , 0x01 ) ;\r\nF_2 ( V_4 , V_7 , 0x01 ) ;\r\n}\r\nvoid F_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nF_4 ( V_4 , V_8 , 0xa1 , 0xff , 0x04 ) ;\r\n}\r\nbool F_5 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_9 ;\r\nif ( V_4 -> V_10 == V_11 ) {\r\n} else {\r\nV_9 = F_6 ( V_4 , V_6 ) ;\r\nif ( V_9 ) {\r\nF_7 ( V_4 ) ;\r\nV_9 = F_8 ( V_4 , V_8 , 0xb6 , 0xff ) ;\r\nreturn V_9 & 0x04 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_9 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_12 , V_13 , V_14 ;\r\nconst T_1 * V_15 ;\r\nfor ( V_12 = 0x81 ; V_12 <= 0x8f ; V_12 ++ )\r\nF_10 ( V_4 , V_8 , V_12 , 0x00 ) ;\r\nif ( V_4 -> V_10 == V_16 || V_4 -> V_10 == V_17 ) {\r\nif ( V_2 -> V_18 -> V_19 >= 0x20 )\r\nV_15 = V_20 ;\r\nelse\r\nV_15 = V_21 ;\r\n} else\r\nV_15 = V_22 ;\r\nV_13 = 0xa0 ;\r\nwhile ( * V_15 != 0xff ) {\r\nF_4 ( V_4 , V_8 , V_13 , 0x00 , * V_15 ) ;\r\nV_13 ++ ;\r\nV_15 ++ ;\r\n}\r\nF_4 ( V_4 , V_8 , 0x8c , 0x00 , 0x01 ) ;\r\nF_4 ( V_4 , V_8 , 0xb7 , 0x00 , 0x00 ) ;\r\nV_14 = 0x04 ;\r\nif ( V_4 -> V_10 == V_16 || V_4 -> V_10 == V_17 )\r\nV_14 |= 0x20 ;\r\nF_4 ( V_4 , V_8 , 0xb6 , 0xff , V_14 ) ;\r\n}\r\nT_2 F_11 ( struct V_3 * V_4 , T_2 V_23 )\r\n{\r\nT_3 V_24 ;\r\nF_12 ( V_4 , 0xf004 , V_23 & 0xffff0000 ) ;\r\nF_12 ( V_4 , 0xf000 , 0x1 ) ;\r\ndo {\r\nV_24 = F_13 ( V_4 , 0xf004 ) & 0xffff0000 ;\r\n} while ( V_24 != ( V_23 & 0xffff0000 ) );\r\nreturn F_13 ( V_4 , 0x10000 + ( V_23 & 0x0000ffff ) ) ;\r\n}\r\nvoid F_14 ( struct V_3 * V_4 , T_2 V_23 , T_2 V_25 )\r\n{\r\nT_3 V_24 ;\r\nF_12 ( V_4 , 0xf004 , V_23 & 0xffff0000 ) ;\r\nF_12 ( V_4 , 0xf000 , 0x1 ) ;\r\ndo {\r\nV_24 = F_13 ( V_4 , 0xf004 ) & 0xffff0000 ;\r\n} while ( V_24 != ( V_23 & 0xffff0000 ) );\r\nF_12 ( V_4 , 0x10000 + ( V_23 & 0x0000ffff ) , V_25 ) ;\r\n}\r\nstatic T_2 F_15 ( struct V_3 * V_4 , T_2 V_26 )\r\n{\r\nT_2 V_24 , V_27 ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000001 | ( V_26 << 3 ) ) ;\r\nV_27 = 0 ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1e6e0070 ) & 0x40 ;\r\nif ( ++ V_27 > V_28 ) {\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn 0xffffffff ;\r\n}\r\n} while ( ! V_24 );\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000003 | ( V_26 << 3 ) ) ;\r\nV_27 = 0 ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1e6e0070 ) & 0x40 ;\r\nif ( ++ V_27 > V_28 ) {\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn 0xffffffff ;\r\n}\r\n} while ( ! V_24 );\r\nV_24 = ( F_11 ( V_4 , 0x1e6e0070 ) & 0x80 ) >> 7 ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn V_24 ;\r\n}\r\nstatic int F_16 ( struct V_3 * V_4 )\r\n{\r\nint V_12 ;\r\nfor ( V_12 = 0 ; V_12 < 8 ; V_12 ++ )\r\nif ( F_15 ( V_4 , V_12 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_17 ( struct V_3 * V_4 , int V_29 )\r\n{\r\nT_2 V_30 , V_31 ;\r\nfor ( V_30 = 0 ; V_30 < V_32 ; V_30 ++ ) {\r\nF_14 ( V_4 , 0x1e6e007c , V_33 [ V_30 ] ) ;\r\nfor ( V_31 = 0 ; V_31 < V_34 ; V_31 ++ ) {\r\nif ( F_16 ( V_4 ) )\r\nbreak;\r\n}\r\nif ( V_31 == V_34 )\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_18 ( struct V_3 * V_4 , int V_29 )\r\n{\r\nT_2 V_35 [ 4 ] , V_36 [ 4 ] , V_37 , V_24 , V_38 ;\r\nV_39:\r\nV_35 [ 0 ] = V_35 [ 1 ] = V_35 [ 2 ] = V_35 [ 3 ] = 0xff ;\r\nV_36 [ 0 ] = V_36 [ 1 ] = V_36 [ 2 ] = V_36 [ 3 ] = 0x0 ;\r\nV_38 = 0 ;\r\nfor ( V_37 = 0 ; V_37 < 100 ; V_37 ++ ) {\r\nF_14 ( V_4 , 0x1e6e0068 , V_37 | ( V_37 << 8 ) | ( V_37 << 16 ) | ( V_37 << 24 ) ) ;\r\nV_24 = F_17 ( V_4 , V_29 ) ;\r\nif ( V_24 != 0 ) {\r\nif ( V_24 & 0x1 ) {\r\nif ( V_35 [ 0 ] > V_37 )\r\nV_35 [ 0 ] = V_37 ;\r\nif ( V_36 [ 0 ] < V_37 )\r\nV_36 [ 0 ] = V_37 ;\r\n}\r\nV_38 ++ ;\r\n} else if ( V_38 >= V_40 )\r\ngoto V_39;\r\n}\r\nif ( V_36 [ 0 ] == 0 || ( V_36 [ 0 ] - V_35 [ 0 ] ) < V_40 )\r\ngoto V_39;\r\nV_37 = V_35 [ 0 ] + ( ( ( V_36 [ 0 ] - V_35 [ 0 ] ) * 7 ) >> 4 ) ;\r\nF_14 ( V_4 , 0x1e6e0068 , V_37 | ( V_37 << 8 ) | ( V_37 << 16 ) | ( V_37 << 24 ) ) ;\r\n}\r\nstatic void F_19 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nT_1 V_41 ;\r\nT_2 V_24 , V_42 , V_12 ;\r\nconst struct V_43 * V_44 ;\r\nV_41 = F_8 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\nif ( ( V_41 & 0x80 ) == 0 ) {\r\nif ( V_4 -> V_10 == V_45 ) {\r\nV_44 = V_46 ;\r\nF_12 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_12 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_12 ( V_4 , 0x10100 , 0xa8 ) ;\r\ndo {\r\n;\r\n} while ( F_13 ( V_4 , 0x10100 ) != 0xa8 );\r\n} else {\r\nif ( V_4 -> V_10 == V_47 || V_4 -> V_10 == 2200 )\r\nV_44 = V_48 ;\r\nelse\r\nV_44 = V_49 ;\r\nF_12 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_12 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_12 ( V_4 , 0x12000 , 0x1688A8A8 ) ;\r\ndo {\r\n;\r\n} while ( F_13 ( V_4 , 0x12000 ) != 0x01 );\r\nF_12 ( V_4 , 0x10000 , 0xfc600309 ) ;\r\ndo {\r\n;\r\n} while ( F_13 ( V_4 , 0x10000 ) != 0x01 );\r\n}\r\nwhile ( V_44 -> V_13 != 0xffff ) {\r\nif ( V_44 -> V_13 == 0xff00 ) {\r\nfor ( V_12 = 0 ; V_12 < 15 ; V_12 ++ )\r\nF_20 ( V_44 -> V_24 ) ;\r\n} else if ( V_44 -> V_13 == 0x4 && V_4 -> V_10 != V_45 ) {\r\nV_24 = V_44 -> V_24 ;\r\nif ( V_4 -> V_50 == V_51 )\r\nV_24 = 0x00000d89 ;\r\nelse if ( V_4 -> V_50 == V_52 )\r\nV_24 = 0x00000c8d ;\r\nV_42 = F_13 ( V_4 , 0x12070 ) ;\r\nV_42 &= 0xc ;\r\nV_42 <<= 2 ;\r\nF_12 ( V_4 , 0x10000 + V_44 -> V_13 , V_24 | V_42 ) ;\r\n} else\r\nF_12 ( V_4 , 0x10000 + V_44 -> V_13 , V_44 -> V_24 ) ;\r\nV_44 ++ ;\r\n}\r\nV_24 = F_13 ( V_4 , 0x10120 ) ;\r\nif ( V_24 == 0x5061 ) {\r\nV_24 = F_13 ( V_4 , 0x10004 ) ;\r\nif ( V_24 & 0x40 )\r\nF_18 ( V_4 , 16 ) ;\r\nelse\r\nF_18 ( V_4 , 32 ) ;\r\n}\r\nswitch ( V_4 -> V_10 ) {\r\ncase V_45 :\r\nV_42 = F_13 ( V_4 , 0x10140 ) ;\r\nF_12 ( V_4 , 0x10140 , V_42 | 0x40 ) ;\r\nbreak;\r\ncase V_53 :\r\ncase V_47 :\r\ncase V_54 :\r\ncase V_55 :\r\nV_42 = F_13 ( V_4 , 0x1200c ) ;\r\nF_12 ( V_4 , 0x1200c , V_42 & 0xfffffffd ) ;\r\nV_42 = F_13 ( V_4 , 0x12040 ) ;\r\nF_12 ( V_4 , 0x12040 , V_42 | 0x40 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\ndo {\r\nV_41 = F_8 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\n} while ( ( V_41 & 0x40 ) == 0 );\r\n}\r\nvoid F_21 ( struct V_1 * V_2 )\r\n{\r\nT_2 V_14 ;\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nF_22 ( V_4 -> V_2 -> V_18 , 0x04 , & V_14 ) ;\r\nV_14 |= 0x3 ;\r\nF_23 ( V_4 -> V_2 -> V_18 , 0x04 , V_14 ) ;\r\nF_1 ( V_2 ) ;\r\nF_3 ( V_2 ) ;\r\nF_7 ( V_4 ) ;\r\nF_9 ( V_2 ) ;\r\nif ( V_4 -> V_10 == V_16 || V_4 -> V_10 == V_17 )\r\nF_24 ( V_2 ) ;\r\nelse\r\nF_19 ( V_2 ) ;\r\nF_25 ( V_2 ) ;\r\n}\r\nstatic int F_26 ( struct V_3 * V_4 , T_2 V_26 )\r\n{\r\nT_2 V_24 , V_27 ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x000000c1 | ( V_26 << 3 ) ) ;\r\nV_27 = 0 ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1e6e0070 ) & 0x3000 ;\r\nif ( V_24 & 0x2000 ) {\r\nreturn 0 ;\r\n}\r\nif ( ++ V_27 > V_56 ) {\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn 0 ;\r\n}\r\n} while ( ! V_24 );\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_27 ( struct V_3 * V_4 , T_2 V_26 )\r\n{\r\nT_2 V_24 , V_27 ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000041 | ( V_26 << 3 ) ) ;\r\nV_27 = 0 ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1e6e0070 ) & 0x1000 ;\r\nif ( ++ V_27 > V_56 ) {\r\nF_14 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn - 1 ;\r\n}\r\n} while ( ! V_24 );\r\nV_24 = F_11 ( V_4 , 0x1e6e0078 ) ;\r\nV_24 = ( V_24 | ( V_24 >> 16 ) ) & 0xffff ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn V_24 ;\r\n}\r\nstatic int F_28 ( struct V_3 * V_4 , T_2 V_26 )\r\n{\r\nT_2 V_24 , V_27 ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x000000c5 | ( V_26 << 3 ) ) ;\r\nV_27 = 0 ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1e6e0070 ) & 0x3000 ;\r\nif ( V_24 & 0x2000 )\r\nreturn 0 ;\r\nif ( ++ V_27 > V_56 ) {\r\nF_14 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn 0 ;\r\n}\r\n} while ( ! V_24 );\r\nF_14 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_29 ( struct V_3 * V_4 , T_2 V_26 )\r\n{\r\nT_2 V_24 , V_27 ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x00000005 | ( V_26 << 3 ) ) ;\r\nV_27 = 0 ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1e6e0070 ) & 0x1000 ;\r\nif ( ++ V_27 > V_56 ) {\r\nF_14 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn - 1 ;\r\n}\r\n} while ( ! V_24 );\r\nV_24 = F_11 ( V_4 , 0x1e6e0078 ) ;\r\nV_24 = ( V_24 | ( V_24 >> 16 ) ) & 0xffff ;\r\nF_14 ( V_4 , 0x1e6e0070 , 0x0 ) ;\r\nreturn V_24 ;\r\n}\r\nstatic int F_30 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_24 ;\r\nint V_12 ;\r\nV_24 = F_29 ( V_4 , 0 ) ;\r\nif ( ( V_24 & 0xff ) && ( V_24 & 0xff00 ) )\r\nreturn 0 ;\r\nfor ( V_12 = 0 ; V_12 < 8 ; V_12 ++ ) {\r\nV_24 = F_27 ( V_4 , V_12 ) ;\r\nif ( ( V_24 & 0xff ) && ( V_24 & 0xff00 ) )\r\nreturn 0 ;\r\n}\r\nif ( ! V_24 )\r\nreturn 3 ;\r\nelse if ( V_24 & 0xff )\r\nreturn 2 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_31 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_24 , V_57 , V_30 , V_31 ;\r\nV_57 = 3 ;\r\nfor ( V_30 = 0 ; V_30 < V_58 ; V_30 ++ ) {\r\nF_14 ( V_4 , 0x1e6e007c , V_59 [ V_30 ] ) ;\r\nfor ( V_31 = 0 ; V_31 < V_60 ; V_31 ++ ) {\r\nif ( ( V_24 = F_30 ( V_4 ) ) != 0 ) {\r\nV_57 &= V_24 ;\r\nif ( ! V_57 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_31 == V_60 )\r\nreturn 0 ;\r\n}\r\nreturn V_57 ;\r\n}\r\nstatic T_2 F_32 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_24 ;\r\nV_24 = F_27 ( V_4 , 0 ) ;\r\nif ( V_24 == 0xffff )\r\nreturn 0 ;\r\nV_24 |= F_29 ( V_4 , 0 ) ;\r\nif ( V_24 == 0xffff )\r\nreturn 0 ;\r\nreturn ~ V_24 & 0xffff ;\r\n}\r\nstatic T_2 F_33 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_24 , V_57 , V_30 , V_31 ;\r\nV_57 = 0xffff ;\r\nfor ( V_30 = 0 ; V_30 < V_58 ; V_30 ++ ) {\r\nF_14 ( V_4 , 0x1e6e007c , V_59 [ V_30 ] ) ;\r\nfor ( V_31 = 0 ; V_31 < V_60 ; V_31 ++ ) {\r\nif ( ( V_24 = F_32 ( V_4 ) ) != 0 ) {\r\nV_57 &= V_24 ;\r\nif ( ! V_57 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_31 == V_60 )\r\nreturn 0 ;\r\n}\r\nreturn V_57 ;\r\n}\r\nstatic T_2 F_34 ( struct V_3 * V_4 )\r\n{\r\nif ( ! F_26 ( V_4 , 0 ) )\r\nreturn 0 ;\r\nif ( ! F_28 ( V_4 , 0 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nstatic T_2 F_35 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_30 , V_31 ;\r\nfor ( V_30 = 0 ; V_30 < V_58 ; V_30 ++ ) {\r\nF_14 ( V_4 , 0x1e6e007c , V_59 [ V_30 ] ) ;\r\nfor ( V_31 = 0 ; V_31 < 2 ; V_31 ++ ) {\r\nif ( F_34 ( V_4 ) )\r\nbreak;\r\n}\r\nif ( V_31 == 2 )\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic bool F_36 ( struct V_3 * V_4 , struct V_61 * V_62 )\r\n{\r\nT_2 V_63 [ 2 ] , V_64 [ 16 ] , V_65 [ 16 ] , V_37 , V_24 , V_66 , V_67 , V_38 , V_68 = 0 ;\r\nbool V_69 = false ;\r\nV_70:\r\nfor ( V_66 = 0 ; V_66 < 16 ; V_66 ++ ) {\r\nV_64 [ V_66 ] = 0xff ;\r\nV_65 [ V_66 ] = 0x0 ;\r\n}\r\nV_38 = 0 ;\r\nfor ( V_37 = 0 ; V_37 < 76 ; V_37 ++ ) {\r\nF_14 ( V_4 , 0x1E6E0068 , 0x00001400 | ( V_37 << 16 ) | ( V_37 << 24 ) ) ;\r\nF_14 ( V_4 , 0x1E6E0074 , V_71 ) ;\r\nV_24 = F_33 ( V_4 ) ;\r\nif ( V_24 != 0 ) {\r\nV_67 = 0x00010001 ;\r\nfor ( V_66 = 0 ; V_66 < 16 ; V_66 ++ ) {\r\nif ( V_24 & V_67 ) {\r\nif ( V_64 [ V_66 ] > V_37 ) {\r\nV_64 [ V_66 ] = V_37 ;\r\n}\r\nif ( V_65 [ V_66 ] < V_37 ) {\r\nV_65 [ V_66 ] = V_37 ;\r\n}\r\n}\r\nV_67 <<= 1 ;\r\n}\r\nV_38 ++ ;\r\n} else if ( V_38 >= V_72 ) {\r\nbreak;\r\n}\r\n}\r\nV_63 [ 0 ] = 0x0 ;\r\nV_38 = 0 ;\r\nfor ( V_66 = 0 ; V_66 < 16 ; V_66 ++ ) {\r\nif ( ( V_65 [ V_66 ] > V_64 [ V_66 ] ) && ( ( V_65 [ V_66 ] - V_64 [ V_66 ] ) >= V_72 ) ) {\r\nV_63 [ 0 ] += V_64 [ V_66 ] ;\r\nV_38 ++ ;\r\n}\r\n}\r\nif ( V_68 ++ > 10 )\r\ngoto V_73;\r\nif ( V_38 != 16 ) {\r\ngoto V_70;\r\n}\r\nV_69 = true ;\r\nV_73:\r\nV_63 [ 0 ] = V_63 [ 0 ] >> 4 ;\r\nV_63 [ 1 ] = V_63 [ 0 ] ;\r\nV_24 = 0 ;\r\nfor ( V_66 = 0 ; V_66 < 8 ; V_66 ++ ) {\r\nV_24 >>= 3 ;\r\nif ( ( V_65 [ V_66 ] > V_64 [ V_66 ] ) && ( ( V_65 [ V_66 ] - V_64 [ V_66 ] ) >= V_72 ) ) {\r\nV_37 = V_64 [ V_66 ] ;\r\nif ( V_63 [ 0 ] >= V_37 ) {\r\nV_37 = ( ( V_63 [ 0 ] - V_37 ) * 19 ) >> 5 ;\r\nif ( V_37 > 3 ) {\r\nV_37 = 3 ;\r\n}\r\n} else {\r\nV_37 = ( ( V_37 - V_63 [ 0 ] ) * 19 ) >> 5 ;\r\nif ( V_37 > 4 ) {\r\nV_37 = 4 ;\r\n}\r\nV_37 = ( 8 - V_37 ) & 0x7 ;\r\n}\r\nV_24 |= V_37 << 21 ;\r\n}\r\n}\r\nF_14 ( V_4 , 0x1E6E0080 , V_24 ) ;\r\nV_24 = 0 ;\r\nfor ( V_66 = 8 ; V_66 < 16 ; V_66 ++ ) {\r\nV_24 >>= 3 ;\r\nif ( ( V_65 [ V_66 ] > V_64 [ V_66 ] ) && ( ( V_65 [ V_66 ] - V_64 [ V_66 ] ) >= V_72 ) ) {\r\nV_37 = V_64 [ V_66 ] ;\r\nif ( V_63 [ 1 ] >= V_37 ) {\r\nV_37 = ( ( V_63 [ 1 ] - V_37 ) * 19 ) >> 5 ;\r\nif ( V_37 > 3 ) {\r\nV_37 = 3 ;\r\n} else {\r\nV_37 = ( V_37 - 1 ) & 0x7 ;\r\n}\r\n} else {\r\nV_37 = ( ( V_37 - V_63 [ 1 ] ) * 19 ) >> 5 ;\r\nV_37 += 1 ;\r\nif ( V_37 > 4 ) {\r\nV_37 = 4 ;\r\n}\r\nV_37 = ( 8 - V_37 ) & 0x7 ;\r\n}\r\nV_24 |= V_37 << 21 ;\r\n}\r\n}\r\nF_14 ( V_4 , 0x1E6E0084 , V_24 ) ;\r\nreturn V_69 ;\r\n}\r\nstatic void F_37 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_37 , V_74 , V_75 ;\r\nT_2 V_76 , V_77 , V_38 [ 2 ] , V_78 ;\r\nT_2 V_79 , V_80 , V_81 , V_82 ;\r\nT_4 V_83 [ 32 ] [ 2 ] [ 2 ] ;\r\nchar V_84 [ 2 ] [ 76 ] ;\r\nV_77 = F_11 ( V_4 , 0x1E6E000C ) ;\r\nV_76 = F_11 ( V_4 , 0x1E6E0018 ) ;\r\nV_76 &= 0x0000ffff ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_76 ) ;\r\nfor ( V_37 = 0 ; V_37 < 76 ; V_37 ++ ) {\r\nV_84 [ 0 ] [ V_37 ] = 0x0 ;\r\nV_84 [ 1 ] [ V_37 ] = 0x0 ;\r\n}\r\nfor ( V_75 = 0 ; V_75 < 32 ; V_75 ++ ) {\r\nV_83 [ V_75 ] [ 0 ] [ 0 ] = 0xff ;\r\nV_83 [ V_75 ] [ 0 ] [ 1 ] = 0x0 ;\r\nV_83 [ V_75 ] [ 1 ] [ 0 ] = 0xff ;\r\nV_83 [ V_75 ] [ 1 ] [ 1 ] = 0x0 ;\r\n}\r\nfor ( V_75 = 0 ; V_75 < 32 ; V_75 ++ ) {\r\nV_38 [ 0 ] = V_38 [ 1 ] = 0 ;\r\nfor ( V_74 = 0 ; V_74 < 2 ; V_74 ++ ) {\r\nF_14 ( V_4 , 0x1E6E000C , 0 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_76 | ( V_75 << 16 ) | ( V_74 << 23 ) ) ;\r\nF_14 ( V_4 , 0x1E6E000C , V_77 ) ;\r\nfor ( V_37 = 0 ; V_37 < 76 ; V_37 ++ ) {\r\nF_14 ( V_4 , 0x1E6E0068 , 0x00001300 | ( V_37 << 16 ) | ( V_37 << 24 ) ) ;\r\nF_14 ( V_4 , 0x1E6E0070 , 0 ) ;\r\nF_14 ( V_4 , 0x1E6E0074 , V_85 ) ;\r\nif ( F_35 ( V_4 ) ) {\r\nif ( V_37 == 0 )\r\nbreak;\r\nV_38 [ V_74 ] ++ ;\r\nV_84 [ V_74 ] [ V_37 ] = 'P' ;\r\nif ( V_37 < V_83 [ V_75 ] [ V_74 ] [ 0 ] )\r\nV_83 [ V_75 ] [ V_74 ] [ 0 ] = ( T_4 ) V_37 ;\r\nif ( V_37 > V_83 [ V_75 ] [ V_74 ] [ 1 ] )\r\nV_83 [ V_75 ] [ V_74 ] [ 1 ] = ( T_4 ) V_37 ;\r\n} else if ( V_38 [ V_74 ] >= 5 )\r\nbreak;\r\nelse {\r\nV_83 [ V_75 ] [ V_74 ] [ 0 ] = 0xff ;\r\nV_83 [ V_75 ] [ V_74 ] [ 1 ] = 0x0 ;\r\n}\r\n}\r\n}\r\nif ( V_38 [ 0 ] == 0 && V_38 [ 1 ] == 0 )\r\nV_75 ++ ;\r\n}\r\nV_79 = V_80 = V_81 = V_82 = 0 ;\r\nfor ( V_75 = 0 ; V_75 < 32 ; V_75 ++ ) {\r\nfor ( V_74 = 0 ; V_74 < 2 ; V_74 ++ ) {\r\nif ( V_83 [ V_75 ] [ V_74 ] [ 0 ] > V_83 [ V_75 ] [ V_74 ] [ 1 ] )\r\ncontinue;\r\nV_78 = V_83 [ V_75 ] [ V_74 ] [ 1 ] - V_83 [ V_75 ] [ V_74 ] [ 0 ] ;\r\nif ( ( V_78 + 2 ) < V_81 )\r\ncontinue;\r\nV_38 [ 0 ] = V_38 [ 1 ] = 0 ;\r\nfor ( V_37 = V_83 [ V_75 ] [ V_74 ] [ 0 ] ; V_37 > 0 && V_84 [ V_74 ] [ V_37 ] != 0 ; V_37 -- , V_38 [ 0 ] ++ ) ;\r\nfor ( V_37 = V_83 [ V_75 ] [ V_74 ] [ 1 ] ; V_37 < 76 && V_84 [ V_74 ] [ V_37 ] != 0 ; V_37 ++ , V_38 [ 1 ] ++ ) ;\r\nif ( V_38 [ 0 ] > V_38 [ 1 ] )\r\nV_38 [ 0 ] = V_38 [ 1 ] ;\r\nV_38 [ 1 ] = 0 ;\r\nif ( V_38 [ 0 ] > V_82 )\r\nV_38 [ 1 ] = V_38 [ 0 ] - V_82 ;\r\nif ( V_78 > ( V_81 + 1 ) && ( V_38 [ 1 ] > 0 || V_38 [ 0 ] > 8 ) ) {\r\nV_81 = V_78 ;\r\nV_79 = V_75 ;\r\nV_80 = V_74 ;\r\nV_82 = V_38 [ 0 ] ;\r\n} else if ( V_38 [ 1 ] > 1 && V_82 < 8 ) {\r\nif ( V_78 > V_81 )\r\nV_81 = V_78 ;\r\nV_79 = V_75 ;\r\nV_80 = V_74 ;\r\nV_82 = V_38 [ 0 ] ;\r\n}\r\n}\r\n}\r\nV_76 = V_76 | ( V_79 << 16 ) | ( V_80 << 23 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_76 ) ;\r\n}\r\nstatic bool F_38 ( struct V_3 * V_4 , struct V_61 * V_62 )\r\n{\r\nT_2 V_64 [ 2 ] , V_65 [ 2 ] , V_37 , V_24 , V_38 , V_68 = 0 ;\r\nbool V_69 = false ;\r\nF_37 ( V_4 ) ;\r\nif ( F_36 ( V_4 , V_62 ) == false )\r\nreturn V_69 ;\r\nV_86:\r\nV_64 [ 0 ] = V_64 [ 1 ] = 0xff ;\r\nV_65 [ 0 ] = V_65 [ 1 ] = 0x0 ;\r\nV_38 = 0 ;\r\nfor ( V_37 = 0 ; V_37 < 76 ; V_37 ++ ) {\r\nF_14 ( V_4 , 0x1E6E0068 , 0x00001300 | ( V_37 << 16 ) | ( V_37 << 24 ) ) ;\r\nF_14 ( V_4 , 0x1E6E0074 , V_87 ) ;\r\nV_24 = F_31 ( V_4 ) ;\r\nif ( V_24 != 0 ) {\r\nif ( V_24 & 0x1 ) {\r\nif ( V_64 [ 0 ] > V_37 ) {\r\nV_64 [ 0 ] = V_37 ;\r\n}\r\nif ( V_65 [ 0 ] < V_37 ) {\r\nV_65 [ 0 ] = V_37 ;\r\n}\r\n}\r\nif ( V_24 & 0x2 ) {\r\nif ( V_64 [ 1 ] > V_37 ) {\r\nV_64 [ 1 ] = V_37 ;\r\n}\r\nif ( V_65 [ 1 ] < V_37 ) {\r\nV_65 [ 1 ] = V_37 ;\r\n}\r\n}\r\nV_38 ++ ;\r\n} else if ( V_38 >= V_88 ) {\r\nbreak;\r\n}\r\n}\r\nif ( V_68 ++ > 10 )\r\ngoto V_89;\r\nif ( V_65 [ 0 ] == 0 || ( V_65 [ 0 ] - V_64 [ 0 ] ) < V_88 ) {\r\ngoto V_86;\r\n}\r\nif ( V_65 [ 1 ] == 0 || ( V_65 [ 1 ] - V_64 [ 1 ] ) < V_88 ) {\r\ngoto V_86;\r\n}\r\nV_69 = true ;\r\nV_89:\r\nV_37 = ( V_64 [ 1 ] + V_65 [ 1 ] ) >> 1 ;\r\nV_37 <<= 8 ;\r\nV_37 += ( V_64 [ 0 ] + V_65 [ 0 ] ) >> 1 ;\r\nF_14 ( V_4 , 0x1E6E0068 , F_11 ( V_4 , 0x1E720058 ) | ( V_37 << 16 ) ) ;\r\nreturn V_69 ;\r\n}\r\nstatic void F_39 ( struct V_3 * V_4 , struct V_61 * V_62 )\r\n{\r\nT_2 V_90 , V_91 , V_92 ;\r\nF_14 ( V_4 , 0x1E6E2000 , 0x1688A8A8 ) ;\r\nV_90 = ( F_11 ( V_4 , 0x1E6E2070 ) >> 25 ) & 0x3 ;\r\nV_91 = 0x00020000 + ( V_90 << 16 ) ;\r\nV_91 |= 0x00300000 + ( ( V_90 & 0x2 ) << 19 ) ;\r\nV_92 = 0x00000010 + ( V_90 << 4 ) ;\r\nV_92 |= ( ( V_90 & 0x2 ) << 18 ) ;\r\nV_62 -> V_93 = 0x00034C4C ;\r\nV_62 -> V_94 = 0x00001800 ;\r\nV_62 -> V_95 = 0x000000F0 ;\r\nV_62 -> V_96 = V_62 -> V_97 ;\r\nV_62 -> V_98 = 0 ;\r\nswitch ( V_62 -> V_97 ) {\r\ncase 336 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0190 ) ;\r\nV_62 -> V_99 = 0 ;\r\nV_62 -> V_100 = 0x22202725 ;\r\nV_62 -> V_101 = 0xAA007613 | V_91 ;\r\nV_62 -> V_102 = 0x000000BA ;\r\nV_62 -> V_103 = 0x04001400 | V_92 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_105 = 0x00000023 ;\r\nV_62 -> V_106 = 0x00000074 ;\r\nV_62 -> V_107 = 0x00004DC0 ;\r\nV_62 -> V_108 = 96 ;\r\nV_62 -> V_109 = 3 ;\r\nswitch ( V_62 -> V_110 ) {\r\ndefault:\r\ncase V_111 :\r\ncase V_51 :\r\nV_62 -> V_101 = 0xAA007613 | V_91 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_101 = 0xAA00761C | V_91 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_101 = 0xAA007636 | V_91 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\ncase 396 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x03F1 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_100 = 0x33302825 ;\r\nV_62 -> V_101 = 0xCC009617 | V_91 ;\r\nV_62 -> V_102 = 0x000000E2 ;\r\nV_62 -> V_103 = 0x04001600 | V_92 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_95 = 0x000000FA ;\r\nV_62 -> V_106 = 0x00000089 ;\r\nV_62 -> V_107 = 0x00005040 ;\r\nV_62 -> V_108 = 96 ;\r\nV_62 -> V_109 = 4 ;\r\nswitch ( V_62 -> V_110 ) {\r\ndefault:\r\ncase V_111 :\r\ncase V_51 :\r\nV_62 -> V_101 = 0xCC009617 | V_91 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_101 = 0xCC009622 | V_91 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_101 = 0xCC00963F | V_91 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 408 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x01F0 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_100 = 0x33302825 ;\r\nV_62 -> V_101 = 0xCC009617 | V_91 ;\r\nV_62 -> V_102 = 0x000000E2 ;\r\nV_62 -> V_103 = 0x04001600 | V_92 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_105 = 0x00000023 ;\r\nV_62 -> V_95 = 0x000000FA ;\r\nV_62 -> V_106 = 0x00000089 ;\r\nV_62 -> V_107 = 0x000050C0 ;\r\nV_62 -> V_108 = 96 ;\r\nV_62 -> V_109 = 4 ;\r\nswitch ( V_62 -> V_110 ) {\r\ndefault:\r\ncase V_111 :\r\ncase V_51 :\r\nV_62 -> V_101 = 0xCC009617 | V_91 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_101 = 0xCC009622 | V_91 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_101 = 0xCC00963F | V_91 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 456 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0230 ) ;\r\nV_62 -> V_99 = 0 ;\r\nV_62 -> V_100 = 0x33302926 ;\r\nV_62 -> V_101 = 0xCD44961A ;\r\nV_62 -> V_102 = 0x000000FC ;\r\nV_62 -> V_103 = 0x00081830 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_105 = 0x00000045 ;\r\nV_62 -> V_106 = 0x00000097 ;\r\nV_62 -> V_107 = 0x000052C0 ;\r\nV_62 -> V_108 = 88 ;\r\nV_62 -> V_109 = 4 ;\r\nbreak;\r\ncase 504 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0270 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_100 = 0x33302926 ;\r\nV_62 -> V_101 = 0xDE44A61D ;\r\nV_62 -> V_102 = 0x00000117 ;\r\nV_62 -> V_103 = 0x00081A30 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_105 = 0x070000BB ;\r\nV_62 -> V_106 = 0x000000A0 ;\r\nV_62 -> V_107 = 0x000054C0 ;\r\nV_62 -> V_108 = 79 ;\r\nV_62 -> V_109 = 4 ;\r\nbreak;\r\ncase 528 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0290 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x33302926 ;\r\nV_62 -> V_101 = 0xEF44B61E ;\r\nV_62 -> V_102 = 0x00000125 ;\r\nV_62 -> V_103 = 0x00081A30 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x000000F5 ;\r\nV_62 -> V_105 = 0x00000023 ;\r\nV_62 -> V_106 = 0x00000088 ;\r\nV_62 -> V_107 = 0x000055C0 ;\r\nV_62 -> V_108 = 76 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 576 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0140 ) ;\r\nV_62 -> V_93 = 0x00136868 ;\r\nV_62 -> V_94 = 0x00004534 ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x33302A37 ;\r\nV_62 -> V_101 = 0xEF56B61E ;\r\nV_62 -> V_102 = 0x0000013F ;\r\nV_62 -> V_103 = 0x00101A50 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x000000FA ;\r\nV_62 -> V_105 = 0x00000023 ;\r\nV_62 -> V_106 = 0x00000078 ;\r\nV_62 -> V_107 = 0x000057C0 ;\r\nV_62 -> V_108 = 136 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 600 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x02E1 ) ;\r\nV_62 -> V_93 = 0x00136868 ;\r\nV_62 -> V_94 = 0x00004534 ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x32302A37 ;\r\nV_62 -> V_101 = 0xDF56B61F ;\r\nV_62 -> V_102 = 0x0000014D ;\r\nV_62 -> V_103 = 0x00101A50 ;\r\nV_62 -> V_104 = 0x00000004 ;\r\nV_62 -> V_95 = 0x000000F5 ;\r\nV_62 -> V_105 = 0x00000023 ;\r\nV_62 -> V_106 = 0x00000078 ;\r\nV_62 -> V_107 = 0x000058C0 ;\r\nV_62 -> V_108 = 132 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 624 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0160 ) ;\r\nV_62 -> V_93 = 0x00136868 ;\r\nV_62 -> V_94 = 0x00004534 ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x32302A37 ;\r\nV_62 -> V_101 = 0xEF56B621 ;\r\nV_62 -> V_102 = 0x0000015A ;\r\nV_62 -> V_103 = 0x02101A50 ;\r\nV_62 -> V_104 = 0x00000004 ;\r\nV_62 -> V_95 = 0x000000F5 ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_106 = 0x00000078 ;\r\nV_62 -> V_107 = 0x000059C0 ;\r\nV_62 -> V_108 = 128 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\n}\r\nswitch ( V_62 -> V_110 ) {\r\ncase V_111 :\r\nV_62 -> V_114 = 0x130 ;\r\nbreak;\r\ndefault:\r\ncase V_51 :\r\nV_62 -> V_114 = 0x131 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_114 = 0x132 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_114 = 0x133 ;\r\nbreak;\r\n}\r\nswitch ( V_62 -> V_115 ) {\r\ndefault:\r\ncase V_116 :\r\nV_62 -> V_114 |= 0x00 ;\r\nbreak;\r\ncase V_117 :\r\nV_62 -> V_114 |= 0x04 ;\r\nbreak;\r\ncase V_118 :\r\nV_62 -> V_114 |= 0x08 ;\r\nbreak;\r\ncase V_119 :\r\nV_62 -> V_114 |= 0x0c ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_40 ( struct V_3 * V_4 , struct V_61 * V_62 )\r\n{\r\nT_2 V_24 , V_57 , V_68 = 0 ;\r\nV_120:\r\nF_14 ( V_4 , 0x1E6E0000 , 0xFC600309 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , 0x00000100 ) ;\r\nF_14 ( V_4 , 0x1E6E0024 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0034 , 0x00000000 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0064 , V_62 -> V_93 ) ;\r\nF_14 ( V_4 , 0x1E6E0068 , V_62 -> V_94 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0064 , V_62 -> V_93 | 0xC0000 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0004 , V_62 -> V_114 ) ;\r\nF_14 ( V_4 , 0x1E6E0008 , 0x90040f ) ;\r\nF_14 ( V_4 , 0x1E6E0010 , V_62 -> V_100 ) ;\r\nF_14 ( V_4 , 0x1E6E0014 , V_62 -> V_101 ) ;\r\nF_14 ( V_4 , 0x1E6E0020 , V_62 -> V_102 ) ;\r\nF_14 ( V_4 , 0x1E6E0080 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0084 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0088 , V_62 -> V_106 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , 0x4000A170 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , 0x00002370 ) ;\r\nF_14 ( V_4 , 0x1E6E0038 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0040 , 0xFF444444 ) ;\r\nF_14 ( V_4 , 0x1E6E0044 , 0x22222222 ) ;\r\nF_14 ( V_4 , 0x1E6E0048 , 0x22222222 ) ;\r\nF_14 ( V_4 , 0x1E6E004C , 0x00000002 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0054 , 0 ) ;\r\nF_14 ( V_4 , 0x1E6E0060 , V_62 -> V_95 ) ;\r\nF_14 ( V_4 , 0x1E6E006C , V_62 -> V_105 ) ;\r\nF_14 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0074 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0078 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_24 & 0x08000000 ) );\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\nV_24 = ( V_24 >> 8 ) & 0xff ;\r\nwhile ( ( V_24 & 0x08 ) || ( ( V_24 & 0x7 ) < 2 ) || ( V_24 < 4 ) ) {\r\nV_57 = ( F_11 ( V_4 , 0x1E6E0064 ) & 0xfff3ffff ) + 4 ;\r\nif ( ( V_57 & 0xff ) > V_62 -> V_108 ) {\r\nbreak;\r\n}\r\nF_14 ( V_4 , 0x1E6E0064 , V_57 ) ;\r\nif ( V_57 & 0x00100000 ) {\r\nV_57 = ( ( V_57 & 0xff ) >> 3 ) + 3 ;\r\n} else {\r\nV_57 = ( ( V_57 & 0xff ) >> 2 ) + 5 ;\r\n}\r\nV_24 = F_11 ( V_4 , 0x1E6E0068 ) & 0xffff00ff ;\r\nV_57 += V_24 & 0xff ;\r\nV_24 = V_24 | ( V_57 << 8 ) ;\r\nF_14 ( V_4 , 0x1E6E0068 , V_24 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0064 , F_11 ( V_4 , 0x1E6E0064 ) | 0xC0000 ) ;\r\nF_20 ( 10 ) ;\r\nV_24 = F_11 ( V_4 , 0x1E6E0018 ) & 0xfffff1ff ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_24 ) ;\r\nV_24 = V_24 | 0x200 ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_24 ) ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_24 & 0x08000000 ) );\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\nV_24 = ( V_24 >> 8 ) & 0xff ;\r\n}\r\nF_14 ( V_4 , 0x1E720058 , F_11 ( V_4 , 0x1E6E0068 ) & 0xffff ) ;\r\nV_24 = F_11 ( V_4 , 0x1E6E0018 ) | 0xC00 ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_24 ) ;\r\nF_14 ( V_4 , 0x1E6E0034 , 0x00000001 ) ;\r\nF_14 ( V_4 , 0x1E6E000C , 0x00000040 ) ;\r\nF_20 ( 50 ) ;\r\nF_14 ( V_4 , 0x1E6E002C , V_62 -> V_103 | 0x100 ) ;\r\nF_14 ( V_4 , 0x1E6E0030 , V_62 -> V_104 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000005 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000007 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_14 ( V_4 , 0x1E6E002C , V_62 -> V_103 ) ;\r\nF_14 ( V_4 , 0x1E6E000C , 0x00005C08 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_14 ( V_4 , 0x1E6E000C , 0x00005C01 ) ;\r\nV_24 = 0 ;\r\nif ( V_62 -> V_99 ) {\r\nV_24 = 0x300 ;\r\n}\r\nif ( V_62 -> V_98 ) {\r\nV_24 = V_24 | 0x3000 | ( ( V_62 -> V_101 & 0x60000 ) >> 3 ) ;\r\n}\r\nF_14 ( V_4 , 0x1E6E0034 , V_24 | 0x3 ) ;\r\nif ( ( F_38 ( V_4 , V_62 ) == false ) && ( V_68 ++ < 10 ) )\r\ngoto V_120;\r\nF_14 ( V_4 , 0x1E6E0120 , V_62 -> V_107 ) ;\r\n#ifdef F_41\r\nF_14 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0070 , 0x221 ) ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1E6E0070 ) ;\r\n} while ( ! ( V_24 & 0x00001000 ) );\r\nF_14 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\n#endif\r\n}\r\nstatic void F_42 ( struct V_3 * V_4 , struct V_61 * V_62 )\r\n{\r\nT_2 V_90 , V_91 , V_92 ;\r\nF_14 ( V_4 , 0x1E6E2000 , 0x1688A8A8 ) ;\r\nV_90 = ( F_11 ( V_4 , 0x1E6E2070 ) >> 25 ) & 0x3 ;\r\nV_91 = ( V_90 << 20 ) | ( V_90 << 16 ) ;\r\nV_91 += 0x00110000 ;\r\nV_92 = 0x00000040 | ( V_90 << 4 ) ;\r\nV_62 -> V_93 = 0x00034C4C ;\r\nV_62 -> V_94 = 0x00001800 ;\r\nV_62 -> V_95 = 0x000000F0 ;\r\nV_62 -> V_96 = V_62 -> V_97 ;\r\nV_62 -> V_98 = 0 ;\r\nswitch ( V_62 -> V_97 ) {\r\ncase 264 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0130 ) ;\r\nV_62 -> V_99 = 0 ;\r\nV_62 -> V_100 = 0x11101513 ;\r\nV_62 -> V_101 = 0x78117011 ;\r\nV_62 -> V_102 = 0x00000092 ;\r\nV_62 -> V_103 = 0x00000842 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_95 = 0x000000F0 ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_106 = 0x0000005A ;\r\nV_62 -> V_107 = 0x00004AC0 ;\r\nV_62 -> V_108 = 138 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 336 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0190 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_100 = 0x22202613 ;\r\nV_62 -> V_101 = 0xAA009016 | V_91 ;\r\nV_62 -> V_102 = 0x000000BA ;\r\nV_62 -> V_103 = 0x00000A02 | V_92 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x000000FA ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_106 = 0x00000074 ;\r\nV_62 -> V_107 = 0x00004DC0 ;\r\nV_62 -> V_108 = 96 ;\r\nV_62 -> V_109 = 3 ;\r\nswitch ( V_62 -> V_110 ) {\r\ndefault:\r\ncase V_111 :\r\nV_62 -> V_101 = 0xAA009012 | V_91 ;\r\nbreak;\r\ncase V_51 :\r\nV_62 -> V_101 = 0xAA009016 | V_91 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_101 = 0xAA009023 | V_91 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_101 = 0xAA00903B | V_91 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\ncase 396 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x03F1 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 0 ;\r\nV_62 -> V_100 = 0x33302714 ;\r\nV_62 -> V_101 = 0xCC00B01B | V_91 ;\r\nV_62 -> V_102 = 0x000000E2 ;\r\nV_62 -> V_103 = 0x00000C02 | V_92 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x000000FA ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_106 = 0x00000089 ;\r\nV_62 -> V_107 = 0x00005040 ;\r\nV_62 -> V_108 = 96 ;\r\nV_62 -> V_109 = 4 ;\r\nswitch ( V_62 -> V_110 ) {\r\ncase V_111 :\r\nV_62 -> V_101 = 0xCC00B016 | V_91 ;\r\nbreak;\r\ndefault:\r\ncase V_51 :\r\nV_62 -> V_101 = 0xCC00B01B | V_91 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_101 = 0xCC00B02B | V_91 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_101 = 0xCC00B03F | V_91 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 408 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x01F0 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 0 ;\r\nV_62 -> V_100 = 0x33302714 ;\r\nV_62 -> V_101 = 0xCC00B01B | V_91 ;\r\nV_62 -> V_102 = 0x000000E2 ;\r\nV_62 -> V_103 = 0x00000C02 | V_92 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x000000FA ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_106 = 0x00000089 ;\r\nV_62 -> V_107 = 0x000050C0 ;\r\nV_62 -> V_108 = 96 ;\r\nV_62 -> V_109 = 4 ;\r\nswitch ( V_62 -> V_110 ) {\r\ncase V_111 :\r\nV_62 -> V_101 = 0xCC00B016 | V_91 ;\r\nbreak;\r\ndefault:\r\ncase V_51 :\r\nV_62 -> V_101 = 0xCC00B01B | V_91 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_101 = 0xCC00B02B | V_91 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_101 = 0xCC00B03F | V_91 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 456 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0230 ) ;\r\nV_62 -> V_99 = 0 ;\r\nV_62 -> V_100 = 0x33302815 ;\r\nV_62 -> V_101 = 0xCD44B01E ;\r\nV_62 -> V_102 = 0x000000FC ;\r\nV_62 -> V_103 = 0x00000E72 ;\r\nV_62 -> V_104 = 0x00000000 ;\r\nV_62 -> V_95 = 0x00000000 ;\r\nV_62 -> V_105 = 0x00000034 ;\r\nV_62 -> V_106 = 0x00000097 ;\r\nV_62 -> V_107 = 0x000052C0 ;\r\nV_62 -> V_108 = 88 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 504 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0261 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x33302815 ;\r\nV_62 -> V_101 = 0xDE44C022 ;\r\nV_62 -> V_102 = 0x00000117 ;\r\nV_62 -> V_103 = 0x00000E72 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x0000000A ;\r\nV_62 -> V_105 = 0x00000045 ;\r\nV_62 -> V_106 = 0x000000A0 ;\r\nV_62 -> V_107 = 0x000054C0 ;\r\nV_62 -> V_108 = 79 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 528 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0120 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x33302815 ;\r\nV_62 -> V_101 = 0xEF44D024 ;\r\nV_62 -> V_102 = 0x00000125 ;\r\nV_62 -> V_103 = 0x00000E72 ;\r\nV_62 -> V_104 = 0x00000004 ;\r\nV_62 -> V_95 = 0x000000F9 ;\r\nV_62 -> V_105 = 0x00000045 ;\r\nV_62 -> V_106 = 0x000000A7 ;\r\nV_62 -> V_107 = 0x000055C0 ;\r\nV_62 -> V_108 = 76 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 552 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x02A1 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x43402915 ;\r\nV_62 -> V_101 = 0xFF44E025 ;\r\nV_62 -> V_102 = 0x00000132 ;\r\nV_62 -> V_103 = 0x00000E72 ;\r\nV_62 -> V_104 = 0x00000040 ;\r\nV_62 -> V_95 = 0x0000000A ;\r\nV_62 -> V_105 = 0x00000045 ;\r\nV_62 -> V_106 = 0x000000AD ;\r\nV_62 -> V_107 = 0x000056C0 ;\r\nV_62 -> V_108 = 76 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\ncase 576 :\r\nF_14 ( V_4 , 0x1E6E2020 , 0x0140 ) ;\r\nV_62 -> V_99 = 1 ;\r\nV_62 -> V_98 = 1 ;\r\nV_62 -> V_100 = 0x43402915 ;\r\nV_62 -> V_101 = 0xFF44E027 ;\r\nV_62 -> V_102 = 0x0000013F ;\r\nV_62 -> V_103 = 0x00000E72 ;\r\nV_62 -> V_104 = 0x00000004 ;\r\nV_62 -> V_95 = 0x000000F5 ;\r\nV_62 -> V_105 = 0x00000045 ;\r\nV_62 -> V_106 = 0x000000B3 ;\r\nV_62 -> V_107 = 0x000057C0 ;\r\nV_62 -> V_108 = 76 ;\r\nV_62 -> V_109 = 3 ;\r\nbreak;\r\n}\r\nswitch ( V_62 -> V_110 ) {\r\ncase V_111 :\r\nV_62 -> V_114 = 0x100 ;\r\nbreak;\r\ndefault:\r\ncase V_51 :\r\nV_62 -> V_114 = 0x121 ;\r\nbreak;\r\ncase V_112 :\r\nV_62 -> V_114 = 0x122 ;\r\nbreak;\r\ncase V_113 :\r\nV_62 -> V_114 = 0x123 ;\r\nbreak;\r\n}\r\nswitch ( V_62 -> V_115 ) {\r\ndefault:\r\ncase V_116 :\r\nV_62 -> V_114 |= 0x00 ;\r\nbreak;\r\ncase V_117 :\r\nV_62 -> V_114 |= 0x04 ;\r\nbreak;\r\ncase V_118 :\r\nV_62 -> V_114 |= 0x08 ;\r\nbreak;\r\ncase V_119 :\r\nV_62 -> V_114 |= 0x0c ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_43 ( struct V_3 * V_4 , struct V_61 * V_62 )\r\n{\r\nT_2 V_24 , V_57 , V_68 = 0 ;\r\nV_121:\r\nF_14 ( V_4 , 0x1E6E0000 , 0xFC600309 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , 0x00000100 ) ;\r\nF_14 ( V_4 , 0x1E6E0024 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0064 , V_62 -> V_93 ) ;\r\nF_14 ( V_4 , 0x1E6E0068 , V_62 -> V_94 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0064 , V_62 -> V_93 | 0xC0000 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0004 , V_62 -> V_114 ) ;\r\nF_14 ( V_4 , 0x1E6E0008 , 0x90040f ) ;\r\nF_14 ( V_4 , 0x1E6E0010 , V_62 -> V_100 ) ;\r\nF_14 ( V_4 , 0x1E6E0014 , V_62 -> V_101 ) ;\r\nF_14 ( V_4 , 0x1E6E0020 , V_62 -> V_102 ) ;\r\nF_14 ( V_4 , 0x1E6E0080 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0084 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0088 , V_62 -> V_106 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , 0x4000A130 ) ;\r\nF_14 ( V_4 , 0x1E6E0018 , 0x00002330 ) ;\r\nF_14 ( V_4 , 0x1E6E0038 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0040 , 0xFF808000 ) ;\r\nF_14 ( V_4 , 0x1E6E0044 , 0x88848466 ) ;\r\nF_14 ( V_4 , 0x1E6E0048 , 0x44440008 ) ;\r\nF_14 ( V_4 , 0x1E6E004C , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0054 , 0 ) ;\r\nF_14 ( V_4 , 0x1E6E0060 , V_62 -> V_95 ) ;\r\nF_14 ( V_4 , 0x1E6E006C , V_62 -> V_105 ) ;\r\nF_14 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0074 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0078 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_24 & 0x08000000 ) );\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\nV_24 = ( V_24 >> 8 ) & 0xff ;\r\nwhile ( ( V_24 & 0x08 ) || ( ( V_24 & 0x7 ) < 2 ) || ( V_24 < 4 ) ) {\r\nV_57 = ( F_11 ( V_4 , 0x1E6E0064 ) & 0xfff3ffff ) + 4 ;\r\nif ( ( V_57 & 0xff ) > V_62 -> V_108 ) {\r\nbreak;\r\n}\r\nF_14 ( V_4 , 0x1E6E0064 , V_57 ) ;\r\nif ( V_57 & 0x00100000 ) {\r\nV_57 = ( ( V_57 & 0xff ) >> 3 ) + 3 ;\r\n} else {\r\nV_57 = ( ( V_57 & 0xff ) >> 2 ) + 5 ;\r\n}\r\nV_24 = F_11 ( V_4 , 0x1E6E0068 ) & 0xffff00ff ;\r\nV_57 += V_24 & 0xff ;\r\nV_24 = V_24 | ( V_57 << 8 ) ;\r\nF_14 ( V_4 , 0x1E6E0068 , V_24 ) ;\r\nF_20 ( 10 ) ;\r\nF_14 ( V_4 , 0x1E6E0064 , F_11 ( V_4 , 0x1E6E0064 ) | 0xC0000 ) ;\r\nF_20 ( 10 ) ;\r\nV_24 = F_11 ( V_4 , 0x1E6E0018 ) & 0xfffff1ff ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_24 ) ;\r\nV_24 = V_24 | 0x200 ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_24 ) ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\n} while ( ! ( V_24 & 0x08000000 ) );\r\nV_24 = F_11 ( V_4 , 0x1E6E001C ) ;\r\nV_24 = ( V_24 >> 8 ) & 0xff ;\r\n}\r\nF_14 ( V_4 , 0x1E720058 , F_11 ( V_4 , 0x1E6E0008 ) & 0xffff ) ;\r\nV_24 = F_11 ( V_4 , 0x1E6E0018 ) | 0xC00 ;\r\nF_14 ( V_4 , 0x1E6E0018 , V_24 ) ;\r\nF_14 ( V_4 , 0x1E6E0034 , 0x00000001 ) ;\r\nF_14 ( V_4 , 0x1E6E000C , 0x00000000 ) ;\r\nF_20 ( 50 ) ;\r\nF_14 ( V_4 , 0x1E6E002C , V_62 -> V_103 | 0x100 ) ;\r\nF_14 ( V_4 , 0x1E6E0030 , V_62 -> V_104 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000005 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000007 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_14 ( V_4 , 0x1E6E000C , 0x00005C08 ) ;\r\nF_14 ( V_4 , 0x1E6E002C , V_62 -> V_103 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000001 ) ;\r\nF_14 ( V_4 , 0x1E6E0030 , V_62 -> V_104 | 0x380 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_14 ( V_4 , 0x1E6E0030 , V_62 -> V_104 ) ;\r\nF_14 ( V_4 , 0x1E6E0028 , 0x00000003 ) ;\r\nF_14 ( V_4 , 0x1E6E000C , 0x7FFF5C01 ) ;\r\nV_24 = 0 ;\r\nif ( V_62 -> V_99 ) {\r\nV_24 = 0x500 ;\r\n}\r\nif ( V_62 -> V_98 ) {\r\nV_24 = V_24 | 0x3000 | ( ( V_62 -> V_101 & 0x60000 ) >> 3 ) ;\r\n}\r\nF_14 ( V_4 , 0x1E6E0034 , V_24 | 0x3 ) ;\r\nF_14 ( V_4 , 0x1E6E0120 , V_62 -> V_107 ) ;\r\nif ( ( F_38 ( V_4 , V_62 ) == false ) && ( V_68 ++ < 10 ) )\r\ngoto V_121;\r\n#ifdef F_41\r\nF_14 ( V_4 , 0x1E6E007C , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0070 , 0x221 ) ;\r\ndo {\r\nV_24 = F_11 ( V_4 , 0x1E6E0070 ) ;\r\n} while ( ! ( V_24 & 0x00001000 ) );\r\nF_14 ( V_4 , 0x1E6E0070 , 0x00000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x80000000 ) ;\r\nF_14 ( V_4 , 0x1E6E0050 , 0x00000000 ) ;\r\n#endif\r\n}\r\nstatic void F_24 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nstruct V_61 V_62 ;\r\nT_2 V_42 ;\r\nT_1 V_14 ;\r\nV_14 = F_8 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\nif ( ( V_14 & 0x80 ) == 0 ) {\r\nF_12 ( V_4 , 0xf004 , 0x1e6e0000 ) ;\r\nF_12 ( V_4 , 0xf000 , 0x1 ) ;\r\nF_12 ( V_4 , 0x12000 , 0x1688a8a8 ) ;\r\ndo {\r\n;\r\n} while ( F_13 ( V_4 , 0x12000 ) != 0x1 );\r\nF_12 ( V_4 , 0x10000 , 0xfc600309 ) ;\r\ndo {\r\n;\r\n} while ( F_13 ( V_4 , 0x10000 ) != 0x1 );\r\nV_42 = F_13 ( V_4 , 0x12008 ) ;\r\nV_42 |= 0x73 ;\r\nF_12 ( V_4 , 0x12008 , V_42 ) ;\r\nV_62 . V_50 = V_122 ;\r\nif ( V_42 & 0x01000000 )\r\nV_62 . V_50 = V_123 ;\r\nV_62 . V_110 = V_4 -> V_50 ;\r\nV_62 . V_97 = V_4 -> V_124 ;\r\nV_62 . V_115 = V_4 -> V_115 ;\r\nif ( V_62 . V_50 == V_122 ) {\r\nF_39 ( V_4 , & V_62 ) ;\r\nF_40 ( V_4 , & V_62 ) ;\r\n} else {\r\nF_42 ( V_4 , & V_62 ) ;\r\nF_43 ( V_4 , & V_62 ) ;\r\n}\r\nV_42 = F_11 ( V_4 , 0x1e6e2040 ) ;\r\nF_14 ( V_4 , 0x1e6e2040 , V_42 | 0x40 ) ;\r\n}\r\ndo {\r\nV_14 = F_8 ( V_4 , V_8 , 0xd0 , 0xff ) ;\r\n} while ( ( V_14 & 0x40 ) == 0 );\r\n}
