
javiFOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dbc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08005f94  08005f94  00006f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fa4  08005fa4  0000781c  2**0
                  CONTENTS
  4 .ARM          00000000  08005fa4  08005fa4  0000781c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005fa4  08005fa4  0000781c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fa4  08005fa4  00006fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fa8  08005fa8  00006fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000081c  20000000  08005fac  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  2000081c  080067c8  0000781c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a88  080067c8  00007a88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000781c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f56  00000000  00000000  0000784c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003065  00000000  00000000  0001b7a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  0001e808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e68  00000000  00000000  0001fb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002061d  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f4e  00000000  00000000  00040f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6bc6  00000000  00000000  00057edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012eaa1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e30  00000000  00000000  0012eae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00133914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000081c 	.word	0x2000081c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005f7c 	.word	0x08005f7c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000820 	.word	0x20000820
 8000214:	08005f7c 	.word	0x08005f7c

08000218 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b08c      	sub	sp, #48	@ 0x30
 800021c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800021e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2220      	movs	r2, #32
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f005 fe77 	bl	8005f24 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000236:	4b4f      	ldr	r3, [pc, #316]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000238:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800023c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800023e:	4b4d      	ldr	r3, [pc, #308]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000240:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000244:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000246:	4b4b      	ldr	r3, [pc, #300]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000248:	2200      	movs	r2, #0
 800024a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024c:	4b49      	ldr	r3, [pc, #292]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800024e:	2200      	movs	r2, #0
 8000250:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000252:	4b48      	ldr	r3, [pc, #288]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000254:	2200      	movs	r2, #0
 8000256:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000258:	4b46      	ldr	r3, [pc, #280]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800025a:	2201      	movs	r2, #1
 800025c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800025e:	4b45      	ldr	r3, [pc, #276]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000260:	2208      	movs	r2, #8
 8000262:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000264:	4b43      	ldr	r3, [pc, #268]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000266:	2200      	movs	r2, #0
 8000268:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800026a:	4b42      	ldr	r3, [pc, #264]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800026c:	2200      	movs	r2, #0
 800026e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 5;
 8000270:	4b40      	ldr	r3, [pc, #256]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000272:	2205      	movs	r2, #5
 8000274:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000276:	4b3f      	ldr	r3, [pc, #252]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000278:	2200      	movs	r2, #0
 800027a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 800027e:	4b3d      	ldr	r3, [pc, #244]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000280:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8000284:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000286:	4b3b      	ldr	r3, [pc, #236]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000288:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800028c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800028e:	4b39      	ldr	r3, [pc, #228]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000290:	2201      	movs	r2, #1
 8000292:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000296:	4b37      	ldr	r3, [pc, #220]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000298:	2200      	movs	r2, #0
 800029a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800029c:	4b35      	ldr	r3, [pc, #212]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a4:	4833      	ldr	r0, [pc, #204]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002a6:	f001 f897 	bl	80013d8 <HAL_ADC_Init>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80002b0:	f000 faf5 	bl	800089e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80002b4:	2300      	movs	r3, #0
 80002b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80002b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002bc:	4619      	mov	r1, r3
 80002be:	482d      	ldr	r0, [pc, #180]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002c0:	f002 f8f4 	bl	80024ac <HAL_ADCEx_MultiModeConfigChannel>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80002ca:	f000 fae8 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002ce:	4b2a      	ldr	r3, [pc, #168]	@ (8000378 <MX_ADC1_Init+0x160>)
 80002d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002d2:	2306      	movs	r3, #6
 80002d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80002d6:	2300      	movs	r3, #0
 80002d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002da:	237f      	movs	r3, #127	@ 0x7f
 80002dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002de:	2304      	movs	r3, #4
 80002e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80002e2:	2300      	movs	r3, #0
 80002e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	4619      	mov	r1, r3
 80002ea:	4822      	ldr	r0, [pc, #136]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002ec:	f001 fac0 	bl	8001870 <HAL_ADC_ConfigChannel>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80002f6:	f000 fad2 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80002fa:	4b20      	ldr	r3, [pc, #128]	@ (800037c <MX_ADC1_Init+0x164>)
 80002fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002fe:	230c      	movs	r3, #12
 8000300:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4619      	mov	r1, r3
 8000306:	481b      	ldr	r0, [pc, #108]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000308:	f001 fab2 	bl	8001870 <HAL_ADC_ConfigChannel>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000312:	f000 fac4 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000316:	4b1a      	ldr	r3, [pc, #104]	@ (8000380 <MX_ADC1_Init+0x168>)
 8000318:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800031a:	2312      	movs	r3, #18
 800031c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	4619      	mov	r1, r3
 8000322:	4814      	ldr	r0, [pc, #80]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000324:	f001 faa4 	bl	8001870 <HAL_ADC_ConfigChannel>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 800032e:	f000 fab6 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000332:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_ADC1_Init+0x16c>)
 8000334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000336:	2318      	movs	r3, #24
 8000338:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4619      	mov	r1, r3
 800033e:	480d      	ldr	r0, [pc, #52]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000340:	f001 fa96 	bl	8001870 <HAL_ADC_ConfigChannel>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800034a:	f000 faa8 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800034e:	4b0e      	ldr	r3, [pc, #56]	@ (8000388 <MX_ADC1_Init+0x170>)
 8000350:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000352:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000356:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	4619      	mov	r1, r3
 800035c:	4805      	ldr	r0, [pc, #20]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800035e:	f001 fa87 	bl	8001870 <HAL_ADC_ConfigChannel>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000368:	f000 fa99 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800036c:	bf00      	nop
 800036e:	3730      	adds	r7, #48	@ 0x30
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000838 	.word	0x20000838
 8000378:	04300002 	.word	0x04300002
 800037c:	14f00020 	.word	0x14f00020
 8000380:	2e300800 	.word	0x2e300800
 8000384:	c3210000 	.word	0xc3210000
 8000388:	cb840000 	.word	0xcb840000

0800038c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000392:	463b      	mov	r3, r7
 8000394:	2220      	movs	r2, #32
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f005 fdc3 	bl	8005f24 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800039e:	4b2b      	ldr	r3, [pc, #172]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000450 <MX_ADC2_Init+0xc4>)
 80003a2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80003a4:	4b29      	ldr	r3, [pc, #164]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003a6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80003aa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80003ac:	4b27      	ldr	r3, [pc, #156]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003b2:	4b26      	ldr	r3, [pc, #152]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80003b8:	4b24      	ldr	r3, [pc, #144]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003be:	4b23      	ldr	r3, [pc, #140]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003c4:	4b21      	ldr	r3, [pc, #132]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003c6:	2204      	movs	r2, #4
 80003c8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80003ca:	4b20      	ldr	r3, [pc, #128]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80003d0:	4b1e      	ldr	r3, [pc, #120]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80003d6:	4b1d      	ldr	r3, [pc, #116]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003d8:	2201      	movs	r2, #1
 80003da:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80003dc:	4b1b      	ldr	r3, [pc, #108]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003de:	2200      	movs	r2, #0
 80003e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003e4:	4b19      	ldr	r3, [pc, #100]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003ea:	4b18      	ldr	r3, [pc, #96]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80003f0:	4b16      	ldr	r3, [pc, #88]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003f8:	4b14      	ldr	r3, [pc, #80]	@ (800044c <MX_ADC2_Init+0xc0>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80003fe:	4b13      	ldr	r3, [pc, #76]	@ (800044c <MX_ADC2_Init+0xc0>)
 8000400:	2200      	movs	r2, #0
 8000402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000406:	4811      	ldr	r0, [pc, #68]	@ (800044c <MX_ADC2_Init+0xc0>)
 8000408:	f000 ffe6 	bl	80013d8 <HAL_ADC_Init>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d001      	beq.n	8000416 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000412:	f000 fa44 	bl	800089e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000416:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <MX_ADC2_Init+0xc8>)
 8000418:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800041a:	2306      	movs	r3, #6
 800041c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800041e:	2300      	movs	r3, #0
 8000420:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000422:	237f      	movs	r3, #127	@ 0x7f
 8000424:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000426:	2304      	movs	r3, #4
 8000428:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800042e:	463b      	mov	r3, r7
 8000430:	4619      	mov	r1, r3
 8000432:	4806      	ldr	r0, [pc, #24]	@ (800044c <MX_ADC2_Init+0xc0>)
 8000434:	f001 fa1c 	bl	8001870 <HAL_ADC_ConfigChannel>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800043e:	f000 fa2e 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000442:	bf00      	nop
 8000444:	3720      	adds	r7, #32
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	200008a4 	.word	0x200008a4
 8000450:	50000100 	.word	0x50000100
 8000454:	cb8c0000 	.word	0xcb8c0000

08000458 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b09c      	sub	sp, #112	@ 0x70
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000460:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
 800046c:	60da      	str	r2, [r3, #12]
 800046e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000470:	f107 0318 	add.w	r3, r7, #24
 8000474:	2244      	movs	r2, #68	@ 0x44
 8000476:	2100      	movs	r1, #0
 8000478:	4618      	mov	r0, r3
 800047a:	f005 fd53 	bl	8005f24 <memset>
  if(adcHandle->Instance==ADC1)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000486:	f040 8083 	bne.w	8000590 <HAL_ADC_MspInit+0x138>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800048a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800048e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000490:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000494:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000496:	f107 0318 	add.w	r3, r7, #24
 800049a:	4618      	mov	r0, r3
 800049c:	f003 fb70 	bl	8003b80 <HAL_RCCEx_PeriphCLKConfig>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80004a6:	f000 f9fa 	bl	800089e <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80004aa:	4b50      	ldr	r3, [pc, #320]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	3301      	adds	r3, #1
 80004b0:	4a4e      	ldr	r2, [pc, #312]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80004b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004b4:	4b4d      	ldr	r3, [pc, #308]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d10b      	bne.n	80004d4 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80004bc:	4b4c      	ldr	r3, [pc, #304]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c0:	4a4b      	ldr	r2, [pc, #300]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004c8:	4b49      	ldr	r3, [pc, #292]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004d0:	617b      	str	r3, [r7, #20]
 80004d2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d4:	4b46      	ldr	r3, [pc, #280]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d8:	4a45      	ldr	r2, [pc, #276]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004da:	f043 0301 	orr.w	r3, r3, #1
 80004de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e0:	4b43      	ldr	r3, [pc, #268]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e4:	f003 0301 	and.w	r3, r3, #1
 80004e8:	613b      	str	r3, [r7, #16]
 80004ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ec:	4b40      	ldr	r3, [pc, #256]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f0:	4a3f      	ldr	r2, [pc, #252]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004f2:	f043 0302 	orr.w	r3, r3, #2
 80004f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004f8:	4b3d      	ldr	r3, [pc, #244]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80004fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fc:	f003 0302 	and.w	r3, r3, #2
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_VBUS_Pin;
 8000504:	2301      	movs	r3, #1
 8000506:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000508:	2303      	movs	r3, #3
 800050a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ADC_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000510:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000514:	4619      	mov	r1, r3
 8000516:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800051a:	f002 fbed 	bl	8002cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_BLUE_POTENTIOMETER_Pin|ADC_TEMPERATURE_FEEDBACK_Pin;
 800051e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8000522:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000524:	2303      	movs	r3, #3
 8000526:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000528:	2300      	movs	r3, #0
 800052a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800052c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000530:	4619      	mov	r1, r3
 8000532:	4830      	ldr	r0, [pc, #192]	@ (80005f4 <HAL_ADC_MspInit+0x19c>)
 8000534:	f002 fbe0 	bl	8002cf8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000538:	4b2f      	ldr	r3, [pc, #188]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800053a:	4a30      	ldr	r2, [pc, #192]	@ (80005fc <HAL_ADC_MspInit+0x1a4>)
 800053c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800053e:	4b2e      	ldr	r3, [pc, #184]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000540:	2205      	movs	r2, #5
 8000542:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000544:	4b2c      	ldr	r3, [pc, #176]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800054a:	4b2b      	ldr	r3, [pc, #172]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000550:	4b29      	ldr	r3, [pc, #164]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000552:	2280      	movs	r2, #128	@ 0x80
 8000554:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000556:	4b28      	ldr	r3, [pc, #160]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000558:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800055c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800055e:	4b26      	ldr	r3, [pc, #152]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000560:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000564:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000566:	4b24      	ldr	r3, [pc, #144]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000568:	2220      	movs	r2, #32
 800056a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800056c:	4b22      	ldr	r3, [pc, #136]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800056e:	2200      	movs	r2, #0
 8000570:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000572:	4821      	ldr	r0, [pc, #132]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000574:	f002 f94e 	bl	8002814 <HAL_DMA_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 800057e:	f000 f98e 	bl	800089e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4a1c      	ldr	r2, [pc, #112]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 8000586:	655a      	str	r2, [r3, #84]	@ 0x54
 8000588:	4a1b      	ldr	r2, [pc, #108]	@ (80005f8 <HAL_ADC_MspInit+0x1a0>)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	6293      	str	r3, [r2, #40]	@ 0x28
    }
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800058e:	e029      	b.n	80005e4 <HAL_ADC_MspInit+0x18c>
  else if(adcHandle->Instance==ADC2)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a1a      	ldr	r2, [pc, #104]	@ (8000600 <HAL_ADC_MspInit+0x1a8>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d124      	bne.n	80005e4 <HAL_ADC_MspInit+0x18c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800059a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800059e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80005a0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80005a4:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a6:	f107 0318 	add.w	r3, r7, #24
 80005aa:	4618      	mov	r0, r3
 80005ac:	f003 fae8 	bl	8003b80 <HAL_RCCEx_PeriphCLKConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <HAL_ADC_MspInit+0x162>
      Error_Handler();
 80005b6:	f000 f972 	bl	800089e <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80005ba:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	3301      	adds	r3, #1
 80005c0:	4a0a      	ldr	r2, [pc, #40]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80005c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80005c4:	4b09      	ldr	r3, [pc, #36]	@ (80005ec <HAL_ADC_MspInit+0x194>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d10b      	bne.n	80005e4 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005cc:	4b08      	ldr	r3, [pc, #32]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80005ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d0:	4a07      	ldr	r2, [pc, #28]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80005d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d8:	4b05      	ldr	r3, [pc, #20]	@ (80005f0 <HAL_ADC_MspInit+0x198>)
 80005da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
}
 80005e4:	bf00      	nop
 80005e6:	3770      	adds	r7, #112	@ 0x70
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000970 	.word	0x20000970
 80005f0:	40021000 	.word	0x40021000
 80005f4:	48000400 	.word	0x48000400
 80005f8:	20000910 	.word	0x20000910
 80005fc:	40020008 	.word	0x40020008
 8000600:	50000100 	.word	0x50000100

08000604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800060a:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <MX_DMA_Init+0x50>)
 800060c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800060e:	4a11      	ldr	r2, [pc, #68]	@ (8000654 <MX_DMA_Init+0x50>)
 8000610:	f043 0304 	orr.w	r3, r3, #4
 8000614:	6493      	str	r3, [r2, #72]	@ 0x48
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <MX_DMA_Init+0x50>)
 8000618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800061a:	f003 0304 	and.w	r3, r3, #4
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000622:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <MX_DMA_Init+0x50>)
 8000624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000626:	4a0b      	ldr	r2, [pc, #44]	@ (8000654 <MX_DMA_Init+0x50>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6493      	str	r3, [r2, #72]	@ 0x48
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <MX_DMA_Init+0x50>)
 8000630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800063a:	2200      	movs	r2, #0
 800063c:	2100      	movs	r1, #0
 800063e:	200b      	movs	r0, #11
 8000640:	f002 f8b3 	bl	80027aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000644:	200b      	movs	r0, #11
 8000646:	f002 f8ca 	bl	80027de <HAL_NVIC_EnableIRQ>

}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40021000 	.word	0x40021000

08000658 <MX_GPIO_Init>:
     PA7   ------> OPAMP2_VINP
     PB0   ------> OPAMP3_VINP
     PB2   ------> OPAMP3_VINM0
*/
void MX_GPIO_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	@ 0x28
 800065c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065e:	f107 0314 	add.w	r3, r7, #20
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066e:	4b30      	ldr	r3, [pc, #192]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a2f      	ldr	r2, [pc, #188]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000674:	f043 0304 	orr.w	r3, r3, #4
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b2d      	ldr	r3, [pc, #180]	@ (8000730 <MX_GPIO_Init+0xd8>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0304 	and.w	r3, r3, #4
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000686:	4b2a      	ldr	r3, [pc, #168]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a29      	ldr	r2, [pc, #164]	@ (8000730 <MX_GPIO_Init+0xd8>)
 800068c:	f043 0320 	orr.w	r3, r3, #32
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b27      	ldr	r3, [pc, #156]	@ (8000730 <MX_GPIO_Init+0xd8>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0320 	and.w	r3, r3, #32
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	4b24      	ldr	r3, [pc, #144]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	4a23      	ldr	r2, [pc, #140]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006aa:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	4a1d      	ldr	r2, [pc, #116]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006bc:	f043 0302 	orr.w	r3, r3, #2
 80006c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <MX_GPIO_Init+0xd8>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	f003 0302 	and.w	r3, r3, #2
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2140      	movs	r1, #64	@ 0x40
 80006d2:	4818      	ldr	r0, [pc, #96]	@ (8000734 <MX_GPIO_Init+0xdc>)
 80006d4:	f002 fc92 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA3 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7;
 80006d8:	23aa      	movs	r3, #170	@ 0xaa
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006dc:	2303      	movs	r3, #3
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4619      	mov	r1, r3
 80006ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006ee:	f002 fb03 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80006f2:	2305      	movs	r3, #5
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006f6:	2303      	movs	r3, #3
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	480c      	ldr	r0, [pc, #48]	@ (8000738 <MX_GPIO_Init+0xe0>)
 8000706:	f002 faf7 	bl	8002cf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : STATUS_REDLED_Pin */
  GPIO_InitStruct.Pin = STATUS_REDLED_Pin;
 800070a:	2340      	movs	r3, #64	@ 0x40
 800070c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070e:	2301      	movs	r3, #1
 8000710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000712:	2302      	movs	r3, #2
 8000714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000716:	2300      	movs	r3, #0
 8000718:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_REDLED_GPIO_Port, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	4804      	ldr	r0, [pc, #16]	@ (8000734 <MX_GPIO_Init+0xdc>)
 8000722:	f002 fae9 	bl	8002cf8 <HAL_GPIO_Init>

}
 8000726:	bf00      	nop
 8000728:	3728      	adds	r7, #40	@ 0x28
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40021000 	.word	0x40021000
 8000734:	48000800 	.word	0x48000800
 8000738:	48000400 	.word	0x48000400

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000742:	f000 fb72 	bl	8000e2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000746:	f000 f861 	bl	800080c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074a:	f7ff ff85 	bl	8000658 <MX_GPIO_Init>
  MX_DMA_Init();
 800074e:	f7ff ff59 	bl	8000604 <MX_DMA_Init>
  MX_TIM1_Init();
 8000752:	f000 f977 	bl	8000a44 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000756:	f7ff fd5f 	bl	8000218 <MX_ADC1_Init>
  MX_TIM15_Init();
 800075a:	f000 fa3b 	bl	8000bd4 <MX_TIM15_Init>
  MX_ADC2_Init();
 800075e:	f7ff fe15 	bl	800038c <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8000762:	f000 f8a2 	bl	80008aa <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8000766:	f000 f8a7 	bl	80008b8 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 800076a:	f000 f8ac 	bl	80008c6 <MX_OPAMP3_Init>
  /* USER CODE BEGIN 2 */
  configure_vabc_to_duty_modulator();
 800076e:	f005 f99f 	bl	8005ab0 <configure_vabc_to_duty_modulator>
  configureHardwarePWM(&htim1,TIM_CHANNEL_1,TIM_CHANNEL_2,TIM_CHANNEL_3);
 8000772:	2308      	movs	r3, #8
 8000774:	2204      	movs	r2, #4
 8000776:	2100      	movs	r1, #0
 8000778:	481d      	ldr	r0, [pc, #116]	@ (80007f0 <main+0xb4>)
 800077a:	f005 fb0d 	bl	8005d98 <configureHardwarePWM>
  configureHardwareADC(&hadc1,&htim15);
 800077e:	491d      	ldr	r1, [pc, #116]	@ (80007f4 <main+0xb8>)
 8000780:	481d      	ldr	r0, [pc, #116]	@ (80007f8 <main+0xbc>)
 8000782:	f005 fa93 	bl	8005cac <configureHardwareADC>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  HAL_Delay(superloop_delay_ms);
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <main+0xc0>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f000 fbbe 	bl	8000f0c <HAL_Delay>

		 sin_index+=20*adc_variables.bluepotentiometer;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <main+0xc4>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	ee07 3a90 	vmov	s15, r3
 8000798:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800079c:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <main+0xc8>)
 800079e:	edd3 7a02 	vldr	s15, [r3, #8]
 80007a2:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80007a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80007aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007b2:	edc7 7a01 	vstr	s15, [r7, #4]
 80007b6:	793b      	ldrb	r3, [r7, #4]
 80007b8:	b2da      	uxtb	r2, r3
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <main+0xc4>)
 80007bc:	701a      	strb	r2, [r3, #0]
		 cos_index+=20*adc_variables.bluepotentiometer;
 80007be:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <main+0xcc>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	ee07 3a90 	vmov	s15, r3
 80007c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <main+0xc8>)
 80007cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80007d0:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80007d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80007d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80007e4:	793b      	ldrb	r3, [r7, #4]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <main+0xcc>)
 80007ea:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(superloop_delay_ms);
 80007ec:	bf00      	nop
 80007ee:	e7ca      	b.n	8000786 <main+0x4a>
 80007f0:	2000098c 	.word	0x2000098c
 80007f4:	200009d8 	.word	0x200009d8
 80007f8:	20000838 	.word	0x20000838
 80007fc:	20000000 	.word	0x20000000
 8000800:	20000a28 	.word	0x20000a28
 8000804:	20000a54 	.word	0x20000a54
 8000808:	20000a29 	.word	0x20000a29

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b094      	sub	sp, #80	@ 0x50
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 0318 	add.w	r3, r7, #24
 8000816:	2238      	movs	r2, #56	@ 0x38
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f005 fb82 	bl	8005f24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800082e:	2000      	movs	r0, #0
 8000830:	f002 fbfc 	bl	800302c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000834:	2301      	movs	r3, #1
 8000836:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000838:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800083c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083e:	2302      	movs	r3, #2
 8000840:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000842:	2303      	movs	r3, #3
 8000844:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000846:	2302      	movs	r3, #2
 8000848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800084a:	2355      	movs	r3, #85	@ 0x55
 800084c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800084e:	2302      	movs	r3, #2
 8000850:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000852:	2302      	movs	r3, #2
 8000854:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000856:	2302      	movs	r3, #2
 8000858:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085a:	f107 0318 	add.w	r3, r7, #24
 800085e:	4618      	mov	r0, r3
 8000860:	f002 fc98 	bl	8003194 <HAL_RCC_OscConfig>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800086a:	f000 f818 	bl	800089e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086e:	230f      	movs	r3, #15
 8000870:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000872:	2303      	movs	r3, #3
 8000874:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	2104      	movs	r1, #4
 8000886:	4618      	mov	r0, r3
 8000888:	f002 ff96 	bl	80037b8 <HAL_RCC_ClockConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000892:	f000 f804 	bl	800089e <Error_Handler>
  }
}
 8000896:	bf00      	nop
 8000898:	3750      	adds	r7, #80	@ 0x50
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a2:	b672      	cpsid	i
}
 80008a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a6:	bf00      	nop
 80008a8:	e7fd      	b.n	80008a6 <Error_Handler+0x8>

080008aa <MX_OPAMP1_Init>:

/* USER CODE END 0 */

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 1 */
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 1 */
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 1 */
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	4a0e      	ldr	r2, [pc, #56]	@ (8000918 <HAL_MspInit+0x44>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	4a08      	ldr	r2, [pc, #32]	@ (8000918 <HAL_MspInit+0x44>)
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800090a:	f002 fc33 	bl	8003174 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <NMI_Handler+0x4>

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <HardFault_Handler+0x4>

0800092c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <MemManage_Handler+0x4>

08000934 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <UsageFault_Handler+0x4>

08000944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000972:	f000 faad 	bl	8000ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <DMA1_Channel1_IRQHandler+0x10>)
 8000982:	f002 f86a 	bl	8002a5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000910 	.word	0x20000910

08000990 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

	decodeHArdwareADC();
 8000994:	f005 f9b2 	bl	8005cfc <decodeHArdwareADC>
	park_inverse(&vdq0, cosineWave[cos_index], sineWave[sin_index], &valphabeta);
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <TIM1_UP_TIM16_IRQHandler+0x64>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <TIM1_UP_TIM16_IRQHandler+0x68>)
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	4413      	add	r3, r2
 80009a2:	edd3 7a00 	vldr	s15, [r3]
 80009a6:	4b15      	ldr	r3, [pc, #84]	@ (80009fc <TIM1_UP_TIM16_IRQHandler+0x6c>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	4a15      	ldr	r2, [pc, #84]	@ (8000a00 <TIM1_UP_TIM16_IRQHandler+0x70>)
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	4413      	add	r3, r2
 80009b0:	ed93 7a00 	vldr	s14, [r3]
 80009b4:	4913      	ldr	r1, [pc, #76]	@ (8000a04 <TIM1_UP_TIM16_IRQHandler+0x74>)
 80009b6:	eef0 0a47 	vmov.f32	s1, s14
 80009ba:	eeb0 0a67 	vmov.f32	s0, s15
 80009be:	4812      	ldr	r0, [pc, #72]	@ (8000a08 <TIM1_UP_TIM16_IRQHandler+0x78>)
 80009c0:	f004 ffbf 	bl	8005942 <park_inverse>
	clarke_inverse(&valphabeta, &vabc);
 80009c4:	4911      	ldr	r1, [pc, #68]	@ (8000a0c <TIM1_UP_TIM16_IRQHandler+0x7c>)
 80009c6:	480f      	ldr	r0, [pc, #60]	@ (8000a04 <TIM1_UP_TIM16_IRQHandler+0x74>)
 80009c8:	f004 ff70 	bl	80058ac <clarke_inverse>
	run_vabc_to_duty_modulator(1.0, &vabc, &pwm_duty_cycles);
 80009cc:	4910      	ldr	r1, [pc, #64]	@ (8000a10 <TIM1_UP_TIM16_IRQHandler+0x80>)
 80009ce:	480f      	ldr	r0, [pc, #60]	@ (8000a0c <TIM1_UP_TIM16_IRQHandler+0x7c>)
 80009d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80009d4:	f005 f884 	bl	8005ae0 <run_vabc_to_duty_modulator>
	runHardwarePWM(&pwm_duty_cycles, &pwm_registers);
 80009d8:	490e      	ldr	r1, [pc, #56]	@ (8000a14 <TIM1_UP_TIM16_IRQHandler+0x84>)
 80009da:	480d      	ldr	r0, [pc, #52]	@ (8000a10 <TIM1_UP_TIM16_IRQHandler+0x80>)
 80009dc:	f005 fa36 	bl	8005e4c <runHardwarePWM>
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_RESET );
 80009e0:	2200      	movs	r2, #0
 80009e2:	2140      	movs	r1, #64	@ 0x40
 80009e4:	480c      	ldr	r0, [pc, #48]	@ (8000a18 <TIM1_UP_TIM16_IRQHandler+0x88>)
 80009e6:	f002 fb09 	bl	8002ffc <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009ea:	480c      	ldr	r0, [pc, #48]	@ (8000a1c <TIM1_UP_TIM16_IRQHandler+0x8c>)
 80009ec:	f003 fd3e 	bl	800446c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000a29 	.word	0x20000a29
 80009f8:	2000041c 	.word	0x2000041c
 80009fc:	20000a28 	.word	0x20000a28
 8000a00:	2000001c 	.word	0x2000001c
 8000a04:	20000980 	.word	0x20000980
 8000a08:	20000004 	.word	0x20000004
 8000a0c:	20000974 	.word	0x20000974
 8000a10:	20000a70 	.word	0x20000a70
 8000a14:	20000a7c 	.word	0x20000a7c
 8000a18:	48000800 	.word	0x48000800
 8000a1c:	2000098c 	.word	0x2000098c

08000a20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <SystemInit+0x20>)
 8000a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a2a:	4a05      	ldr	r2, [pc, #20]	@ (8000a40 <SystemInit+0x20>)
 8000a2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b09c      	sub	sp, #112	@ 0x70
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a4a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
 8000a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a58:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a64:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
 8000a74:	615a      	str	r2, [r3, #20]
 8000a76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	2234      	movs	r2, #52	@ 0x34
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f005 fa50 	bl	8005f24 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a84:	4b51      	ldr	r3, [pc, #324]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000a86:	4a52      	ldr	r2, [pc, #328]	@ (8000bd0 <MX_TIM1_Init+0x18c>)
 8000a88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = PWM_PREESCALER;
 8000a8a:	4b50      	ldr	r3, [pc, #320]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000a8c:	22a9      	movs	r2, #169	@ 0xa9
 8000a8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000a90:	4b4e      	ldr	r3, [pc, #312]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000a92:	2220      	movs	r2, #32
 8000a94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8000a96:	4b4d      	ldr	r3, [pc, #308]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000a98:	2263      	movs	r2, #99	@ 0x63
 8000a9a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a9c:	4b4b      	ldr	r3, [pc, #300]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000aa2:	4b4a      	ldr	r3, [pc, #296]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa8:	4b48      	ldr	r3, [pc, #288]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000aae:	4847      	ldr	r0, [pc, #284]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000ab0:	f003 fa56 	bl	8003f60 <HAL_TIM_Base_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000aba:	f7ff fef0 	bl	800089e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ac4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4840      	ldr	r0, [pc, #256]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000acc:	f003 ff32 	bl	8004934 <HAL_TIM_ConfigClockSource>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000ad6:	f7ff fee2 	bl	800089e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ada:	483c      	ldr	r0, [pc, #240]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000adc:	f003 fb64 	bl	80041a8 <HAL_TIM_PWM_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000ae6:	f7ff feda 	bl	800089e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000aea:	2320      	movs	r3, #32
 8000aec:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000aee:	2300      	movs	r3, #0
 8000af0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000af6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000afa:	4619      	mov	r1, r3
 8000afc:	4833      	ldr	r0, [pc, #204]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000afe:	f004 fd4d 	bl	800559c <HAL_TIMEx_MasterConfigSynchronization>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8000b08:	f7ff fec9 	bl	800089e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b0c:	2360      	movs	r3, #96	@ 0x60
 8000b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b14:	2300      	movs	r3, #0
 8000b16:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b20:	2300      	movs	r3, #0
 8000b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b24:	2300      	movs	r3, #0
 8000b26:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b28:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4826      	ldr	r0, [pc, #152]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000b32:	f003 fdeb 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000b3c:	f7ff feaf 	bl	800089e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b40:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b44:	2204      	movs	r2, #4
 8000b46:	4619      	mov	r1, r3
 8000b48:	4820      	ldr	r0, [pc, #128]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000b4a:	f003 fddf 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000b54:	f7ff fea3 	bl	800089e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b58:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000b5c:	2208      	movs	r2, #8
 8000b5e:	4619      	mov	r1, r3
 8000b60:	481a      	ldr	r0, [pc, #104]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000b62:	f003 fdd3 	bl	800470c <HAL_TIM_PWM_ConfigChannel>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000b6c:	f7ff fe97 	bl	800089e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b70:	2300      	movs	r3, #0
 8000b72:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = PWM_DEADTIME;
 8000b7c:	2325      	movs	r3, #37	@ 0x25
 8000b7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	4619      	mov	r1, r3
 8000bac:	4807      	ldr	r0, [pc, #28]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000bae:	f004 fd77 	bl	80056a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_TIM1_Init+0x178>
  {
    Error_Handler();
 8000bb8:	f7ff fe71 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000bbc:	4803      	ldr	r0, [pc, #12]	@ (8000bcc <MX_TIM1_Init+0x188>)
 8000bbe:	f000 f895 	bl	8000cec <HAL_TIM_MspPostInit>

}
 8000bc2:	bf00      	nop
 8000bc4:	3770      	adds	r7, #112	@ 0x70
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	2000098c 	.word	0x2000098c
 8000bd0:	40012c00 	.word	0x40012c00

08000bd4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b088      	sub	sp, #32
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bda:	f107 0310 	add.w	r3, r7, #16
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c74 <MX_TIM15_Init+0xa0>)
 8000bf6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = SLOW_ADC_PREESCALER;
 8000bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000bfa:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000bfe:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c00:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 99;
 8000c06:	4b1a      	ldr	r3, [pc, #104]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c08:	2263      	movs	r2, #99	@ 0x63
 8000c0a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c0c:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000c12:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c18:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000c1e:	4814      	ldr	r0, [pc, #80]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c20:	f003 f99e 	bl	8003f60 <HAL_TIM_Base_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000c2a:	f7ff fe38 	bl	800089e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000c34:	f107 0310 	add.w	r3, r7, #16
 8000c38:	4619      	mov	r1, r3
 8000c3a:	480d      	ldr	r0, [pc, #52]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c3c:	f003 fe7a 	bl	8004934 <HAL_TIM_ConfigClockSource>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000c46:	f7ff fe2a 	bl	800089e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c4a:	2320      	movs	r3, #32
 8000c4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	4619      	mov	r1, r3
 8000c56:	4806      	ldr	r0, [pc, #24]	@ (8000c70 <MX_TIM15_Init+0x9c>)
 8000c58:	f004 fca0 	bl	800559c <HAL_TIMEx_MasterConfigSynchronization>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000c62:	f7ff fe1c 	bl	800089e <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000c66:	bf00      	nop
 8000c68:	3720      	adds	r7, #32
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200009d8 	.word	0x200009d8
 8000c74:	40014000 	.word	0x40014000

08000c78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a16      	ldr	r2, [pc, #88]	@ (8000ce0 <HAL_TIM_Base_MspInit+0x68>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d114      	bne.n	8000cb4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x6c>)
 8000c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c8e:	4a15      	ldr	r2, [pc, #84]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x6c>)
 8000c90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x6c>)
 8000c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	2019      	movs	r0, #25
 8000ca8:	f001 fd7f 	bl	80027aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000cac:	2019      	movs	r0, #25
 8000cae:	f001 fd96 	bl	80027de <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8000cb2:	e010      	b.n	8000cd6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM15)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce8 <HAL_TIM_Base_MspInit+0x70>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d10b      	bne.n	8000cd6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000cbe:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x6c>)
 8000cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cc2:	4a08      	ldr	r2, [pc, #32]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x6c>)
 8000cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_TIM_Base_MspInit+0x6c>)
 8000ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	68bb      	ldr	r3, [r7, #8]
}
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40012c00 	.word	0x40012c00
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40014000 	.word	0x40014000

08000cec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a2f      	ldr	r2, [pc, #188]	@ (8000dc8 <HAL_TIM_MspPostInit+0xdc>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d157      	bne.n	8000dbe <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d12:	4a2e      	ldr	r2, [pc, #184]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d14:	f043 0304 	orr.w	r3, r3, #4
 8000d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1e:	f003 0304 	and.w	r3, r3, #4
 8000d22:	613b      	str	r3, [r7, #16]
 8000d24:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d26:	4b29      	ldr	r3, [pc, #164]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	4a28      	ldr	r2, [pc, #160]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d2c:	f043 0302 	orr.w	r3, r3, #2
 8000d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d32:	4b26      	ldr	r3, [pc, #152]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b23      	ldr	r3, [pc, #140]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	4a22      	ldr	r2, [pc, #136]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d4a:	4b20      	ldr	r3, [pc, #128]	@ (8000dcc <HAL_TIM_MspPostInit+0xe0>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8000d68:	2304      	movs	r3, #4
 8000d6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4619      	mov	r1, r3
 8000d72:	4817      	ldr	r0, [pc, #92]	@ (8000dd0 <HAL_TIM_MspPostInit+0xe4>)
 8000d74:	f001 ffc0 	bl	8002cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2300      	movs	r3, #0
 8000d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8000d8a:	2304      	movs	r3, #4
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	480f      	ldr	r0, [pc, #60]	@ (8000dd4 <HAL_TIM_MspPostInit+0xe8>)
 8000d96:	f001 ffaf 	bl	8002cf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8000d9a:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 8000d9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000dac:	2306      	movs	r3, #6
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dba:	f001 ff9d 	bl	8002cf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000dbe:	bf00      	nop
 8000dc0:	3728      	adds	r7, #40	@ 0x28
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40012c00 	.word	0x40012c00
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	48000800 	.word	0x48000800
 8000dd4:	48000400 	.word	0x48000400

08000dd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dd8:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dda:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ddc:	f7ff fe20 	bl	8000a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000de2:	490d      	ldr	r1, [pc, #52]	@ (8000e18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <LoopForever+0xe>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000de8:	e002      	b.n	8000df0 <LoopCopyDataInit>

08000dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dee:	3304      	adds	r3, #4

08000df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df4:	d3f9      	bcc.n	8000dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e24 <LoopForever+0x16>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dfc:	e001      	b.n	8000e02 <LoopFillZerobss>

08000dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e00:	3204      	adds	r2, #4

08000e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e04:	d3fb      	bcc.n	8000dfe <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e06:	f005 f895 	bl	8005f34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e0a:	f7ff fc97 	bl	800073c <main>

08000e0e <LoopForever>:

LoopForever:
    b LoopForever
 8000e0e:	e7fe      	b.n	8000e0e <LoopForever>
  ldr   r0, =_estack
 8000e10:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e18:	2000081c 	.word	0x2000081c
  ldr r2, =_sidata
 8000e1c:	08005fac 	.word	0x08005fac
  ldr r2, =_sbss
 8000e20:	2000081c 	.word	0x2000081c
  ldr r4, =_ebss
 8000e24:	20000a88 	.word	0x20000a88

08000e28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC1_2_IRQHandler>

08000e2a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e30:	2300      	movs	r3, #0
 8000e32:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f001 fcad 	bl	8002794 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e3a:	200f      	movs	r0, #15
 8000e3c:	f000 f80e 	bl	8000e5c <HAL_InitTick>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	71fb      	strb	r3, [r7, #7]
 8000e4a:	e001      	b.n	8000e50 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e4c:	f7ff fd42 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e50:	79fb      	ldrb	r3, [r7, #7]

}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e64:	2300      	movs	r3, #0
 8000e66:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e68:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <HAL_InitTick+0x68>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d022      	beq.n	8000eb6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e70:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <HAL_InitTick+0x6c>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <HAL_InitTick+0x68>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e84:	4618      	mov	r0, r3
 8000e86:	f001 fcb8 	bl	80027fa <HAL_SYSTICK_Config>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d10f      	bne.n	8000eb0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b0f      	cmp	r3, #15
 8000e94:	d809      	bhi.n	8000eaa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e96:	2200      	movs	r2, #0
 8000e98:	6879      	ldr	r1, [r7, #4]
 8000e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e9e:	f001 fc84 	bl	80027aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ecc <HAL_InitTick+0x70>)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	e007      	b.n	8000eba <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	73fb      	strb	r3, [r7, #15]
 8000eae:	e004      	b.n	8000eba <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	73fb      	strb	r3, [r7, #15]
 8000eb4:	e001      	b.n	8000eba <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000018 	.word	0x20000018
 8000ec8:	20000010 	.word	0x20000010
 8000ecc:	20000014 	.word	0x20000014

08000ed0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <HAL_IncTick+0x1c>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <HAL_IncTick+0x20>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4413      	add	r3, r2
 8000ede:	4a03      	ldr	r2, [pc, #12]	@ (8000eec <HAL_IncTick+0x1c>)
 8000ee0:	6013      	str	r3, [r2, #0]
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	20000a24 	.word	0x20000a24
 8000ef0:	20000018 	.word	0x20000018

08000ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	@ (8000f08 <HAL_GetTick+0x14>)
 8000efa:	681b      	ldr	r3, [r3, #0]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000a24 	.word	0x20000a24

08000f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f14:	f7ff ffee 	bl	8000ef4 <HAL_GetTick>
 8000f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f24:	d004      	beq.n	8000f30 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <HAL_Delay+0x40>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f30:	bf00      	nop
 8000f32:	f7ff ffdf 	bl	8000ef4 <HAL_GetTick>
 8000f36:	4602      	mov	r2, r0
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d8f7      	bhi.n	8000f32 <HAL_Delay+0x26>
  {
  }
}
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000018 	.word	0x20000018

08000f50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	431a      	orrs	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	609a      	str	r2, [r3, #8]
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b083      	sub	sp, #12
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	431a      	orrs	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b087      	sub	sp, #28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	3360      	adds	r3, #96	@ 0x60
 8000fca:	461a      	mov	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	4413      	add	r3, r2
 8000fd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <LL_ADC_SetOffset+0x44>)
 8000fda:	4013      	ands	r3, r2
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000ff0:	bf00      	nop
 8000ff2:	371c      	adds	r7, #28
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	03fff000 	.word	0x03fff000

08001000 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	3360      	adds	r3, #96	@ 0x60
 800100e:	461a      	mov	r2, r3
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001020:	4618      	mov	r0, r3
 8001022:	3714      	adds	r7, #20
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800102c:	b480      	push	{r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	3360      	adds	r3, #96	@ 0x60
 800103c:	461a      	mov	r2, r3
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	431a      	orrs	r2, r3
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001056:	bf00      	nop
 8001058:	371c      	adds	r7, #28
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001062:	b480      	push	{r7}
 8001064:	b087      	sub	sp, #28
 8001066:	af00      	add	r7, sp, #0
 8001068:	60f8      	str	r0, [r7, #12]
 800106a:	60b9      	str	r1, [r7, #8]
 800106c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	3360      	adds	r3, #96	@ 0x60
 8001072:	461a      	mov	r2, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	431a      	orrs	r2, r3
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800108c:	bf00      	nop
 800108e:	371c      	adds	r7, #28
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	3360      	adds	r3, #96	@ 0x60
 80010a8:	461a      	mov	r2, r3
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	4413      	add	r3, r2
 80010b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	431a      	orrs	r2, r3
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80010c2:	bf00      	nop
 80010c4:	371c      	adds	r7, #28
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	431a      	orrs	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	615a      	str	r2, [r3, #20]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001104:	2b00      	cmp	r3, #0
 8001106:	d101      	bne.n	800110c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001108:	2301      	movs	r3, #1
 800110a:	e000      	b.n	800110e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800111a:	b480      	push	{r7}
 800111c:	b087      	sub	sp, #28
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	60b9      	str	r1, [r7, #8]
 8001124:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3330      	adds	r3, #48	@ 0x30
 800112a:	461a      	mov	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	f003 030c 	and.w	r3, r3, #12
 8001136:	4413      	add	r3, r2
 8001138:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	211f      	movs	r1, #31
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	401a      	ands	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	0e9b      	lsrs	r3, r3, #26
 8001152:	f003 011f 	and.w	r1, r3, #31
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	f003 031f 	and.w	r3, r3, #31
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	431a      	orrs	r2, r3
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001166:	bf00      	nop
 8001168:	371c      	adds	r7, #28
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001172:	b480      	push	{r7}
 8001174:	b087      	sub	sp, #28
 8001176:	af00      	add	r7, sp, #0
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3314      	adds	r3, #20
 8001182:	461a      	mov	r2, r3
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	0e5b      	lsrs	r3, r3, #25
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	4413      	add	r3, r2
 8001190:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	0d1b      	lsrs	r3, r3, #20
 800119a:	f003 031f 	and.w	r3, r3, #31
 800119e:	2107      	movs	r1, #7
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	401a      	ands	r2, r3
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	0d1b      	lsrs	r3, r3, #20
 80011ac:	f003 031f 	and.w	r3, r3, #31
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	fa01 f303 	lsl.w	r3, r1, r3
 80011b6:	431a      	orrs	r2, r3
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80011bc:	bf00      	nop
 80011be:	371c      	adds	r7, #28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011e0:	43db      	mvns	r3, r3
 80011e2:	401a      	ands	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f003 0318 	and.w	r3, r3, #24
 80011ea:	4908      	ldr	r1, [pc, #32]	@ (800120c <LL_ADC_SetChannelSingleDiff+0x44>)
 80011ec:	40d9      	lsrs	r1, r3
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	400b      	ands	r3, r1
 80011f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011f6:	431a      	orrs	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80011fe:	bf00      	nop
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	0007ffff 	.word	0x0007ffff

08001210 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f003 031f 	and.w	r3, r3, #31
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800123c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	6093      	str	r3, [r2, #8]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001264:	d101      	bne.n	800126a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001288:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800128c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80012b4:	d101      	bne.n	80012ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012b6:	2301      	movs	r3, #1
 80012b8:	e000      	b.n	80012bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012dc:	f043 0201 	orr.w	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001300:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001304:	f043 0202 	orr.w	r2, r3, #2
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	2b01      	cmp	r3, #1
 800132a:	d101      	bne.n	8001330 <LL_ADC_IsEnabled+0x18>
 800132c:	2301      	movs	r3, #1
 800132e:	e000      	b.n	8001332 <LL_ADC_IsEnabled+0x1a>
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b02      	cmp	r3, #2
 8001350:	d101      	bne.n	8001356 <LL_ADC_IsDisableOngoing+0x18>
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <LL_ADC_IsDisableOngoing+0x1a>
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr

08001364 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001374:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001378:	f043 0204 	orr.w	r2, r3, #4
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	f003 0304 	and.w	r3, r3, #4
 800139c:	2b04      	cmp	r3, #4
 800139e:	d101      	bne.n	80013a4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80013a0:	2301      	movs	r3, #1
 80013a2:	e000      	b.n	80013a6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	2b08      	cmp	r3, #8
 80013c4:	d101      	bne.n	80013ca <LL_ADC_INJ_IsConversionOngoing+0x18>
 80013c6:	2301      	movs	r3, #1
 80013c8:	e000      	b.n	80013cc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e167      	b.n	80016c2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	695b      	ldr	r3, [r3, #20]
 80013f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d109      	bne.n	8001414 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff f829 	bl	8000458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff19 	bl	8001250 <LL_ADC_IsDeepPowerDownEnabled>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d004      	beq.n	800142e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff feff 	bl	800122c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff ff34 	bl	80012a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d115      	bne.n	800146a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff ff18 	bl	8001278 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001448:	4ba0      	ldr	r3, [pc, #640]	@ (80016cc <HAL_ADC_Init+0x2f4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	099b      	lsrs	r3, r3, #6
 800144e:	4aa0      	ldr	r2, [pc, #640]	@ (80016d0 <HAL_ADC_Init+0x2f8>)
 8001450:	fba2 2303 	umull	r2, r3, r2, r3
 8001454:	099b      	lsrs	r3, r3, #6
 8001456:	3301      	adds	r3, #1
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800145c:	e002      	b.n	8001464 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3b01      	subs	r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f9      	bne.n	800145e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff16 	bl	80012a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d10d      	bne.n	8001496 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800147e:	f043 0210 	orr.w	r2, r3, #16
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f043 0201 	orr.w	r2, r3, #1
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ff76 	bl	800138c <LL_ADC_REG_IsConversionOngoing>
 80014a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a6:	f003 0310 	and.w	r3, r3, #16
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f040 8100 	bne.w	80016b0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f040 80fc 	bne.w	80016b0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014bc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80014c0:	f043 0202 	orr.w	r2, r3, #2
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff23 	bl	8001318 <LL_ADC_IsEnabled>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d111      	bne.n	80014fc <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80014d8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80014dc:	f7ff ff1c 	bl	8001318 <LL_ADC_IsEnabled>
 80014e0:	4604      	mov	r4, r0
 80014e2:	487c      	ldr	r0, [pc, #496]	@ (80016d4 <HAL_ADC_Init+0x2fc>)
 80014e4:	f7ff ff18 	bl	8001318 <LL_ADC_IsEnabled>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4323      	orrs	r3, r4
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d105      	bne.n	80014fc <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	4619      	mov	r1, r3
 80014f6:	4878      	ldr	r0, [pc, #480]	@ (80016d8 <HAL_ADC_Init+0x300>)
 80014f8:	f7ff fd2a 	bl	8000f50 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	7f5b      	ldrb	r3, [r3, #29]
 8001500:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001506:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800150c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001512:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800151a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800151c:	4313      	orrs	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001526:	2b01      	cmp	r3, #1
 8001528:	d106      	bne.n	8001538 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800152e:	3b01      	subs	r3, #1
 8001530:	045b      	lsls	r3, r3, #17
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800153c:	2b00      	cmp	r3, #0
 800153e:	d009      	beq.n	8001554 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001544:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68da      	ldr	r2, [r3, #12]
 800155a:	4b60      	ldr	r3, [pc, #384]	@ (80016dc <HAL_ADC_Init+0x304>)
 800155c:	4013      	ands	r3, r2
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	6812      	ldr	r2, [r2, #0]
 8001562:	69b9      	ldr	r1, [r7, #24]
 8001564:	430b      	orrs	r3, r1
 8001566:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	430a      	orrs	r2, r1
 800157c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff ff15 	bl	80013b2 <LL_ADC_INJ_IsConversionOngoing>
 8001588:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d16d      	bne.n	800166c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d16a      	bne.n	800166c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800159a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80015a2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80015a4:	4313      	orrs	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80015b2:	f023 0302 	bic.w	r3, r3, #2
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	69b9      	ldr	r1, [r7, #24]
 80015bc:	430b      	orrs	r3, r1
 80015be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d017      	beq.n	80015f8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	691a      	ldr	r2, [r3, #16]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80015d6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80015e0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80015e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6911      	ldr	r1, [r2, #16]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	430b      	orrs	r3, r1
 80015f2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80015f6:	e013      	b.n	8001620 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	691a      	ldr	r2, [r3, #16]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001606:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001618:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800161c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001626:	2b01      	cmp	r3, #1
 8001628:	d118      	bne.n	800165c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001634:	f023 0304 	bic.w	r3, r3, #4
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001640:	4311      	orrs	r1, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001646:	4311      	orrs	r1, r2
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800164c:	430a      	orrs	r2, r1
 800164e:	431a      	orrs	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f042 0201 	orr.w	r2, r2, #1
 8001658:	611a      	str	r2, [r3, #16]
 800165a:	e007      	b.n	800166c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	691a      	ldr	r2, [r3, #16]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f022 0201 	bic.w	r2, r2, #1
 800166a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d10c      	bne.n	800168e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	f023 010f 	bic.w	r1, r3, #15
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	1e5a      	subs	r2, r3, #1
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	430a      	orrs	r2, r1
 800168a:	631a      	str	r2, [r3, #48]	@ 0x30
 800168c:	e007      	b.n	800169e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 020f 	bic.w	r2, r2, #15
 800169c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a2:	f023 0303 	bic.w	r3, r3, #3
 80016a6:	f043 0201 	orr.w	r2, r3, #1
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80016ae:	e007      	b.n	80016c0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b4:	f043 0210 	orr.w	r2, r3, #16
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80016c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3724      	adds	r7, #36	@ 0x24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd90      	pop	{r4, r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000010 	.word	0x20000010
 80016d0:	053e2d63 	.word	0x053e2d63
 80016d4:	50000100 	.word	0x50000100
 80016d8:	50000300 	.word	0x50000300
 80016dc:	fff04007 	.word	0xfff04007

080016e0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016ec:	4851      	ldr	r0, [pc, #324]	@ (8001834 <HAL_ADC_Start_DMA+0x154>)
 80016ee:	f7ff fd8f 	bl	8001210 <LL_ADC_GetMultimode>
 80016f2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fe47 	bl	800138c <LL_ADC_REG_IsConversionOngoing>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	f040 808f 	bne.w	8001824 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800170c:	2b01      	cmp	r3, #1
 800170e:	d101      	bne.n	8001714 <HAL_ADC_Start_DMA+0x34>
 8001710:	2302      	movs	r3, #2
 8001712:	e08a      	b.n	800182a <HAL_ADC_Start_DMA+0x14a>
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d005      	beq.n	800172e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	2b05      	cmp	r3, #5
 8001726:	d002      	beq.n	800172e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	2b09      	cmp	r3, #9
 800172c:	d173      	bne.n	8001816 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800172e:	68f8      	ldr	r0, [r7, #12]
 8001730:	f000 fc8e 	bl	8002050 <ADC_Enable>
 8001734:	4603      	mov	r3, r0
 8001736:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001738:	7dfb      	ldrb	r3, [r7, #23]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d166      	bne.n	800180c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001742:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001746:	f023 0301 	bic.w	r3, r3, #1
 800174a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a38      	ldr	r2, [pc, #224]	@ (8001838 <HAL_ADC_Start_DMA+0x158>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d002      	beq.n	8001762 <HAL_ADC_Start_DMA+0x82>
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	e001      	b.n	8001766 <HAL_ADC_Start_DMA+0x86>
 8001762:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	6812      	ldr	r2, [r2, #0]
 800176a:	4293      	cmp	r3, r2
 800176c:	d002      	beq.n	8001774 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d105      	bne.n	8001780 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001778:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001784:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d006      	beq.n	800179a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001790:	f023 0206 	bic.w	r2, r3, #6
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	661a      	str	r2, [r3, #96]	@ 0x60
 8001798:	e002      	b.n	80017a0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017a4:	4a25      	ldr	r2, [pc, #148]	@ (800183c <HAL_ADC_Start_DMA+0x15c>)
 80017a6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017ac:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <HAL_ADC_Start_DMA+0x160>)
 80017ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017b4:	4a23      	ldr	r2, [pc, #140]	@ (8001844 <HAL_ADC_Start_DMA+0x164>)
 80017b6:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	221c      	movs	r2, #28
 80017be:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f042 0210 	orr.w	r2, r2, #16
 80017d6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	68da      	ldr	r2, [r3, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0201 	orr.w	r2, r2, #1
 80017e6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	3340      	adds	r3, #64	@ 0x40
 80017f2:	4619      	mov	r1, r3
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	f001 f8b4 	bl	8002964 <HAL_DMA_Start_IT>
 80017fc:	4603      	mov	r3, r0
 80017fe:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fdad 	bl	8001364 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800180a:	e00d      	b.n	8001828 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001814:	e008      	b.n	8001828 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001822:	e001      	b.n	8001828 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001824:	2302      	movs	r3, #2
 8001826:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001828:	7dfb      	ldrb	r3, [r7, #23]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	50000300 	.word	0x50000300
 8001838:	50000100 	.word	0x50000100
 800183c:	0800221b 	.word	0x0800221b
 8001840:	080022f3 	.word	0x080022f3
 8001844:	0800230f 	.word	0x0800230f

08001848 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0b6      	sub	sp, #216	@ 0xd8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800187a:	2300      	movs	r3, #0
 800187c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800188a:	2b01      	cmp	r3, #1
 800188c:	d101      	bne.n	8001892 <HAL_ADC_ConfigChannel+0x22>
 800188e:	2302      	movs	r3, #2
 8001890:	e3c8      	b.n	8002024 <HAL_ADC_ConfigChannel+0x7b4>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2201      	movs	r2, #1
 8001896:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fd74 	bl	800138c <LL_ADC_REG_IsConversionOngoing>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f040 83ad 	bne.w	8002006 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6818      	ldr	r0, [r3, #0]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	6859      	ldr	r1, [r3, #4]
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	f7ff fc2e 	bl	800111a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fd62 	bl	800138c <LL_ADC_REG_IsConversionOngoing>
 80018c8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fd6e 	bl	80013b2 <LL_ADC_INJ_IsConversionOngoing>
 80018d6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f040 81d9 	bne.w	8001c96 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f040 81d4 	bne.w	8001c96 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80018f6:	d10f      	bne.n	8001918 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2200      	movs	r2, #0
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff fc35 	bl	8001172 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fbdc 	bl	80010ce <LL_ADC_SetSamplingTimeCommonConfig>
 8001916:	e00e      	b.n	8001936 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6818      	ldr	r0, [r3, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	6819      	ldr	r1, [r3, #0]
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	461a      	mov	r2, r3
 8001926:	f7ff fc24 	bl	8001172 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fbcc 	bl	80010ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	695a      	ldr	r2, [r3, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	08db      	lsrs	r3, r3, #3
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	2b04      	cmp	r3, #4
 8001956:	d022      	beq.n	800199e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6818      	ldr	r0, [r3, #0]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	6919      	ldr	r1, [r3, #16]
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001968:	f7ff fb26 	bl	8000fb8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6818      	ldr	r0, [r3, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	6919      	ldr	r1, [r3, #16]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	461a      	mov	r2, r3
 800197a:	f7ff fb72 	bl	8001062 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6818      	ldr	r0, [r3, #0]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800198a:	2b01      	cmp	r3, #1
 800198c:	d102      	bne.n	8001994 <HAL_ADC_ConfigChannel+0x124>
 800198e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001992:	e000      	b.n	8001996 <HAL_ADC_ConfigChannel+0x126>
 8001994:	2300      	movs	r3, #0
 8001996:	461a      	mov	r2, r3
 8001998:	f7ff fb7e 	bl	8001098 <LL_ADC_SetOffsetSaturation>
 800199c:	e17b      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2100      	movs	r1, #0
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fb2b 	bl	8001000 <LL_ADC_GetOffsetChannel>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d10a      	bne.n	80019ca <HAL_ADC_ConfigChannel+0x15a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fb20 	bl	8001000 <LL_ADC_GetOffsetChannel>
 80019c0:	4603      	mov	r3, r0
 80019c2:	0e9b      	lsrs	r3, r3, #26
 80019c4:	f003 021f 	and.w	r2, r3, #31
 80019c8:	e01e      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x198>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fb15 	bl	8001000 <LL_ADC_GetOffsetChannel>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80019f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80019f8:	2320      	movs	r3, #32
 80019fa:	e004      	b.n	8001a06 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80019fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a00:	fab3 f383 	clz	r3, r3
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d105      	bne.n	8001a20 <HAL_ADC_ConfigChannel+0x1b0>
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0e9b      	lsrs	r3, r3, #26
 8001a1a:	f003 031f 	and.w	r3, r3, #31
 8001a1e:	e018      	b.n	8001a52 <HAL_ADC_ConfigChannel+0x1e2>
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a2c:	fa93 f3a3 	rbit	r3, r3
 8001a30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001a34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001a3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001a44:	2320      	movs	r3, #32
 8001a46:	e004      	b.n	8001a52 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001a48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a4c:	fab3 f383 	clz	r3, r3
 8001a50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d106      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fae4 	bl	800102c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2101      	movs	r1, #1
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fac8 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10a      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x220>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2101      	movs	r1, #1
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fabd 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001a86:	4603      	mov	r3, r0
 8001a88:	0e9b      	lsrs	r3, r3, #26
 8001a8a:	f003 021f 	and.w	r2, r3, #31
 8001a8e:	e01e      	b.n	8001ace <HAL_ADC_ConfigChannel+0x25e>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2101      	movs	r1, #1
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fab2 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001aa6:	fa93 f3a3 	rbit	r3, r3
 8001aaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001aae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ab2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001ab6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001abe:	2320      	movs	r3, #32
 8001ac0:	e004      	b.n	8001acc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001ac2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ac6:	fab3 f383 	clz	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d105      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x276>
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	0e9b      	lsrs	r3, r3, #26
 8001ae0:	f003 031f 	and.w	r3, r3, #31
 8001ae4:	e018      	b.n	8001b18 <HAL_ADC_ConfigChannel+0x2a8>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001af2:	fa93 f3a3 	rbit	r3, r3
 8001af6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001afa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001afe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001b02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001b0a:	2320      	movs	r3, #32
 8001b0c:	e004      	b.n	8001b18 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001b0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b12:	fab3 f383 	clz	r3, r3
 8001b16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d106      	bne.n	8001b2a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2200      	movs	r2, #0
 8001b22:	2101      	movs	r1, #1
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fa81 	bl	800102c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2102      	movs	r1, #2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fa65 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d10a      	bne.n	8001b56 <HAL_ADC_ConfigChannel+0x2e6>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2102      	movs	r1, #2
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fa5a 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	0e9b      	lsrs	r3, r3, #26
 8001b50:	f003 021f 	and.w	r2, r3, #31
 8001b54:	e01e      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x324>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2102      	movs	r1, #2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fa4f 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001b62:	4603      	mov	r3, r0
 8001b64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b6c:	fa93 f3a3 	rbit	r3, r3
 8001b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001b74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001b7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001b84:	2320      	movs	r3, #32
 8001b86:	e004      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001b88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d105      	bne.n	8001bac <HAL_ADC_ConfigChannel+0x33c>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	0e9b      	lsrs	r3, r3, #26
 8001ba6:	f003 031f 	and.w	r3, r3, #31
 8001baa:	e016      	b.n	8001bda <HAL_ADC_ConfigChannel+0x36a>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001bb8:	fa93 f3a3 	rbit	r3, r3
 8001bbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001bbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001bc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001bc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001bcc:	2320      	movs	r3, #32
 8001bce:	e004      	b.n	8001bda <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001bd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bd4:	fab3 f383 	clz	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d106      	bne.n	8001bec <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2200      	movs	r2, #0
 8001be4:	2102      	movs	r1, #2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fa20 	bl	800102c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2103      	movs	r1, #3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fa04 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10a      	bne.n	8001c18 <HAL_ADC_ConfigChannel+0x3a8>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2103      	movs	r1, #3
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff f9f9 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	0e9b      	lsrs	r3, r3, #26
 8001c12:	f003 021f 	and.w	r2, r3, #31
 8001c16:	e017      	b.n	8001c48 <HAL_ADC_ConfigChannel+0x3d8>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2103      	movs	r1, #3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff f9ee 	bl	8001000 <LL_ADC_GetOffsetChannel>
 8001c24:	4603      	mov	r3, r0
 8001c26:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c2a:	fa93 f3a3 	rbit	r3, r3
 8001c2e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001c30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c32:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d101      	bne.n	8001c3e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001c3a:	2320      	movs	r3, #32
 8001c3c:	e003      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001c3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c40:	fab3 f383 	clz	r3, r3
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d105      	bne.n	8001c60 <HAL_ADC_ConfigChannel+0x3f0>
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	0e9b      	lsrs	r3, r3, #26
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	e011      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x414>
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c68:	fa93 f3a3 	rbit	r3, r3
 8001c6c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001c6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c70:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001c72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d101      	bne.n	8001c7c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001c78:	2320      	movs	r3, #32
 8001c7a:	e003      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001c7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d106      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2103      	movs	r1, #3
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff f9cb 	bl	800102c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff fb3c 	bl	8001318 <LL_ADC_IsEnabled>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f040 8140 	bne.w	8001f28 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	6819      	ldr	r1, [r3, #0]
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	f7ff fa87 	bl	80011c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	4a8f      	ldr	r2, [pc, #572]	@ (8001efc <HAL_ADC_ConfigChannel+0x68c>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	f040 8131 	bne.w	8001f28 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d10b      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x47e>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	0e9b      	lsrs	r3, r3, #26
 8001cdc:	3301      	adds	r3, #1
 8001cde:	f003 031f 	and.w	r3, r3, #31
 8001ce2:	2b09      	cmp	r3, #9
 8001ce4:	bf94      	ite	ls
 8001ce6:	2301      	movls	r3, #1
 8001ce8:	2300      	movhi	r3, #0
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	e019      	b.n	8001d22 <HAL_ADC_ConfigChannel+0x4b2>
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001cfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cfe:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001d00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001d06:	2320      	movs	r3, #32
 8001d08:	e003      	b.n	8001d12 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001d0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	3301      	adds	r3, #1
 8001d14:	f003 031f 	and.w	r3, r3, #31
 8001d18:	2b09      	cmp	r3, #9
 8001d1a:	bf94      	ite	ls
 8001d1c:	2301      	movls	r3, #1
 8001d1e:	2300      	movhi	r3, #0
 8001d20:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d079      	beq.n	8001e1a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d107      	bne.n	8001d42 <HAL_ADC_ConfigChannel+0x4d2>
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	0e9b      	lsrs	r3, r3, #26
 8001d38:	3301      	adds	r3, #1
 8001d3a:	069b      	lsls	r3, r3, #26
 8001d3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d40:	e015      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x4fe>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d4a:	fa93 f3a3 	rbit	r3, r3
 8001d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001d50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d52:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001d54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001d5a:	2320      	movs	r3, #32
 8001d5c:	e003      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	3301      	adds	r3, #1
 8001d68:	069b      	lsls	r3, r3, #26
 8001d6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d109      	bne.n	8001d8e <HAL_ADC_ConfigChannel+0x51e>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	0e9b      	lsrs	r3, r3, #26
 8001d80:	3301      	adds	r3, #1
 8001d82:	f003 031f 	and.w	r3, r3, #31
 8001d86:	2101      	movs	r1, #1
 8001d88:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8c:	e017      	b.n	8001dbe <HAL_ADC_ConfigChannel+0x54e>
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d96:	fa93 f3a3 	rbit	r3, r3
 8001d9a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001d9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001da6:	2320      	movs	r3, #32
 8001da8:	e003      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dac:	fab3 f383 	clz	r3, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	3301      	adds	r3, #1
 8001db4:	f003 031f 	and.w	r3, r3, #31
 8001db8:	2101      	movs	r1, #1
 8001dba:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbe:	ea42 0103 	orr.w	r1, r2, r3
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d10a      	bne.n	8001de4 <HAL_ADC_ConfigChannel+0x574>
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	0e9b      	lsrs	r3, r3, #26
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	f003 021f 	and.w	r2, r3, #31
 8001dda:	4613      	mov	r3, r2
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	4413      	add	r3, r2
 8001de0:	051b      	lsls	r3, r3, #20
 8001de2:	e018      	b.n	8001e16 <HAL_ADC_ConfigChannel+0x5a6>
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001dfc:	2320      	movs	r3, #32
 8001dfe:	e003      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e02:	fab3 f383 	clz	r3, r3
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	3301      	adds	r3, #1
 8001e0a:	f003 021f 	and.w	r2, r3, #31
 8001e0e:	4613      	mov	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4413      	add	r3, r2
 8001e14:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e16:	430b      	orrs	r3, r1
 8001e18:	e081      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d107      	bne.n	8001e36 <HAL_ADC_ConfigChannel+0x5c6>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	0e9b      	lsrs	r3, r3, #26
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	069b      	lsls	r3, r3, #26
 8001e30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e34:	e015      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x5f2>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e3e:	fa93 f3a3 	rbit	r3, r3
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e46:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001e4e:	2320      	movs	r3, #32
 8001e50:	e003      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	069b      	lsls	r3, r3, #26
 8001e5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d109      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x612>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	0e9b      	lsrs	r3, r3, #26
 8001e74:	3301      	adds	r3, #1
 8001e76:	f003 031f 	and.w	r3, r3, #31
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e80:	e017      	b.n	8001eb2 <HAL_ADC_ConfigChannel+0x642>
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	6a3b      	ldr	r3, [r7, #32]
 8001e8a:	fa93 f3a3 	rbit	r3, r3
 8001e8e:	61fb      	str	r3, [r7, #28]
  return result;
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001e9a:	2320      	movs	r3, #32
 8001e9c:	e003      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea0:	fab3 f383 	clz	r3, r3
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	f003 031f 	and.w	r3, r3, #31
 8001eac:	2101      	movs	r1, #1
 8001eae:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb2:	ea42 0103 	orr.w	r1, r2, r3
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10d      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x66e>
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	0e9b      	lsrs	r3, r3, #26
 8001ec8:	3301      	adds	r3, #1
 8001eca:	f003 021f 	and.w	r2, r3, #31
 8001ece:	4613      	mov	r3, r2
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	4413      	add	r3, r2
 8001ed4:	3b1e      	subs	r3, #30
 8001ed6:	051b      	lsls	r3, r3, #20
 8001ed8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001edc:	e01e      	b.n	8001f1c <HAL_ADC_ConfigChannel+0x6ac>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	613b      	str	r3, [r7, #16]
  return result;
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d104      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	e006      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x698>
 8001efa:	bf00      	nop
 8001efc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	fab3 f383 	clz	r3, r3
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	3301      	adds	r3, #1
 8001f0a:	f003 021f 	and.w	r2, r3, #31
 8001f0e:	4613      	mov	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4413      	add	r3, r2
 8001f14:	3b1e      	subs	r3, #30
 8001f16:	051b      	lsls	r3, r3, #20
 8001f18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f1c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001f1e:	683a      	ldr	r2, [r7, #0]
 8001f20:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f22:	4619      	mov	r1, r3
 8001f24:	f7ff f925 	bl	8001172 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4b3f      	ldr	r3, [pc, #252]	@ (800202c <HAL_ADC_ConfigChannel+0x7bc>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d071      	beq.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f34:	483e      	ldr	r0, [pc, #248]	@ (8002030 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f36:	f7ff f831 	bl	8000f9c <LL_ADC_GetCommonPathInternalCh>
 8001f3a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a3c      	ldr	r2, [pc, #240]	@ (8002034 <HAL_ADC_ConfigChannel+0x7c4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d004      	beq.n	8001f52 <HAL_ADC_ConfigChannel+0x6e2>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a3a      	ldr	r2, [pc, #232]	@ (8002038 <HAL_ADC_ConfigChannel+0x7c8>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d127      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d121      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f66:	d157      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f70:	4619      	mov	r1, r3
 8001f72:	482f      	ldr	r0, [pc, #188]	@ (8002030 <HAL_ADC_ConfigChannel+0x7c0>)
 8001f74:	f7fe ffff 	bl	8000f76 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f78:	4b30      	ldr	r3, [pc, #192]	@ (800203c <HAL_ADC_ConfigChannel+0x7cc>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	099b      	lsrs	r3, r3, #6
 8001f7e:	4a30      	ldr	r2, [pc, #192]	@ (8002040 <HAL_ADC_ConfigChannel+0x7d0>)
 8001f80:	fba2 2303 	umull	r2, r3, r2, r3
 8001f84:	099b      	lsrs	r3, r3, #6
 8001f86:	1c5a      	adds	r2, r3, #1
 8001f88:	4613      	mov	r3, r2
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	4413      	add	r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001f92:	e002      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1f9      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fa0:	e03a      	b.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a27      	ldr	r2, [pc, #156]	@ (8002044 <HAL_ADC_ConfigChannel+0x7d4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d113      	bne.n	8001fd4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10d      	bne.n	8001fd4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a22      	ldr	r2, [pc, #136]	@ (8002048 <HAL_ADC_ConfigChannel+0x7d8>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d02a      	beq.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4818      	ldr	r0, [pc, #96]	@ (8002030 <HAL_ADC_ConfigChannel+0x7c0>)
 8001fce:	f7fe ffd2 	bl	8000f76 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fd2:	e021      	b.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800204c <HAL_ADC_ConfigChannel+0x7dc>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d11c      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d116      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a16      	ldr	r2, [pc, #88]	@ (8002048 <HAL_ADC_ConfigChannel+0x7d8>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d011      	beq.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ff4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ff8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	480c      	ldr	r0, [pc, #48]	@ (8002030 <HAL_ADC_ConfigChannel+0x7c0>)
 8002000:	f7fe ffb9 	bl	8000f76 <LL_ADC_SetCommonPathInternalCh>
 8002004:	e008      	b.n	8002018 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200a:	f043 0220 	orr.w	r2, r3, #32
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002020:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002024:	4618      	mov	r0, r3
 8002026:	37d8      	adds	r7, #216	@ 0xd8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	80080000 	.word	0x80080000
 8002030:	50000300 	.word	0x50000300
 8002034:	c3210000 	.word	0xc3210000
 8002038:	90c00010 	.word	0x90c00010
 800203c:	20000010 	.word	0x20000010
 8002040:	053e2d63 	.word	0x053e2d63
 8002044:	c7520000 	.word	0xc7520000
 8002048:	50000100 	.word	0x50000100
 800204c:	cb840000 	.word	0xcb840000

08002050 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002058:	2300      	movs	r3, #0
 800205a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff f959 	bl	8001318 <LL_ADC_IsEnabled>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d169      	bne.n	8002140 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	4b36      	ldr	r3, [pc, #216]	@ (800214c <ADC_Enable+0xfc>)
 8002074:	4013      	ands	r3, r2
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00d      	beq.n	8002096 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800207e:	f043 0210 	orr.w	r2, r3, #16
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800208a:	f043 0201 	orr.w	r2, r3, #1
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e055      	b.n	8002142 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff f914 	bl	80012c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80020a0:	482b      	ldr	r0, [pc, #172]	@ (8002150 <ADC_Enable+0x100>)
 80020a2:	f7fe ff7b 	bl	8000f9c <LL_ADC_GetCommonPathInternalCh>
 80020a6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80020a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d013      	beq.n	80020d8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020b0:	4b28      	ldr	r3, [pc, #160]	@ (8002154 <ADC_Enable+0x104>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	099b      	lsrs	r3, r3, #6
 80020b6:	4a28      	ldr	r2, [pc, #160]	@ (8002158 <ADC_Enable+0x108>)
 80020b8:	fba2 2303 	umull	r2, r3, r2, r3
 80020bc:	099b      	lsrs	r3, r3, #6
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020ca:	e002      	b.n	80020d2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f9      	bne.n	80020cc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80020d8:	f7fe ff0c 	bl	8000ef4 <HAL_GetTick>
 80020dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020de:	e028      	b.n	8002132 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff f917 	bl	8001318 <LL_ADC_IsEnabled>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d104      	bne.n	80020fa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff f8e7 	bl	80012c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020fa:	f7fe fefb 	bl	8000ef4 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d914      	bls.n	8002132 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b01      	cmp	r3, #1
 8002114:	d00d      	beq.n	8002132 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800211a:	f043 0210 	orr.w	r2, r3, #16
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002126:	f043 0201 	orr.w	r2, r3, #1
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e007      	b.n	8002142 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	2b01      	cmp	r3, #1
 800213e:	d1cf      	bne.n	80020e0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	8000003f 	.word	0x8000003f
 8002150:	50000300 	.word	0x50000300
 8002154:	20000010 	.word	0x20000010
 8002158:	053e2d63 	.word	0x053e2d63

0800215c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff f8e8 	bl	800133e <LL_ADC_IsDisableOngoing>
 800216e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff f8cf 	bl	8001318 <LL_ADC_IsEnabled>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d047      	beq.n	8002210 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d144      	bne.n	8002210 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 030d 	and.w	r3, r3, #13
 8002190:	2b01      	cmp	r3, #1
 8002192:	d10c      	bne.n	80021ae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff f8a9 	bl	80012f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2203      	movs	r2, #3
 80021a4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021a6:	f7fe fea5 	bl	8000ef4 <HAL_GetTick>
 80021aa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021ac:	e029      	b.n	8002202 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b2:	f043 0210 	orr.w	r2, r3, #16
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021be:	f043 0201 	orr.w	r2, r3, #1
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e023      	b.n	8002212 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80021ca:	f7fe fe93 	bl	8000ef4 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d914      	bls.n	8002202 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00d      	beq.n	8002202 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ea:	f043 0210 	orr.w	r2, r3, #16
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f6:	f043 0201 	orr.w	r2, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e007      	b.n	8002212 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1dc      	bne.n	80021ca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002226:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002230:	2b00      	cmp	r3, #0
 8002232:	d14b      	bne.n	80022cc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002238:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d021      	beq.n	8002292 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe ff4e 	bl	80010f4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d032      	beq.n	80022c4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d12b      	bne.n	80022c4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002270:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d11f      	bne.n	80022c4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002288:	f043 0201 	orr.w	r2, r3, #1
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002290:	e018      	b.n	80022c4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d111      	bne.n	80022c4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d105      	bne.n	80022c4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022bc:	f043 0201 	orr.w	r2, r3, #1
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f003 fd51 	bl	8005d6c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80022ca:	e00e      	b.n	80022ea <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d0:	f003 0310 	and.w	r3, r3, #16
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff fabf 	bl	800185c <HAL_ADC_ErrorCallback>
}
 80022de:	e004      	b.n	80022ea <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	4798      	blx	r3
}
 80022ea:	bf00      	nop
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022fe:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7ff faa1 	bl	8001848 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002306:	bf00      	nop
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b084      	sub	sp, #16
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002320:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232c:	f043 0204 	orr.w	r2, r3, #4
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f7ff fa91 	bl	800185c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800233a:	bf00      	nop
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <LL_ADC_IsEnabled>:
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <LL_ADC_IsEnabled+0x18>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <LL_ADC_IsEnabled+0x1a>
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <LL_ADC_StartCalibration>:
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800237a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002384:	4313      	orrs	r3, r2
 8002386:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	609a      	str	r2, [r3, #8]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <LL_ADC_IsCalibrationOnGoing>:
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80023aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80023ae:	d101      	bne.n	80023b4 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <LL_ADC_REG_IsConversionOngoing>:
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d101      	bne.n	80023da <LL_ADC_REG_IsConversionOngoing+0x18>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d101      	bne.n	8002404 <HAL_ADCEx_Calibration_Start+0x1c>
 8002400:	2302      	movs	r3, #2
 8002402:	e04d      	b.n	80024a0 <HAL_ADCEx_Calibration_Start+0xb8>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7ff fea5 	bl	800215c <ADC_Disable>
 8002412:	4603      	mov	r3, r0
 8002414:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d136      	bne.n	800248a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002420:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002424:	f023 0302 	bic.w	r3, r3, #2
 8002428:	f043 0202 	orr.w	r2, r3, #2
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6839      	ldr	r1, [r7, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ff96 	bl	8002368 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800243c:	e014      	b.n	8002468 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	3301      	adds	r3, #1
 8002442:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4a18      	ldr	r2, [pc, #96]	@ (80024a8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d90d      	bls.n	8002468 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002450:	f023 0312 	bic.w	r3, r3, #18
 8002454:	f043 0210 	orr.w	r2, r3, #16
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e01b      	b.n	80024a0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff94 	bl	800239a <LL_ADC_IsCalibrationOnGoing>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1e2      	bne.n	800243e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800247c:	f023 0303 	bic.w	r3, r3, #3
 8002480:	f043 0201 	orr.w	r2, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002488:	e005      	b.n	8002496 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248e:	f043 0210 	orr.w	r2, r3, #16
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800249e:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	0004de01 	.word	0x0004de01

080024ac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b0a1      	sub	sp, #132	@ 0x84
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d101      	bne.n	80024ca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80024c6:	2302      	movs	r3, #2
 80024c8:	e08b      	b.n	80025e2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80024d2:	2300      	movs	r3, #0
 80024d4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80024d6:	2300      	movs	r3, #0
 80024d8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024e2:	d102      	bne.n	80024ea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80024e4:	4b41      	ldr	r3, [pc, #260]	@ (80025ec <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	e001      	b.n	80024ee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80024ea:	2300      	movs	r3, #0
 80024ec:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10b      	bne.n	800250c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f8:	f043 0220 	orr.w	r2, r3, #32
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e06a      	b.n	80025e2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff ff57 	bl	80023c2 <LL_ADC_REG_IsConversionOngoing>
 8002514:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff ff51 	bl	80023c2 <LL_ADC_REG_IsConversionOngoing>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d14c      	bne.n	80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002526:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002528:	2b00      	cmp	r3, #0
 800252a:	d149      	bne.n	80025c0 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800252c:	4b30      	ldr	r3, [pc, #192]	@ (80025f0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800252e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d028      	beq.n	800258a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002538:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6859      	ldr	r1, [r3, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800254a:	035b      	lsls	r3, r3, #13
 800254c:	430b      	orrs	r3, r1
 800254e:	431a      	orrs	r2, r3
 8002550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002552:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002554:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002558:	f7ff fef3 	bl	8002342 <LL_ADC_IsEnabled>
 800255c:	4604      	mov	r4, r0
 800255e:	4823      	ldr	r0, [pc, #140]	@ (80025ec <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002560:	f7ff feef 	bl	8002342 <LL_ADC_IsEnabled>
 8002564:	4603      	mov	r3, r0
 8002566:	4323      	orrs	r3, r4
 8002568:	2b00      	cmp	r3, #0
 800256a:	d133      	bne.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800256c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002574:	f023 030f 	bic.w	r3, r3, #15
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	6811      	ldr	r1, [r2, #0]
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	6892      	ldr	r2, [r2, #8]
 8002580:	430a      	orrs	r2, r1
 8002582:	431a      	orrs	r2, r3
 8002584:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002586:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002588:	e024      	b.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800258a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002594:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002596:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800259a:	f7ff fed2 	bl	8002342 <LL_ADC_IsEnabled>
 800259e:	4604      	mov	r4, r0
 80025a0:	4812      	ldr	r0, [pc, #72]	@ (80025ec <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025a2:	f7ff fece 	bl	8002342 <LL_ADC_IsEnabled>
 80025a6:	4603      	mov	r3, r0
 80025a8:	4323      	orrs	r3, r4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d112      	bne.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80025ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80025b6:	f023 030f 	bic.w	r3, r3, #15
 80025ba:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80025bc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025be:	e009      	b.n	80025d4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c4:	f043 0220 	orr.w	r2, r3, #32
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80025d2:	e000      	b.n	80025d6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80025de:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3784      	adds	r7, #132	@ 0x84
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd90      	pop	{r4, r7, pc}
 80025ea:	bf00      	nop
 80025ec:	50000100 	.word	0x50000100
 80025f0:	50000300 	.word	0x50000300

080025f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002604:	4b0c      	ldr	r3, [pc, #48]	@ (8002638 <__NVIC_SetPriorityGrouping+0x44>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002610:	4013      	ands	r3, r2
 8002612:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800261c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002620:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002624:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002626:	4a04      	ldr	r2, [pc, #16]	@ (8002638 <__NVIC_SetPriorityGrouping+0x44>)
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	60d3      	str	r3, [r2, #12]
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002640:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <__NVIC_GetPriorityGrouping+0x18>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	0a1b      	lsrs	r3, r3, #8
 8002646:	f003 0307 	and.w	r3, r3, #7
}
 800264a:	4618      	mov	r0, r3
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	2b00      	cmp	r3, #0
 8002668:	db0b      	blt.n	8002682 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	f003 021f 	and.w	r2, r3, #31
 8002670:	4907      	ldr	r1, [pc, #28]	@ (8002690 <__NVIC_EnableIRQ+0x38>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	2001      	movs	r0, #1
 800267a:	fa00 f202 	lsl.w	r2, r0, r2
 800267e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	e000e100 	.word	0xe000e100

08002694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	6039      	str	r1, [r7, #0]
 800269e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	db0a      	blt.n	80026be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	490c      	ldr	r1, [pc, #48]	@ (80026e0 <__NVIC_SetPriority+0x4c>)
 80026ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b2:	0112      	lsls	r2, r2, #4
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	440b      	add	r3, r1
 80026b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026bc:	e00a      	b.n	80026d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	4908      	ldr	r1, [pc, #32]	@ (80026e4 <__NVIC_SetPriority+0x50>)
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	3b04      	subs	r3, #4
 80026cc:	0112      	lsls	r2, r2, #4
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	440b      	add	r3, r1
 80026d2:	761a      	strb	r2, [r3, #24]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	e000e100 	.word	0xe000e100
 80026e4:	e000ed00 	.word	0xe000ed00

080026e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b089      	sub	sp, #36	@ 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f1c3 0307 	rsb	r3, r3, #7
 8002702:	2b04      	cmp	r3, #4
 8002704:	bf28      	it	cs
 8002706:	2304      	movcs	r3, #4
 8002708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3304      	adds	r3, #4
 800270e:	2b06      	cmp	r3, #6
 8002710:	d902      	bls.n	8002718 <NVIC_EncodePriority+0x30>
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	3b03      	subs	r3, #3
 8002716:	e000      	b.n	800271a <NVIC_EncodePriority+0x32>
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800271c:	f04f 32ff 	mov.w	r2, #4294967295
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43da      	mvns	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	401a      	ands	r2, r3
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002730:	f04f 31ff 	mov.w	r1, #4294967295
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	fa01 f303 	lsl.w	r3, r1, r3
 800273a:	43d9      	mvns	r1, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002740:	4313      	orrs	r3, r2
         );
}
 8002742:	4618      	mov	r0, r3
 8002744:	3724      	adds	r7, #36	@ 0x24
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
	...

08002750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3b01      	subs	r3, #1
 800275c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002760:	d301      	bcc.n	8002766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002762:	2301      	movs	r3, #1
 8002764:	e00f      	b.n	8002786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002766:	4a0a      	ldr	r2, [pc, #40]	@ (8002790 <SysTick_Config+0x40>)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3b01      	subs	r3, #1
 800276c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800276e:	210f      	movs	r1, #15
 8002770:	f04f 30ff 	mov.w	r0, #4294967295
 8002774:	f7ff ff8e 	bl	8002694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002778:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <SysTick_Config+0x40>)
 800277a:	2200      	movs	r2, #0
 800277c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800277e:	4b04      	ldr	r3, [pc, #16]	@ (8002790 <SysTick_Config+0x40>)
 8002780:	2207      	movs	r2, #7
 8002782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	e000e010 	.word	0xe000e010

08002794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff ff29 	bl	80025f4 <__NVIC_SetPriorityGrouping>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}

080027aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b086      	sub	sp, #24
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	4603      	mov	r3, r0
 80027b2:	60b9      	str	r1, [r7, #8]
 80027b4:	607a      	str	r2, [r7, #4]
 80027b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027b8:	f7ff ff40 	bl	800263c <__NVIC_GetPriorityGrouping>
 80027bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	6978      	ldr	r0, [r7, #20]
 80027c4:	f7ff ff90 	bl	80026e8 <NVIC_EncodePriority>
 80027c8:	4602      	mov	r2, r0
 80027ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ce:	4611      	mov	r1, r2
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff5f 	bl	8002694 <__NVIC_SetPriority>
}
 80027d6:	bf00      	nop
 80027d8:	3718      	adds	r7, #24
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	4603      	mov	r3, r0
 80027e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff33 	bl	8002658 <__NVIC_EnableIRQ>
}
 80027f2:	bf00      	nop
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b082      	sub	sp, #8
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff ffa4 	bl	8002750 <SysTick_Config>
 8002808:	4603      	mov	r3, r0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e08d      	b.n	8002942 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	4b47      	ldr	r3, [pc, #284]	@ (800294c <HAL_DMA_Init+0x138>)
 800282e:	429a      	cmp	r2, r3
 8002830:	d80f      	bhi.n	8002852 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b45      	ldr	r3, [pc, #276]	@ (8002950 <HAL_DMA_Init+0x13c>)
 800283a:	4413      	add	r3, r2
 800283c:	4a45      	ldr	r2, [pc, #276]	@ (8002954 <HAL_DMA_Init+0x140>)
 800283e:	fba2 2303 	umull	r2, r3, r2, r3
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	009a      	lsls	r2, r3, #2
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a42      	ldr	r2, [pc, #264]	@ (8002958 <HAL_DMA_Init+0x144>)
 800284e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002850:	e00e      	b.n	8002870 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	4b40      	ldr	r3, [pc, #256]	@ (800295c <HAL_DMA_Init+0x148>)
 800285a:	4413      	add	r3, r2
 800285c:	4a3d      	ldr	r2, [pc, #244]	@ (8002954 <HAL_DMA_Init+0x140>)
 800285e:	fba2 2303 	umull	r2, r3, r2, r3
 8002862:	091b      	lsrs	r3, r3, #4
 8002864:	009a      	lsls	r2, r3, #2
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a3c      	ldr	r2, [pc, #240]	@ (8002960 <HAL_DMA_Init+0x14c>)
 800286e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800288a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002894:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f9b6 	bl	8002c34 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028d0:	d102      	bne.n	80028d8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80028ec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d010      	beq.n	8002918 <HAL_DMA_Init+0x104>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d80c      	bhi.n	8002918 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f9d6 	bl	8002cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	e008      	b.n	800292a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40020407 	.word	0x40020407
 8002950:	bffdfff8 	.word	0xbffdfff8
 8002954:	cccccccd 	.word	0xcccccccd
 8002958:	40020000 	.word	0x40020000
 800295c:	bffdfbf8 	.word	0xbffdfbf8
 8002960:	40020400 	.word	0x40020400

08002964 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
 8002970:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002972:	2300      	movs	r3, #0
 8002974:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800297c:	2b01      	cmp	r3, #1
 800297e:	d101      	bne.n	8002984 <HAL_DMA_Start_IT+0x20>
 8002980:	2302      	movs	r3, #2
 8002982:	e066      	b.n	8002a52 <HAL_DMA_Start_IT+0xee>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b01      	cmp	r3, #1
 8002996:	d155      	bne.n	8002a44 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0201 	bic.w	r2, r2, #1
 80029b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	68b9      	ldr	r1, [r7, #8]
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 f8fb 	bl	8002bb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d008      	beq.n	80029dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f042 020e 	orr.w	r2, r2, #14
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	e00f      	b.n	80029fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0204 	bic.w	r2, r2, #4
 80029ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 020a 	orr.w	r2, r2, #10
 80029fa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d007      	beq.n	8002a1a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a18:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d007      	beq.n	8002a32 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a30:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f042 0201 	orr.w	r2, r2, #1
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	e005      	b.n	8002a50 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a50:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3718      	adds	r7, #24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b084      	sub	sp, #16
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	2204      	movs	r2, #4
 8002a7c:	409a      	lsls	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4013      	ands	r3, r2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d026      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x7a>
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d021      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0320 	and.w	r3, r3, #32
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d107      	bne.n	8002aae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0204 	bic.w	r2, r2, #4
 8002aac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ab2:	f003 021f 	and.w	r2, r3, #31
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	2104      	movs	r1, #4
 8002abc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d071      	beq.n	8002bae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002ad2:	e06c      	b.n	8002bae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad8:	f003 031f 	and.w	r3, r3, #31
 8002adc:	2202      	movs	r2, #2
 8002ade:	409a      	lsls	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d02e      	beq.n	8002b46 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d029      	beq.n	8002b46 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0320 	and.w	r3, r3, #32
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10b      	bne.n	8002b18 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 020a 	bic.w	r2, r2, #10
 8002b0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1c:	f003 021f 	and.w	r2, r3, #31
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b24:	2102      	movs	r1, #2
 8002b26:	fa01 f202 	lsl.w	r2, r1, r2
 8002b2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d038      	beq.n	8002bae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b44:	e033      	b.n	8002bae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4a:	f003 031f 	and.w	r3, r3, #31
 8002b4e:	2208      	movs	r2, #8
 8002b50:	409a      	lsls	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4013      	ands	r3, r2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d02a      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d025      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 020e 	bic.w	r2, r2, #14
 8002b72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b78:	f003 021f 	and.w	r2, r3, #31
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b80:	2101      	movs	r1, #1
 8002b82:	fa01 f202 	lsl.w	r2, r1, r2
 8002b86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d004      	beq.n	8002bb0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002bae:	bf00      	nop
 8002bb0:	bf00      	nop
}
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
 8002bc4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d004      	beq.n	8002be2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002be0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	f003 021f 	and.w	r2, r3, #31
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bee:	2101      	movs	r1, #1
 8002bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b10      	cmp	r3, #16
 8002c04:	d108      	bne.n	8002c18 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c16:	e007      	b.n	8002c28 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	60da      	str	r2, [r3, #12]
}
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	461a      	mov	r2, r3
 8002c42:	4b16      	ldr	r3, [pc, #88]	@ (8002c9c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d802      	bhi.n	8002c4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002c48:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002c4a:	617b      	str	r3, [r7, #20]
 8002c4c:	e001      	b.n	8002c52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002c4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ca4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002c50:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	3b08      	subs	r3, #8
 8002c5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002c60:	fba2 2303 	umull	r2, r3, r2, r3
 8002c64:	091b      	lsrs	r3, r3, #4
 8002c66:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6c:	089b      	lsrs	r3, r3, #2
 8002c6e:	009a      	lsls	r2, r3, #2
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4413      	add	r3, r2
 8002c74:	461a      	mov	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8002cac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	2201      	movs	r2, #1
 8002c88:	409a      	lsls	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002c8e:	bf00      	nop
 8002c90:	371c      	adds	r7, #28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40020407 	.word	0x40020407
 8002ca0:	40020800 	.word	0x40020800
 8002ca4:	40020820 	.word	0x40020820
 8002ca8:	cccccccd 	.word	0xcccccccd
 8002cac:	40020880 	.word	0x40020880

08002cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002cc0:	68fa      	ldr	r2, [r7, #12]
 8002cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002cc4:	4413      	add	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	461a      	mov	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a08      	ldr	r2, [pc, #32]	@ (8002cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002cd2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	2201      	movs	r2, #1
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002ce4:	bf00      	nop
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	1000823f 	.word	0x1000823f
 8002cf4:	40020940 	.word	0x40020940

08002cf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b087      	sub	sp, #28
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d06:	e15a      	b.n	8002fbe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	fa01 f303 	lsl.w	r3, r1, r3
 8002d14:	4013      	ands	r3, r2
 8002d16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f000 814c 	beq.w	8002fb8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d005      	beq.n	8002d38 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d130      	bne.n	8002d9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	2203      	movs	r2, #3
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	68da      	ldr	r2, [r3, #12]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d6e:	2201      	movs	r2, #1
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	091b      	lsrs	r3, r3, #4
 8002d84:	f003 0201 	and.w	r2, r3, #1
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	d017      	beq.n	8002dd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	2203      	movs	r2, #3
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	43db      	mvns	r3, r3
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d123      	bne.n	8002e2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	08da      	lsrs	r2, r3, #3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3208      	adds	r2, #8
 8002dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	220f      	movs	r2, #15
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	4013      	ands	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	691a      	ldr	r2, [r3, #16]
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	08da      	lsrs	r2, r3, #3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	3208      	adds	r2, #8
 8002e24:	6939      	ldr	r1, [r7, #16]
 8002e26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	2203      	movs	r2, #3
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 0203 	and.w	r2, r3, #3
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 80a6 	beq.w	8002fb8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e6c:	4b5b      	ldr	r3, [pc, #364]	@ (8002fdc <HAL_GPIO_Init+0x2e4>)
 8002e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e70:	4a5a      	ldr	r2, [pc, #360]	@ (8002fdc <HAL_GPIO_Init+0x2e4>)
 8002e72:	f043 0301 	orr.w	r3, r3, #1
 8002e76:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e78:	4b58      	ldr	r3, [pc, #352]	@ (8002fdc <HAL_GPIO_Init+0x2e4>)
 8002e7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e84:	4a56      	ldr	r2, [pc, #344]	@ (8002fe0 <HAL_GPIO_Init+0x2e8>)
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	089b      	lsrs	r3, r3, #2
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	220f      	movs	r2, #15
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002eae:	d01f      	beq.n	8002ef0 <HAL_GPIO_Init+0x1f8>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a4c      	ldr	r2, [pc, #304]	@ (8002fe4 <HAL_GPIO_Init+0x2ec>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d019      	beq.n	8002eec <HAL_GPIO_Init+0x1f4>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a4b      	ldr	r2, [pc, #300]	@ (8002fe8 <HAL_GPIO_Init+0x2f0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d013      	beq.n	8002ee8 <HAL_GPIO_Init+0x1f0>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8002fec <HAL_GPIO_Init+0x2f4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d00d      	beq.n	8002ee4 <HAL_GPIO_Init+0x1ec>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a49      	ldr	r2, [pc, #292]	@ (8002ff0 <HAL_GPIO_Init+0x2f8>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d007      	beq.n	8002ee0 <HAL_GPIO_Init+0x1e8>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a48      	ldr	r2, [pc, #288]	@ (8002ff4 <HAL_GPIO_Init+0x2fc>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d101      	bne.n	8002edc <HAL_GPIO_Init+0x1e4>
 8002ed8:	2305      	movs	r3, #5
 8002eda:	e00a      	b.n	8002ef2 <HAL_GPIO_Init+0x1fa>
 8002edc:	2306      	movs	r3, #6
 8002ede:	e008      	b.n	8002ef2 <HAL_GPIO_Init+0x1fa>
 8002ee0:	2304      	movs	r3, #4
 8002ee2:	e006      	b.n	8002ef2 <HAL_GPIO_Init+0x1fa>
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e004      	b.n	8002ef2 <HAL_GPIO_Init+0x1fa>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	e002      	b.n	8002ef2 <HAL_GPIO_Init+0x1fa>
 8002eec:	2301      	movs	r3, #1
 8002eee:	e000      	b.n	8002ef2 <HAL_GPIO_Init+0x1fa>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	f002 0203 	and.w	r2, r2, #3
 8002ef8:	0092      	lsls	r2, r2, #2
 8002efa:	4093      	lsls	r3, r2
 8002efc:	693a      	ldr	r2, [r7, #16]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f02:	4937      	ldr	r1, [pc, #220]	@ (8002fe0 <HAL_GPIO_Init+0x2e8>)
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	089b      	lsrs	r3, r3, #2
 8002f08:	3302      	adds	r3, #2
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f10:	4b39      	ldr	r3, [pc, #228]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f34:	4a30      	ldr	r2, [pc, #192]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	43db      	mvns	r3, r3
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	4013      	ands	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f5e:	4a26      	ldr	r2, [pc, #152]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f64:	4b24      	ldr	r3, [pc, #144]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4013      	ands	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f88:	4a1b      	ldr	r2, [pc, #108]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	43db      	mvns	r3, r3
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002fb2:	4a11      	ldr	r2, [pc, #68]	@ (8002ff8 <HAL_GPIO_Init+0x300>)
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f47f ae9d 	bne.w	8002d08 <HAL_GPIO_Init+0x10>
  }
}
 8002fce:	bf00      	nop
 8002fd0:	bf00      	nop
 8002fd2:	371c      	adds	r7, #28
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	40010000 	.word	0x40010000
 8002fe4:	48000400 	.word	0x48000400
 8002fe8:	48000800 	.word	0x48000800
 8002fec:	48000c00 	.word	0x48000c00
 8002ff0:	48001000 	.word	0x48001000
 8002ff4:	48001400 	.word	0x48001400
 8002ff8:	40010400 	.word	0x40010400

08002ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
 8003008:	4613      	mov	r3, r2
 800300a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800300c:	787b      	ldrb	r3, [r7, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003012:	887a      	ldrh	r2, [r7, #2]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003018:	e002      	b.n	8003020 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800301a:	887a      	ldrh	r2, [r7, #2]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d141      	bne.n	80030be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800303a:	4b4b      	ldr	r3, [pc, #300]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003042:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003046:	d131      	bne.n	80030ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003048:	4b47      	ldr	r3, [pc, #284]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800304e:	4a46      	ldr	r2, [pc, #280]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003050:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003054:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003058:	4b43      	ldr	r3, [pc, #268]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003060:	4a41      	ldr	r2, [pc, #260]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003066:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003068:	4b40      	ldr	r3, [pc, #256]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2232      	movs	r2, #50	@ 0x32
 800306e:	fb02 f303 	mul.w	r3, r2, r3
 8003072:	4a3f      	ldr	r2, [pc, #252]	@ (8003170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003074:	fba2 2303 	umull	r2, r3, r2, r3
 8003078:	0c9b      	lsrs	r3, r3, #18
 800307a:	3301      	adds	r3, #1
 800307c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800307e:	e002      	b.n	8003086 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	3b01      	subs	r3, #1
 8003084:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003086:	4b38      	ldr	r3, [pc, #224]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800308e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003092:	d102      	bne.n	800309a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f2      	bne.n	8003080 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800309a:	4b33      	ldr	r3, [pc, #204]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a6:	d158      	bne.n	800315a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e057      	b.n	800315c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80030bc:	e04d      	b.n	800315a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030c4:	d141      	bne.n	800314a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030c6:	4b28      	ldr	r3, [pc, #160]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030d2:	d131      	bne.n	8003138 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030d4:	4b24      	ldr	r3, [pc, #144]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030da:	4a23      	ldr	r2, [pc, #140]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030e4:	4b20      	ldr	r3, [pc, #128]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030f4:	4b1d      	ldr	r3, [pc, #116]	@ (800316c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2232      	movs	r2, #50	@ 0x32
 80030fa:	fb02 f303 	mul.w	r3, r2, r3
 80030fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003170 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003100:	fba2 2303 	umull	r2, r3, r2, r3
 8003104:	0c9b      	lsrs	r3, r3, #18
 8003106:	3301      	adds	r3, #1
 8003108:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800310a:	e002      	b.n	8003112 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	3b01      	subs	r3, #1
 8003110:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003112:	4b15      	ldr	r3, [pc, #84]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800311a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800311e:	d102      	bne.n	8003126 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f2      	bne.n	800310c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003126:	4b10      	ldr	r3, [pc, #64]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800312e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003132:	d112      	bne.n	800315a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e011      	b.n	800315c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003138:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800313e:	4a0a      	ldr	r2, [pc, #40]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003144:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003148:	e007      	b.n	800315a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800314a:	4b07      	ldr	r3, [pc, #28]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003152:	4a05      	ldr	r2, [pc, #20]	@ (8003168 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003154:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003158:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	40007000 	.word	0x40007000
 800316c:	20000010 	.word	0x20000010
 8003170:	431bde83 	.word	0x431bde83

08003174 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003178:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	4a04      	ldr	r2, [pc, #16]	@ (8003190 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800317e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003182:	6093      	str	r3, [r2, #8]
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40007000 	.word	0x40007000

08003194 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e2fe      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d075      	beq.n	800329e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031b2:	4b97      	ldr	r3, [pc, #604]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 030c 	and.w	r3, r3, #12
 80031ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031bc:	4b94      	ldr	r3, [pc, #592]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	f003 0303 	and.w	r3, r3, #3
 80031c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	2b0c      	cmp	r3, #12
 80031ca:	d102      	bne.n	80031d2 <HAL_RCC_OscConfig+0x3e>
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d002      	beq.n	80031d8 <HAL_RCC_OscConfig+0x44>
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d10b      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d8:	4b8d      	ldr	r3, [pc, #564]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d05b      	beq.n	800329c <HAL_RCC_OscConfig+0x108>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d157      	bne.n	800329c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e2d9      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031f8:	d106      	bne.n	8003208 <HAL_RCC_OscConfig+0x74>
 80031fa:	4b85      	ldr	r3, [pc, #532]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a84      	ldr	r2, [pc, #528]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	e01d      	b.n	8003244 <HAL_RCC_OscConfig+0xb0>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003210:	d10c      	bne.n	800322c <HAL_RCC_OscConfig+0x98>
 8003212:	4b7f      	ldr	r3, [pc, #508]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a7e      	ldr	r2, [pc, #504]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003218:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	4b7c      	ldr	r3, [pc, #496]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a7b      	ldr	r2, [pc, #492]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	e00b      	b.n	8003244 <HAL_RCC_OscConfig+0xb0>
 800322c:	4b78      	ldr	r3, [pc, #480]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a77      	ldr	r2, [pc, #476]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	4b75      	ldr	r3, [pc, #468]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a74      	ldr	r2, [pc, #464]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800323e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d013      	beq.n	8003274 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fd fe52 	bl	8000ef4 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003254:	f7fd fe4e 	bl	8000ef4 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b64      	cmp	r3, #100	@ 0x64
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e29e      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003266:	4b6a      	ldr	r3, [pc, #424]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0xc0>
 8003272:	e014      	b.n	800329e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003274:	f7fd fe3e 	bl	8000ef4 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800327c:	f7fd fe3a 	bl	8000ef4 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b64      	cmp	r3, #100	@ 0x64
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e28a      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800328e:	4b60      	ldr	r3, [pc, #384]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f0      	bne.n	800327c <HAL_RCC_OscConfig+0xe8>
 800329a:	e000      	b.n	800329e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800329c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d075      	beq.n	8003396 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032aa:	4b59      	ldr	r3, [pc, #356]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 030c 	and.w	r3, r3, #12
 80032b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032b4:	4b56      	ldr	r3, [pc, #344]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	f003 0303 	and.w	r3, r3, #3
 80032bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	2b0c      	cmp	r3, #12
 80032c2:	d102      	bne.n	80032ca <HAL_RCC_OscConfig+0x136>
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d002      	beq.n	80032d0 <HAL_RCC_OscConfig+0x13c>
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d11f      	bne.n	8003310 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032d0:	4b4f      	ldr	r3, [pc, #316]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d005      	beq.n	80032e8 <HAL_RCC_OscConfig+0x154>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e25d      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e8:	4b49      	ldr	r3, [pc, #292]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	061b      	lsls	r3, r3, #24
 80032f6:	4946      	ldr	r1, [pc, #280]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032fc:	4b45      	ldr	r3, [pc, #276]	@ (8003414 <HAL_RCC_OscConfig+0x280>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f7fd fdab 	bl	8000e5c <HAL_InitTick>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d043      	beq.n	8003394 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e249      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d023      	beq.n	8003360 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003318:	4b3d      	ldr	r3, [pc, #244]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a3c      	ldr	r2, [pc, #240]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800331e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003324:	f7fd fde6 	bl	8000ef4 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800332c:	f7fd fde2 	bl	8000ef4 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e232      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800333e:	4b34      	ldr	r3, [pc, #208]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800334a:	4b31      	ldr	r3, [pc, #196]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	061b      	lsls	r3, r3, #24
 8003358:	492d      	ldr	r1, [pc, #180]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 800335a:	4313      	orrs	r3, r2
 800335c:	604b      	str	r3, [r1, #4]
 800335e:	e01a      	b.n	8003396 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003360:	4b2b      	ldr	r3, [pc, #172]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a2a      	ldr	r2, [pc, #168]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003366:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800336a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336c:	f7fd fdc2 	bl	8000ef4 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003374:	f7fd fdbe 	bl	8000ef4 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e20e      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003386:	4b22      	ldr	r3, [pc, #136]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0x1e0>
 8003392:	e000      	b.n	8003396 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003394:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0308 	and.w	r3, r3, #8
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d041      	beq.n	8003426 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d01c      	beq.n	80033e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033aa:	4b19      	ldr	r3, [pc, #100]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80033ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033b0:	4a17      	ldr	r2, [pc, #92]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ba:	f7fd fd9b 	bl	8000ef4 <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033c2:	f7fd fd97 	bl	8000ef4 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e1e7      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80033d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0ef      	beq.n	80033c2 <HAL_RCC_OscConfig+0x22e>
 80033e2:	e020      	b.n	8003426 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80033e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ea:	4a09      	ldr	r2, [pc, #36]	@ (8003410 <HAL_RCC_OscConfig+0x27c>)
 80033ec:	f023 0301 	bic.w	r3, r3, #1
 80033f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f4:	f7fd fd7e 	bl	8000ef4 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033fa:	e00d      	b.n	8003418 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033fc:	f7fd fd7a 	bl	8000ef4 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d906      	bls.n	8003418 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e1ca      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
 800340e:	bf00      	nop
 8003410:	40021000 	.word	0x40021000
 8003414:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003418:	4b8c      	ldr	r3, [pc, #560]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 800341a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1ea      	bne.n	80033fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0304 	and.w	r3, r3, #4
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 80a6 	beq.w	8003580 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003434:	2300      	movs	r3, #0
 8003436:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003438:	4b84      	ldr	r3, [pc, #528]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 800343a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_RCC_OscConfig+0x2b4>
 8003444:	2301      	movs	r3, #1
 8003446:	e000      	b.n	800344a <HAL_RCC_OscConfig+0x2b6>
 8003448:	2300      	movs	r3, #0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00d      	beq.n	800346a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800344e:	4b7f      	ldr	r3, [pc, #508]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003452:	4a7e      	ldr	r2, [pc, #504]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003458:	6593      	str	r3, [r2, #88]	@ 0x58
 800345a:	4b7c      	ldr	r3, [pc, #496]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 800345c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003466:	2301      	movs	r3, #1
 8003468:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800346a:	4b79      	ldr	r3, [pc, #484]	@ (8003650 <HAL_RCC_OscConfig+0x4bc>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d118      	bne.n	80034a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003476:	4b76      	ldr	r3, [pc, #472]	@ (8003650 <HAL_RCC_OscConfig+0x4bc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a75      	ldr	r2, [pc, #468]	@ (8003650 <HAL_RCC_OscConfig+0x4bc>)
 800347c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003482:	f7fd fd37 	bl	8000ef4 <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800348a:	f7fd fd33 	bl	8000ef4 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e183      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800349c:	4b6c      	ldr	r3, [pc, #432]	@ (8003650 <HAL_RCC_OscConfig+0x4bc>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0f0      	beq.n	800348a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d108      	bne.n	80034c2 <HAL_RCC_OscConfig+0x32e>
 80034b0:	4b66      	ldr	r3, [pc, #408]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b6:	4a65      	ldr	r2, [pc, #404]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034b8:	f043 0301 	orr.w	r3, r3, #1
 80034bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034c0:	e024      	b.n	800350c <HAL_RCC_OscConfig+0x378>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b05      	cmp	r3, #5
 80034c8:	d110      	bne.n	80034ec <HAL_RCC_OscConfig+0x358>
 80034ca:	4b60      	ldr	r3, [pc, #384]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d0:	4a5e      	ldr	r2, [pc, #376]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034d2:	f043 0304 	orr.w	r3, r3, #4
 80034d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034da:	4b5c      	ldr	r3, [pc, #368]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e0:	4a5a      	ldr	r2, [pc, #360]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034ea:	e00f      	b.n	800350c <HAL_RCC_OscConfig+0x378>
 80034ec:	4b57      	ldr	r3, [pc, #348]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f2:	4a56      	ldr	r2, [pc, #344]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034f4:	f023 0301 	bic.w	r3, r3, #1
 80034f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034fc:	4b53      	ldr	r3, [pc, #332]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80034fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003502:	4a52      	ldr	r2, [pc, #328]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003504:	f023 0304 	bic.w	r3, r3, #4
 8003508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d016      	beq.n	8003542 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003514:	f7fd fcee 	bl	8000ef4 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800351a:	e00a      	b.n	8003532 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351c:	f7fd fcea 	bl	8000ef4 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800352a:	4293      	cmp	r3, r2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e138      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003532:	4b46      	ldr	r3, [pc, #280]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ed      	beq.n	800351c <HAL_RCC_OscConfig+0x388>
 8003540:	e015      	b.n	800356e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003542:	f7fd fcd7 	bl	8000ef4 <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003548:	e00a      	b.n	8003560 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354a:	f7fd fcd3 	bl	8000ef4 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003558:	4293      	cmp	r3, r2
 800355a:	d901      	bls.n	8003560 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e121      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003560:	4b3a      	ldr	r3, [pc, #232]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1ed      	bne.n	800354a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800356e:	7ffb      	ldrb	r3, [r7, #31]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d105      	bne.n	8003580 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003574:	4b35      	ldr	r3, [pc, #212]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003578:	4a34      	ldr	r2, [pc, #208]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 800357a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800357e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0320 	and.w	r3, r3, #32
 8003588:	2b00      	cmp	r3, #0
 800358a:	d03c      	beq.n	8003606 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d01c      	beq.n	80035ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003594:	4b2d      	ldr	r3, [pc, #180]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003596:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800359a:	4a2c      	ldr	r2, [pc, #176]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a4:	f7fd fca6 	bl	8000ef4 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035ac:	f7fd fca2 	bl	8000ef4 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e0f2      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80035be:	4b23      	ldr	r3, [pc, #140]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80035c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0ef      	beq.n	80035ac <HAL_RCC_OscConfig+0x418>
 80035cc:	e01b      	b.n	8003606 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035ce:	4b1f      	ldr	r3, [pc, #124]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80035d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035d4:	4a1d      	ldr	r2, [pc, #116]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80035d6:	f023 0301 	bic.w	r3, r3, #1
 80035da:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035de:	f7fd fc89 	bl	8000ef4 <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035e6:	f7fd fc85 	bl	8000ef4 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e0d5      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035f8:	4b14      	ldr	r3, [pc, #80]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 80035fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1ef      	bne.n	80035e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 80c9 	beq.w	80037a2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003610:	4b0e      	ldr	r3, [pc, #56]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 030c 	and.w	r3, r3, #12
 8003618:	2b0c      	cmp	r3, #12
 800361a:	f000 8083 	beq.w	8003724 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	2b02      	cmp	r3, #2
 8003624:	d15e      	bne.n	80036e4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003626:	4b09      	ldr	r3, [pc, #36]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a08      	ldr	r2, [pc, #32]	@ (800364c <HAL_RCC_OscConfig+0x4b8>)
 800362c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003630:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003632:	f7fd fc5f 	bl	8000ef4 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003638:	e00c      	b.n	8003654 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363a:	f7fd fc5b 	bl	8000ef4 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d905      	bls.n	8003654 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e0ab      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
 800364c:	40021000 	.word	0x40021000
 8003650:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003654:	4b55      	ldr	r3, [pc, #340]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1ec      	bne.n	800363a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003660:	4b52      	ldr	r3, [pc, #328]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	4b52      	ldr	r3, [pc, #328]	@ (80037b0 <HAL_RCC_OscConfig+0x61c>)
 8003666:	4013      	ands	r3, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6a11      	ldr	r1, [r2, #32]
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003670:	3a01      	subs	r2, #1
 8003672:	0112      	lsls	r2, r2, #4
 8003674:	4311      	orrs	r1, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800367a:	0212      	lsls	r2, r2, #8
 800367c:	4311      	orrs	r1, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003682:	0852      	lsrs	r2, r2, #1
 8003684:	3a01      	subs	r2, #1
 8003686:	0552      	lsls	r2, r2, #21
 8003688:	4311      	orrs	r1, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800368e:	0852      	lsrs	r2, r2, #1
 8003690:	3a01      	subs	r2, #1
 8003692:	0652      	lsls	r2, r2, #25
 8003694:	4311      	orrs	r1, r2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800369a:	06d2      	lsls	r2, r2, #27
 800369c:	430a      	orrs	r2, r1
 800369e:	4943      	ldr	r1, [pc, #268]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036a4:	4b41      	ldr	r3, [pc, #260]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a40      	ldr	r2, [pc, #256]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036b0:	4b3e      	ldr	r3, [pc, #248]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4a3d      	ldr	r2, [pc, #244]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036bc:	f7fd fc1a 	bl	8000ef4 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c4:	f7fd fc16 	bl	8000ef4 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e066      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036d6:	4b35      	ldr	r3, [pc, #212]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0f0      	beq.n	80036c4 <HAL_RCC_OscConfig+0x530>
 80036e2:	e05e      	b.n	80037a2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036e4:	4b31      	ldr	r3, [pc, #196]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a30      	ldr	r2, [pc, #192]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 80036ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f0:	f7fd fc00 	bl	8000ef4 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f8:	f7fd fbfc 	bl	8000ef4 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e04c      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800370a:	4b28      	ldr	r3, [pc, #160]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003716:	4b25      	ldr	r3, [pc, #148]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	4924      	ldr	r1, [pc, #144]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 800371c:	4b25      	ldr	r3, [pc, #148]	@ (80037b4 <HAL_RCC_OscConfig+0x620>)
 800371e:	4013      	ands	r3, r2
 8003720:	60cb      	str	r3, [r1, #12]
 8003722:	e03e      	b.n	80037a2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d101      	bne.n	8003730 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e039      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003730:	4b1e      	ldr	r3, [pc, #120]	@ (80037ac <HAL_RCC_OscConfig+0x618>)
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f003 0203 	and.w	r2, r3, #3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	429a      	cmp	r2, r3
 8003742:	d12c      	bne.n	800379e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	3b01      	subs	r3, #1
 8003750:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d123      	bne.n	800379e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003760:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d11b      	bne.n	800379e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003770:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003772:	429a      	cmp	r2, r3
 8003774:	d113      	bne.n	800379e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003780:	085b      	lsrs	r3, r3, #1
 8003782:	3b01      	subs	r3, #1
 8003784:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003786:	429a      	cmp	r2, r3
 8003788:	d109      	bne.n	800379e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003794:	085b      	lsrs	r3, r3, #1
 8003796:	3b01      	subs	r3, #1
 8003798:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d001      	beq.n	80037a2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3720      	adds	r7, #32
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40021000 	.word	0x40021000
 80037b0:	019f800c 	.word	0x019f800c
 80037b4:	feeefffc 	.word	0xfeeefffc

080037b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e11e      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037d0:	4b91      	ldr	r3, [pc, #580]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 030f 	and.w	r3, r3, #15
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d910      	bls.n	8003800 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037de:	4b8e      	ldr	r3, [pc, #568]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f023 020f 	bic.w	r2, r3, #15
 80037e6:	498c      	ldr	r1, [pc, #560]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ee:	4b8a      	ldr	r3, [pc, #552]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 030f 	and.w	r3, r3, #15
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d001      	beq.n	8003800 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e106      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d073      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d129      	bne.n	8003868 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003814:	4b81      	ldr	r3, [pc, #516]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0f4      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003824:	f000 f966 	bl	8003af4 <RCC_GetSysClockFreqFromPLLSource>
 8003828:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	4a7c      	ldr	r2, [pc, #496]	@ (8003a20 <HAL_RCC_ClockConfig+0x268>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d93f      	bls.n	80038b2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003832:	4b7a      	ldr	r3, [pc, #488]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d009      	beq.n	8003852 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003846:	2b00      	cmp	r3, #0
 8003848:	d033      	beq.n	80038b2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800384e:	2b00      	cmp	r3, #0
 8003850:	d12f      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003852:	4b72      	ldr	r3, [pc, #456]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800385a:	4a70      	ldr	r2, [pc, #448]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 800385c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003860:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003862:	2380      	movs	r3, #128	@ 0x80
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e024      	b.n	80038b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b02      	cmp	r3, #2
 800386e:	d107      	bne.n	8003880 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003870:	4b6a      	ldr	r3, [pc, #424]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d109      	bne.n	8003890 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e0c6      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003880:	4b66      	ldr	r3, [pc, #408]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e0be      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003890:	f000 f8ce 	bl	8003a30 <HAL_RCC_GetSysClockFreq>
 8003894:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	4a61      	ldr	r2, [pc, #388]	@ (8003a20 <HAL_RCC_ClockConfig+0x268>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d909      	bls.n	80038b2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800389e:	4b5f      	ldr	r3, [pc, #380]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038a6:	4a5d      	ldr	r2, [pc, #372]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80038a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038ac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80038ae:	2380      	movs	r3, #128	@ 0x80
 80038b0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038b2:	4b5a      	ldr	r3, [pc, #360]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f023 0203 	bic.w	r2, r3, #3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	4957      	ldr	r1, [pc, #348]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038c4:	f7fd fb16 	bl	8000ef4 <HAL_GetTick>
 80038c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ca:	e00a      	b.n	80038e2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038cc:	f7fd fb12 	bl	8000ef4 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038da:	4293      	cmp	r3, r2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e095      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e2:	4b4e      	ldr	r3, [pc, #312]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 020c 	and.w	r2, r3, #12
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d1eb      	bne.n	80038cc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d023      	beq.n	8003948 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0304 	and.w	r3, r3, #4
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800390c:	4b43      	ldr	r3, [pc, #268]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4a42      	ldr	r2, [pc, #264]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003912:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003916:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0308 	and.w	r3, r3, #8
 8003920:	2b00      	cmp	r3, #0
 8003922:	d007      	beq.n	8003934 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003924:	4b3d      	ldr	r3, [pc, #244]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800392c:	4a3b      	ldr	r2, [pc, #236]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 800392e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003932:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003934:	4b39      	ldr	r3, [pc, #228]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	4936      	ldr	r1, [pc, #216]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003942:	4313      	orrs	r3, r2
 8003944:	608b      	str	r3, [r1, #8]
 8003946:	e008      	b.n	800395a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	2b80      	cmp	r3, #128	@ 0x80
 800394c:	d105      	bne.n	800395a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800394e:	4b33      	ldr	r3, [pc, #204]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	4a32      	ldr	r2, [pc, #200]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 8003954:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003958:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800395a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d21d      	bcs.n	80039a4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003968:	4b2b      	ldr	r3, [pc, #172]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f023 020f 	bic.w	r2, r3, #15
 8003970:	4929      	ldr	r1, [pc, #164]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	4313      	orrs	r3, r2
 8003976:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003978:	f7fd fabc 	bl	8000ef4 <HAL_GetTick>
 800397c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800397e:	e00a      	b.n	8003996 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003980:	f7fd fab8 	bl	8000ef4 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800398e:	4293      	cmp	r3, r2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e03b      	b.n	8003a0e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003996:	4b20      	ldr	r3, [pc, #128]	@ (8003a18 <HAL_RCC_ClockConfig+0x260>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 030f 	and.w	r3, r3, #15
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d1ed      	bne.n	8003980 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d008      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	4917      	ldr	r1, [pc, #92]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d009      	beq.n	80039e2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039ce:	4b13      	ldr	r3, [pc, #76]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	490f      	ldr	r1, [pc, #60]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039e2:	f000 f825 	bl	8003a30 <HAL_RCC_GetSysClockFreq>
 80039e6:	4602      	mov	r2, r0
 80039e8:	4b0c      	ldr	r3, [pc, #48]	@ (8003a1c <HAL_RCC_ClockConfig+0x264>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	091b      	lsrs	r3, r3, #4
 80039ee:	f003 030f 	and.w	r3, r3, #15
 80039f2:	490c      	ldr	r1, [pc, #48]	@ (8003a24 <HAL_RCC_ClockConfig+0x26c>)
 80039f4:	5ccb      	ldrb	r3, [r1, r3]
 80039f6:	f003 031f 	and.w	r3, r3, #31
 80039fa:	fa22 f303 	lsr.w	r3, r2, r3
 80039fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003a28 <HAL_RCC_ClockConfig+0x270>)
 8003a00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a02:	4b0a      	ldr	r3, [pc, #40]	@ (8003a2c <HAL_RCC_ClockConfig+0x274>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd fa28 	bl	8000e5c <HAL_InitTick>
 8003a0c:	4603      	mov	r3, r0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	40022000 	.word	0x40022000
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	04c4b400 	.word	0x04c4b400
 8003a24:	08005f94 	.word	0x08005f94
 8003a28:	20000010 	.word	0x20000010
 8003a2c:	20000014 	.word	0x20000014

08003a30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b087      	sub	sp, #28
 8003a34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a36:	4b2c      	ldr	r3, [pc, #176]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 030c 	and.w	r3, r3, #12
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	d102      	bne.n	8003a48 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a42:	4b2a      	ldr	r3, [pc, #168]	@ (8003aec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a44:	613b      	str	r3, [r7, #16]
 8003a46:	e047      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003a48:	4b27      	ldr	r3, [pc, #156]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 030c 	and.w	r3, r3, #12
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d102      	bne.n	8003a5a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a54:	4b26      	ldr	r3, [pc, #152]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a56:	613b      	str	r3, [r7, #16]
 8003a58:	e03e      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a5a:	4b23      	ldr	r3, [pc, #140]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
 8003a62:	2b0c      	cmp	r3, #12
 8003a64:	d136      	bne.n	8003ad4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a66:	4b20      	ldr	r3, [pc, #128]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0303 	and.w	r3, r3, #3
 8003a6e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a70:	4b1d      	ldr	r3, [pc, #116]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	091b      	lsrs	r3, r3, #4
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2b03      	cmp	r3, #3
 8003a82:	d10c      	bne.n	8003a9e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a84:	4a1a      	ldr	r2, [pc, #104]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a8c:	4a16      	ldr	r2, [pc, #88]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a8e:	68d2      	ldr	r2, [r2, #12]
 8003a90:	0a12      	lsrs	r2, r2, #8
 8003a92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a96:	fb02 f303 	mul.w	r3, r2, r3
 8003a9a:	617b      	str	r3, [r7, #20]
      break;
 8003a9c:	e00c      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a9e:	4a13      	ldr	r2, [pc, #76]	@ (8003aec <HAL_RCC_GetSysClockFreq+0xbc>)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa6:	4a10      	ldr	r2, [pc, #64]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa8:	68d2      	ldr	r2, [r2, #12]
 8003aaa:	0a12      	lsrs	r2, r2, #8
 8003aac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ab0:	fb02 f303 	mul.w	r3, r2, r3
 8003ab4:	617b      	str	r3, [r7, #20]
      break;
 8003ab6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	0e5b      	lsrs	r3, r3, #25
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	e001      	b.n	8003ad8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003ad8:	693b      	ldr	r3, [r7, #16]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	371c      	adds	r7, #28
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	00f42400 	.word	0x00f42400
 8003af0:	007a1200 	.word	0x007a1200

08003af4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b087      	sub	sp, #28
 8003af8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003afa:	4b1e      	ldr	r3, [pc, #120]	@ (8003b74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b04:	4b1b      	ldr	r3, [pc, #108]	@ (8003b74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	091b      	lsrs	r3, r3, #4
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	3301      	adds	r3, #1
 8003b10:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d10c      	bne.n	8003b32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b18:	4a17      	ldr	r2, [pc, #92]	@ (8003b78 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	4a14      	ldr	r2, [pc, #80]	@ (8003b74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b22:	68d2      	ldr	r2, [r2, #12]
 8003b24:	0a12      	lsrs	r2, r2, #8
 8003b26:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	617b      	str	r3, [r7, #20]
    break;
 8003b30:	e00c      	b.n	8003b4c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b32:	4a12      	ldr	r2, [pc, #72]	@ (8003b7c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3a:	4a0e      	ldr	r2, [pc, #56]	@ (8003b74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b3c:	68d2      	ldr	r2, [r2, #12]
 8003b3e:	0a12      	lsrs	r2, r2, #8
 8003b40:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b44:	fb02 f303 	mul.w	r3, r2, r3
 8003b48:	617b      	str	r3, [r7, #20]
    break;
 8003b4a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b4c:	4b09      	ldr	r3, [pc, #36]	@ (8003b74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	0e5b      	lsrs	r3, r3, #25
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	3301      	adds	r3, #1
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b64:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b66:	687b      	ldr	r3, [r7, #4]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	371c      	adds	r7, #28
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	40021000 	.word	0x40021000
 8003b78:	007a1200 	.word	0x007a1200
 8003b7c:	00f42400 	.word	0x00f42400

08003b80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b88:	2300      	movs	r3, #0
 8003b8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 8098 	beq.w	8003cce <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba2:	4b43      	ldr	r3, [pc, #268]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10d      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bae:	4b40      	ldr	r3, [pc, #256]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb2:	4a3f      	ldr	r2, [pc, #252]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bba:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc2:	60bb      	str	r3, [r7, #8]
 8003bc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bca:	4b3a      	ldr	r3, [pc, #232]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a39      	ldr	r2, [pc, #228]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bd6:	f7fd f98d 	bl	8000ef4 <HAL_GetTick>
 8003bda:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bdc:	e009      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bde:	f7fd f989 	bl	8000ef4 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d902      	bls.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	74fb      	strb	r3, [r7, #19]
        break;
 8003bf0:	e005      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bf2:	4b30      	ldr	r3, [pc, #192]	@ (8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d0ef      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d159      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c04:	4b2a      	ldr	r3, [pc, #168]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c0e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d01e      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d019      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c20:	4b23      	ldr	r3, [pc, #140]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c2c:	4b20      	ldr	r3, [pc, #128]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c32:	4a1f      	ldr	r2, [pc, #124]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c42:	4a1b      	ldr	r2, [pc, #108]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c4c:	4a18      	ldr	r2, [pc, #96]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d016      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5e:	f7fd f949 	bl	8000ef4 <HAL_GetTick>
 8003c62:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c64:	e00b      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c66:	f7fd f945 	bl	8000ef4 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d902      	bls.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	74fb      	strb	r3, [r7, #19]
            break;
 8003c7c:	e006      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0ec      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003c8c:	7cfb      	ldrb	r3, [r7, #19]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10b      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c92:	4b07      	ldr	r3, [pc, #28]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca0:	4903      	ldr	r1, [pc, #12]	@ (8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ca8:	e008      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003caa:	7cfb      	ldrb	r3, [r7, #19]
 8003cac:	74bb      	strb	r3, [r7, #18]
 8003cae:	e005      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb8:	7cfb      	ldrb	r3, [r7, #19]
 8003cba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cbc:	7c7b      	ldrb	r3, [r7, #17]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d105      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc2:	4ba6      	ldr	r3, [pc, #664]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc6:	4aa5      	ldr	r2, [pc, #660]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ccc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cda:	4ba0      	ldr	r3, [pc, #640]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce0:	f023 0203 	bic.w	r2, r3, #3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	499c      	ldr	r1, [pc, #624]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cfc:	4b97      	ldr	r3, [pc, #604]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d02:	f023 020c 	bic.w	r2, r3, #12
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	4994      	ldr	r1, [pc, #592]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00a      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d1e:	4b8f      	ldr	r3, [pc, #572]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	498b      	ldr	r1, [pc, #556]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0308 	and.w	r3, r3, #8
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00a      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d40:	4b86      	ldr	r3, [pc, #536]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	4983      	ldr	r1, [pc, #524]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0320 	and.w	r3, r3, #32
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d62:	4b7e      	ldr	r3, [pc, #504]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d68:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	497a      	ldr	r1, [pc, #488]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d84:	4b75      	ldr	r3, [pc, #468]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d8a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	4972      	ldr	r1, [pc, #456]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00a      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003da6:	4b6d      	ldr	r3, [pc, #436]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	4969      	ldr	r1, [pc, #420]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00a      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dc8:	4b64      	ldr	r3, [pc, #400]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	4961      	ldr	r1, [pc, #388]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dea:	4b5c      	ldr	r3, [pc, #368]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	4958      	ldr	r1, [pc, #352]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d015      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e0c:	4b53      	ldr	r3, [pc, #332]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	4950      	ldr	r1, [pc, #320]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e2a:	d105      	bne.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e2c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	4a4a      	ldr	r2, [pc, #296]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e36:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d015      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e44:	4b45      	ldr	r3, [pc, #276]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	4942      	ldr	r1, [pc, #264]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e62:	d105      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e64:	4b3d      	ldr	r3, [pc, #244]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	4a3c      	ldr	r2, [pc, #240]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e6e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d015      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e7c:	4b37      	ldr	r3, [pc, #220]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e82:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8a:	4934      	ldr	r1, [pc, #208]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e9a:	d105      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e9c:	4b2f      	ldr	r3, [pc, #188]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4a2e      	ldr	r2, [pc, #184]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ea6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d015      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eb4:	4b29      	ldr	r3, [pc, #164]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec2:	4926      	ldr	r1, [pc, #152]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ece:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ed2:	d105      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ed4:	4b21      	ldr	r3, [pc, #132]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	4a20      	ldr	r2, [pc, #128]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ede:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d015      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003eec:	4b1b      	ldr	r3, [pc, #108]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efa:	4918      	ldr	r1, [pc, #96]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f0a:	d105      	bne.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f0c:	4b13      	ldr	r3, [pc, #76]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	4a12      	ldr	r2, [pc, #72]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f16:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d015      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003f24:	4b0d      	ldr	r3, [pc, #52]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f2a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f32:	490a      	ldr	r1, [pc, #40]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f42:	d105      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003f44:	4b05      	ldr	r3, [pc, #20]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	4a04      	ldr	r2, [pc, #16]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003f50:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40021000 	.word	0x40021000

08003f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e049      	b.n	8004006 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d106      	bne.n	8003f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7fc fe76 	bl	8000c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f000 fdf4 	bl	8004b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d001      	beq.n	8004028 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e042      	b.n	80040ae <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a21      	ldr	r2, [pc, #132]	@ (80040bc <HAL_TIM_Base_Start+0xac>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d018      	beq.n	800406c <HAL_TIM_Base_Start+0x5c>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004042:	d013      	beq.n	800406c <HAL_TIM_Base_Start+0x5c>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a1d      	ldr	r2, [pc, #116]	@ (80040c0 <HAL_TIM_Base_Start+0xb0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00e      	beq.n	800406c <HAL_TIM_Base_Start+0x5c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a1c      	ldr	r2, [pc, #112]	@ (80040c4 <HAL_TIM_Base_Start+0xb4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d009      	beq.n	800406c <HAL_TIM_Base_Start+0x5c>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a1a      	ldr	r2, [pc, #104]	@ (80040c8 <HAL_TIM_Base_Start+0xb8>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d004      	beq.n	800406c <HAL_TIM_Base_Start+0x5c>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a19      	ldr	r2, [pc, #100]	@ (80040cc <HAL_TIM_Base_Start+0xbc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d115      	bne.n	8004098 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	4b17      	ldr	r3, [pc, #92]	@ (80040d0 <HAL_TIM_Base_Start+0xc0>)
 8004074:	4013      	ands	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2b06      	cmp	r3, #6
 800407c:	d015      	beq.n	80040aa <HAL_TIM_Base_Start+0x9a>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004084:	d011      	beq.n	80040aa <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f042 0201 	orr.w	r2, r2, #1
 8004094:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004096:	e008      	b.n	80040aa <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f042 0201 	orr.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	e000      	b.n	80040ac <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40000400 	.word	0x40000400
 80040c4:	40000800 	.word	0x40000800
 80040c8:	40013400 	.word	0x40013400
 80040cc:	40014000 	.word	0x40014000
 80040d0:	00010007 	.word	0x00010007

080040d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d001      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e04a      	b.n	8004182 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2202      	movs	r2, #2
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0201 	orr.w	r2, r2, #1
 8004102:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a21      	ldr	r2, [pc, #132]	@ (8004190 <HAL_TIM_Base_Start_IT+0xbc>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d018      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x6c>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004116:	d013      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x6c>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a1d      	ldr	r2, [pc, #116]	@ (8004194 <HAL_TIM_Base_Start_IT+0xc0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d00e      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x6c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a1c      	ldr	r2, [pc, #112]	@ (8004198 <HAL_TIM_Base_Start_IT+0xc4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d009      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x6c>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1a      	ldr	r2, [pc, #104]	@ (800419c <HAL_TIM_Base_Start_IT+0xc8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d004      	beq.n	8004140 <HAL_TIM_Base_Start_IT+0x6c>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a19      	ldr	r2, [pc, #100]	@ (80041a0 <HAL_TIM_Base_Start_IT+0xcc>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d115      	bne.n	800416c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689a      	ldr	r2, [r3, #8]
 8004146:	4b17      	ldr	r3, [pc, #92]	@ (80041a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004148:	4013      	ands	r3, r2
 800414a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b06      	cmp	r3, #6
 8004150:	d015      	beq.n	800417e <HAL_TIM_Base_Start_IT+0xaa>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004158:	d011      	beq.n	800417e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f042 0201 	orr.w	r2, r2, #1
 8004168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416a:	e008      	b.n	800417e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	e000      	b.n	8004180 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40012c00 	.word	0x40012c00
 8004194:	40000400 	.word	0x40000400
 8004198:	40000800 	.word	0x40000800
 800419c:	40013400 	.word	0x40013400
 80041a0:	40014000 	.word	0x40014000
 80041a4:	00010007 	.word	0x00010007

080041a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e049      	b.n	800424e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d106      	bne.n	80041d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f841 	bl	8004256 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2202      	movs	r2, #2
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3304      	adds	r3, #4
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f000 fcd0 	bl	8004b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
	...

0800426c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <HAL_TIM_PWM_Start+0x24>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b01      	cmp	r3, #1
 8004286:	bf14      	ite	ne
 8004288:	2301      	movne	r3, #1
 800428a:	2300      	moveq	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	e03c      	b.n	800430a <HAL_TIM_PWM_Start+0x9e>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b04      	cmp	r3, #4
 8004294:	d109      	bne.n	80042aa <HAL_TIM_PWM_Start+0x3e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b01      	cmp	r3, #1
 80042a0:	bf14      	ite	ne
 80042a2:	2301      	movne	r3, #1
 80042a4:	2300      	moveq	r3, #0
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	e02f      	b.n	800430a <HAL_TIM_PWM_Start+0x9e>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	d109      	bne.n	80042c4 <HAL_TIM_PWM_Start+0x58>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	bf14      	ite	ne
 80042bc:	2301      	movne	r3, #1
 80042be:	2300      	moveq	r3, #0
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	e022      	b.n	800430a <HAL_TIM_PWM_Start+0x9e>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	2b0c      	cmp	r3, #12
 80042c8:	d109      	bne.n	80042de <HAL_TIM_PWM_Start+0x72>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	bf14      	ite	ne
 80042d6:	2301      	movne	r3, #1
 80042d8:	2300      	moveq	r3, #0
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	e015      	b.n	800430a <HAL_TIM_PWM_Start+0x9e>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b10      	cmp	r3, #16
 80042e2:	d109      	bne.n	80042f8 <HAL_TIM_PWM_Start+0x8c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	bf14      	ite	ne
 80042f0:	2301      	movne	r3, #1
 80042f2:	2300      	moveq	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	e008      	b.n	800430a <HAL_TIM_PWM_Start+0x9e>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b01      	cmp	r3, #1
 8004302:	bf14      	ite	ne
 8004304:	2301      	movne	r3, #1
 8004306:	2300      	moveq	r3, #0
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e097      	b.n	8004442 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d104      	bne.n	8004322 <HAL_TIM_PWM_Start+0xb6>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004320:	e023      	b.n	800436a <HAL_TIM_PWM_Start+0xfe>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b04      	cmp	r3, #4
 8004326:	d104      	bne.n	8004332 <HAL_TIM_PWM_Start+0xc6>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004330:	e01b      	b.n	800436a <HAL_TIM_PWM_Start+0xfe>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b08      	cmp	r3, #8
 8004336:	d104      	bne.n	8004342 <HAL_TIM_PWM_Start+0xd6>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004340:	e013      	b.n	800436a <HAL_TIM_PWM_Start+0xfe>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b0c      	cmp	r3, #12
 8004346:	d104      	bne.n	8004352 <HAL_TIM_PWM_Start+0xe6>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004350:	e00b      	b.n	800436a <HAL_TIM_PWM_Start+0xfe>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	2b10      	cmp	r3, #16
 8004356:	d104      	bne.n	8004362 <HAL_TIM_PWM_Start+0xf6>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004360:	e003      	b.n	800436a <HAL_TIM_PWM_Start+0xfe>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2202      	movs	r2, #2
 8004366:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2201      	movs	r2, #1
 8004370:	6839      	ldr	r1, [r7, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f001 f838 	bl	80053e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a33      	ldr	r2, [pc, #204]	@ (800444c <HAL_TIM_PWM_Start+0x1e0>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d013      	beq.n	80043aa <HAL_TIM_PWM_Start+0x13e>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a32      	ldr	r2, [pc, #200]	@ (8004450 <HAL_TIM_PWM_Start+0x1e4>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d00e      	beq.n	80043aa <HAL_TIM_PWM_Start+0x13e>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a30      	ldr	r2, [pc, #192]	@ (8004454 <HAL_TIM_PWM_Start+0x1e8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d009      	beq.n	80043aa <HAL_TIM_PWM_Start+0x13e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2f      	ldr	r2, [pc, #188]	@ (8004458 <HAL_TIM_PWM_Start+0x1ec>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d004      	beq.n	80043aa <HAL_TIM_PWM_Start+0x13e>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a2d      	ldr	r2, [pc, #180]	@ (800445c <HAL_TIM_PWM_Start+0x1f0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d101      	bne.n	80043ae <HAL_TIM_PWM_Start+0x142>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <HAL_TIM_PWM_Start+0x144>
 80043ae:	2300      	movs	r3, #0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d007      	beq.n	80043c4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a20      	ldr	r2, [pc, #128]	@ (800444c <HAL_TIM_PWM_Start+0x1e0>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d018      	beq.n	8004400 <HAL_TIM_PWM_Start+0x194>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d6:	d013      	beq.n	8004400 <HAL_TIM_PWM_Start+0x194>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a20      	ldr	r2, [pc, #128]	@ (8004460 <HAL_TIM_PWM_Start+0x1f4>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00e      	beq.n	8004400 <HAL_TIM_PWM_Start+0x194>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a1f      	ldr	r2, [pc, #124]	@ (8004464 <HAL_TIM_PWM_Start+0x1f8>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d009      	beq.n	8004400 <HAL_TIM_PWM_Start+0x194>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a17      	ldr	r2, [pc, #92]	@ (8004450 <HAL_TIM_PWM_Start+0x1e4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d004      	beq.n	8004400 <HAL_TIM_PWM_Start+0x194>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a16      	ldr	r2, [pc, #88]	@ (8004454 <HAL_TIM_PWM_Start+0x1e8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d115      	bne.n	800442c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	4b18      	ldr	r3, [pc, #96]	@ (8004468 <HAL_TIM_PWM_Start+0x1fc>)
 8004408:	4013      	ands	r3, r2
 800440a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b06      	cmp	r3, #6
 8004410:	d015      	beq.n	800443e <HAL_TIM_PWM_Start+0x1d2>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004418:	d011      	beq.n	800443e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f042 0201 	orr.w	r2, r2, #1
 8004428:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800442a:	e008      	b.n	800443e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0201 	orr.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	e000      	b.n	8004440 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	40012c00 	.word	0x40012c00
 8004450:	40013400 	.word	0x40013400
 8004454:	40014000 	.word	0x40014000
 8004458:	40014400 	.word	0x40014400
 800445c:	40014800 	.word	0x40014800
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800
 8004468:	00010007 	.word	0x00010007

0800446c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d020      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d01b      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0202 	mvn.w	r2, #2
 80044a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	f003 0303 	and.w	r3, r3, #3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fb4a 	bl	8004b50 <HAL_TIM_IC_CaptureCallback>
 80044bc:	e005      	b.n	80044ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fb3c 	bl	8004b3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 fb4d 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f003 0304 	and.w	r3, r3, #4
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d020      	beq.n	800451c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d01b      	beq.n	800451c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f06f 0204 	mvn.w	r2, #4
 80044ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2202      	movs	r2, #2
 80044f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fb24 	bl	8004b50 <HAL_TIM_IC_CaptureCallback>
 8004508:	e005      	b.n	8004516 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 fb16 	bl	8004b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 fb27 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0308 	and.w	r3, r3, #8
 8004522:	2b00      	cmp	r3, #0
 8004524:	d020      	beq.n	8004568 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f003 0308 	and.w	r3, r3, #8
 800452c:	2b00      	cmp	r3, #0
 800452e:	d01b      	beq.n	8004568 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0208 	mvn.w	r2, #8
 8004538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2204      	movs	r2, #4
 800453e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	69db      	ldr	r3, [r3, #28]
 8004546:	f003 0303 	and.w	r3, r3, #3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fafe 	bl	8004b50 <HAL_TIM_IC_CaptureCallback>
 8004554:	e005      	b.n	8004562 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 faf0 	bl	8004b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 fb01 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	2b00      	cmp	r3, #0
 8004570:	d020      	beq.n	80045b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f003 0310 	and.w	r3, r3, #16
 8004578:	2b00      	cmp	r3, #0
 800457a:	d01b      	beq.n	80045b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f06f 0210 	mvn.w	r2, #16
 8004584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2208      	movs	r2, #8
 800458a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 fad8 	bl	8004b50 <HAL_TIM_IC_CaptureCallback>
 80045a0:	e005      	b.n	80045ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 faca 	bl	8004b3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 fadb 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00c      	beq.n	80045d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d007      	beq.n	80045d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0201 	mvn.w	r2, #1
 80045d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 faa8 	bl	8004b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d104      	bne.n	80045ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00c      	beq.n	8004606 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d007      	beq.n	8004606 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80045fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f001 f8e3 	bl	80057cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00c      	beq.n	800462a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004616:	2b00      	cmp	r3, #0
 8004618:	d007      	beq.n	800462a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f001 f8db 	bl	80057e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00c      	beq.n	800464e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463a:	2b00      	cmp	r3, #0
 800463c:	d007      	beq.n	800464e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fa95 	bl	8004b78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f003 0320 	and.w	r3, r3, #32
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00c      	beq.n	8004672 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f003 0320 	and.w	r3, r3, #32
 800465e:	2b00      	cmp	r3, #0
 8004660:	d007      	beq.n	8004672 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f06f 0220 	mvn.w	r2, #32
 800466a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f001 f8a3 	bl	80057b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00c      	beq.n	8004696 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d007      	beq.n	8004696 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800468e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f001 f8af 	bl	80057f4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00c      	beq.n	80046ba <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d007      	beq.n	80046ba <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80046b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f001 f8a7 	bl	8005808 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00c      	beq.n	80046de <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d007      	beq.n	80046de <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80046d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f001 f89f 	bl	800581c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00c      	beq.n	8004702 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d007      	beq.n	8004702 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80046fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f001 f897 	bl	8005830 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004702:	bf00      	nop
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004718:	2300      	movs	r3, #0
 800471a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004722:	2b01      	cmp	r3, #1
 8004724:	d101      	bne.n	800472a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004726:	2302      	movs	r3, #2
 8004728:	e0ff      	b.n	800492a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2b14      	cmp	r3, #20
 8004736:	f200 80f0 	bhi.w	800491a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800473a:	a201      	add	r2, pc, #4	@ (adr r2, 8004740 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800473c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004740:	08004795 	.word	0x08004795
 8004744:	0800491b 	.word	0x0800491b
 8004748:	0800491b 	.word	0x0800491b
 800474c:	0800491b 	.word	0x0800491b
 8004750:	080047d5 	.word	0x080047d5
 8004754:	0800491b 	.word	0x0800491b
 8004758:	0800491b 	.word	0x0800491b
 800475c:	0800491b 	.word	0x0800491b
 8004760:	08004817 	.word	0x08004817
 8004764:	0800491b 	.word	0x0800491b
 8004768:	0800491b 	.word	0x0800491b
 800476c:	0800491b 	.word	0x0800491b
 8004770:	08004857 	.word	0x08004857
 8004774:	0800491b 	.word	0x0800491b
 8004778:	0800491b 	.word	0x0800491b
 800477c:	0800491b 	.word	0x0800491b
 8004780:	08004899 	.word	0x08004899
 8004784:	0800491b 	.word	0x0800491b
 8004788:	0800491b 	.word	0x0800491b
 800478c:	0800491b 	.word	0x0800491b
 8004790:	080048d9 	.word	0x080048d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68b9      	ldr	r1, [r7, #8]
 800479a:	4618      	mov	r0, r3
 800479c:	f000 fa92 	bl	8004cc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	699a      	ldr	r2, [r3, #24]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0208 	orr.w	r2, r2, #8
 80047ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	699a      	ldr	r2, [r3, #24]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f022 0204 	bic.w	r2, r2, #4
 80047be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6999      	ldr	r1, [r3, #24]
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	691a      	ldr	r2, [r3, #16]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	619a      	str	r2, [r3, #24]
      break;
 80047d2:	e0a5      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68b9      	ldr	r1, [r7, #8]
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 fb02 	bl	8004de4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	699a      	ldr	r2, [r3, #24]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6999      	ldr	r1, [r3, #24]
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	021a      	lsls	r2, r3, #8
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	619a      	str	r2, [r3, #24]
      break;
 8004814:	e084      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68b9      	ldr	r1, [r7, #8]
 800481c:	4618      	mov	r0, r3
 800481e:	f000 fb6b 	bl	8004ef8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	69da      	ldr	r2, [r3, #28]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f042 0208 	orr.w	r2, r2, #8
 8004830:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69da      	ldr	r2, [r3, #28]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0204 	bic.w	r2, r2, #4
 8004840:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	69d9      	ldr	r1, [r3, #28]
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	61da      	str	r2, [r3, #28]
      break;
 8004854:	e064      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68b9      	ldr	r1, [r7, #8]
 800485c:	4618      	mov	r0, r3
 800485e:	f000 fbd3 	bl	8005008 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	69da      	ldr	r2, [r3, #28]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004870:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69da      	ldr	r2, [r3, #28]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004880:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69d9      	ldr	r1, [r3, #28]
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	021a      	lsls	r2, r3, #8
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	61da      	str	r2, [r3, #28]
      break;
 8004896:	e043      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68b9      	ldr	r1, [r7, #8]
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 fc3c 	bl	800511c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0208 	orr.w	r2, r2, #8
 80048b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0204 	bic.w	r2, r2, #4
 80048c2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	691a      	ldr	r2, [r3, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80048d6:	e023      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 fc80 	bl	80051e4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004902:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	021a      	lsls	r2, r3, #8
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004918:	e002      	b.n	8004920 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	75fb      	strb	r3, [r7, #23]
      break;
 800491e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004928:	7dfb      	ldrb	r3, [r7, #23]
}
 800492a:	4618      	mov	r0, r3
 800492c:	3718      	adds	r7, #24
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop

08004934 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800493e:	2300      	movs	r3, #0
 8004940:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004948:	2b01      	cmp	r3, #1
 800494a:	d101      	bne.n	8004950 <HAL_TIM_ConfigClockSource+0x1c>
 800494c:	2302      	movs	r3, #2
 800494e:	e0de      	b.n	8004b0e <HAL_TIM_ConfigClockSource+0x1da>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800496e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800497a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a63      	ldr	r2, [pc, #396]	@ (8004b18 <HAL_TIM_ConfigClockSource+0x1e4>)
 800498a:	4293      	cmp	r3, r2
 800498c:	f000 80a9 	beq.w	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004990:	4a61      	ldr	r2, [pc, #388]	@ (8004b18 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	f200 80ae 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004998:	4a60      	ldr	r2, [pc, #384]	@ (8004b1c <HAL_TIM_ConfigClockSource+0x1e8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	f000 80a1 	beq.w	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80049a0:	4a5e      	ldr	r2, [pc, #376]	@ (8004b1c <HAL_TIM_ConfigClockSource+0x1e8>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	f200 80a6 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049a8:	4a5d      	ldr	r2, [pc, #372]	@ (8004b20 <HAL_TIM_ConfigClockSource+0x1ec>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	f000 8099 	beq.w	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80049b0:	4a5b      	ldr	r2, [pc, #364]	@ (8004b20 <HAL_TIM_ConfigClockSource+0x1ec>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	f200 809e 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049b8:	4a5a      	ldr	r2, [pc, #360]	@ (8004b24 <HAL_TIM_ConfigClockSource+0x1f0>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	f000 8091 	beq.w	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80049c0:	4a58      	ldr	r2, [pc, #352]	@ (8004b24 <HAL_TIM_ConfigClockSource+0x1f0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	f200 8096 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80049cc:	f000 8089 	beq.w	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 80049d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80049d4:	f200 808e 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049dc:	d03e      	beq.n	8004a5c <HAL_TIM_ConfigClockSource+0x128>
 80049de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049e2:	f200 8087 	bhi.w	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049ea:	f000 8086 	beq.w	8004afa <HAL_TIM_ConfigClockSource+0x1c6>
 80049ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f2:	d87f      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049f4:	2b70      	cmp	r3, #112	@ 0x70
 80049f6:	d01a      	beq.n	8004a2e <HAL_TIM_ConfigClockSource+0xfa>
 80049f8:	2b70      	cmp	r3, #112	@ 0x70
 80049fa:	d87b      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 80049fc:	2b60      	cmp	r3, #96	@ 0x60
 80049fe:	d050      	beq.n	8004aa2 <HAL_TIM_ConfigClockSource+0x16e>
 8004a00:	2b60      	cmp	r3, #96	@ 0x60
 8004a02:	d877      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a04:	2b50      	cmp	r3, #80	@ 0x50
 8004a06:	d03c      	beq.n	8004a82 <HAL_TIM_ConfigClockSource+0x14e>
 8004a08:	2b50      	cmp	r3, #80	@ 0x50
 8004a0a:	d873      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a0c:	2b40      	cmp	r3, #64	@ 0x40
 8004a0e:	d058      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0x18e>
 8004a10:	2b40      	cmp	r3, #64	@ 0x40
 8004a12:	d86f      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a14:	2b30      	cmp	r3, #48	@ 0x30
 8004a16:	d064      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a18:	2b30      	cmp	r3, #48	@ 0x30
 8004a1a:	d86b      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a1c:	2b20      	cmp	r3, #32
 8004a1e:	d060      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a20:	2b20      	cmp	r3, #32
 8004a22:	d867      	bhi.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d05c      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a28:	2b10      	cmp	r3, #16
 8004a2a:	d05a      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x1ae>
 8004a2c:	e062      	b.n	8004af4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a3e:	f000 fcb3 	bl	80053a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	609a      	str	r2, [r3, #8]
      break;
 8004a5a:	e04f      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a6c:	f000 fc9c 	bl	80053a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a7e:	609a      	str	r2, [r3, #8]
      break;
 8004a80:	e03c      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a8e:	461a      	mov	r2, r3
 8004a90:	f000 fc0e 	bl	80052b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2150      	movs	r1, #80	@ 0x50
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 fc67 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004aa0:	e02c      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f000 fc2d 	bl	800530e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2160      	movs	r1, #96	@ 0x60
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 fc57 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004ac0:	e01c      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fbee 	bl	80052b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2140      	movs	r1, #64	@ 0x40
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fc47 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e00c      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4619      	mov	r1, r3
 8004aec:	4610      	mov	r0, r2
 8004aee:	f000 fc3e 	bl	800536e <TIM_ITRx_SetConfig>
      break;
 8004af2:	e003      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	73fb      	strb	r3, [r7, #15]
      break;
 8004af8:	e000      	b.n	8004afc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004afa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
 8004b16:	bf00      	nop
 8004b18:	00100070 	.word	0x00100070
 8004b1c:	00100040 	.word	0x00100040
 8004b20:	00100030 	.word	0x00100030
 8004b24:	00100020 	.word	0x00100020

08004b28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a42      	ldr	r2, [pc, #264]	@ (8004ca8 <TIM_Base_SetConfig+0x11c>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00f      	beq.n	8004bc4 <TIM_Base_SetConfig+0x38>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004baa:	d00b      	beq.n	8004bc4 <TIM_Base_SetConfig+0x38>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a3f      	ldr	r2, [pc, #252]	@ (8004cac <TIM_Base_SetConfig+0x120>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d007      	beq.n	8004bc4 <TIM_Base_SetConfig+0x38>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a3e      	ldr	r2, [pc, #248]	@ (8004cb0 <TIM_Base_SetConfig+0x124>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d003      	beq.n	8004bc4 <TIM_Base_SetConfig+0x38>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a3d      	ldr	r2, [pc, #244]	@ (8004cb4 <TIM_Base_SetConfig+0x128>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d108      	bne.n	8004bd6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a33      	ldr	r2, [pc, #204]	@ (8004ca8 <TIM_Base_SetConfig+0x11c>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d01b      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be4:	d017      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a30      	ldr	r2, [pc, #192]	@ (8004cac <TIM_Base_SetConfig+0x120>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d013      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a2f      	ldr	r2, [pc, #188]	@ (8004cb0 <TIM_Base_SetConfig+0x124>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d00f      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a2e      	ldr	r2, [pc, #184]	@ (8004cb4 <TIM_Base_SetConfig+0x128>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d00b      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a2d      	ldr	r2, [pc, #180]	@ (8004cb8 <TIM_Base_SetConfig+0x12c>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d007      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a2c      	ldr	r2, [pc, #176]	@ (8004cbc <TIM_Base_SetConfig+0x130>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d003      	beq.n	8004c16 <TIM_Base_SetConfig+0x8a>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a2b      	ldr	r2, [pc, #172]	@ (8004cc0 <TIM_Base_SetConfig+0x134>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d108      	bne.n	8004c28 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	689a      	ldr	r2, [r3, #8]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a16      	ldr	r2, [pc, #88]	@ (8004ca8 <TIM_Base_SetConfig+0x11c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d00f      	beq.n	8004c74 <TIM_Base_SetConfig+0xe8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a17      	ldr	r2, [pc, #92]	@ (8004cb4 <TIM_Base_SetConfig+0x128>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d00b      	beq.n	8004c74 <TIM_Base_SetConfig+0xe8>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a16      	ldr	r2, [pc, #88]	@ (8004cb8 <TIM_Base_SetConfig+0x12c>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d007      	beq.n	8004c74 <TIM_Base_SetConfig+0xe8>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a15      	ldr	r2, [pc, #84]	@ (8004cbc <TIM_Base_SetConfig+0x130>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_Base_SetConfig+0xe8>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a14      	ldr	r2, [pc, #80]	@ (8004cc0 <TIM_Base_SetConfig+0x134>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d103      	bne.n	8004c7c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d105      	bne.n	8004c9a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f023 0201 	bic.w	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	611a      	str	r2, [r3, #16]
  }
}
 8004c9a:	bf00      	nop
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40012c00 	.word	0x40012c00
 8004cac:	40000400 	.word	0x40000400
 8004cb0:	40000800 	.word	0x40000800
 8004cb4:	40013400 	.word	0x40013400
 8004cb8:	40014000 	.word	0x40014000
 8004cbc:	40014400 	.word	0x40014400
 8004cc0:	40014800 	.word	0x40014800

08004cc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	f023 0201 	bic.w	r2, r3, #1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0303 	bic.w	r3, r3, #3
 8004cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f023 0302 	bic.w	r3, r3, #2
 8004d10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a2c      	ldr	r2, [pc, #176]	@ (8004dd0 <TIM_OC1_SetConfig+0x10c>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00f      	beq.n	8004d44 <TIM_OC1_SetConfig+0x80>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a2b      	ldr	r2, [pc, #172]	@ (8004dd4 <TIM_OC1_SetConfig+0x110>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d00b      	beq.n	8004d44 <TIM_OC1_SetConfig+0x80>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8004dd8 <TIM_OC1_SetConfig+0x114>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d007      	beq.n	8004d44 <TIM_OC1_SetConfig+0x80>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a29      	ldr	r2, [pc, #164]	@ (8004ddc <TIM_OC1_SetConfig+0x118>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d003      	beq.n	8004d44 <TIM_OC1_SetConfig+0x80>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a28      	ldr	r2, [pc, #160]	@ (8004de0 <TIM_OC1_SetConfig+0x11c>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d10c      	bne.n	8004d5e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f023 0308 	bic.w	r3, r3, #8
 8004d4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f023 0304 	bic.w	r3, r3, #4
 8004d5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd0 <TIM_OC1_SetConfig+0x10c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d00f      	beq.n	8004d86 <TIM_OC1_SetConfig+0xc2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd4 <TIM_OC1_SetConfig+0x110>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00b      	beq.n	8004d86 <TIM_OC1_SetConfig+0xc2>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a19      	ldr	r2, [pc, #100]	@ (8004dd8 <TIM_OC1_SetConfig+0x114>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d007      	beq.n	8004d86 <TIM_OC1_SetConfig+0xc2>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a18      	ldr	r2, [pc, #96]	@ (8004ddc <TIM_OC1_SetConfig+0x118>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d003      	beq.n	8004d86 <TIM_OC1_SetConfig+0xc2>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a17      	ldr	r2, [pc, #92]	@ (8004de0 <TIM_OC1_SetConfig+0x11c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d111      	bne.n	8004daa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	699b      	ldr	r3, [r3, #24]
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	621a      	str	r2, [r3, #32]
}
 8004dc4:	bf00      	nop
 8004dc6:	371c      	adds	r7, #28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	40012c00 	.word	0x40012c00
 8004dd4:	40013400 	.word	0x40013400
 8004dd8:	40014000 	.word	0x40014000
 8004ddc:	40014400 	.word	0x40014400
 8004de0:	40014800 	.word	0x40014800

08004de4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	f023 0210 	bic.w	r2, r3, #16
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	021b      	lsls	r3, r3, #8
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f023 0320 	bic.w	r3, r3, #32
 8004e32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a28      	ldr	r2, [pc, #160]	@ (8004ee4 <TIM_OC2_SetConfig+0x100>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d003      	beq.n	8004e50 <TIM_OC2_SetConfig+0x6c>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a27      	ldr	r2, [pc, #156]	@ (8004ee8 <TIM_OC2_SetConfig+0x104>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d10d      	bne.n	8004e6c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ee4 <TIM_OC2_SetConfig+0x100>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d00f      	beq.n	8004e94 <TIM_OC2_SetConfig+0xb0>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a1c      	ldr	r2, [pc, #112]	@ (8004ee8 <TIM_OC2_SetConfig+0x104>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00b      	beq.n	8004e94 <TIM_OC2_SetConfig+0xb0>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8004eec <TIM_OC2_SetConfig+0x108>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d007      	beq.n	8004e94 <TIM_OC2_SetConfig+0xb0>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a1a      	ldr	r2, [pc, #104]	@ (8004ef0 <TIM_OC2_SetConfig+0x10c>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d003      	beq.n	8004e94 <TIM_OC2_SetConfig+0xb0>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a19      	ldr	r2, [pc, #100]	@ (8004ef4 <TIM_OC2_SetConfig+0x110>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d113      	bne.n	8004ebc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	695b      	ldr	r3, [r3, #20]
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	621a      	str	r2, [r3, #32]
}
 8004ed6:	bf00      	nop
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	40013400 	.word	0x40013400
 8004eec:	40014000 	.word	0x40014000
 8004ef0:	40014400 	.word	0x40014400
 8004ef4:	40014800 	.word	0x40014800

08004ef8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0303 	bic.w	r3, r3, #3
 8004f32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	021b      	lsls	r3, r3, #8
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a27      	ldr	r2, [pc, #156]	@ (8004ff4 <TIM_OC3_SetConfig+0xfc>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d003      	beq.n	8004f62 <TIM_OC3_SetConfig+0x6a>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a26      	ldr	r2, [pc, #152]	@ (8004ff8 <TIM_OC3_SetConfig+0x100>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d10d      	bne.n	8004f7e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	021b      	lsls	r3, r3, #8
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff4 <TIM_OC3_SetConfig+0xfc>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00f      	beq.n	8004fa6 <TIM_OC3_SetConfig+0xae>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <TIM_OC3_SetConfig+0x100>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d00b      	beq.n	8004fa6 <TIM_OC3_SetConfig+0xae>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a1a      	ldr	r2, [pc, #104]	@ (8004ffc <TIM_OC3_SetConfig+0x104>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d007      	beq.n	8004fa6 <TIM_OC3_SetConfig+0xae>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a19      	ldr	r2, [pc, #100]	@ (8005000 <TIM_OC3_SetConfig+0x108>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d003      	beq.n	8004fa6 <TIM_OC3_SetConfig+0xae>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a18      	ldr	r2, [pc, #96]	@ (8005004 <TIM_OC3_SetConfig+0x10c>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d113      	bne.n	8004fce <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	011b      	lsls	r3, r3, #4
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	011b      	lsls	r3, r3, #4
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	621a      	str	r2, [r3, #32]
}
 8004fe8:	bf00      	nop
 8004fea:	371c      	adds	r7, #28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	40012c00 	.word	0x40012c00
 8004ff8:	40013400 	.word	0x40013400
 8004ffc:	40014000 	.word	0x40014000
 8005000:	40014400 	.word	0x40014400
 8005004:	40014800 	.word	0x40014800

08005008 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005008:	b480      	push	{r7}
 800500a:	b087      	sub	sp, #28
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800503a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	021b      	lsls	r3, r3, #8
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	4313      	orrs	r3, r2
 800504e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	031b      	lsls	r3, r3, #12
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	4313      	orrs	r3, r2
 8005062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a28      	ldr	r2, [pc, #160]	@ (8005108 <TIM_OC4_SetConfig+0x100>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_OC4_SetConfig+0x6c>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a27      	ldr	r2, [pc, #156]	@ (800510c <TIM_OC4_SetConfig+0x104>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d10d      	bne.n	8005090 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800507a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	031b      	lsls	r3, r3, #12
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800508e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a1d      	ldr	r2, [pc, #116]	@ (8005108 <TIM_OC4_SetConfig+0x100>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d00f      	beq.n	80050b8 <TIM_OC4_SetConfig+0xb0>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a1c      	ldr	r2, [pc, #112]	@ (800510c <TIM_OC4_SetConfig+0x104>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d00b      	beq.n	80050b8 <TIM_OC4_SetConfig+0xb0>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a1b      	ldr	r2, [pc, #108]	@ (8005110 <TIM_OC4_SetConfig+0x108>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d007      	beq.n	80050b8 <TIM_OC4_SetConfig+0xb0>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a1a      	ldr	r2, [pc, #104]	@ (8005114 <TIM_OC4_SetConfig+0x10c>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d003      	beq.n	80050b8 <TIM_OC4_SetConfig+0xb0>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a19      	ldr	r2, [pc, #100]	@ (8005118 <TIM_OC4_SetConfig+0x110>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d113      	bne.n	80050e0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050be:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050c6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	019b      	lsls	r3, r3, #6
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	019b      	lsls	r3, r3, #6
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	621a      	str	r2, [r3, #32]
}
 80050fa:	bf00      	nop
 80050fc:	371c      	adds	r7, #28
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	40012c00 	.word	0x40012c00
 800510c:	40013400 	.word	0x40013400
 8005110:	40014000 	.word	0x40014000
 8005114:	40014400 	.word	0x40014400
 8005118:	40014800 	.word	0x40014800

0800511c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800514a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800514e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005160:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	041b      	lsls	r3, r3, #16
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a17      	ldr	r2, [pc, #92]	@ (80051d0 <TIM_OC5_SetConfig+0xb4>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d00f      	beq.n	8005196 <TIM_OC5_SetConfig+0x7a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a16      	ldr	r2, [pc, #88]	@ (80051d4 <TIM_OC5_SetConfig+0xb8>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d00b      	beq.n	8005196 <TIM_OC5_SetConfig+0x7a>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a15      	ldr	r2, [pc, #84]	@ (80051d8 <TIM_OC5_SetConfig+0xbc>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d007      	beq.n	8005196 <TIM_OC5_SetConfig+0x7a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a14      	ldr	r2, [pc, #80]	@ (80051dc <TIM_OC5_SetConfig+0xc0>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d003      	beq.n	8005196 <TIM_OC5_SetConfig+0x7a>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a13      	ldr	r2, [pc, #76]	@ (80051e0 <TIM_OC5_SetConfig+0xc4>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d109      	bne.n	80051aa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800519c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	021b      	lsls	r3, r3, #8
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	621a      	str	r2, [r3, #32]
}
 80051c4:	bf00      	nop
 80051c6:	371c      	adds	r7, #28
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	40012c00 	.word	0x40012c00
 80051d4:	40013400 	.word	0x40013400
 80051d8:	40014000 	.word	0x40014000
 80051dc:	40014400 	.word	0x40014400
 80051e0:	40014800 	.word	0x40014800

080051e4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800520a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005212:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	021b      	lsls	r3, r3, #8
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4313      	orrs	r3, r2
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800522a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	051b      	lsls	r3, r3, #20
 8005232:	693a      	ldr	r2, [r7, #16]
 8005234:	4313      	orrs	r3, r2
 8005236:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a18      	ldr	r2, [pc, #96]	@ (800529c <TIM_OC6_SetConfig+0xb8>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d00f      	beq.n	8005260 <TIM_OC6_SetConfig+0x7c>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a17      	ldr	r2, [pc, #92]	@ (80052a0 <TIM_OC6_SetConfig+0xbc>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d00b      	beq.n	8005260 <TIM_OC6_SetConfig+0x7c>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a16      	ldr	r2, [pc, #88]	@ (80052a4 <TIM_OC6_SetConfig+0xc0>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d007      	beq.n	8005260 <TIM_OC6_SetConfig+0x7c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a15      	ldr	r2, [pc, #84]	@ (80052a8 <TIM_OC6_SetConfig+0xc4>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d003      	beq.n	8005260 <TIM_OC6_SetConfig+0x7c>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a14      	ldr	r2, [pc, #80]	@ (80052ac <TIM_OC6_SetConfig+0xc8>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d109      	bne.n	8005274 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005266:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	029b      	lsls	r3, r3, #10
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685a      	ldr	r2, [r3, #4]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	621a      	str	r2, [r3, #32]
}
 800528e:	bf00      	nop
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40012c00 	.word	0x40012c00
 80052a0:	40013400 	.word	0x40013400
 80052a4:	40014000 	.word	0x40014000
 80052a8:	40014400 	.word	0x40014400
 80052ac:	40014800 	.word	0x40014800

080052b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b087      	sub	sp, #28
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a1b      	ldr	r3, [r3, #32]
 80052c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	f023 0201 	bic.w	r2, r3, #1
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f023 030a 	bic.w	r3, r3, #10
 80052ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	621a      	str	r2, [r3, #32]
}
 8005302:	bf00      	nop
 8005304:	371c      	adds	r7, #28
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800530e:	b480      	push	{r7}
 8005310:	b087      	sub	sp, #28
 8005312:	af00      	add	r7, sp, #0
 8005314:	60f8      	str	r0, [r7, #12]
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	f023 0210 	bic.w	r2, r3, #16
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005338:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	031b      	lsls	r3, r3, #12
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	4313      	orrs	r3, r2
 8005342:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800534a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	4313      	orrs	r3, r2
 8005354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	621a      	str	r2, [r3, #32]
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800536e:	b480      	push	{r7}
 8005370:	b085      	sub	sp, #20
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005388:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	f043 0307 	orr.w	r3, r3, #7
 8005394:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	609a      	str	r2, [r3, #8]
}
 800539c:	bf00      	nop
 800539e:	3714      	adds	r7, #20
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
 80053b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	021a      	lsls	r2, r3, #8
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	431a      	orrs	r2, r3
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	609a      	str	r2, [r3, #8]
}
 80053dc:	bf00      	nop
 80053de:	371c      	adds	r7, #28
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f003 031f 	and.w	r3, r3, #31
 80053fa:	2201      	movs	r2, #1
 80053fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005400:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6a1a      	ldr	r2, [r3, #32]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	43db      	mvns	r3, r3
 800540a:	401a      	ands	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6a1a      	ldr	r2, [r3, #32]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	f003 031f 	and.w	r3, r3, #31
 800541a:	6879      	ldr	r1, [r7, #4]
 800541c:	fa01 f303 	lsl.w	r3, r1, r3
 8005420:	431a      	orrs	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	621a      	str	r2, [r3, #32]
}
 8005426:	bf00      	nop
 8005428:	371c      	adds	r7, #28
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
	...

08005434 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d109      	bne.n	8005458 <HAL_TIMEx_PWMN_Start+0x24>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b01      	cmp	r3, #1
 800544e:	bf14      	ite	ne
 8005450:	2301      	movne	r3, #1
 8005452:	2300      	moveq	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	e022      	b.n	800549e <HAL_TIMEx_PWMN_Start+0x6a>
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b04      	cmp	r3, #4
 800545c:	d109      	bne.n	8005472 <HAL_TIMEx_PWMN_Start+0x3e>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b01      	cmp	r3, #1
 8005468:	bf14      	ite	ne
 800546a:	2301      	movne	r3, #1
 800546c:	2300      	moveq	r3, #0
 800546e:	b2db      	uxtb	r3, r3
 8005470:	e015      	b.n	800549e <HAL_TIMEx_PWMN_Start+0x6a>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	2b08      	cmp	r3, #8
 8005476:	d109      	bne.n	800548c <HAL_TIMEx_PWMN_Start+0x58>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b01      	cmp	r3, #1
 8005482:	bf14      	ite	ne
 8005484:	2301      	movne	r3, #1
 8005486:	2300      	moveq	r3, #0
 8005488:	b2db      	uxtb	r3, r3
 800548a:	e008      	b.n	800549e <HAL_TIMEx_PWMN_Start+0x6a>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b01      	cmp	r3, #1
 8005496:	bf14      	ite	ne
 8005498:	2301      	movne	r3, #1
 800549a:	2300      	moveq	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e069      	b.n	800557a <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d104      	bne.n	80054b6 <HAL_TIMEx_PWMN_Start+0x82>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054b4:	e013      	b.n	80054de <HAL_TIMEx_PWMN_Start+0xaa>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d104      	bne.n	80054c6 <HAL_TIMEx_PWMN_Start+0x92>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054c4:	e00b      	b.n	80054de <HAL_TIMEx_PWMN_Start+0xaa>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b08      	cmp	r3, #8
 80054ca:	d104      	bne.n	80054d6 <HAL_TIMEx_PWMN_Start+0xa2>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054d4:	e003      	b.n	80054de <HAL_TIMEx_PWMN_Start+0xaa>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2202      	movs	r2, #2
 80054da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2204      	movs	r2, #4
 80054e4:	6839      	ldr	r1, [r7, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f000 f9ac 	bl	8005844 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a20      	ldr	r2, [pc, #128]	@ (8005584 <HAL_TIMEx_PWMN_Start+0x150>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d018      	beq.n	8005538 <HAL_TIMEx_PWMN_Start+0x104>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800550e:	d013      	beq.n	8005538 <HAL_TIMEx_PWMN_Start+0x104>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a1c      	ldr	r2, [pc, #112]	@ (8005588 <HAL_TIMEx_PWMN_Start+0x154>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d00e      	beq.n	8005538 <HAL_TIMEx_PWMN_Start+0x104>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a1b      	ldr	r2, [pc, #108]	@ (800558c <HAL_TIMEx_PWMN_Start+0x158>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d009      	beq.n	8005538 <HAL_TIMEx_PWMN_Start+0x104>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a19      	ldr	r2, [pc, #100]	@ (8005590 <HAL_TIMEx_PWMN_Start+0x15c>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d004      	beq.n	8005538 <HAL_TIMEx_PWMN_Start+0x104>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a18      	ldr	r2, [pc, #96]	@ (8005594 <HAL_TIMEx_PWMN_Start+0x160>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d115      	bne.n	8005564 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689a      	ldr	r2, [r3, #8]
 800553e:	4b16      	ldr	r3, [pc, #88]	@ (8005598 <HAL_TIMEx_PWMN_Start+0x164>)
 8005540:	4013      	ands	r3, r2
 8005542:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b06      	cmp	r3, #6
 8005548:	d015      	beq.n	8005576 <HAL_TIMEx_PWMN_Start+0x142>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005550:	d011      	beq.n	8005576 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0201 	orr.w	r2, r2, #1
 8005560:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005562:	e008      	b.n	8005576 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0201 	orr.w	r2, r2, #1
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	e000      	b.n	8005578 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005576:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40012c00 	.word	0x40012c00
 8005588:	40000400 	.word	0x40000400
 800558c:	40000800 	.word	0x40000800
 8005590:	40013400 	.word	0x40013400
 8005594:	40014000 	.word	0x40014000
 8005598:	00010007 	.word	0x00010007

0800559c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d101      	bne.n	80055b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055b0:	2302      	movs	r3, #2
 80055b2:	e065      	b.n	8005680 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a2c      	ldr	r2, [pc, #176]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d004      	beq.n	80055e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005690 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d108      	bne.n	80055fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005604:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	4313      	orrs	r3, r2
 800560e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1b      	ldr	r2, [pc, #108]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d018      	beq.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800562a:	d013      	beq.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a18      	ldr	r2, [pc, #96]	@ (8005694 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d00e      	beq.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a17      	ldr	r2, [pc, #92]	@ (8005698 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d009      	beq.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a12      	ldr	r2, [pc, #72]	@ (8005690 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d004      	beq.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a13      	ldr	r2, [pc, #76]	@ (800569c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d10c      	bne.n	800566e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800565a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	4313      	orrs	r3, r2
 8005664:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68ba      	ldr	r2, [r7, #8]
 800566c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	40012c00 	.word	0x40012c00
 8005690:	40013400 	.word	0x40013400
 8005694:	40000400 	.word	0x40000400
 8005698:	40000800 	.word	0x40000800
 800569c:	40014000 	.word	0x40014000

080056a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d101      	bne.n	80056bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80056b8:	2302      	movs	r3, #2
 80056ba:	e073      	b.n	80057a4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	4313      	orrs	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	041b      	lsls	r3, r3, #16
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a19      	ldr	r2, [pc, #100]	@ (80057b0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d004      	beq.n	8005758 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a18      	ldr	r2, [pc, #96]	@ (80057b4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d11c      	bne.n	8005792 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005762:	051b      	lsls	r3, r3, #20
 8005764:	4313      	orrs	r3, r2
 8005766:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	4313      	orrs	r3, r2
 8005774:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005780:	4313      	orrs	r3, r2
 8005782:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578e:	4313      	orrs	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3714      	adds	r7, #20
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr
 80057b0:	40012c00 	.word	0x40012c00
 80057b4:	40013400 	.word	0x40013400

080057b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057d4:	bf00      	nop
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	2204      	movs	r2, #4
 8005858:	fa02 f303 	lsl.w	r3, r2, r3
 800585c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6a1a      	ldr	r2, [r3, #32]
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	43db      	mvns	r3, r3
 8005866:	401a      	ands	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6a1a      	ldr	r2, [r3, #32]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	6879      	ldr	r1, [r7, #4]
 8005878:	fa01 f303 	lsl.w	r3, r1, r3
 800587c:	431a      	orrs	r2, r3
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	621a      	str	r2, [r3, #32]
}
 8005882:	bf00      	nop
 8005884:	371c      	adds	r7, #28
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
	...

08005890 <_sqrt3_over_2>:


/* ---------- Constants for Clarke ---------- */
static inline float _two_thirds(void) 	{ return 0.6666666666666666f; }//{ return 2.0f / 3.0f; }
static inline float _one_third(void)  	{ return 0.3333333333333333f; }//{ return 1.0f / 3.0f; }
static inline float _sqrt3_over_2(void) { return 0.8660254037844386f; } // 3/2
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
 8005894:	4b04      	ldr	r3, [pc, #16]	@ (80058a8 <_sqrt3_over_2+0x18>)
 8005896:	ee07 3a90 	vmov	s15, r3
 800589a:	eeb0 0a67 	vmov.f32	s0, s15
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	3f5db3d7 	.word	0x3f5db3d7

080058ac <clarke_inverse>:
}

/* Inverse Clarke: 0 -> abc (power-invariant) */
void clarke_inverse(const struct_alphabeta_pu *in_ab0,
                                  struct_abc_pu *out_abc)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
    const float a0 = in_ab0->alpha;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	617b      	str	r3, [r7, #20]
    const float b0 = in_ab0->beta;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	613b      	str	r3, [r7, #16]
    const float z0 = in_ab0->zero;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	60fb      	str	r3, [r7, #12]
    const float k  = _sqrt3_over_2();
 80058c8:	f7ff ffe2 	bl	8005890 <_sqrt3_over_2>
 80058cc:	ed87 0a02 	vstr	s0, [r7, #8]

    out_abc->a = a0 + z0;
 80058d0:	ed97 7a05 	vldr	s14, [r7, #20]
 80058d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80058d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	edc3 7a00 	vstr	s15, [r3]
    out_abc->b = (-0.5f * a0) + ( k * b0) + z0;
 80058e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80058e6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80058ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80058ee:	edd7 6a02 	vldr	s13, [r7, #8]
 80058f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80058f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8005902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	edc3 7a01 	vstr	s15, [r3, #4]
    out_abc->c = (-0.5f * a0) + (-k * b0) + z0;
 800590c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005910:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005914:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005918:	edd7 7a02 	vldr	s15, [r7, #8]
 800591c:	eef1 6a67 	vneg.f32	s13, s15
 8005920:	edd7 7a04 	vldr	s15, [r7, #16]
 8005924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005928:	ee37 7a27 	vadd.f32	s14, s14, s15
 800592c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800593a:	bf00      	nop
 800593c:	3718      	adds	r7, #24
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <park_inverse>:

/* Inverse Park: dq0 -> 0 */
void park_inverse(const struct_dq0_pu *in_dq0,
                                float cos_theta, float sin_theta,
                                struct_alphabeta_pu *out_ab0)
{
 8005942:	b480      	push	{r7}
 8005944:	b087      	sub	sp, #28
 8005946:	af00      	add	r7, sp, #0
 8005948:	60f8      	str	r0, [r7, #12]
 800594a:	ed87 0a02 	vstr	s0, [r7, #8]
 800594e:	edc7 0a01 	vstr	s1, [r7, #4]
 8005952:	6039      	str	r1, [r7, #0]
    const float d = in_dq0->d;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	617b      	str	r3, [r7, #20]
    const float q = in_dq0->q;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	613b      	str	r3, [r7, #16]

    out_ab0->alpha =  cos_theta * d - sin_theta * q;
 8005960:	ed97 7a02 	vldr	s14, [r7, #8]
 8005964:	edd7 7a05 	vldr	s15, [r7, #20]
 8005968:	ee27 7a27 	vmul.f32	s14, s14, s15
 800596c:	edd7 6a01 	vldr	s13, [r7, #4]
 8005970:	edd7 7a04 	vldr	s15, [r7, #16]
 8005974:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005978:	ee77 7a67 	vsub.f32	s15, s14, s15
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	edc3 7a00 	vstr	s15, [r3]
    out_ab0->beta  =  sin_theta * d + cos_theta * q;
 8005982:	ed97 7a01 	vldr	s14, [r7, #4]
 8005986:	edd7 7a05 	vldr	s15, [r7, #20]
 800598a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800598e:	edd7 6a02 	vldr	s13, [r7, #8]
 8005992:	edd7 7a04 	vldr	s15, [r7, #16]
 8005996:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800599a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	edc3 7a01 	vstr	s15, [r3, #4]
    out_ab0->zero  = in_dq0->zero;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	689a      	ldr	r2, [r3, #8]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	609a      	str	r2, [r3, #8]
}
 80059ac:	bf00      	nop
 80059ae:	371c      	adds	r7, #28
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <fabsf_fast>:
    float   duty_max;              // Maximum |duty| (headroom under 1.0).
} struct_vabc2duty_config;

static struct_vabc2duty_config s_cfg;

static inline float fabsf_fast(float x) { return x < 0.0f ? -x : x; }
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	ed87 0a01 	vstr	s0, [r7, #4]
 80059c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80059c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ce:	d504      	bpl.n	80059da <fabsf_fast+0x22>
 80059d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80059d4:	eef1 7a67 	vneg.f32	s15, s15
 80059d8:	e001      	b.n	80059de <fabsf_fast+0x26>
 80059da:	edd7 7a01 	vldr	s15, [r7, #4]
 80059de:	eeb0 0a67 	vmov.f32	s0, s15
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <apply_min_magnitude>:

// Push magnitude up to >= duty_min (keeping sign), unless it's exactly zero
static inline float apply_min_magnitude(float x, float duty_min)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80059f6:	edc7 0a00 	vstr	s1, [r7]
    float ax = fabsf_fast(x);
 80059fa:	ed97 0a01 	vldr	s0, [r7, #4]
 80059fe:	f7ff ffdb 	bl	80059b8 <fabsf_fast>
 8005a02:	ed87 0a03 	vstr	s0, [r7, #12]
    if (ax == 0.0f) return 0.0f;           // true zero stays zero
 8005a06:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a0a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a12:	d102      	bne.n	8005a1a <apply_min_magnitude+0x2e>
 8005a14:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8005a58 <apply_min_magnitude+0x6c>
 8005a18:	e019      	b.n	8005a4e <apply_min_magnitude+0x62>
    if (ax >= duty_min) return x;          // already large enough
 8005a1a:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a1e:	edd7 7a00 	vldr	s15, [r7]
 8005a22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a2a:	db02      	blt.n	8005a32 <apply_min_magnitude+0x46>
 8005a2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a30:	e00d      	b.n	8005a4e <apply_min_magnitude+0x62>
    return (x > 0.0f) ? duty_min : -duty_min;
 8005a32:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3e:	dd02      	ble.n	8005a46 <apply_min_magnitude+0x5a>
 8005a40:	edd7 7a00 	vldr	s15, [r7]
 8005a44:	e003      	b.n	8005a4e <apply_min_magnitude+0x62>
 8005a46:	edd7 7a00 	vldr	s15, [r7]
 8005a4a:	eef1 7a67 	vneg.f32	s15, s15
}
 8005a4e:	eeb0 0a67 	vmov.f32	s0, s15
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	00000000 	.word	0x00000000

08005a5c <clampf>:

// Clamp helper
static inline float clampf(float x, float lo, float hi)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	ed87 0a03 	vstr	s0, [r7, #12]
 8005a66:	edc7 0a02 	vstr	s1, [r7, #8]
 8005a6a:	ed87 1a01 	vstr	s2, [r7, #4]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8005a6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a72:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a7e:	d501      	bpl.n	8005a84 <clampf+0x28>
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	e00b      	b.n	8005a9c <clampf+0x40>
 8005a84:	ed97 7a03 	vldr	s14, [r7, #12]
 8005a88:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a94:	dd01      	ble.n	8005a9a <clampf+0x3e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	e000      	b.n	8005a9c <clampf+0x40>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	ee07 3a90 	vmov	s15, r3
}
 8005aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
	...

08005ab0 <configure_vabc_to_duty_modulator>:

// Public API  tweak defaults if you like (kept no params to match your header)
void configure_vabc_to_duty_modulator(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
     s_cfg.duty_min = 0.02f;
 8005ab4:	4b06      	ldr	r3, [pc, #24]	@ (8005ad0 <configure_vabc_to_duty_modulator+0x20>)
 8005ab6:	4a07      	ldr	r2, [pc, #28]	@ (8005ad4 <configure_vabc_to_duty_modulator+0x24>)
 8005ab8:	605a      	str	r2, [r3, #4]
     s_cfg.duty_max = 0.98f;
 8005aba:	4b05      	ldr	r3, [pc, #20]	@ (8005ad0 <configure_vabc_to_duty_modulator+0x20>)
 8005abc:	4a06      	ldr	r2, [pc, #24]	@ (8005ad8 <configure_vabc_to_duty_modulator+0x28>)
 8005abe:	609a      	str	r2, [r3, #8]
     s_cfg.vdc_min_pu = 0.10f;
 8005ac0:	4b03      	ldr	r3, [pc, #12]	@ (8005ad0 <configure_vabc_to_duty_modulator+0x20>)
 8005ac2:	4a06      	ldr	r2, [pc, #24]	@ (8005adc <configure_vabc_to_duty_modulator+0x2c>)
 8005ac4:	601a      	str	r2, [r3, #0]
}
 8005ac6:	bf00      	nop
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	20000a2c 	.word	0x20000a2c
 8005ad4:	3ca3d70a 	.word	0x3ca3d70a
 8005ad8:	3f7ae148 	.word	0x3f7ae148
 8005adc:	3dcccccd 	.word	0x3dcccccd

08005ae0 <run_vabc_to_duty_modulator>:
 * input_vdc_pu: measured Vdc in per-unit (Vdc_real / VDC_MAX)
 */
void run_vabc_to_duty_modulator(float input_vdc_pu,
								struct_abc_pu *input_vabc,
                                struct_duty_cycles_pu *output_duty)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b088      	sub	sp, #32
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	ed87 0a03 	vstr	s0, [r7, #12]
 8005aea:	60b8      	str	r0, [r7, #8]
 8005aec:	6079      	str	r1, [r7, #4]
    if (!input_vabc || !output_duty) return;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 80d5 	beq.w	8005ca0 <run_vabc_to_duty_modulator+0x1c0>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 80d1 	beq.w	8005ca0 <run_vabc_to_duty_modulator+0x1c0>

    // Fail-safe: too little bus  no modulation
    if (input_vdc_pu < s_cfg.vdc_min_pu) {
 8005afe:	4b6a      	ldr	r3, [pc, #424]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005b00:	edd3 7a00 	vldr	s15, [r3]
 8005b04:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b10:	d50c      	bpl.n	8005b2c <run_vabc_to_duty_modulator+0x4c>
        output_duty->dutyA = 0.0f;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	601a      	str	r2, [r3, #0]
        output_duty->dutyB = 0.0f;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	605a      	str	r2, [r3, #4]
        output_duty->dutyC = 0.0f;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f04f 0200 	mov.w	r2, #0
 8005b28:	609a      	str	r2, [r3, #8]
        return;
 8005b2a:	e0ba      	b.n	8005ca2 <run_vabc_to_duty_modulator+0x1c2>
    }

    //V_phase_pu / Vdc_pu
    float inv_vdc = 1.0f / input_vdc_pu;
 8005b2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b30:	ed97 7a03 	vldr	s14, [r7, #12]
 8005b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b38:	edc7 7a07 	vstr	s15, [r7, #28]
    float mA =  input_vabc->a * inv_vdc;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	edd3 7a00 	vldr	s15, [r3]
 8005b42:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b4a:	edc7 7a06 	vstr	s15, [r7, #24]
    float mB =  input_vabc->b * inv_vdc;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b54:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b5c:	edc7 7a05 	vstr	s15, [r7, #20]
    float mC =  input_vabc->c * inv_vdc;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b66:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b6e:	edc7 7a04 	vstr	s15, [r7, #16]


	mA = clampf(mA, -s_cfg.duty_max, +s_cfg.duty_max);
 8005b72:	4b4d      	ldr	r3, [pc, #308]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005b74:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b78:	eef1 7a67 	vneg.f32	s15, s15
 8005b7c:	4b4a      	ldr	r3, [pc, #296]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005b7e:	ed93 7a02 	vldr	s14, [r3, #8]
 8005b82:	eeb0 1a47 	vmov.f32	s2, s14
 8005b86:	eef0 0a67 	vmov.f32	s1, s15
 8005b8a:	ed97 0a06 	vldr	s0, [r7, #24]
 8005b8e:	f7ff ff65 	bl	8005a5c <clampf>
 8005b92:	ed87 0a06 	vstr	s0, [r7, #24]
	mB = clampf(mB, -s_cfg.duty_max, +s_cfg.duty_max);
 8005b96:	4b44      	ldr	r3, [pc, #272]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005b98:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b9c:	eef1 7a67 	vneg.f32	s15, s15
 8005ba0:	4b41      	ldr	r3, [pc, #260]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005ba2:	ed93 7a02 	vldr	s14, [r3, #8]
 8005ba6:	eeb0 1a47 	vmov.f32	s2, s14
 8005baa:	eef0 0a67 	vmov.f32	s1, s15
 8005bae:	ed97 0a05 	vldr	s0, [r7, #20]
 8005bb2:	f7ff ff53 	bl	8005a5c <clampf>
 8005bb6:	ed87 0a05 	vstr	s0, [r7, #20]
	mC = clampf(mC, -s_cfg.duty_max, +s_cfg.duty_max);
 8005bba:	4b3b      	ldr	r3, [pc, #236]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005bbc:	edd3 7a02 	vldr	s15, [r3, #8]
 8005bc0:	eef1 7a67 	vneg.f32	s15, s15
 8005bc4:	4b38      	ldr	r3, [pc, #224]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005bc6:	ed93 7a02 	vldr	s14, [r3, #8]
 8005bca:	eeb0 1a47 	vmov.f32	s2, s14
 8005bce:	eef0 0a67 	vmov.f32	s1, s15
 8005bd2:	ed97 0a04 	vldr	s0, [r7, #16]
 8005bd6:	f7ff ff41 	bl	8005a5c <clampf>
 8005bda:	ed87 0a04 	vstr	s0, [r7, #16]

    // Enforce minimum magnitude for ADC trigger, but keep exact zero as zero
    mA = apply_min_magnitude(mA, s_cfg.duty_min);
 8005bde:	4b32      	ldr	r3, [pc, #200]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005be0:	edd3 7a01 	vldr	s15, [r3, #4]
 8005be4:	eef0 0a67 	vmov.f32	s1, s15
 8005be8:	ed97 0a06 	vldr	s0, [r7, #24]
 8005bec:	f7ff fefe 	bl	80059ec <apply_min_magnitude>
 8005bf0:	ed87 0a06 	vstr	s0, [r7, #24]
    mB = apply_min_magnitude(mB, s_cfg.duty_min);
 8005bf4:	4b2c      	ldr	r3, [pc, #176]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005bf6:	edd3 7a01 	vldr	s15, [r3, #4]
 8005bfa:	eef0 0a67 	vmov.f32	s1, s15
 8005bfe:	ed97 0a05 	vldr	s0, [r7, #20]
 8005c02:	f7ff fef3 	bl	80059ec <apply_min_magnitude>
 8005c06:	ed87 0a05 	vstr	s0, [r7, #20]
    mC = apply_min_magnitude(mC, s_cfg.duty_min);
 8005c0a:	4b27      	ldr	r3, [pc, #156]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c0c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005c10:	eef0 0a67 	vmov.f32	s1, s15
 8005c14:	ed97 0a04 	vldr	s0, [r7, #16]
 8005c18:	f7ff fee8 	bl	80059ec <apply_min_magnitude>
 8005c1c:	ed87 0a04 	vstr	s0, [r7, #16]

    // Final clamp to be extra safe
    output_duty->dutyA = clampf(mA, -s_cfg.duty_max, +s_cfg.duty_max);
 8005c20:	4b21      	ldr	r3, [pc, #132]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c22:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c26:	eef1 7a67 	vneg.f32	s15, s15
 8005c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c2c:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c30:	eeb0 1a47 	vmov.f32	s2, s14
 8005c34:	eef0 0a67 	vmov.f32	s1, s15
 8005c38:	ed97 0a06 	vldr	s0, [r7, #24]
 8005c3c:	f7ff ff0e 	bl	8005a5c <clampf>
 8005c40:	eef0 7a40 	vmov.f32	s15, s0
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	edc3 7a00 	vstr	s15, [r3]
    output_duty->dutyB = clampf(mB, -s_cfg.duty_max, +s_cfg.duty_max);
 8005c4a:	4b17      	ldr	r3, [pc, #92]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c50:	eef1 7a67 	vneg.f32	s15, s15
 8005c54:	4b14      	ldr	r3, [pc, #80]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c56:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c5a:	eeb0 1a47 	vmov.f32	s2, s14
 8005c5e:	eef0 0a67 	vmov.f32	s1, s15
 8005c62:	ed97 0a05 	vldr	s0, [r7, #20]
 8005c66:	f7ff fef9 	bl	8005a5c <clampf>
 8005c6a:	eef0 7a40 	vmov.f32	s15, s0
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	edc3 7a01 	vstr	s15, [r3, #4]
    output_duty->dutyC = clampf(mC, -s_cfg.duty_max, +s_cfg.duty_max);
 8005c74:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c76:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c7a:	eef1 7a67 	vneg.f32	s15, s15
 8005c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca8 <run_vabc_to_duty_modulator+0x1c8>)
 8005c80:	ed93 7a02 	vldr	s14, [r3, #8]
 8005c84:	eeb0 1a47 	vmov.f32	s2, s14
 8005c88:	eef0 0a67 	vmov.f32	s1, s15
 8005c8c:	ed97 0a04 	vldr	s0, [r7, #16]
 8005c90:	f7ff fee4 	bl	8005a5c <clampf>
 8005c94:	eef0 7a40 	vmov.f32	s15, s0
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	edc3 7a02 	vstr	s15, [r3, #8]
 8005c9e:	e000      	b.n	8005ca2 <run_vabc_to_duty_modulator+0x1c2>
    if (!input_vabc || !output_duty) return;
 8005ca0:	bf00      	nop
}
 8005ca2:	3720      	adds	r7, #32
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	20000a2c 	.word	0x20000a2c

08005cac <configureHardwareADC>:

uint32_t slow_adc_buffer[SLOW_ADC_BUFFER_LENGTH];

struct_decoded_adc_variables adc_variables;

void configureHardwareADC(ADC_HandleTypeDef *slow_hadc,TIM_HandleTypeDef *slow_adc_trigger_htim){
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
	_slow_hadc=slow_hadc;
 8005cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8005cf0 <configureHardwareADC+0x44>)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6013      	str	r3, [r2, #0]
	_slow_adc_trigger_htim=slow_adc_trigger_htim;
 8005cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8005cf4 <configureHardwareADC+0x48>)
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	6013      	str	r3, [r2, #0]
	HAL_ADCEx_Calibration_Start(_slow_hadc, ADC_SINGLE_ENDED);
 8005cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8005cf0 <configureHardwareADC+0x44>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	217f      	movs	r1, #127	@ 0x7f
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7fc fb8d 	bl	80023e8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(_slow_hadc, slow_adc_buffer, SLOW_ADC_BUFFER_LENGTH);
 8005cce:	4b08      	ldr	r3, [pc, #32]	@ (8005cf0 <configureHardwareADC+0x44>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2205      	movs	r2, #5
 8005cd4:	4908      	ldr	r1, [pc, #32]	@ (8005cf8 <configureHardwareADC+0x4c>)
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fb fd02 	bl	80016e0 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(_slow_adc_trigger_htim);
 8005cdc:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <configureHardwareADC+0x48>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7fe f995 	bl	8004010 <HAL_TIM_Base_Start>
}
 8005ce6:	bf00      	nop
 8005ce8:	3708      	adds	r7, #8
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20000a38 	.word	0x20000a38
 8005cf4:	20000a3c 	.word	0x20000a3c
 8005cf8:	20000a40 	.word	0x20000a40

08005cfc <decodeHArdwareADC>:

//RawAdc = (Vsense / 3.3f) * 4095.0f; or RawAdc = Vsense  * 1240.9091f;
//Vsense = RawAdc * 0.00080586f;

void decodeHArdwareADC(){
 8005cfc:	b480      	push	{r7}
 8005cfe:	af00      	add	r7, sp, #0
//Vsensed = VBUS * (18 / (18 + 169)) = VBUS * 0.09625668449f
//VBUS =  RawAdc * 0.00080586f/0.09625668449f ; or RawAdc * 0.0083743f;
	adc_variables.vdc=
			slow_adc_buffer[VBUS_ADC_BUFFER_INDEX] * 0.0083743f;
 8005d00:	4b15      	ldr	r3, [pc, #84]	@ (8005d58 <decodeHArdwareADC+0x5c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	ee07 3a90 	vmov	s15, r3
 8005d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d0c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8005d5c <decodeHArdwareADC+0x60>
 8005d10:	ee67 7a87 	vmul.f32	s15, s15, s14
	adc_variables.vdc=
 8005d14:	4b12      	ldr	r3, [pc, #72]	@ (8005d60 <decodeHArdwareADC+0x64>)
 8005d16:	edc3 7a00 	vstr	s15, [r3]

	adc_variables.bluepotentiometer=
			slow_adc_buffer[BLUEPOTENTIOMETER_ADC_BUFFER_INDEX] * 0.00024420f;
 8005d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005d58 <decodeHArdwareADC+0x5c>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	ee07 3a90 	vmov	s15, r3
 8005d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d26:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005d64 <decodeHArdwareADC+0x68>
 8005d2a:	ee67 7a87 	vmul.f32	s15, s15, s14
	adc_variables.bluepotentiometer=
 8005d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d60 <decodeHArdwareADC+0x64>)
 8005d30:	edc3 7a02 	vstr	s15, [r3, #8]

	adc_variables.internal_stm32_vref=
			slow_adc_buffer[INTERNAL_STM32_VREF_ADC_BUFFER_INDEX] * 0.00080586f;
 8005d34:	4b08      	ldr	r3, [pc, #32]	@ (8005d58 <decodeHArdwareADC+0x5c>)
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	ee07 3a90 	vmov	s15, r3
 8005d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d40:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005d68 <decodeHArdwareADC+0x6c>
 8005d44:	ee67 7a87 	vmul.f32	s15, s15, s14
	adc_variables.internal_stm32_vref=
 8005d48:	4b05      	ldr	r3, [pc, #20]	@ (8005d60 <decodeHArdwareADC+0x64>)
 8005d4a:	edc3 7a04 	vstr	s15, [r3, #16]

	//adc_variables.internal_stm32_temperature=
	//					((float)(slow_adc_buffer[INTERNAL_STM32_TEMP_ADC_BUFFER_INDEX] - *TS_CAL1) *
	 //                   (TEMP_CAL2 - TEMP_CAL1) /
	 //                   ((float)(*TS_CAL2 - *TS_CAL1))) + TEMP_CAL1;
}
 8005d4e:	bf00      	nop
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	20000a40 	.word	0x20000a40
 8005d5c:	3c09345c 	.word	0x3c09345c
 8005d60:	20000a54 	.word	0x20000a54
 8005d64:	398007f8 	.word	0x398007f8
 8005d68:	3a534059 	.word	0x3a534059

08005d6c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
    // Full buffer is ready here (called repeatedly in circular mode)
    // Process or signal a task
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_SET );
 8005d74:	2201      	movs	r2, #1
 8005d76:	2140      	movs	r1, #64	@ 0x40
 8005d78:	4806      	ldr	r0, [pc, #24]	@ (8005d94 <HAL_ADC_ConvCpltCallback+0x28>)
 8005d7a:	f7fd f93f 	bl	8002ffc <HAL_GPIO_WritePin>
	decodeHArdwareADC();
 8005d7e:	f7ff ffbd 	bl	8005cfc <decodeHArdwareADC>
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_RESET );
 8005d82:	2200      	movs	r2, #0
 8005d84:	2140      	movs	r1, #64	@ 0x40
 8005d86:	4803      	ldr	r0, [pc, #12]	@ (8005d94 <HAL_ADC_ConvCpltCallback+0x28>)
 8005d88:	f7fd f938 	bl	8002ffc <HAL_GPIO_WritePin>
}
 8005d8c:	bf00      	nop
 8005d8e:	3708      	adds	r7, #8
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	48000800 	.word	0x48000800

08005d98 <configureHardwarePWM>:
struct_raw_timer_register_values  pwm_registers;

void configureHardwarePWM(TIM_HandleTypeDef *pwm_htim,
		HAL_TIM_ActiveChannel channel1,
		HAL_TIM_ActiveChannel channel2,
		HAL_TIM_ActiveChannel channel3){
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b082      	sub	sp, #8
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	4608      	mov	r0, r1
 8005da2:	4611      	mov	r1, r2
 8005da4:	461a      	mov	r2, r3
 8005da6:	4603      	mov	r3, r0
 8005da8:	70fb      	strb	r3, [r7, #3]
 8005daa:	460b      	mov	r3, r1
 8005dac:	70bb      	strb	r3, [r7, #2]
 8005dae:	4613      	mov	r3, r2
 8005db0:	707b      	strb	r3, [r7, #1]
	_pwm_htim=pwm_htim;
 8005db2:	4a22      	ldr	r2, [pc, #136]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6013      	str	r3, [r2, #0]
	_channel1=channel1;
 8005db8:	4a21      	ldr	r2, [pc, #132]	@ (8005e40 <configureHardwarePWM+0xa8>)
 8005dba:	78fb      	ldrb	r3, [r7, #3]
 8005dbc:	7013      	strb	r3, [r2, #0]
	_channel2=channel2;
 8005dbe:	4a21      	ldr	r2, [pc, #132]	@ (8005e44 <configureHardwarePWM+0xac>)
 8005dc0:	78bb      	ldrb	r3, [r7, #2]
 8005dc2:	7013      	strb	r3, [r2, #0]
	_channel3=channel3;
 8005dc4:	4a20      	ldr	r2, [pc, #128]	@ (8005e48 <configureHardwarePWM+0xb0>)
 8005dc6:	787b      	ldrb	r3, [r7, #1]
 8005dc8:	7013      	strb	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(_pwm_htim);
 8005dca:	4b1c      	ldr	r3, [pc, #112]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fe f980 	bl	80040d4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel1);
 8005dd4:	4b19      	ldr	r3, [pc, #100]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a19      	ldr	r2, [pc, #100]	@ (8005e40 <configureHardwarePWM+0xa8>)
 8005dda:	7812      	ldrb	r2, [r2, #0]
 8005ddc:	4611      	mov	r1, r2
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fe fa44 	bl	800426c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel1);
 8005de4:	4b15      	ldr	r3, [pc, #84]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a15      	ldr	r2, [pc, #84]	@ (8005e40 <configureHardwarePWM+0xa8>)
 8005dea:	7812      	ldrb	r2, [r2, #0]
 8005dec:	4611      	mov	r1, r2
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7ff fb20 	bl	8005434 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel2);
 8005df4:	4b11      	ldr	r3, [pc, #68]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a12      	ldr	r2, [pc, #72]	@ (8005e44 <configureHardwarePWM+0xac>)
 8005dfa:	7812      	ldrb	r2, [r2, #0]
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7fe fa34 	bl	800426c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel2);
 8005e04:	4b0d      	ldr	r3, [pc, #52]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a0e      	ldr	r2, [pc, #56]	@ (8005e44 <configureHardwarePWM+0xac>)
 8005e0a:	7812      	ldrb	r2, [r2, #0]
 8005e0c:	4611      	mov	r1, r2
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fb10 	bl	8005434 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel3);
 8005e14:	4b09      	ldr	r3, [pc, #36]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a0b      	ldr	r2, [pc, #44]	@ (8005e48 <configureHardwarePWM+0xb0>)
 8005e1a:	7812      	ldrb	r2, [r2, #0]
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fe fa24 	bl	800426c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel3);
 8005e24:	4b05      	ldr	r3, [pc, #20]	@ (8005e3c <configureHardwarePWM+0xa4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a07      	ldr	r2, [pc, #28]	@ (8005e48 <configureHardwarePWM+0xb0>)
 8005e2a:	7812      	ldrb	r2, [r2, #0]
 8005e2c:	4611      	mov	r1, r2
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7ff fb00 	bl	8005434 <HAL_TIMEx_PWMN_Start>
}
 8005e34:	bf00      	nop
 8005e36:	3708      	adds	r7, #8
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}
 8005e3c:	20000a68 	.word	0x20000a68
 8005e40:	20000a6c 	.word	0x20000a6c
 8005e44:	20000a6d 	.word	0x20000a6d
 8005e48:	20000a6e 	.word	0x20000a6e

08005e4c <runHardwarePWM>:

void runHardwarePWM(struct_duty_cycles_pu *d, struct_raw_timer_register_values *reg)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
    // Convert normalized duty cycle (-1.0 to +1.0) to raw timer register values
	reg->pwmregisterA = (uint32_t)(((d->dutyA + 1.0f) * PWM_COUNTER) / 2.0f);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	edd3 7a00 	vldr	s15, [r3]
 8005e5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e64:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8005f1c <runHardwarePWM+0xd0>
 8005e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e70:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005e74:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005e78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e80:	ee17 2a90 	vmov	r2, s15
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	601a      	str	r2, [r3, #0]
	reg->pwmregisterB = (uint32_t)(((d->dutyB + 1.0f) * PWM_COUNTER) / 2.0f);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8005e8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e96:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005f1c <runHardwarePWM+0xd0>
 8005e9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ea2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005ea6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005eaa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eb2:	ee17 2a90 	vmov	r2, s15
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	605a      	str	r2, [r3, #4]
	reg->pwmregisterC = (uint32_t)(((d->dutyC + 1.0f) * PWM_COUNTER) / 2.0f);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	edd3 7a02 	vldr	s15, [r3, #8]
 8005ec0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ec4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005ec8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8005f1c <runHardwarePWM+0xd0>
 8005ecc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ed0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ed4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005ed8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ee4:	ee17 2a90 	vmov	r2, s15
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	609a      	str	r2, [r3, #8]

    // Write the computed values to the hardware timer compare registers
    _pwm_htim->Instance->CCR1 = reg->pwmregisterA;
 8005eec:	4b0c      	ldr	r3, [pc, #48]	@ (8005f20 <runHardwarePWM+0xd4>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	6812      	ldr	r2, [r2, #0]
 8005ef6:	635a      	str	r2, [r3, #52]	@ 0x34
    _pwm_htim->Instance->CCR2 = reg->pwmregisterB;
 8005ef8:	4b09      	ldr	r3, [pc, #36]	@ (8005f20 <runHardwarePWM+0xd4>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	6852      	ldr	r2, [r2, #4]
 8005f02:	639a      	str	r2, [r3, #56]	@ 0x38
    _pwm_htim->Instance->CCR3 = reg->pwmregisterC;
 8005f04:	4b06      	ldr	r3, [pc, #24]	@ (8005f20 <runHardwarePWM+0xd4>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	683a      	ldr	r2, [r7, #0]
 8005f0c:	6892      	ldr	r2, [r2, #8]
 8005f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr
 8005f1c:	42c80000 	.word	0x42c80000
 8005f20:	20000a68 	.word	0x20000a68

08005f24 <memset>:
 8005f24:	4402      	add	r2, r0
 8005f26:	4603      	mov	r3, r0
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d100      	bne.n	8005f2e <memset+0xa>
 8005f2c:	4770      	bx	lr
 8005f2e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f32:	e7f9      	b.n	8005f28 <memset+0x4>

08005f34 <__libc_init_array>:
 8005f34:	b570      	push	{r4, r5, r6, lr}
 8005f36:	4d0d      	ldr	r5, [pc, #52]	@ (8005f6c <__libc_init_array+0x38>)
 8005f38:	4c0d      	ldr	r4, [pc, #52]	@ (8005f70 <__libc_init_array+0x3c>)
 8005f3a:	1b64      	subs	r4, r4, r5
 8005f3c:	10a4      	asrs	r4, r4, #2
 8005f3e:	2600      	movs	r6, #0
 8005f40:	42a6      	cmp	r6, r4
 8005f42:	d109      	bne.n	8005f58 <__libc_init_array+0x24>
 8005f44:	4d0b      	ldr	r5, [pc, #44]	@ (8005f74 <__libc_init_array+0x40>)
 8005f46:	4c0c      	ldr	r4, [pc, #48]	@ (8005f78 <__libc_init_array+0x44>)
 8005f48:	f000 f818 	bl	8005f7c <_init>
 8005f4c:	1b64      	subs	r4, r4, r5
 8005f4e:	10a4      	asrs	r4, r4, #2
 8005f50:	2600      	movs	r6, #0
 8005f52:	42a6      	cmp	r6, r4
 8005f54:	d105      	bne.n	8005f62 <__libc_init_array+0x2e>
 8005f56:	bd70      	pop	{r4, r5, r6, pc}
 8005f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f5c:	4798      	blx	r3
 8005f5e:	3601      	adds	r6, #1
 8005f60:	e7ee      	b.n	8005f40 <__libc_init_array+0xc>
 8005f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f66:	4798      	blx	r3
 8005f68:	3601      	adds	r6, #1
 8005f6a:	e7f2      	b.n	8005f52 <__libc_init_array+0x1e>
 8005f6c:	08005fa4 	.word	0x08005fa4
 8005f70:	08005fa4 	.word	0x08005fa4
 8005f74:	08005fa4 	.word	0x08005fa4
 8005f78:	08005fa8 	.word	0x08005fa8

08005f7c <_init>:
 8005f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7e:	bf00      	nop
 8005f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f82:	bc08      	pop	{r3}
 8005f84:	469e      	mov	lr, r3
 8005f86:	4770      	bx	lr

08005f88 <_fini>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	bf00      	nop
 8005f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f8e:	bc08      	pop	{r3}
 8005f90:	469e      	mov	lr, r3
 8005f92:	4770      	bx	lr
