{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476795594387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 08:59:54 2016 " "Processing started: Tue Oct 18 08:59:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1476795594783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1476795594783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part5.v(11) " "Verilog HDL information at part5.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1476795606947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part5.v(55) " "Verilog HDL information at part5.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1476795606947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795606948 ""} { "Info" "ISGN_ENTITY_NAME" "2 nbit_counter " "Found entity 2: nbit_counter" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795606948 ""} { "Info" "ISGN_ENTITY_NAME" "3 T_FF " "Found entity 3: T_FF" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795606948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1476795606948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1476795606970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_counter nbit_counter:U1 " "Elaborating entity \"nbit_counter\" for hierarchy \"nbit_counter:U1\"" {  } { { "part5.v" "U1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476795606980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF T_FF:T1 " "Elaborating entity \"T_FF\" for hierarchy \"T_FF:T1\"" {  } { { "part5.v" "T1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476795606989 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H1 hdisp " "Node instance \"H1\" instantiates undefined entity \"hdisp\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part5.v" "H1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1476795607003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/output_files/part5.map.smsg " "Generated suppressed messages file C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/output_files/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1476795607030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476795607044 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 18 09:00:07 2016 " "Processing ended: Tue Oct 18 09:00:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476795607044 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476795607044 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476795607044 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1476795607044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476795594387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 08:59:54 2016 " "Processing started: Tue Oct 18 08:59:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1476795594388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1476795594783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1476795594783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part5.v(11) " "Verilog HDL information at part5.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1476795606947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part5.v(55) " "Verilog HDL information at part5.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1476795606947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795606948 ""} { "Info" "ISGN_ENTITY_NAME" "2 nbit_counter " "Found entity 2: nbit_counter" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795606948 ""} { "Info" "ISGN_ENTITY_NAME" "3 T_FF " "Found entity 3: T_FF" {  } { { "part5.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795606948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1476795606948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1476795606970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_counter nbit_counter:U1 " "Elaborating entity \"nbit_counter\" for hierarchy \"nbit_counter:U1\"" {  } { { "part5.v" "U1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476795606980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF T_FF:T1 " "Elaborating entity \"T_FF\" for hierarchy \"T_FF:T1\"" {  } { { "part5.v" "T1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476795606989 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "H1 hdisp " "Node instance \"H1\" instantiates undefined entity \"hdisp\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part5.v" "H1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/part5.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1476795607003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/output_files/part5.map.smsg " "Generated suppressed messages file C:/Users/aidan/Desktop/ECE Labs/Lab5/Part5/output_files/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1476795607030 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476795607044 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 18 09:00:07 2016 " "Processing ended: Tue Oct 18 09:00:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476795607044 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476795607044 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476795607044 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1476795607044 ""}
