
-- File generated by pdg version U-2022.12#33f3808fcb#221128
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- pdg -I../lib -D__go__ -pcu -VHDL -cgo_options.cfg -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 +wtrv32p3_cnn_vhdl/tmp_pdg trv32p3_cnn


-- Controller specific registers and transitories.
signal r_booting : std_logic;
signal pdg_update_r_booting : std_logic;
signal pdg_we_r_booting : std_logic;
signal r_fetched : std_logic;
signal pdg_update_r_fetched : std_logic;
signal pdg_we_r_fetched : std_logic;
signal r_state : unsigned(3 downto 0);
signal pdg_update_r_state : unsigned(3 downto 0);
signal pdg_we_r_state : std_logic;
signal t_stop_issue : std_logic;