FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LO_STAR2";
2"LO_STAR_OUT_P";
3"LO_STAR_OUT_N";
4"MTCD_LO*";
5"LO_STAR_RAW";
6"GND\G";
7"UN$1$MC10E116$I2$D0";
8"UN$1$CSMD0603$I6$A";
9"UN$1$MC10E116$I2$Q0";
10"UN$1$CSMD0603$I7$A";
11"LO_SEL";
12"UN$1$CSMD0603$I7$B";
13"LO_SEL_ECL_N";
14"LO_SEL_ECL_P";
15"UN$1$CSMD0603$I9$B";
16"DDGT*";
17"GND\G";
18"UN$1$LEDL$I11$A";
19"UN$1$CSMD0603$I6$B";
20"UN$1$CSMD0603$I8$B";
21"VTT\G";
22"UN$1$CSMD0603$I9$A";
%"MC10H124"
"1","(-600,4075)","0","ecl","I1";
;
$LOCATION"U10"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl"
ROOM"SEL_LO"
CDS_LOCATION"U10"
$SEC"1"
CDS_SEC"1";
"COMMON"
$PN"8"0;
"GND"
$PN"20"19;
"VCC"
$PN"12"8;
"VEE"
$PN"10"20;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"13;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"0;
"B_OUT"
$PN"2"0;
"A_OUT"
$PN"3"14;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"0;
"B_IN"
$PN"9"0;
"A_IN"
$PN"7"11;
%"CSMD0603"
"1","(-1175,2600)","0","capacitors","I10";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C11"
PART_NAME"CSMD0603"
ROOM"SEL_LO"
CDS_LIB"capacitors"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
POSTOL"10%"
CDS_LOCATION"C11"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"7;
"A<0>"
$PN"1"17;
%"LED_L"
"1","(-1725,3975)","6","misc","I11";
;
ROOM"SEL_LO"
$LOCATION"D3"
ABBREV"LED"
TITLE"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc"
CDS_LOCATION"D3"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"18;
"B\NAC"
$PN"1"6;
%"INPORT"
"1","(-2150,4325)","0","standard","I12";
;
ROOM"SEL_LO"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-150,2600)","0","standard","I13";
;
ROOM"SEL_LO"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"RSMD0805"
"1","(-1400,1975)","1","resistors","I14";
;
VALUE"50"
ROOM"SEL_LO"
$LOCATION"R6"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%"
CDS_LOCATION"R6"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"4;
%"RSMD0805"
"1","(-1300,2000)","1","resistors","I15";
;
VALUE"50"
ROOM"SEL_LO"
$LOCATION"R7"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
TOL"1%"
POSTOL"5%"
PACKTYPE"0805"
CDS_LOCATION"R7"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"5;
%"RSMD0805"
"1","(75,1975)","1","resistors","I16";
;
VALUE"50"
ROOM"SEL_LO"
$LOCATION"R8"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
CDS_LOCATION"R8"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"9;
%"RSMD0805"
"1","(125,1975)","1","resistors","I17";
;
VALUE"50"
ROOM"SEL_LO"
$LOCATION"R9"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
CDS_LOCATION"R9"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(150,1975)","1","resistors","I18";
;
VALUE"50"
ROOM"SEL_LO"
$LOCATION"R10"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
CDS_LOCATION"R10"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"14;
%"INPORT"
"1","(-1800,3100)","0","standard","I19";
;
ROOM"SEL_LO"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"MC10E116"
"1","(-600,2850)","0","ecl","I2";
;
$LOCATION"U11"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U11"
ROOM"SEL_LO"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"
$PN"1"10;
"GND0"
$PN"7"12;
"VBB"
$PN"2"7;
"D0"
$PN"3"4;
"D1"
$PN"5"5;
"D2"
$PN"27"5;
"D3"
$PN"25"0;
"D4"
$PN"23"0;
"D0* \B"
$PN"4"7;
"D1* \B"
$PN"6"7;
"D2* \B"
$PN"28"0;
"D3* \B"
$PN"26"0;
"D4* \B"
$PN"24"0;
"Q0"
$PN"8"9;
"Q1"
$PN"11"2;
"Q2"
$PN"14"1;
"Q3"
$PN"17"0;
"Q4"
$PN"20"0;
"Q0* \B"
$PN"9"0;
"Q1* \B"
$PN"12"3;
"Q2* \B"
$PN"15"0;
"Q3* \B"
$PN"18"0;
"Q4* \B"
$PN"21"0;
"GND1"
$PN"10"12;
"GND2"
$PN"13"12;
"GND3"
$PN"16"12;
"GND4"
$PN"19"12;
"GND5"
$PN"22"12;
%"OUTPORT"
"1","(50,3050)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"SEL_LO";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(50,2975)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"SEL_LO";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(50,2900)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"RSMD0805"
"1","(325,1950)","1","resistors","I3";
;
ROOM"SEL_LO"
VALUE"50"
$LOCATION"R11"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
CDS_LOCATION"R11"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"16;
%"RSMD0805"
"1","(-1725,4175)","1","resistors","I4";
;
VALUE"100"
ROOM"SEL_LO"
$LOCATION"R5"
PACKTYPE"0805"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
DIST"FLAT"
TOL_ON_OFF"ON"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
VOLTAGE"25V"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
POSTOL"5%"
CDS_LOCATION"R5"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"18;
"B<0>"
$PN"2"11;
%"MC10H104"
"1","(725,3075)","0","ecl","I5";
;
$LOCATION"U12"
ROOM"SEL_LO"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LOCATION"U12"
$SEC"1"
CDS_SEC"1";
"VEE"
$PN"10"15;
"GND2"
$PN"20"22;
"GND1"
$PN"2"22;
"Q4* \B"
$PN"12"0;
"Q4"
$PN"19"0;
"Q3"
$PN"18"0;
"Q2"
$PN"4"5;
"Q1"
$PN"3"5;
"B4"
$PN"17"0;
"B3"
$PN"14"0;
"B2"
$PN"9"16;
"B1"
$PN"7"9;
"A4"
$PN"15"0;
"A3"
$PN"13"0;
"A2"
$PN"8"13;
"A1"
$PN"5"14;
%"CSMD0603"
"1","(-800,3625)","0","capacitors","I6";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"SEL_LO"
$LOCATION"C12"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
CDS_LIB"capacitors"
TOL"10%"
CDS_LOCATION"C12"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"19;
"A<0>"
$PN"1"8;
%"CSMD0603"
"1","(-700,3450)","0","capacitors","I7";
;
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C13"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"SEL_LO"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
POSTOL"10%"
CDS_LOCATION"C13"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"12;
"A<0>"
$PN"1"10;
%"CSMD0603"
"1","(-350,3625)","0","capacitors","I8";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"SEL_LO"
$LOCATION"C14"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
CDS_LOCATION"C14"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"20;
"A<0>"
$PN"1"19;
%"CSMD0603"
"1","(700,3575)","0","capacitors","I9";
;
PACKTYPE"0603"
VALUE"0.1UF"
ROOM"SEL_LO"
$LOCATION"C15"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
CDS_LOCATION"C15"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"22;
END.
