$date
	Sun Oct 23 06:53:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#914521
b10001 !
1"
#914522
b10001 &
b10001 %
1$
#914523
0"
#914526
b110100 &
b110100 %
#914530
b11010 &
b11010 %
#914534
b1101 &
b1101 %
#914538
b101000 &
b101000 %
#914542
b10100 &
b10100 %
#914546
b1010 &
b1010 %
#914550
b101 &
b101 %
#914554
b10000 &
b10000 %
#914558
b1000 &
b1000 %
#914562
b100 &
b100 %
#914566
b10 &
b10 %
#914570
b1 &
b1 %
1#
#914574
b0 &
0#
b0 %
0$
#1917258
b100 &
b100 %
1$
b100 !
1"
#1917259
0"
#1917262
b10 &
b10 %
#1917266
b1 &
b1 %
1#
#1917270
b0 &
0#
b0 %
0$
#2939479
b10101 !
1"
#2939482
b10101 &
b10101 %
1$
#2939483
0"
#2939486
b1000000 &
b1000000 %
#2939490
b100000 &
b100000 %
#2939494
b10000 &
b10000 %
#2939498
b1000 &
b1000 %
#2939502
b100 &
b100 %
#2939506
b10 &
b10 %
#2939510
b1 &
1#
b1 %
#2939514
b0 &
b0 %
0#
0$
#4500012
