
---------- Begin Simulation Statistics ----------
simSeconds                                   2.671683                       # Number of seconds simulated (Second)
simTicks                                 2671683141168                       # Number of ticks simulated (Tick)
finalTick                                20199888258967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  19286.93                       # Real time elapsed on the host (Second)
hostTickRate                                138523013                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3913400                       # Number of bytes of host memory used (Byte)
simInsts                                   5790109151                       # Number of instructions simulated (Count)
simOps                                     7463755543                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   300209                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     386985                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size           64                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket          639                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    383678824                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.371153                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     1.770906                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   383678281    100.00%    100.00% |         509      0.00%    100.00% |          32      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    383678824                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   1092498229                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     2.100537                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.756643                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.578114                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   459316100     42.04%     42.04% |   512809340     46.94%     88.98% |    89988282      8.24%     97.22% |    16388174      1.50%     98.72% |     5458223      0.50%     99.22% |     2565841      0.23%     99.45% |     2465539      0.23%     99.68% |     1979958      0.18%     99.86% |     1526772      0.14%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   1092498229                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   1097377682                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     9.201129                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.337398                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    42.426378                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  1096633876     99.93%     99.93% |      704365      0.06%    100.00% |       36649      0.00%    100.00% |        2359      0.00%    100.00% |         361      0.00%    100.00% |          67      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   1097377682                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   1021950464                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.021207                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.004477                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     1.856862                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  1021946485    100.00%    100.00% |        2601      0.00%    100.00% |         632      0.00%    100.00% |         695      0.00%    100.00% |          34      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   1021950464                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples     75427218                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   120.029494                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    64.663299                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   113.805301                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |    74684790     99.02%     99.02% |      703038      0.93%     99.95% |       36598      0.05%    100.00% |        2359      0.00%    100.00% |         361      0.00%    100.00% |          67      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total     75427218                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size           64                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket          639                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    131827428                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.836917                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.622806                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   131827403    100.00%    100.00% |          19      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    131827428                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    223286334                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.143595                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.062968                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   223282536    100.00%    100.00% |        3280      0.00%    100.00% |         367      0.00%    100.00% |         123      0.00%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    223286334                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     28565062                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000426                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.029171                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    28558984     99.98%     99.98% |           0      0.00%     99.98% |        6078      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     28565062                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch     45707454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data      7491834      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data     45838009      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack      8013744      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       204880      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE       521920      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     38211524      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch     45707454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       130555      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE       521910      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       130555      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack       521910      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data      7417531      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ        74293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     38211524      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data     45707454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack      7417531      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ           32      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data        74293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack        74293      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack           10      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      204848    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |      521920    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      204848    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |      521920    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      204848    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |      521920    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      204848    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |      521920    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load    472474424      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch    332129677      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store    293357883      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv     28565062      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement     75124351      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive     21621443      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks     53820015      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack     27794672      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load     21437638      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch     46751672      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store      6935857      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv     27573560      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load       193367      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch        88980      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store        33944      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement       674917      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load        13181      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch    285288682      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv       194660      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement     46654554      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load    217060505      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store      3108963      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv       459327      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement     18053046      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load    233766671      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store    283278817      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv       336760      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement      9741626      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv          471      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement          195      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive     21621442      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks     46849744      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement           13      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks      6969801      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_Exclusive            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks          470      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load         3062      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch          343      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store          275      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv          284      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack     27794388      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack          284      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     46841677      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     21633431      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX      6970623      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     27794388      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old          567      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement      7178057      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     38450999      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data     45707454      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack     45703358      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data       336910      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean          134      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     28228018      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     28591271      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv       148605      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     27768796      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     12457596      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX      5481062      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old          283      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     19070817      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS         9562      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           27      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          171      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     27768520      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR         1039      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS      9163847      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1488734      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement      7069663      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     10000710      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv        67923      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     27794388      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement       108223      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean       681769      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         6379      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR          556      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS         2425      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX          822      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack     45703358      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv        67924      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old           69      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data        97435      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data_clean            4      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all        17163      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         6379      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old          214      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data       239475      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean          130      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all       442164      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR          469      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GETS            1      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     27768520      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          171      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     12457596      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     27768796      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data      5481062      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           32      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     28591239      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    472254390                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     6.798248                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.212062                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    37.258394                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   472021835     99.95%     99.95% |      217026      0.05%    100.00% |       14718      0.00%    100.00% |         657      0.00%    100.00% |         124      0.00%    100.00% |          27      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    472254390                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    450627338                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000933                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000646                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.030554                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   450207440     99.91%     99.91% |      419513      0.09%    100.00% |         381      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    450627338                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     21627052                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   127.592731                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    65.769273                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   122.561216                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    21394497     98.92%     98.92% |      217026      1.00%     99.93% |       14718      0.07%    100.00% |         657      0.00%    100.00% |         124      0.00%    100.00% |          27      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     21627052                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    284320702                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     4.213331                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.121663                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    26.505181                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   284236462     99.97%     99.97% |       80763      0.03%    100.00% |        3237      0.00%    100.00% |         210      0.00%    100.00% |          27      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    284320702                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    277985166                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.031478                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.012266                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     1.745799                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   277967916     99.99%     99.99% |       16158      0.01%    100.00% |         522      0.00%    100.00% |         261      0.00%    100.00% |         105      0.00%    100.00% |          22      0.00%    100.00% |          71      0.00%    100.00% |         104      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    277985166                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples      6335536                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   143.823908                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   101.241596                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   107.043124                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |     6251605     98.68%     98.68% |       80461      1.27%     99.95% |        3230      0.05%    100.00% |         210      0.00%    100.00% |          27      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total      6335536                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    331933830                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean    16.803350                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.782707                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    56.690602                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   331516078     99.87%     99.87% |      398010      0.12%     99.99% |       18066      0.01%    100.00% |        1438      0.00%    100.00% |         203      0.00%    100.00% |          33      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    331933830                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    285102261                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.001564                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   285101588    100.00%    100.00% |         665      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    285102261                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     46831569                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   113.011317                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    60.201311                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   109.556536                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    46413817     99.11%     99.11% |      398010      0.85%     99.96% |       18066      0.04%    100.00% |        1438      0.00%    100.00% |         203      0.00%    100.00% |          33      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     46831569                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      7166839                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    14.060997                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.608761                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    55.292958                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     7158795     99.89%     99.89% |        7378      0.10%     99.99% |         602      0.01%    100.00% |          53      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      7166839                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      6585815                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.856516                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.142459                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    19.809657                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |     6583032     99.96%     99.96% |        1738      0.03%     99.98% |         501      0.01%     99.99% |         502      0.01%    100.00% |          25      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      6585815                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples       581024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   141.062006                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    77.879709                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   125.344279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |      574025     98.80%     98.80% |        6375      1.10%     99.89% |         560      0.10%     99.99% |          53      0.01%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total       581024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       850951                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    11.105718                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.353756                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    49.146101                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |      848155     99.67%     99.67% |        1581      0.19%     99.86% |         640      0.08%     99.93% |         548      0.06%    100.00% |           9      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total       850951                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       798914                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.343635                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.009423                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     9.287979                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      797880     99.87%     99.87% |         930      0.12%     99.99% |          40      0.01%     99.99% |          40      0.01%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |          12      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       798914                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        52037                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   160.981090                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   122.608285                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   119.363509                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       49345     94.83%     94.83% |        1501      2.88%     97.71% |         636      1.22%     98.93% |         530      1.02%     99.95% |           7      0.01%     99.97% |          17      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        52037                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       850970                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::stdev     0.001084                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      850969    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total       850970                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       850970                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::stdev     0.001084                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      850969    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       850970                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000765                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   297.317439                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.004633                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time   212.790484                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.001526                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    44.062341                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.001350                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    44.058594                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.000753                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   267.822303                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    44.047370                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000072                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   264.284220                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   220.718666                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.fullyBusyCycles      7950561                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::samples    131801219                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::mean     0.219595                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::stdev     1.321143                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::0-7    130065809     98.68%     98.68% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::8-15      1589068      1.21%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::16-23       127855      0.10%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::24-31        15810      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::32-39         2141      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::40-47          288      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::48-55          114      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::56-63           81      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::64-71           45      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::72-79            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::total    131801219                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_hits    737228137                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_misses     28600833                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_accesses    765828970                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_hits    285288682                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_misses     46840652                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_accesses    332129334                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_buf_msgs     0.019045                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_time    44.096656                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_count         3888                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_buf_msgs     0.003404                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_stall_time    88.117189                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_stall_time   220.253883                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_buf_msgs     0.000942                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_stall_time    88.098403                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_buf_msgs     0.001702                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_stall_time   232.593807                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_stall_time    44.058594                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles        72820                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    251877605                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.450460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     1.960997                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-63    251877115    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::64-127          456      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::128-191           32      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    251877605                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.001507                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    88.117189                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    44.049202                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.001703                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   290.206430                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count         4556                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     29734031                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses     45707454                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses     75441485                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.003699                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    73.389888                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.001979                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   222.053494                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   220.295606                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    242297878                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   1938383024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control     57130124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control    457040992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    257691188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  18553765536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    337206346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   2697650768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     20157340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   1451328480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     38603468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    308827744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_buf_msgs     0.012865                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_stall_time  1512.135731                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.003560                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1335.384434                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_buf_msgs     0.003563                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_stall_time   999.011093                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.012865                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1091.975270                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_buf_msgs     0.003560                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_stall_time   999.059542                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_buf_msgs     0.005696                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_stall_time  1566.923067                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.005696                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1358.662038                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_buf_msgs     0.011401                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_stall_time  1000.645220                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.000091                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time  1002.642894                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_buf_msgs     0.000091                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     1.216713                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     75441485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    603531880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     28565062                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    228520496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     75441458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   5431784976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     56022717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     28591271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    448181736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    228730168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      9741626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1       337044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    701397072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1     24267168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     18053046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0    144424368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.001702                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   188.535213                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   176.204681                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.002505                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time   156.005934                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000472                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time   132.595259                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time    88.118654                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     4.581769                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     28565062                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    228520496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     75441458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   5431784976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     27794699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    222357592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     1.501797                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0     75441485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0    603531880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1     28228018                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2     28591271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1    225824144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2    228730168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0      9741626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1       337044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0    701397072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1     24267168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0     18053046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0    144424368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     1.975024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0    121148939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    969191512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     28565062                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    228520496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1    128640746                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   9262133712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1    140011902                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     28591271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1   1120095216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    228730168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      9741626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1       337044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    701397072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1     24267168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0     18053046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0    144424368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_buf_msgs     0.001807                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_stall_time   246.084733                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.001993                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   177.994900                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   176.237012                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.001940                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time   100.418026                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.000471                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time    88.106278                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.001261                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time   163.250145                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000809                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time   135.674024                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     4.350270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Control::0     75441485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Control::0    603531880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     45707454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   3290936688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     74005679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::2     28591271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    592045432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::2    228730168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::0      9741626                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::1       337044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::0    701397072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::1     24267168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Control::0     18053046                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Control::0    144424368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     4.581769                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2     28565062                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2    228520496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1     75441458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1   5431784976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1     27794699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1    222357592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.943083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     45707454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    365659632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1      7491834                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1    539412048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1     38211524                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1    305692192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.762165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     45707454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    365659632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     53404136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   3845097792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     83989185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    671913480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0       726768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::1       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0      5814144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::1      4175360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000862                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time   253.258364                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000754                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   223.773102                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000013                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time    88.576557                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.001519                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time    88.334796                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.947612                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     45707454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0    365659632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1      7491834                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1    539412048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     38211524                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1    305692192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0       726768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0      5814144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     2.848474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     45707454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   3290936688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     45777661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    366221288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.014742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1     14749056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Writeback_Control::1       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Writeback_Control::1      4175360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.003854                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     14749056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0       726768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      5814144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1      4175360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   176.671297                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_buf_msgs     0.000012                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_stall_time   308.331590                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.014742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1       204848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1     14749056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::1       521920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::1      4175360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.004529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Writeback_Control::0       726768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Writeback_Control::0      5814144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  34377                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 34377                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                 68341                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                68341                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        10796                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total        10796                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio       167164                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio        14448                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        13028                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total       194640                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    205436                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        21592                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        21592                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        94484                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio         7224                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        26056                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total       127764                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     149356                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              9354469                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              45984636                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               3044619                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              2678811                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             72381401                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples  53635540.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.032107203614                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds       486085                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds       486085                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState       95057267                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       7534984                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs               45830147                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               8013001                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts             45830147                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             8013001                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            207506                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts              102                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.55                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 26.44                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                57106                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry               368311                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6         45830147                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         8013001                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           28431428                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1           12492871                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2            3467721                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3             797634                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             205172                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              65511                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              24451                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7              13757                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               9444                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               6610                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              2882                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              2678                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12              2625                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              2609                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              2626                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              2612                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              2417                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              2319                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              2277                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              2266                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              2241                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              2216                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              2183                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              2158                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              2140                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              2142                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              2184                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              2095                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              2077                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              2064                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              2063                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31             59168                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              3742                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              4937                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            402075                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            459851                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19            468748                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20            470397                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21            469843                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22            468681                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23            467893                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24            467710                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25            467851                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26            468607                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27            470933                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28            472050                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29            476758                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30            477135                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31            475603                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32            476405                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33              7577                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              5307                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              5202                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              5109                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              5161                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              5232                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              5392                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              5844                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              5291                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              5277                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              5266                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              5413                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              5571                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              6203                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              5718                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              5444                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              5370                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              5213                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              5207                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              5229                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              5398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              5782                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              5210                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              5178                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              5205                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              5301                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              5441                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              5847                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              6120                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              6466                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63            377706                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples       486085                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    93.857315                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    46.698672                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-511       486003     99.98%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-1023           72      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1535            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-4607            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::5120-5631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total       486085                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples       486085                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.484545                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.255410                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     5.150610                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-31       481378     99.03%     99.03% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-47         1092      0.22%     99.26% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-63          887      0.18%     99.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-79         2514      0.52%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-95          125      0.03%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-111           23      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-127           15      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-143           24      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-159            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::176-191            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-207            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::208-223            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::224-239            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::240-255            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::272-287            4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::304-319            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::320-335            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::656-671            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::672-687            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::736-751            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total       486085                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ           13280384                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         2933129408                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys       512832064                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1097858261.25986671                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         191950930.14503258                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2671679608038                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 49619.68                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   2919849024                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers    512824960                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 1092887468.206094026566                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 191948271.147080868483                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers     45830147                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers      8013001                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 1579699500443                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 64834263012635                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     34468.57                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   8091133.77                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   2933129408                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   2933129408                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers    512832064                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total    512832064                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers     45830147                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total     45830147                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers      8013001                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      8013001                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   1097858261                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1097858261                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    191950930                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    191950930                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1289809191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1289809191                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        45622641                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        8012890                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      2803648                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      2745675                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      2475242                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      3486490                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      2849358                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      3107039                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      2681337                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      2657255                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      2454521                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      2875124                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      2923678                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      3232210                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      3390811                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      3398235                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      1899610                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      2642408                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0       210684                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1       380811                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2       562085                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3       906227                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4       414517                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5       727236                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6       258720                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7       289645                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8       480528                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9       454293                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10       645738                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11       638295                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12       647993                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13       562666                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14       269039                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15       564413                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       724274981693                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     228113205000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  1579699500443                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           15875.34                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      34625.34                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       29440909                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       4193150                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        64.53                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        52.33                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     20001484                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   171.621071                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   117.195983                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   197.924577                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     10646629     53.23%     53.23% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255      5301956     26.51%     79.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      1784234      8.92%     88.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511       782386      3.91%     92.57% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       481977      2.41%     94.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       279879      1.40%     96.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       178216      0.89%     97.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023       118234      0.59%     97.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       427973      2.14%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     20001484                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       2919849024                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten     512824960                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1092.887468                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         191.948271                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.04                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           8.54                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          1.50                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          62.71                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  67143353340                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy  35687538645                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 162835625400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  19574681580                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 210900808560.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 1001271020250                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 182753220960                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 1680166248735                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   628.879309                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 466452963726                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  89213540000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 2116023123395                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  75667663680                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy  40218317040                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 162910795320                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  22252854780                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 210900808560.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 1000526016570                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 183380386560                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 1695856842510                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   634.752234                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 468024728433                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  89213540000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 2114450822780                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         3130                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes     12820480                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         3130                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages         8154                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     33398784                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs         8154                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2672608678371                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles      6786019723                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded     4495822432                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded      8617371                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued    4236343385                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued     11461914                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined   1085175856                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined   1167328821                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved      3479283                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples   3884379629                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     1.090610                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.921663                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0   2628328091     67.66%     67.66% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1    258043716      6.64%     74.31% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2    240782261      6.20%     80.51% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3    195268460      5.03%     85.53% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4    238959393      6.15%     91.68% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5    119683101      3.08%     94.77% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6    102923578      2.65%     97.42% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7     63993010      1.65%     99.06% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8     36398019      0.94%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total   3884379629                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu     37190507     45.82%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt          693      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     45.82% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd        12540      0.02%     45.84% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     45.84% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu     16694333     20.57%     66.41% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp         2405      0.00%     66.41% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt       306121      0.38%     66.79% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc      4524024      5.57%     72.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     72.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     72.36% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift      1291462      1.59%     73.95% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     73.95% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     73.95% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     73.95% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd         5073      0.01%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult          241      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     73.96% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead      5439921      6.70%     80.66% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite      6413904      7.90%     88.56% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead      7309484      9.01%     97.57% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite      1972994      2.43%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass     30696224      0.72%      0.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu   3135689628     74.02%     74.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult      2874593      0.07%     74.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv      3336115      0.08%     74.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd      1902692      0.04%     74.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     74.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt       181038      0.00%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            9      0.00%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     74.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd      1896785      0.04%     74.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu     80703514      1.91%     76.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp       371001      0.01%     76.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt      6569403      0.16%     77.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc     14556309      0.34%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift      3377331      0.08%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd       602737      0.01%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp        24400      0.00%     77.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt       802396      0.02%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv        49065      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult       349667      0.01%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt          853      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead    535353089     12.64%     90.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite    341497273      8.06%     98.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead     42505740      1.00%     99.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite     33003523      0.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total   4236343385                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.624275                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy           81163702                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.019159                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads  11987334185                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites   5302729524                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses   3913344884                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads    462357834                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites    288142316                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses    209413143                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses   4039872551                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses    246938312                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numInsts       4170071548                       # Number of executed instructions (Count)
board.processor.cores1.core.numLoadInsts    554507259                       # Number of load instructions executed (Count)
board.processor.cores1.core.numSquashedInsts     50157325                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores1.core.numRefs         917858896                       # Number of memory reference insts executed (Count)
board.processor.cores1.core.numBranches     420112165                       # Number of branches executed (Count)
board.processor.cores1.core.numStoreInsts    363351637                       # Number of stores executed (Count)
board.processor.cores1.core.numRate          0.614509                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.timesIdled       23684890                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles     2901640094                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles   1237052773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.committedInsts   1746540088                       # Number of Instructions Simulated (Count)
board.processor.cores1.core.committedOps   3419263995                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.cpi              3.885407                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores1.core.totalCpi         3.885407                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores1.core.ipc              0.257373                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores1.core.totalIpc         0.257373                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores1.core.intRegfileReads   6201965066                       # Number of integer regfile reads (Count)
board.processor.cores1.core.intRegfileWrites   3165326926                       # Number of integer regfile writes (Count)
board.processor.cores1.core.fpRegfileReads    323016561                       # Number of floating regfile reads (Count)
board.processor.cores1.core.fpRegfileWrites    174002702                       # Number of floating regfile writes (Count)
board.processor.cores1.core.ccRegfileReads   1969621033                       # number of cc regfile reads (Count)
board.processor.cores1.core.ccRegfileWrites   1231955096                       # number of cc regfile writes (Count)
board.processor.cores1.core.miscRegfileReads   1755421551                       # number of misc regfile reads (Count)
board.processor.cores1.core.miscRegfileWrites      2372480                       # number of misc regfile writes (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads    603978568                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores    405786582                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads     47128646                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores     67187276                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups    561706208                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted    373998963                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect     53672146                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups    329387233                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBHits    265614622                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.806390                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed     56037807                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect      1989204                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups     25319427                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits      6637794                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses     18681633                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted      6189823                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts   1061235572                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls      5138088                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts     40865271                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples   3714316848                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.920563                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     2.000734                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0   2767427155     74.51%     74.51% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1    235391852      6.34%     80.84% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2    157726478      4.25%     85.09% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3    151475249      4.08%     89.17% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4    148402318      4.00%     93.16% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5     44659378      1.20%     94.37% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6     28072584      0.76%     95.12% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7     20642898      0.56%     95.68% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8    160518936      4.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total   3714316848                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.instsCommitted   1746540088                       # Number of instructions committed (Count)
board.processor.cores1.core.commit.opsCommitted   3419263995                       # Number of ops (including micro ops) committed (Count)
board.processor.cores1.core.commit.memRefs    722565446                       # Number of memory references committed (Count)
board.processor.cores1.core.commit.loads    437449094                       # Number of loads committed (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars      1884127                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.branches    363021684                       # Number of branches committed (Count)
board.processor.cores1.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores1.core.commit.floating    162427836                       # Number of committed floating point instructions. (Count)
board.processor.cores1.core.commit.integer   3257489550                       # Number of committed integer instructions. (Count)
board.processor.cores1.core.commit.functionCalls     38820254                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass      3200354      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu   2580335966     75.46%     75.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult      2722236      0.08%     75.64% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv      3049000      0.09%     75.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd      1302341      0.04%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt       174960      0.01%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd      1671294      0.05%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu     79171357      2.32%     78.13% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp       351428      0.01%     78.14% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt      5870248      0.17%     78.32% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc     14111671      0.41%     78.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.73% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift      3135758      0.09%     78.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd       543166      0.02%     78.84% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp        24138      0.00%     78.84% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt       688381      0.02%     78.86% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv        41132      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult       304517      0.01%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt          602      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead    420511777     12.30%     91.17% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite    274584482      8.03%     99.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead     16937317      0.50%     99.69% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite     10531870      0.31%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total   3419263995                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples    160518936                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.decode.idleCycles   1501225907                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles   1576796321                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles    668121355                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles     94726984                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles     43509062                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved    261204267                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred     21016078                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts   4768673934                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts    106226281                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.fetch.icacheStallCycles   1450954688                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores1.core.fetch.insts    2640768959                       # Number of instructions fetch has processed (Count)
board.processor.cores1.core.fetch.branches    561706208                       # Number of branches that fetch encountered (Count)
board.processor.cores1.core.fetch.predictedBranches    328290223                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles   2184004005                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles    128550260                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.tlbCycles    116839497                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores1.core.fetch.miscStallCycles      2739232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles     61410039                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.pendingQuiesceStallCycles        30448                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles      4126590                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines    339385869                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes     24876115                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.tlbSquashes      1379090                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples   3884379629                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     1.354384                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.770893                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0   3023409488     77.84%     77.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1     51718347      1.33%     79.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2     44395943      1.14%     80.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3     42712858      1.10%     81.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4    121094765      3.12%     84.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5     59561895      1.53%     86.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6     40189358      1.03%     87.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7     41406325      1.07%     88.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8    459890650     11.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total   3884379629                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.branchRate     0.082774                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetch.rate       0.389148                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles     43509062                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles    454356740                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles    173881919                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts   4504439803                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts      4873960                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts    603978568                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts    405786582                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts      4616549                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents      2522033                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents    169513019                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents      1312926                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect      8695706                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect     36595947                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts     45291653                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit   4152948025                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount   4122758027                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst   2881627261                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst   4949719311                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.607537                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.582180                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads     82718702                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads    166529485                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses       523210                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation      1312926                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores    120670234                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads       291908                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache       813279                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples    436751058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    11.133647                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    47.359167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9    410276575     93.94%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19      7396222      1.69%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29      1740669      0.40%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39       530591      0.12%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49       428289      0.10%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59       260139      0.06%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69       139416      0.03%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79        69363      0.02%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89        73794      0.02%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99       111909      0.03%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109       165667      0.04%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119       173713      0.04%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129       214065      0.05%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139       657269      0.15%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149      4045113      0.93%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159      1351692      0.31%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169       786475      0.18%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179       288513      0.07%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189       856116      0.20%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199       488398      0.11%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209       298885      0.07%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219       262405      0.06%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229      1347254      0.31%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239      1543709      0.35%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249       585655      0.13%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259       323039      0.07%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269       181896      0.04%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279       140750      0.03%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289        93580      0.02%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299        67992      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows      1851905      0.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         3775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total    436751058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses    566360276                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses    367349400                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses     12062529                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses      4176367                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses    354183138                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses     11796670                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 20199888258967                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.numTransitions         1374                       # Number of power state transitions (Count)
board.processor.cores1.core.power_state.ticksClkGated::samples          687                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::mean 599619727.599709                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::stdev 393832257.339983                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::1000-5e+10          687    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::min_value         7328                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::max_value    999130536                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::total          687                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 2255969102373                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::CLK_GATED 411938752861                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 17531980403733                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles     43509062                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles   1560765280                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles    690129285                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles    208110508                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles    697919674                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles    683945820                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts   4651850125                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents       601038                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents    145583016                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents    103275831                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents    431359773                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.fullRegistersEvents        86619                       # Number of times there has been no free registers (Count)
board.processor.cores1.core.rename.renamedOperands   5113858360                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups  11686905891                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups   7059965433                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups    344215326                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps   3869176525                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps   1244681879                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing      4059793                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing      4018578                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts    483935570                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads      8018464625                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes     9132114344                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts   1746540088                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps   3419263995                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
