{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704601603500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704601603501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  6 22:26:43 2024 " "Processing started: Sat Jan  6 22:26:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704601603501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601603501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601603501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704601603712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704601603712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-ArchFullAdder " "Found design unit 1: FullAdder-ArchFullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616476 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-ArchCalculator " "Found design unit 1: Calculator-ArchCalculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-Behavioral " "Found design unit 1: Keyboard-Behavioral" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-ArchCPU " "Found design unit 1: CPU-ArchCPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616479 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-controller " "Found design unit 1: LCD-controller" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616480 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ArchRAM " "Found design unit 1: RAM-ArchRAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616481 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchDisplay " "Found design unit 1: Display-ArchDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Converter-ArchConverter " "Found design unit 1: Converter-ArchConverter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConvertToLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ConvertToLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvertToLCD-ArchConvertToLCD " "Found design unit 1: ConvertToLCD-ArchConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616483 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvertToLCD " "Found entity 1: ConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616483 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704601616483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704601616556 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A Calculator.vhd(86) " "VHDL Signal Declaration warning at Calculator.vhd(86): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704601616558 "|Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B Calculator.vhd(87) " "VHDL Signal Declaration warning at Calculator.vhd(87): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704601616558 "|Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableRAM1_Flag Calculator.vhd(90) " "Verilog HDL or VHDL warning at Calculator.vhd(90): object \"enableRAM1_Flag\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616558 "|Calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resultBCD Calculator.vhd(96) " "VHDL Signal Declaration warning at Calculator.vhd(96): used implicit default value for signal \"resultBCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704601616558 "|Calculator"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "line2\[127..8\] Calculator.vhd(98) " "Using initial value X (don't care) for net \"line2\[127..8\]\" at Calculator.vhd(98)" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616586 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:InputKeyboard " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:InputKeyboard\"" {  } { { "Calculator.vhd" "InputKeyboard" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "Calculator.vhd" "RAM_1" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616649 "|Calculator|RAM:RAM_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetLogic RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"resetLogic\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616650 "|Calculator|RAM:RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Calculator " "Elaborating entity \"CPU\" for hierarchy \"CPU:Calculator\"" {  } { { "Calculator.vhd" "Calculator" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderOverflow CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"adderOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiplierOverflow CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"multiplierOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderNegative CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"adderNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiNegative CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"multiNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcOverflow CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"pcOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcNegative CPU.vhd(35) " "Verilog HDL or VHDL warning at CPU.vhd(35): object \"pcNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addPC CPU.vhd(37) " "VHDL Signal Declaration warning at CPU.vhd(37): used explicit default value for signal \"addPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempPC CPU.vhd(37) " "VHDL Signal Declaration warning at CPU.vhd(37): used explicit default value for signal \"tempPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextStep CPU.vhd(46) " "Verilog HDL or VHDL warning at CPU.vhd(46): object \"nextStep\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(55) " "VHDL Process Statement warning at CPU.vhd(55): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(56) " "VHDL Process Statement warning at CPU.vhd(56): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AdderResult CPU.vhd(58) " "VHDL Process Statement warning at CPU.vhd(58): signal \"AdderResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(60) " "VHDL Process Statement warning at CPU.vhd(60): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(61) " "VHDL Process Statement warning at CPU.vhd(61): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MultiplierResult CPU.vhd(62) " "VHDL Process Statement warning at CPU.vhd(62): signal \"MultiplierResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA CPU.vhd(45) " "VHDL Process Statement warning at CPU.vhd(45): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704601616653 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB CPU.vhd(45) " "VHDL Process Statement warning at CPU.vhd(45): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[0\] CPU.vhd(45) " "Inferred latch for \"setB\[0\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[1\] CPU.vhd(45) " "Inferred latch for \"setB\[1\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[2\] CPU.vhd(45) " "Inferred latch for \"setB\[2\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[3\] CPU.vhd(45) " "Inferred latch for \"setB\[3\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[4\] CPU.vhd(45) " "Inferred latch for \"setB\[4\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[5\] CPU.vhd(45) " "Inferred latch for \"setB\[5\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[6\] CPU.vhd(45) " "Inferred latch for \"setB\[6\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[7\] CPU.vhd(45) " "Inferred latch for \"setB\[7\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[8\] CPU.vhd(45) " "Inferred latch for \"setB\[8\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[9\] CPU.vhd(45) " "Inferred latch for \"setB\[9\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[10\] CPU.vhd(45) " "Inferred latch for \"setB\[10\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[11\] CPU.vhd(45) " "Inferred latch for \"setB\[11\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[12\] CPU.vhd(45) " "Inferred latch for \"setB\[12\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[13\] CPU.vhd(45) " "Inferred latch for \"setB\[13\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[14\] CPU.vhd(45) " "Inferred latch for \"setB\[14\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[15\] CPU.vhd(45) " "Inferred latch for \"setB\[15\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[16\] CPU.vhd(45) " "Inferred latch for \"setB\[16\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[17\] CPU.vhd(45) " "Inferred latch for \"setB\[17\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[18\] CPU.vhd(45) " "Inferred latch for \"setB\[18\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[19\] CPU.vhd(45) " "Inferred latch for \"setB\[19\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[20\] CPU.vhd(45) " "Inferred latch for \"setB\[20\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[21\] CPU.vhd(45) " "Inferred latch for \"setB\[21\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[22\] CPU.vhd(45) " "Inferred latch for \"setB\[22\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[23\] CPU.vhd(45) " "Inferred latch for \"setB\[23\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[24\] CPU.vhd(45) " "Inferred latch for \"setB\[24\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[25\] CPU.vhd(45) " "Inferred latch for \"setB\[25\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[26\] CPU.vhd(45) " "Inferred latch for \"setB\[26\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616654 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[27\] CPU.vhd(45) " "Inferred latch for \"setB\[27\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[28\] CPU.vhd(45) " "Inferred latch for \"setB\[28\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[29\] CPU.vhd(45) " "Inferred latch for \"setB\[29\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[30\] CPU.vhd(45) " "Inferred latch for \"setB\[30\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[31\] CPU.vhd(45) " "Inferred latch for \"setB\[31\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[0\] CPU.vhd(45) " "Inferred latch for \"setA\[0\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[1\] CPU.vhd(45) " "Inferred latch for \"setA\[1\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[2\] CPU.vhd(45) " "Inferred latch for \"setA\[2\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[3\] CPU.vhd(45) " "Inferred latch for \"setA\[3\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[4\] CPU.vhd(45) " "Inferred latch for \"setA\[4\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[5\] CPU.vhd(45) " "Inferred latch for \"setA\[5\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[6\] CPU.vhd(45) " "Inferred latch for \"setA\[6\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[7\] CPU.vhd(45) " "Inferred latch for \"setA\[7\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[8\] CPU.vhd(45) " "Inferred latch for \"setA\[8\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[9\] CPU.vhd(45) " "Inferred latch for \"setA\[9\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[10\] CPU.vhd(45) " "Inferred latch for \"setA\[10\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[11\] CPU.vhd(45) " "Inferred latch for \"setA\[11\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[12\] CPU.vhd(45) " "Inferred latch for \"setA\[12\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[13\] CPU.vhd(45) " "Inferred latch for \"setA\[13\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[14\] CPU.vhd(45) " "Inferred latch for \"setA\[14\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[15\] CPU.vhd(45) " "Inferred latch for \"setA\[15\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[16\] CPU.vhd(45) " "Inferred latch for \"setA\[16\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[17\] CPU.vhd(45) " "Inferred latch for \"setA\[17\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[18\] CPU.vhd(45) " "Inferred latch for \"setA\[18\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[19\] CPU.vhd(45) " "Inferred latch for \"setA\[19\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[20\] CPU.vhd(45) " "Inferred latch for \"setA\[20\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[21\] CPU.vhd(45) " "Inferred latch for \"setA\[21\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[22\] CPU.vhd(45) " "Inferred latch for \"setA\[22\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[23\] CPU.vhd(45) " "Inferred latch for \"setA\[23\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[24\] CPU.vhd(45) " "Inferred latch for \"setA\[24\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[25\] CPU.vhd(45) " "Inferred latch for \"setA\[25\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[26\] CPU.vhd(45) " "Inferred latch for \"setA\[26\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[27\] CPU.vhd(45) " "Inferred latch for \"setA\[27\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616655 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[28\] CPU.vhd(45) " "Inferred latch for \"setA\[28\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616656 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[29\] CPU.vhd(45) " "Inferred latch for \"setA\[29\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616656 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[30\] CPU.vhd(45) " "Inferred latch for \"setA\[30\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616656 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[31\] CPU.vhd(45) " "Inferred latch for \"setA\[31\]\" at CPU.vhd(45)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601616656 "|Calculator|CPU:Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:Calculator\|ROM:ROMAccess " "Elaborating entity \"ROM\" for hierarchy \"CPU:Calculator\|ROM:ROMAccess\"" {  } { { "CPU.vhd" "ROMAccess" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:Calculator\|FullAdder:AdderPC " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:Calculator\|FullAdder:AdderPC\"" {  } { { "CPU.vhd" "AdderPC" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier CPU:Calculator\|Multiplier:Multi " "Elaborating entity \"Multiplier\" for hierarchy \"CPU:Calculator\|Multiplier:Multi\"" {  } { { "CPU.vhd" "Multi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616660 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704601616663 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "negative Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704601616663 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Multiplier.vhd(15) " "VHDL Signal Declaration warning at Multiplier.vhd(15): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704601616663 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DisplayLCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:DisplayLCD\"" {  } { { "Calculator.vhd" "DisplayLCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Display4Dig " "Elaborating entity \"Display\" for hierarchy \"Display:Display4Dig\"" {  } { { "Calculator.vhd" "Display4Dig" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616668 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_data Display.vhd(54) " "VHDL Process Statement warning at Display.vhd(54): signal \"display_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704601616669 "|Calculator|Display:Display4Dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:ConverterRAM " "Elaborating entity \"Converter\" for hierarchy \"Converter:ConverterRAM\"" {  } { { "Calculator.vhd" "ConverterRAM" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601616669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[4\] " "LATCH primitive \"CPU:Calculator\|setB\[4\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[3\] " "LATCH primitive \"CPU:Calculator\|setB\[3\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[2\] " "LATCH primitive \"CPU:Calculator\|setB\[2\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[1\] " "LATCH primitive \"CPU:Calculator\|setB\[1\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[0\] " "LATCH primitive \"CPU:Calculator\|setB\[0\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[9\] " "LATCH primitive \"CPU:Calculator\|setB\[9\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[10\] " "LATCH primitive \"CPU:Calculator\|setB\[10\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[11\] " "LATCH primitive \"CPU:Calculator\|setB\[11\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[12\] " "LATCH primitive \"CPU:Calculator\|setB\[12\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[13\] " "LATCH primitive \"CPU:Calculator\|setB\[13\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[14\] " "LATCH primitive \"CPU:Calculator\|setB\[14\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[15\] " "LATCH primitive \"CPU:Calculator\|setB\[15\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[16\] " "LATCH primitive \"CPU:Calculator\|setB\[16\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[17\] " "LATCH primitive \"CPU:Calculator\|setB\[17\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[18\] " "LATCH primitive \"CPU:Calculator\|setB\[18\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[19\] " "LATCH primitive \"CPU:Calculator\|setB\[19\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[20\] " "LATCH primitive \"CPU:Calculator\|setB\[20\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[21\] " "LATCH primitive \"CPU:Calculator\|setB\[21\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[22\] " "LATCH primitive \"CPU:Calculator\|setB\[22\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[23\] " "LATCH primitive \"CPU:Calculator\|setB\[23\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[24\] " "LATCH primitive \"CPU:Calculator\|setB\[24\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[25\] " "LATCH primitive \"CPU:Calculator\|setB\[25\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[26\] " "LATCH primitive \"CPU:Calculator\|setB\[26\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[27\] " "LATCH primitive \"CPU:Calculator\|setB\[27\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[28\] " "LATCH primitive \"CPU:Calculator\|setB\[28\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[29\] " "LATCH primitive \"CPU:Calculator\|setB\[29\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[30\] " "LATCH primitive \"CPU:Calculator\|setB\[30\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setB\[31\] " "LATCH primitive \"CPU:Calculator\|setB\[31\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[0\] " "LATCH primitive \"CPU:Calculator\|setA\[0\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[1\] " "LATCH primitive \"CPU:Calculator\|setA\[1\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[2\] " "LATCH primitive \"CPU:Calculator\|setA\[2\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[3\] " "LATCH primitive \"CPU:Calculator\|setA\[3\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[4\] " "LATCH primitive \"CPU:Calculator\|setA\[4\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[5\] " "LATCH primitive \"CPU:Calculator\|setA\[5\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[6\] " "LATCH primitive \"CPU:Calculator\|setA\[6\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[7\] " "LATCH primitive \"CPU:Calculator\|setA\[7\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[8\] " "LATCH primitive \"CPU:Calculator\|setA\[8\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[9\] " "LATCH primitive \"CPU:Calculator\|setA\[9\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[10\] " "LATCH primitive \"CPU:Calculator\|setA\[10\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[11\] " "LATCH primitive \"CPU:Calculator\|setA\[11\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[12\] " "LATCH primitive \"CPU:Calculator\|setA\[12\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[13\] " "LATCH primitive \"CPU:Calculator\|setA\[13\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[14\] " "LATCH primitive \"CPU:Calculator\|setA\[14\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[15\] " "LATCH primitive \"CPU:Calculator\|setA\[15\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[16\] " "LATCH primitive \"CPU:Calculator\|setA\[16\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[17\] " "LATCH primitive \"CPU:Calculator\|setA\[17\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[18\] " "LATCH primitive \"CPU:Calculator\|setA\[18\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[19\] " "LATCH primitive \"CPU:Calculator\|setA\[19\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[20\] " "LATCH primitive \"CPU:Calculator\|setA\[20\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[21\] " "LATCH primitive \"CPU:Calculator\|setA\[21\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[22\] " "LATCH primitive \"CPU:Calculator\|setA\[22\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[23\] " "LATCH primitive \"CPU:Calculator\|setA\[23\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[24\] " "LATCH primitive \"CPU:Calculator\|setA\[24\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[25\] " "LATCH primitive \"CPU:Calculator\|setA\[25\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[26\] " "LATCH primitive \"CPU:Calculator\|setA\[26\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[27\] " "LATCH primitive \"CPU:Calculator\|setA\[27\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[28\] " "LATCH primitive \"CPU:Calculator\|setA\[28\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[29\] " "LATCH primitive \"CPU:Calculator\|setA\[29\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[30\] " "LATCH primitive \"CPU:Calculator\|setA\[30\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:Calculator\|setA\[31\] " "LATCH primitive \"CPU:Calculator\|setA\[31\]\" is permanently enabled" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704601617201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[0\] GND " "Pin \"anodes\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704601618489 "|Calculator|anodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[1\] VCC " "Pin \"anodes\[1\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704601618489 "|Calculator|anodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[2\] VCC " "Pin \"anodes\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704601618489 "|Calculator|anodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[3\] VCC " "Pin \"anodes\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704601618489 "|Calculator|anodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] VCC " "Pin \"segments\[0\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704601618489 "|Calculator|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704601618489 "|Calculator|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704601618489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704601618600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704601620036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704601620236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704601620236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "889 " "Implemented 889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704601620367 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704601620367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "852 " "Implemented 852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704601620367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704601620367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704601620384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  6 22:27:00 2024 " "Processing ended: Sat Jan  6 22:27:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704601620384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704601620384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704601620384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704601620384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704601622157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704601622157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  6 22:27:01 2024 " "Processing started: Sat Jan  6 22:27:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704601622157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704601622157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704601622157 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704601622204 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1704601622205 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1704601622205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704601622269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704601622270 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Calculator EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Calculator" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1704601622408 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704601622456 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704601622456 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704601622618 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704601622625 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704601622702 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704601622702 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704601622702 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704601622702 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704601622708 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704601622708 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704601622708 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704601622708 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704601622708 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704601622708 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704601622710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704601623323 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704601623324 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704601623341 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1704601623341 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704601623342 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704601623527 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704601623527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DisplayLCD\|state.send " "Destination node LCD:DisplayLCD\|state.send" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DisplayLCD\|state.initialize " "Destination node LCD:DisplayLCD\|state.initialize" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DisplayLCD\|state.RESETLINE " "Destination node LCD:DisplayLCD\|state.RESETLINE" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DisplayLCD\|state~16 " "Destination node LCD:DisplayLCD\|state~16" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DisplayLCD\|state~17 " "Destination node LCD:DisplayLCD\|state~17" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:DisplayLCD\|state~18 " "Destination node LCD:DisplayLCD\|state~18" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|FullAdder:Adder\|result\[3\]~0 " "Destination node CPU:Calculator\|FullAdder:Adder\|result\[3\]~0" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704601623527 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704601623527 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704601623527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704601623902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704601623904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704601623904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704601623908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704601623912 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704601623916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704601623916 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704601623917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704601623981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704601623983 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704601623983 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704601624041 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704601624047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704601624833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704601625159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704601625182 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704601627812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704601627812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704601628275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704601629331 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704601629331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704601630597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704601630597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704601630599 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704601630812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704601630831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704601631194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704601631194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704601631477 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704601632159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704601632907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  6 22:27:12 2024 " "Processing ended: Sat Jan  6 22:27:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704601632907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704601632907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704601632907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704601632907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704601634650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704601634650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  6 22:27:14 2024 " "Processing started: Sat Jan  6 22:27:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704601634650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704601634650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704601634651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704601634866 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704601635317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704601635344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704601635456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  6 22:27:15 2024 " "Processing ended: Sat Jan  6 22:27:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704601635456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704601635456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704601635456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704601635456 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704601636177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704601637102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704601637103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  6 22:27:16 2024 " "Processing started: Sat Jan  6 22:27:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704601637103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704601637103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704601637103 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704601637159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704601637283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704601637283 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1704601637332 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1704601637332 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704601637603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601637603 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704601637608 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601637608 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704601637613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601637613 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704601637614 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704601637620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704601637673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704601637673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.422 " "Worst-case setup slack is -6.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.422            -951.973 clock  " "   -6.422            -951.973 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601637674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clock  " "    0.341               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601637677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704601637678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704601637679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -364.000 clock  " "   -3.000            -364.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601637680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601637680 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704601637707 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601637707 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704601637711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704601637746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704601638387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601638502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704601638515 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704601638515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.610 " "Worst-case setup slack is -5.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.610            -818.379 clock  " "   -5.610            -818.379 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601638516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601638522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704601638524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704601638525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -364.000 clock  " "   -3.000            -364.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601638527 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704601638564 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601638564 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704601638569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601638711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704601638714 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704601638714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.169 " "Worst-case setup slack is -3.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.169            -389.785 clock  " "   -3.169            -389.785 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601638716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601638721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704601638724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704601638726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -388.399 clock  " "   -3.000            -388.399 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704601638728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704601638728 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704601638756 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704601638756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704601639324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704601639324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704601639377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  6 22:27:19 2024 " "Processing ended: Sat Jan  6 22:27:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704601639377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704601639377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704601639377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704601639377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704601641071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704601641071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  6 22:27:20 2024 " "Processing started: Sat Jan  6 22:27:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704601641071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704601641071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704601641072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704601641359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo /mnt/External/Codigos/Calculator32bits/simulation/questa/ simulation " "Generated file Calculator.vo in folder \"/mnt/External/Codigos/Calculator32bits/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704601641603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704601641634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan  6 22:27:21 2024 " "Processing ended: Sat Jan  6 22:27:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704601641634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704601641634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704601641634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704601641634 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704601642409 ""}
