Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
<<<<<<< Updated upstream
Running: C:/XILINX1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
=======
Running: C:/Users/juans/OneDrive/Documentos/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot VGA_Manager_tb_behav xil_defaultlib.VGA_Manager_tb -log elaborate.log 
>>>>>>> Stashed changes
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
<<<<<<< Updated upstream
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
=======
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.types
Compiling package xil_defaultlib.letters
Compiling architecture behavioral of entity xil_defaultlib.VGA_Sync [vga_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_DrawGame [vga_drawgame_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_DrawStr [vga_drawstr_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Manager [vga_manager_default]
Compiling architecture testbench of entity xil_defaultlib.vga_manager_tb
Built simulation snapshot VGA_Manager_tb_behav
>>>>>>> Stashed changes
