(footprint "CAP_0603" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 615A2B70)
  (descr "1 microFarad Ceramic Capacitor")
  (attr through_hole)
  (fp_text reference "REF**" (at 0 -1.27) (layer "F.SilkS")
    (effects (font (size 0.8 0.8) (thickness 0.0762)))
    (tstamp 7c8d6b4c-d643-481a-aa70-545d678aed2e)
  )
  (fp_text value "CAP_0603" (at 0.0254 1.2192) (layer "F.Fab")
    (effects (font (size 0.473139 0.473139) (thickness 0.0762)))
    (tstamp 09c54200-2c24-4b67-932a-0da037d2f5dd)
  )
  (fp_line (start -0.15 0.45) (end 0.15 0.45) (layer "F.SilkS") (width 0.127) (tstamp 0b221e76-71b8-4d06-92f8-7e92309ba31d))
  (fp_line (start -0.15 -0.45) (end 0.15 -0.45) (layer "F.SilkS") (width 0.127) (tstamp 95bc5283-b656-405e-8026-1614806cc185))
  (fp_line (start 1.673 0.783) (end -1.673 0.783) (layer "F.CrtYd") (width 0.0508) (tstamp 40a2c556-9b9b-4507-9f3e-b3dcf7cf2155))
  (fp_line (start -1.673 -0.783) (end 1.673 -0.783) (layer "F.CrtYd") (width 0.0508) (tstamp 8d7eda08-d618-4130-b2d3-e56c211998a4))
  (fp_line (start 1.673 -0.783) (end 1.673 0.783) (layer "F.CrtYd") (width 0.0508) (tstamp 9208b69d-838c-4dd5-ab06-d312af13487c))
  (fp_line (start -1.673 0.783) (end -1.673 -0.783) (layer "F.CrtYd") (width 0.0508) (tstamp d4cd1222-dff2-4931-8c00-f1d91dfa52a7))
  (fp_line (start -0.356 0.419) (end 0.356 0.419) (layer "F.Fab") (width 0.1016) (tstamp aebdadb9-2749-4313-a13d-9325e339bb16))
  (fp_line (start -0.356 -0.432) (end 0.356 -0.432) (layer "F.Fab") (width 0.1016) (tstamp e1db526c-8cd6-4438-a854-cc6d89864cf9))
  (fp_poly (pts
      (xy -0.838606 -0.4801)
      (xy -0.3381 -0.4801)
      (xy -0.3381 0.470129)
      (xy -0.838606 0.470129)
    ) (layer "F.Fab") (width 0.01) (fill solid) (tstamp 9aad9a79-e7d9-455a-98fb-a406f01550fa))
  (fp_poly (pts
      (xy 0.330881 -0.4801)
      (xy 0.8303 -0.4801)
      (xy 0.8303 0.470869)
      (xy 0.330881 0.470869)
    ) (layer "F.Fab") (width 0.01) (fill solid) (tstamp dae09884-b7d0-415c-9a10-011cd2e7ce73))
  (pad "1" smd rect (at -0.85 0) (size 1.1 1) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 6fa31ff2-650b-4e38-804f-8222343dba80))
  (pad "2" smd rect (at 0.85 0) (size 1.1 1) (layers "F.Cu" "F.Paste" "F.Mask") (tstamp 53249b48-e494-437e-b0ce-1c8fbf8da675))
  (model "C:/Users/gza12/OneDrive/Documents/GitHub/L0003-Wheatstone-Bridge/CAD/3Dfiles/CAP_CL10_SAM.step"
    (offset (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model "/home/olsport/Documents/SDR/PCB/L0003-Wheatstone-Bridge/CAD/3Dfiles/CAP_CL10_SAM.step"
    (offset (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model "/home/olsport/Documents/SDR/PCB/Wheatstone-Bridge/CAD/3Dfiles/CAP_CL10_SAM.step"
    (offset (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
