WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 6356236 heartbeat IPC: 1.573 cumulative IPC: 0.9792 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 15147725 heartbeat IPC: 1.137 cumulative IPC: 1.079 (Simulation time: 00 hr 04 min 54 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 18148858 cumulative IPC: 1.102 (Simulation time: 00 hr 06 min 10 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 18148858 cumulative IPC: 1.102 (Simulation time: 00 hr 06 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/648.exchange2_s-387B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.102 instructions: 20000002 cycles: 18148858
CPU 0 Branch Prediction Accuracy: 83.78% MPKI: 26.24 Average ROB Occupancy at Mispredict: 13.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.434
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 25.8
BRANCH_DIRECT_CALL: 0.0041
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0041

LLC TOTAL        ACCESS:       1102 HIT:          0 MISS:       1102
LLC LOAD         ACCESS:        977 HIT:          0 MISS:        977
LLC RFO          ACCESS:         99 HIT:          0 MISS:         99
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         26 HIT:          0 MISS:         26
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 107.2 cycles
cpu0_DTLB TOTAL        ACCESS:    4715195 HIT:    4715157 MISS:         38
cpu0_DTLB LOAD         ACCESS:    4715195 HIT:    4715157 MISS:         38
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 131.2 cycles
cpu0_ITLB TOTAL        ACCESS:     446672 HIT:     446612 MISS:         60
cpu0_ITLB LOAD         ACCESS:     446672 HIT:     446612 MISS:         60
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 131.4 cycles
cpu0_L1D TOTAL        ACCESS:    6024753 HIT:    6023727 MISS:       1026
cpu0_L1D LOAD         ACCESS:    3376413 HIT:    3376289 MISS:        124
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2648302 HIT:    2647426 MISS:        876
cpu0_L1D TRANSLATION  ACCESS:         38 HIT:         12 MISS:         26
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.35 cycles
cpu0_L1I TOTAL        ACCESS:     560417 HIT:     548539 MISS:      11878
cpu0_L1I LOAD         ACCESS:     560417 HIT:     548539 MISS:      11878
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.66 cycles
cpu0_L2C TOTAL        ACCESS:       6604 HIT:       5502 MISS:       1102
cpu0_L2C LOAD         ACCESS:       6479 HIT:       5502 MISS:        977
cpu0_L2C RFO          ACCESS:         99 HIT:          0 MISS:         99
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26 HIT:          0 MISS:         26
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 128.2 cycles
cpu0_STLB TOTAL        ACCESS:         37 HIT:          0 MISS:         37
cpu0_STLB LOAD         ACCESS:         37 HIT:          0 MISS:         37
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 344.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        787
  ROW_BUFFER_MISS:        315
 AVG DBUS CONGESTED CYCLE: 3.892
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
