<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.852 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;top_StreamingDataflowPartition_1_MVAU_hls_1.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 1.19 seconds. Elapsed time: 6.28 seconds; current allocated memory: 315.094 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 801 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 328 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 303 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 245 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 137 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 607 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 329 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 336 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 343 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::Container(ap_uint&lt;4&gt; const&amp;)&apos; into &apos;Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt; Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::operator()&lt;ap_uint&lt;4&gt; &gt;(ap_uint&lt;4&gt; const&amp;, unsigned int) const&apos; (/home/emre/Documents/finn/deps/finn-hlslib/interpret.hpp:243:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator()(unsigned int, unsigned int) const&apos; into &apos;ap_int&lt;32&gt; mac&lt;1u, ap_int&lt;32&gt;, std::array&lt;ap_int&lt;4&gt;, 1ul&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;, ap_resource_dflt&gt;(ap_int&lt;32&gt; const&amp;, std::array&lt;ap_int&lt;4&gt;, 1ul&gt; const&amp;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt; const&amp;, ap_resource_dflt const&amp;, unsigned int)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;decltype((fp) * (fp0)) mul&lt;ap_int&lt;4&gt;, ap_uint&lt;4&gt; &gt;(ap_int&lt;4&gt; const&amp;, ap_uint&lt;4&gt; const&amp;, ap_resource_dflt const&amp;)&apos; into &apos;ap_int&lt;32&gt; mac&lt;1u, ap_int&lt;32&gt;, std::array&lt;ap_int&lt;4&gt;, 1ul&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;, ap_resource_dflt&gt;(ap_int&lt;32&gt; const&amp;, std::array&lt;ap_int&lt;4&gt;, 1ul&gt; const&amp;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt; const&amp;, ap_resource_dflt const&amp;, unsigned int)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:169:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator ap_uint&lt;4&gt; const&amp;() const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:298:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;::operator()(unsigned int, unsigned int, bool) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;::activate(unsigned int, unsigned int, ap_int&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:295:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;32&gt; mac&lt;1u, ap_int&lt;32&gt;, std::array&lt;ap_int&lt;4&gt;, 1ul&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt;, ap_resource_dflt&gt;(ap_int&lt;32&gt; const&amp;, std::array&lt;ap_int&lt;4&gt;, 1ul&gt; const&amp;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt; const&amp;, ap_resource_dflt const&amp;, unsigned int)&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:285:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;std::array&lt;ap_int&lt;4&gt;, 1ul&gt; const&amp; Identity::operator()&lt;std::array&lt;ap_int&lt;4&gt;, 1ul&gt; &gt;(std::array&lt;ap_int&lt;4&gt;, 1ul&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:283:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Weights_Tile&lt;1u, ap_int&lt;4&gt;, 1u&gt;::operator[](unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:283:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;::init(unsigned int, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:275:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::Container&lt;ap_uint&lt;4&gt; &gt; Slice&lt;ap_uint&lt;4&gt;, 4u&gt;::operator()&lt;ap_uint&lt;4&gt; &gt;(ap_uint&lt;4&gt; const&amp;, unsigned int) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:282:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;w&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:238:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (top_StreamingDataflowPartition_1_MVAU_hls_1.cpp:36:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;threshs&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (top_StreamingDataflowPartition_1_MVAU_hls_1.cpp:35:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;w&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:237:30)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;threshs&apos; (./thresh.h:1:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_266_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:266:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_273_3&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:273:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_280_4&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:280:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_159_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:159:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_167_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:167:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_293_5&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:293:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_216_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:216:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_266_2&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:266:23) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_273_3&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:273:25) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_280_4&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:280:23) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_1&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mac.hpp:167:21) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_159_1&apos; (/home/emre/Documents/finn/deps/finn-hlslib/weights.hpp:159:23) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_293_5&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:293:25) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 1 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_216_1&apos; (/home/emre/Documents/finn/deps/finn-hlslib/activations.hpp:216:20) in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; completely with a factor of 15 (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_int&lt;4&gt;, 1ul&gt;::_S_ref(ap_int&lt;4&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;ap_int&lt;4&gt;, 1ul&gt;::operator[](unsigned long)&apos; (/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_int&lt;4&gt;, 1ul&gt;::_S_ref(ap_int&lt;4&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;ap_int&lt;4&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (/opt/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_int&lt;4&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_int&lt;4&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_uint&lt;4&gt; Caster&lt;ap_uint&lt;4&gt; &gt;::cast&lt;4&gt;(ap_int&lt;4&gt; const&amp;)&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt;::operator()(ap_int&lt;32&gt; const&amp;, ap_int&lt;32&gt; const&amp;) const&apos; into &apos;void Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;(hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;((1u) * (1u)) * (ap_int&lt;4&gt;::width)&gt;, 0&gt;&amp;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt; const&amp;, int, ap_resource_dflt const&amp;)&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:220:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZL7threshs&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 3. (./thresh.h:1:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;inputBuf&apos;: Complete partitioning on dimension 1. (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:231:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.6 seconds; current allocated memory: 324.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 324.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 325.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 327.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Matrix_Vector_Activate_Stream_Batch&lt;64u, 64u, 1u, 1u, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Slice&lt;ap_uint&lt;4&gt;, 4u&gt;, Identity, ap_int&lt;4&gt;, ap_uint&lt;4&gt;, ap_uint&lt;4&gt;, ThresholdsActivation&lt;64u, 1u, 15u, ap_int&lt;32&gt;, ap_uint&lt;4&gt;, 0, comp::less_equal&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt; &gt; &gt;, ap_resource_dflt&gt;&apos; (/home/emre/Documents/finn/deps/finn-hlslib/mvau.hpp:90:21)...14 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 351.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 355.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;StreamingDataflowPartition_1_MVAU_hls_1&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Matrix_Vector_Activate_Stream_Batch&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=res_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_249_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop &apos;VITIS_LOOP_249_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 359.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 359.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;StreamingDataflowPartition_1_MVAU_hls_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 359.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 359.160 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Matrix_Vector_Activate_Stream_Batch&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_4ns_4s_32s_32_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_4_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Matrix_Vector_Activate_Stream_Batch&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 360.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;StreamingDataflowPartition_1_MVAU_hls_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;StreamingDataflowPartition_1_MVAU_hls_1/in0_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;StreamingDataflowPartition_1_MVAU_hls_1/weights_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;StreamingDataflowPartition_1_MVAU_hls_1/out_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;StreamingDataflowPartition_1_MVAU_hls_1&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;StreamingDataflowPartition_1_MVAU_hls_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 369.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 370.355 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 376.680 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for StreamingDataflowPartition_1_MVAU_hls_1." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for StreamingDataflowPartition_1_MVAU_hls_1." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 71.78 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2161]" key="HLS 200-2161" tag="" content="Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 68.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design -format ip_catalog" resolution=""/>
</Messages>
