--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142490 paths analyzed, 889 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.792ns.
--------------------------------------------------------------------------------

Paths for end point read_sec/p_data_6 (SLICE_X1Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_6 (FF)
  Destination:          read_sec/p_data_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 0)
  Clock Path Skew:      -0.601ns (0.706 - 1.307)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_6 to read_sec/p_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y32.Q4      Tickq                 1.778   ctrl/captured<6>
                                                       ctrl/captured_6
    SLICE_X1Y49.CX       net (fanout=1)        1.668   ctrl/captured<6>
    SLICE_X1Y49.CLK      Tdick                 0.114   read_sec/p_data<7>
                                                       read_sec/p_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.892ns logic, 1.668ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point read_sec/p_data_10 (SLICE_X11Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_10 (FF)
  Destination:          read_sec/p_data_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 0)
  Clock Path Skew:      -0.674ns (0.323 - 0.997)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_10 to read_sec/p_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y28.Q4      Tickq                 1.778   ctrl/captured<10>
                                                       ctrl/captured_10
    SLICE_X11Y30.CX      net (fanout=1)        1.394   ctrl/captured<10>
    SLICE_X11Y30.CLK     Tdick                 0.114   read_sec/p_data<11>
                                                       read_sec/p_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.892ns logic, 1.394ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point read_sec/p_data_9 (SLICE_X11Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_9 (FF)
  Destination:          read_sec/p_data_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 0)
  Clock Path Skew:      -0.675ns (0.323 - 0.998)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_9 to read_sec/p_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y31.Q4      Tickq                 1.778   ctrl/captured<9>
                                                       ctrl/captured_9
    SLICE_X11Y30.BX      net (fanout=1)        1.388   ctrl/captured<9>
    SLICE_X11Y30.CLK     Tdick                 0.114   read_sec/p_data<11>
                                                       read_sec/p_data_9
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.892ns logic, 1.388ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point read_sec/p_state_FSM_FFd1 (SLICE_X14Y44.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_sec/p_pend (FF)
  Destination:          read_sec/p_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_sec/p_pend to read_sec/p_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.DQ      Tcko                  0.198   read_sec/p_pend
                                                       read_sec/p_pend
    SLICE_X14Y44.C6      net (fanout=3)        0.031   read_sec/p_pend
    SLICE_X14Y44.CLK     Tah         (-Th)    -0.190   read_sec/p_state_FSM_FFd2
                                                       read_sec/p_state_FSM_FFd1-In1
                                                       read_sec/p_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.388ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point read_sec/p_state_FSM_FFd2 (SLICE_X14Y44.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               read_sec/p_state_FSM_FFd2 (FF)
  Destination:          read_sec/p_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: read_sec/p_state_FSM_FFd2 to read_sec/p_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.DQ      Tcko                  0.200   read_sec/p_state_FSM_FFd2
                                                       read_sec/p_state_FSM_FFd2
    SLICE_X14Y44.D6      net (fanout=4)        0.038   read_sec/p_state_FSM_FFd2
    SLICE_X14Y44.CLK     Tah         (-Th)    -0.190   read_sec/p_state_FSM_FFd2
                                                       read_sec/p_state_FSM_FFd2-In1
                                                       read_sec/p_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_address_4_1 (SLICE_X1Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ctrl/r_address_4_1 (FF)
  Destination:          ctrl/r_address_4_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ctrl/r_address_4_1 to ctrl/r_address_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.DQ       Tcko                  0.198   ctrl/r_address_4_1
                                                       ctrl/r_address_4_1
    SLICE_X1Y36.D6       net (fanout=1)        0.018   ctrl/r_address_4_1
    SLICE_X1Y36.CLK      Tah         (-Th)    -0.215   ctrl/r_address_4_1
                                                       ctrl/Mmux__n040471
                                                       ctrl/r_address_4_1
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.413ns logic, 0.018ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y3.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     27.475ns|            0|            0|            0|       142490|
| DCM/clkfx                     |     10.000ns|      8.792ns|          N/A|            0|            0|       142490|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.541|    4.396|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 142490 paths, 0 nets, and 923 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 26 NOV 16:9:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



