/*
 * Copyright (c) 2025 Analog Devices Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DRIVERS_MFD_MAX2221X_H_
#define ZEPHYR_INCLUDE_DRIVERS_MFD_MAX2221X_H_

#ifdef __cplusplus
extern "C" {
#endif

#include <zephyr/device.h>
#include <zephyr/sys/util.h>

#define MAX2221X_SPI_TRANS_ADDR GENMASK(6, 0)
#define MAX2221X_SPI_TRANS_DIR  BIT(7)

#define MAX2221X_REG_GLOBAL_CTRL     0x00
#define MAX2221X_REG_GLOBAL_CFG      0x01
#define MAX2221X_REG_STATUS          0x02
#define MAX2221X_REG_DC_H2L          0x03
#define MAX2221X_REG_VM_MONITOR      0x05
#define MAX2221X_REG_VM_THRESHOLD    0x06
#define MAX2221X_REG_CFG_DC_L2H(x)   (0x09 + ((x) * 0xE))
#define MAX2221X_REG_CFG_DC_H(x)     (0x0A + ((x) * 0xE))
#define MAX2221X_REG_CFG_DC_L(x)     (0x0B + ((x) * 0xE))
#define MAX2221X_REG_CFG_TIME_L2H(x) (0x0C + ((x) * 0xE))
#define MAX2221X_REG_CFG_CTRL0(x)    (0x0D + ((x) * 0xE))
#define MAX2221X_REG_CFG_CTRL1(x)    (0x0E + ((x) * 0xE))
#define MAX2221X_REG_PWM_DUTY(x)     (0x49 + ((x) * 0xE))
#define MAX2221X_REG_FAULT0          0x65
#define MAX2221X_REG_FAULT1          0x66

#define MAX2221X_F_PWM_M_MASK GENMASK(7, 4)
#define MAX2221X_CNTL0_MASK   BIT(0)
#define MAX2221X_CNTL1_MASK   BIT(1)
#define MAX2221X_CNTL2_MASK   BIT(2)
#define MAX2221X_CNTL3_MASK   BIT(3)

#define MAX2221X_ACTIVE_MASK      BIT(15)
#define MAX2221X_M_UVM_MASK       BIT(8)
#define MAX2221X_VDRNVDRDUTY_MASK BIT(4)

#define MAX2221X_STATUS_STT3_MASK     BIT(14)
#define MAX2221X_STATUS_STT2_MASK     BIT(13)
#define MAX2221X_STATUS_STT1_MASK     BIT(12)
#define MAX2221X_STATUS_STT0_MASK     BIT(11)
#define MAX2221X_STATUS_MIN_T_ON_MASK BIT(10)
#define MAX2221X_STATUS_RES_MASK      BIT(9)
#define MAX2221X_STATUS_IND_MASK      BIT(8)
#define MAX2221X_STATUS_OVT_MASK      BIT(7)
#define MAX2221X_STATUS_OCP_MASK      BIT(6)
#define MAX2221X_STATUS_OLF_MASK      BIT(5)
#define MAX2221X_STATUS_HHF_MASK      BIT(4)
#define MAX2221X_STATUS_DPM_MASK      BIT(3)
#define MAX2221X_STATUS_COMER_MASK    BIT(2)
#define MAX2221X_STATUS_UVM_MASK      BIT(1)

#define MAX2221X_VM_MONITOR_MASK GENMASK(12, 0)

#define MAX2221X_VM_THLD_UP_MASK   GENMASK(7, 4)
#define MAX2221X_VM_THLD_DOWN_MASK GENMASK(3, 0)

#define MAX2221X_CTRL_MODE_MASK GENMASK(15, 14)
#define MAX2221X_RDWE_MASK      BIT(10)
#define MAX2221X_RMDE_MASK      BIT(9)
#define MAX2221X_RUPE_MASK      BIT(8)
#define MAX2221X_RAMP_MASK      GENMASK(7, 0)

#define MAX2221X_F_PWM_MASK     GENMASK(9, 8)
#define MAX2221X_SLEW_RATE_MASK GENMASK(5, 4)
#define MAX2221X_GAIN_MASK      GENMASK(3, 2)
#define MAX2221X_SNSF_MASK      GENMASK(1, 0)

#define MAX2221X_FAULT_DPM3_MASK BIT(15)
#define MAX2221X_FAULT_DPM2_MASK BIT(14)
#define MAX2221X_FAULT_DPM1_MASK BIT(13)
#define MAX2221X_FAULT_DPM0_MASK BIT(12)
#define MAX2221X_FAULT_OLF3_MASK BIT(11)
#define MAX2221X_FAULT_OLF2_MASK BIT(10)
#define MAX2221X_FAULT_OLF1_MASK BIT(9)
#define MAX2221X_FAULT_OLF0_MASK BIT(8)
#define MAX2221X_FAULT_HHF3_MASK BIT(7)
#define MAX2221X_FAULT_HHF2_MASK BIT(6)
#define MAX2221X_FAULT_HHF1_MASK BIT(5)
#define MAX2221X_FAULT_HHF0_MASK BIT(4)
#define MAX2221X_FAULT_OCP3_MASK BIT(3)
#define MAX2221X_FAULT_OCP2_MASK BIT(2)
#define MAX2221X_FAULT_OCP1_MASK BIT(1)
#define MAX2221X_FAULT_OCP0_MASK BIT(0)

#define MAX2221X_FAULT_RES3_MASK  BIT(10)
#define MAX2221X_FAULT_RES2_MASK  BIT(9)
#define MAX2221X_FAULT_RES1_MASK  BIT(8)
#define MAX2221X_FAULT_RES0_MASK  BIT(7)
#define MAX2221X_FAULT_OVT_MASK   BIT(6)
#define MAX2221X_FAULT_COMER_MASK BIT(5)
#define MAX2221X_FAULT_UVM_MASK   BIT(4)
#define MAX2221X_FAULT_IND3_MASK  BIT(3)
#define MAX2221X_FAULT_IND2_MASK  BIT(2)
#define MAX2221X_FAULT_IND1_MASK  BIT(1)
#define MAX2221X_FAULT_IND0_MASK  BIT(0)

#define MAX2221X_NUM_CHANNELS 4

/**
 * @brief Read register from max2221x
 *
 * @param dev max2221x mfd device
 * @param addr register address to read from
 * @param value pointer to buffer for received data
 * @retval 0 If successful
 * @retval -errno In case of any error (see spi_transceive_dt())
 */
int max2221x_reg_read(const struct device *dev, uint8_t addr, uint16_t *value);

/**
 * @brief Write register to max2221x
 *
 * @param dev max2221x mfd device
 * @param addr register address to write to
 * @param value content to write
 * @retval 0 If successful
 * @retval -errno In case of any error (see spi_write_dt())
 */
int max2221x_reg_write(const struct device *dev, uint8_t addr, uint16_t value);

/**
 * @brief Update register in max2221x
 *
 * @param dev max2221x mfd device
 * @param addr register address to update
 * @param mask mask to apply to the register
 * @param val value to write to the register
 * @retval 0 If successful
 * @retval -errno In case of any error (see spi_transceive_dt())
 */
int max2221x_reg_update(const struct device *dev, uint8_t addr, uint16_t mask, uint16_t val);

#ifdef __cplusplus
}
#endif

#endif /* ZEPHYR_INCLUDE_DRIVERS_MFD_MAX2221X_H_ */
