#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000017a0aa56970 .scope module, "instruction_fetch" "instruction_fetch" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "ALUD";
    .port_info 3 /INPUT 32 "MEMD";
    .port_info 4 /INPUT 32 "Rd";
    .port_info 5 /INPUT 1 "mux3_select";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /INPUT 1 "branch_control";
    .port_info 8 /INPUT 32 "branch_address";
    .port_info 9 /OUTPUT 32 "write_data_out";
    .port_info 10 /OUTPUT 32 "write_reg_out";
    .port_info 11 /OUTPUT 1 "reg_write_enable_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "pc4_out";
    .port_info 14 /OUTPUT 32 "instruction_out";
o0000017a0aaad368 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017a0aaf8d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017a0aaa4360 .functor XNOR 1, o0000017a0aaad368, L_0000017a0aaf8d68, C4<0>, C4<0>;
o0000017a0aaad1b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000017a0aaa4280 .functor BUFZ 32, o0000017a0aaad1b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000017a0aaad3c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017a0aaa41a0 .functor BUFZ 1, o0000017a0aaad3c8, C4<0>, C4<0>, C4<0>;
o0000017a0aaad308 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017a0aaf8db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000017a0aaa4210 .functor XNOR 1, o0000017a0aaad308, L_0000017a0aaf8db0, C4<0>, C4<0>;
o0000017a0aaad158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a0aaefa20_0 .net "ALUD", 31 0, o0000017a0aaad158;  0 drivers
o0000017a0aaacfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a0aaefac0_0 .net "CLK", 0 0, o0000017a0aaacfd8;  0 drivers
o0000017a0aaad188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a0aaefb60_0 .net "MEMD", 31 0, o0000017a0aaad188;  0 drivers
o0000017a0aaad008 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a0aaefc00_0 .net "RESET", 0 0, o0000017a0aaad008;  0 drivers
v0000017a0aaefca0_0 .net "Rd", 31 0, o0000017a0aaad1b8;  0 drivers
v0000017a0aaf0830_0 .net/2u *"_ivl_0", 0 0, L_0000017a0aaf8d68;  1 drivers
v0000017a0aaf0c90_0 .net/2u *"_ivl_10", 0 0, L_0000017a0aaf8db0;  1 drivers
v0000017a0aaf0970_0 .net *"_ivl_12", 0 0, L_0000017a0aaa4210;  1 drivers
L_0000017a0aaf8df8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017a0aaf0a10_0 .net/2u *"_ivl_16", 31 0, L_0000017a0aaf8df8;  1 drivers
v0000017a0aaf0470_0 .net *"_ivl_2", 0 0, L_0000017a0aaa4360;  1 drivers
o0000017a0aaad2d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a0aaf0010_0 .net "branch_address", 31 0, o0000017a0aaad2d8;  0 drivers
v0000017a0aaeff70_0 .net "branch_control", 0 0, o0000017a0aaad308;  0 drivers
o0000017a0aaad338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a0aaf0510_0 .net "instruction_out", 31 0, o0000017a0aaad338;  0 drivers
v0000017a0aaf0ab0_0 .net "mux3_select", 0 0, o0000017a0aaad368;  0 drivers
v0000017a0aaf0330_0 .net "pc4_out", 31 0, L_0000017a0aaefe30;  1 drivers
v0000017a0aaf05b0_0 .net "pc_input", 31 0, L_0000017a0aaf0bf0;  1 drivers
v0000017a0aaf08d0_0 .net "pc_out", 31 0, v0000017a0aaef8e0_0;  1 drivers
v0000017a0aaf0790_0 .net "reg_write_enable", 0 0, o0000017a0aaad3c8;  0 drivers
v0000017a0aaf0650_0 .net "reg_write_enable_out", 0 0, L_0000017a0aaa41a0;  1 drivers
v0000017a0aaf03d0_0 .net "write_data_out", 31 0, L_0000017a0aaf0b50;  1 drivers
v0000017a0aaf06f0_0 .net "write_reg_out", 31 0, L_0000017a0aaa4280;  1 drivers
L_0000017a0aaf0b50 .functor MUXZ 32, o0000017a0aaad188, o0000017a0aaad158, L_0000017a0aaa4360, C4<>;
L_0000017a0aaf0bf0 .functor MUXZ 32, L_0000017a0aaefe30, o0000017a0aaad2d8, L_0000017a0aaa4210, C4<>;
L_0000017a0aaefe30 .arith/sum 32, v0000017a0aaef8e0_0, L_0000017a0aaf8df8;
S_0000017a0aa56c00 .scope module, "pc1" "pc" 2 33, 3 1 0, S_0000017a0aa56970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc";
v0000017a0aa5bf10_0 .net "CLK", 0 0, o0000017a0aaacfd8;  alias, 0 drivers
v0000017a0aaef840_0 .net "RESET", 0 0, o0000017a0aaad008;  alias, 0 drivers
v0000017a0aaef8e0_0 .var "pc", 31 0;
v0000017a0aaef980_0 .net "pc_in", 31 0, L_0000017a0aaf0bf0;  alias, 1 drivers
E_0000017a0aaa9e30 .event posedge, v0000017a0aa5bf10_0;
    .scope S_0000017a0aa56c00;
T_0 ;
    %wait E_0000017a0aaa9e30;
    %load/vec4 v0000017a0aaef840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017a0aaef8e0_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017a0aaef980_0;
    %assign/vec4 v0000017a0aaef8e0_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "instruction_fetch.v";
    "./../PC/PC.v";
