Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  9 15:18:02 2019
| Host         : LAPTOP-87T8HKPO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            1 |
|    16+ |           40 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           20 |
| No           | No                    | Yes                    |              36 |            8 |
| No           | Yes                   | No                     |             128 |           24 |
| Yes          | No                    | No                     |              76 |           12 |
| Yes          | No                    | Yes                    |            2112 |          379 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+
|             Clock Signal             |                                      Enable Signal                                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  u_control/alucontrol_reg[2]_i_2_n_0 |                                                                                         |                  |                1 |              6 |
|  clk_IBUF_BUFG                       | u_control/pc_reg[31][1]                                                                 | rst_IBUF         |                4 |              8 |
|  clk_IBUF_BUFG                       |                                                                                         | rst_IBUF         |                8 |             36 |
|  clk_IBUF_BUFG                       | u_control/pc_reg[31][0]                                                                 | rst_IBUF         |               20 |             56 |
|  clk_IBUF_BUFG                       | u_control/data_reg[29][31][0]                                                           | rst_IBUF         |                9 |             64 |
|  clk_IBUF_BUFG                       |                                                                                         | a[31]_i_1_n_0    |               12 |             64 |
|  clk_IBUF_BUFG                       |                                                                                         | b[31]_i_1_n_0    |               12 |             64 |
|  clk_IBUF_BUFG                       | u_control/E[0]                                                                          | rst_IBUF         |               16 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[1][31][0]                                                            | rst_IBUF         |                8 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[25][31][0]                                                           | rst_IBUF         |                7 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[12][31][0]                                                           | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[28][31][0]                                                           | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[13][31][0]                                                           | rst_IBUF         |                8 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[27][31][0]                                                           | rst_IBUF         |                9 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[16][31][0]                                                           | rst_IBUF         |                8 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[19][31][0]                                                           | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[26][31][0]                                                           | rst_IBUF         |                9 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[14][31][0]                                                           | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[24][31][0]                                                           | rst_IBUF         |                7 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[15][31][0]                                                           | rst_IBUF         |               12 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[2][31][0]                                                            | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[22][31][0]                                                           | rst_IBUF         |               16 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[10][31][0]                                                           | rst_IBUF         |                6 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[17][31][0]                                                           | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[0][31][0]                                                            | rst_IBUF         |               11 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[23][31][0]                                                           | rst_IBUF         |               16 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[18][31][0]                                                           | rst_IBUF         |                7 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[11][31][0]                                                           | rst_IBUF         |               11 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[20][31][0]                                                           | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[30][31][0]                                                           | rst_IBUF         |               17 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[21][31][0]                                                           | rst_IBUF         |               11 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[5][31][0]                                                            | rst_IBUF         |               13 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[8][31][0]                                                            | rst_IBUF         |               15 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[3][31][0]                                                            | rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[9][31][0]                                                            | rst_IBUF         |               17 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[7][31][0]                                                            | rst_IBUF         |               15 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[6][31][0]                                                            | rst_IBUF         |               15 |             64 |
|  clk_IBUF_BUFG                       | u_control/data_reg[4][31][0]                                                            | rst_IBUF         |               12 |             64 |
|  clk_IBUF_BUFG                       | u_control/out[0]                                                                        |                  |               12 |             76 |
|  clk_IBUF_BUFG                       | u_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0 |                  |               11 |             88 |
|  clk_IBUF_BUFG                       | u_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0   |                  |               11 |             88 |
|  clk_IBUF_BUFG                       |                                                                                         |                  |               19 |            128 |
+--------------------------------------+-----------------------------------------------------------------------------------------+------------------+------------------+----------------+


