|play_gif2
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => clk_50.IN7
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= system:u0.sdram_addr
DRAM_ADDR[1] <= system:u0.sdram_addr
DRAM_ADDR[2] <= system:u0.sdram_addr
DRAM_ADDR[3] <= system:u0.sdram_addr
DRAM_ADDR[4] <= system:u0.sdram_addr
DRAM_ADDR[5] <= system:u0.sdram_addr
DRAM_ADDR[6] <= system:u0.sdram_addr
DRAM_ADDR[7] <= system:u0.sdram_addr
DRAM_ADDR[8] <= system:u0.sdram_addr
DRAM_ADDR[9] <= system:u0.sdram_addr
DRAM_ADDR[10] <= system:u0.sdram_addr
DRAM_ADDR[11] <= system:u0.sdram_addr
DRAM_ADDR[12] <= system:u0.sdram_addr
DRAM_BA[0] <= system:u0.sdram_ba
DRAM_BA[1] <= system:u0.sdram_ba
DRAM_CAS_N <= system:u0.sdram_cas_n
DRAM_CKE <= system:u0.sdram_cke
DRAM_CLK <= system:u0.sdram_clk_100_clk
DRAM_CS_N <= system:u0.sdram_cs_n
DRAM_DQ[0] <> system:u0.sdram_dq
DRAM_DQ[1] <> system:u0.sdram_dq
DRAM_DQ[2] <> system:u0.sdram_dq
DRAM_DQ[3] <> system:u0.sdram_dq
DRAM_DQ[4] <> system:u0.sdram_dq
DRAM_DQ[5] <> system:u0.sdram_dq
DRAM_DQ[6] <> system:u0.sdram_dq
DRAM_DQ[7] <> system:u0.sdram_dq
DRAM_DQ[8] <> system:u0.sdram_dq
DRAM_DQ[9] <> system:u0.sdram_dq
DRAM_DQ[10] <> system:u0.sdram_dq
DRAM_DQ[11] <> system:u0.sdram_dq
DRAM_DQ[12] <> system:u0.sdram_dq
DRAM_DQ[13] <> system:u0.sdram_dq
DRAM_DQ[14] <> system:u0.sdram_dq
DRAM_DQ[15] <> system:u0.sdram_dq
DRAM_LDQM <= system:u0.sdram_dqm
DRAM_RAS_N <= system:u0.sdram_ras_n
DRAM_UDQM <= system:u0.sdram_dqm
DRAM_WE_N <= system:u0.sdram_we_n
KEY[0] => reset_n.IN4
KEY[1] => _.IN1
LEDR[0] <= display_output:display0.ledr
LEDR[1] <= display_output:display0.ledr
LEDR[2] <= display_output:display0.ledr
LEDR[3] <= display_output:display0.ledr
LEDR[4] <= display_output:display0.ledr
LEDR[5] <= display_output:display0.ledr
LEDR[6] <= display_output:display0.ledr
LEDR[7] <= display_output:display0.ledr
LEDR[8] <= fp_mac:u4.adone
LEDR[9] <= sdram_reader:u2.ack
HEX0[0] <= display_output:display0.seg1
HEX0[1] <= display_output:display0.seg1
HEX0[2] <= display_output:display0.seg1
HEX0[3] <= display_output:display0.seg1
HEX0[4] <= display_output:display0.seg1
HEX0[5] <= display_output:display0.seg1
HEX0[6] <= display_output:display0.seg1
HEX0[7] <= display_output:display0.seg1
HEX1[0] <= display_output:display0.seg2
HEX1[1] <= display_output:display0.seg2
HEX1[2] <= display_output:display0.seg2
HEX1[3] <= display_output:display0.seg2
HEX1[4] <= display_output:display0.seg2
HEX1[5] <= display_output:display0.seg2
HEX1[6] <= display_output:display0.seg2
HEX1[7] <= display_output:display0.seg2
HEX2[0] <= display_output:display0.seg3
HEX2[1] <= display_output:display0.seg3
HEX2[2] <= display_output:display0.seg3
HEX2[3] <= display_output:display0.seg3
HEX2[4] <= display_output:display0.seg3
HEX2[5] <= display_output:display0.seg3
HEX2[6] <= display_output:display0.seg3
HEX2[7] <= display_output:display0.seg3
HEX3[0] <= display_output:display0.seg4
HEX3[1] <= display_output:display0.seg4
HEX3[2] <= display_output:display0.seg4
HEX3[3] <= display_output:display0.seg4
HEX3[4] <= display_output:display0.seg4
HEX3[5] <= display_output:display0.seg4
HEX3[6] <= display_output:display0.seg4
HEX3[7] <= display_output:display0.seg4
HEX4[0] <= display_output:display0.seg5
HEX4[1] <= display_output:display0.seg5
HEX4[2] <= display_output:display0.seg5
HEX4[3] <= display_output:display0.seg5
HEX4[4] <= display_output:display0.seg5
HEX4[5] <= display_output:display0.seg5
HEX4[6] <= display_output:display0.seg5
HEX4[7] <= display_output:display0.seg5
HEX5[0] <= display_output:display0.seg6
HEX5[1] <= display_output:display0.seg6
HEX5[2] <= display_output:display0.seg6
HEX5[3] <= display_output:display0.seg6
HEX5[4] <= display_output:display0.seg6
HEX5[5] <= display_output:display0.seg6
HEX5[6] <= display_output:display0.seg6
HEX5[7] <= display_output:display0.seg6
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_VS <= <GND>
data_read_ob2[0] <= data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[1] <= data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[2] <= data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[3] <= data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[4] <= data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[5] <= data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[6] <= data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[7] <= data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[8] <= data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[9] <= data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[10] <= data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[11] <= data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[12] <= data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[13] <= data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[14] <= data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[15] <= data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[16] <= data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[17] <= data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[18] <= data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[19] <= data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[20] <= data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[21] <= data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[22] <= data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[23] <= data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[24] <= data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[25] <= data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[26] <= data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[27] <= data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[28] <= data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[29] <= data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[30] <= data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob2[31] <= data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[0] <= data_reg[64].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[1] <= data_reg[65].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[2] <= data_reg[66].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[3] <= data_reg[67].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[4] <= data_reg[68].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[5] <= data_reg[69].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[6] <= data_reg[70].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[7] <= data_reg[71].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[8] <= data_reg[72].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[9] <= data_reg[73].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[10] <= data_reg[74].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[11] <= data_reg[75].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[12] <= data_reg[76].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[13] <= data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[14] <= data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[15] <= data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[16] <= data_reg[80].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[17] <= data_reg[81].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[18] <= data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[19] <= data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[20] <= data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[21] <= data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[22] <= data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[23] <= data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[24] <= data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[25] <= data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[26] <= data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[27] <= data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[28] <= data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[29] <= data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[30] <= data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
data_read_ob3[31] <= data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
ack_ob <= interface_acknowledge.DB_MAX_OUTPUT_PORT_TYPE
intf_read <= <GND>


|play_gif2|system:u0
clk_clk => clk_clk.IN4
clk_100_clk <= clk_100_clk.DB_MAX_OUTPUT_PORT_TYPE
clk_25_clk <= system_altpll_0:altpll_0.c1
framecount_export[0] <= system_framecount:framecount.out_port
framecount_export[1] <= system_framecount:framecount.out_port
framecount_export[2] <= system_framecount:framecount.out_port
framecount_export[3] <= system_framecount:framecount.out_port
framecount_export[4] <= system_framecount:framecount.out_port
framecount_export[5] <= system_framecount:framecount.out_port
framecount_export[6] <= system_framecount:framecount.out_port
framecount_export[7] <= system_framecount:framecount.out_port
imagecount_export[0] <= system_framecount:imagecount.out_port
imagecount_export[1] <= system_framecount:imagecount.out_port
imagecount_export[2] <= system_framecount:imagecount.out_port
imagecount_export[3] <= system_framecount:imagecount.out_port
imagecount_export[4] <= system_framecount:imagecount.out_port
imagecount_export[5] <= system_framecount:imagecount.out_port
imagecount_export[6] <= system_framecount:imagecount.out_port
imagecount_export[7] <= system_framecount:imagecount.out_port
interface_address[0] => interface_address[0].IN1
interface_address[1] => interface_address[1].IN1
interface_address[2] => interface_address[2].IN1
interface_address[3] => interface_address[3].IN1
interface_address[4] => interface_address[4].IN1
interface_address[5] => interface_address[5].IN1
interface_address[6] => interface_address[6].IN1
interface_address[7] => interface_address[7].IN1
interface_address[8] => interface_address[8].IN1
interface_address[9] => interface_address[9].IN1
interface_address[10] => interface_address[10].IN1
interface_address[11] => interface_address[11].IN1
interface_address[12] => interface_address[12].IN1
interface_address[13] => interface_address[13].IN1
interface_address[14] => interface_address[14].IN1
interface_address[15] => interface_address[15].IN1
interface_address[16] => interface_address[16].IN1
interface_address[17] => interface_address[17].IN1
interface_address[18] => interface_address[18].IN1
interface_address[19] => interface_address[19].IN1
interface_address[20] => interface_address[20].IN1
interface_address[21] => interface_address[21].IN1
interface_address[22] => interface_address[22].IN1
interface_address[23] => interface_address[23].IN1
interface_address[24] => interface_address[24].IN1
interface_address[25] => interface_address[25].IN1
interface_byte_enable[0] => interface_byte_enable[0].IN1
interface_byte_enable[1] => interface_byte_enable[1].IN1
interface_byte_enable[2] => interface_byte_enable[2].IN1
interface_byte_enable[3] => interface_byte_enable[3].IN1
interface_byte_enable[4] => interface_byte_enable[4].IN1
interface_byte_enable[5] => interface_byte_enable[5].IN1
interface_byte_enable[6] => interface_byte_enable[6].IN1
interface_byte_enable[7] => interface_byte_enable[7].IN1
interface_byte_enable[8] => interface_byte_enable[8].IN1
interface_byte_enable[9] => interface_byte_enable[9].IN1
interface_byte_enable[10] => interface_byte_enable[10].IN1
interface_byte_enable[11] => interface_byte_enable[11].IN1
interface_byte_enable[12] => interface_byte_enable[12].IN1
interface_byte_enable[13] => interface_byte_enable[13].IN1
interface_byte_enable[14] => interface_byte_enable[14].IN1
interface_byte_enable[15] => interface_byte_enable[15].IN1
interface_read => interface_read.IN1
interface_write => interface_write.IN1
interface_write_data[0] => interface_write_data[0].IN1
interface_write_data[1] => interface_write_data[1].IN1
interface_write_data[2] => interface_write_data[2].IN1
interface_write_data[3] => interface_write_data[3].IN1
interface_write_data[4] => interface_write_data[4].IN1
interface_write_data[5] => interface_write_data[5].IN1
interface_write_data[6] => interface_write_data[6].IN1
interface_write_data[7] => interface_write_data[7].IN1
interface_write_data[8] => interface_write_data[8].IN1
interface_write_data[9] => interface_write_data[9].IN1
interface_write_data[10] => interface_write_data[10].IN1
interface_write_data[11] => interface_write_data[11].IN1
interface_write_data[12] => interface_write_data[12].IN1
interface_write_data[13] => interface_write_data[13].IN1
interface_write_data[14] => interface_write_data[14].IN1
interface_write_data[15] => interface_write_data[15].IN1
interface_write_data[16] => interface_write_data[16].IN1
interface_write_data[17] => interface_write_data[17].IN1
interface_write_data[18] => interface_write_data[18].IN1
interface_write_data[19] => interface_write_data[19].IN1
interface_write_data[20] => interface_write_data[20].IN1
interface_write_data[21] => interface_write_data[21].IN1
interface_write_data[22] => interface_write_data[22].IN1
interface_write_data[23] => interface_write_data[23].IN1
interface_write_data[24] => interface_write_data[24].IN1
interface_write_data[25] => interface_write_data[25].IN1
interface_write_data[26] => interface_write_data[26].IN1
interface_write_data[27] => interface_write_data[27].IN1
interface_write_data[28] => interface_write_data[28].IN1
interface_write_data[29] => interface_write_data[29].IN1
interface_write_data[30] => interface_write_data[30].IN1
interface_write_data[31] => interface_write_data[31].IN1
interface_write_data[32] => interface_write_data[32].IN1
interface_write_data[33] => interface_write_data[33].IN1
interface_write_data[34] => interface_write_data[34].IN1
interface_write_data[35] => interface_write_data[35].IN1
interface_write_data[36] => interface_write_data[36].IN1
interface_write_data[37] => interface_write_data[37].IN1
interface_write_data[38] => interface_write_data[38].IN1
interface_write_data[39] => interface_write_data[39].IN1
interface_write_data[40] => interface_write_data[40].IN1
interface_write_data[41] => interface_write_data[41].IN1
interface_write_data[42] => interface_write_data[42].IN1
interface_write_data[43] => interface_write_data[43].IN1
interface_write_data[44] => interface_write_data[44].IN1
interface_write_data[45] => interface_write_data[45].IN1
interface_write_data[46] => interface_write_data[46].IN1
interface_write_data[47] => interface_write_data[47].IN1
interface_write_data[48] => interface_write_data[48].IN1
interface_write_data[49] => interface_write_data[49].IN1
interface_write_data[50] => interface_write_data[50].IN1
interface_write_data[51] => interface_write_data[51].IN1
interface_write_data[52] => interface_write_data[52].IN1
interface_write_data[53] => interface_write_data[53].IN1
interface_write_data[54] => interface_write_data[54].IN1
interface_write_data[55] => interface_write_data[55].IN1
interface_write_data[56] => interface_write_data[56].IN1
interface_write_data[57] => interface_write_data[57].IN1
interface_write_data[58] => interface_write_data[58].IN1
interface_write_data[59] => interface_write_data[59].IN1
interface_write_data[60] => interface_write_data[60].IN1
interface_write_data[61] => interface_write_data[61].IN1
interface_write_data[62] => interface_write_data[62].IN1
interface_write_data[63] => interface_write_data[63].IN1
interface_write_data[64] => interface_write_data[64].IN1
interface_write_data[65] => interface_write_data[65].IN1
interface_write_data[66] => interface_write_data[66].IN1
interface_write_data[67] => interface_write_data[67].IN1
interface_write_data[68] => interface_write_data[68].IN1
interface_write_data[69] => interface_write_data[69].IN1
interface_write_data[70] => interface_write_data[70].IN1
interface_write_data[71] => interface_write_data[71].IN1
interface_write_data[72] => interface_write_data[72].IN1
interface_write_data[73] => interface_write_data[73].IN1
interface_write_data[74] => interface_write_data[74].IN1
interface_write_data[75] => interface_write_data[75].IN1
interface_write_data[76] => interface_write_data[76].IN1
interface_write_data[77] => interface_write_data[77].IN1
interface_write_data[78] => interface_write_data[78].IN1
interface_write_data[79] => interface_write_data[79].IN1
interface_write_data[80] => interface_write_data[80].IN1
interface_write_data[81] => interface_write_data[81].IN1
interface_write_data[82] => interface_write_data[82].IN1
interface_write_data[83] => interface_write_data[83].IN1
interface_write_data[84] => interface_write_data[84].IN1
interface_write_data[85] => interface_write_data[85].IN1
interface_write_data[86] => interface_write_data[86].IN1
interface_write_data[87] => interface_write_data[87].IN1
interface_write_data[88] => interface_write_data[88].IN1
interface_write_data[89] => interface_write_data[89].IN1
interface_write_data[90] => interface_write_data[90].IN1
interface_write_data[91] => interface_write_data[91].IN1
interface_write_data[92] => interface_write_data[92].IN1
interface_write_data[93] => interface_write_data[93].IN1
interface_write_data[94] => interface_write_data[94].IN1
interface_write_data[95] => interface_write_data[95].IN1
interface_write_data[96] => interface_write_data[96].IN1
interface_write_data[97] => interface_write_data[97].IN1
interface_write_data[98] => interface_write_data[98].IN1
interface_write_data[99] => interface_write_data[99].IN1
interface_write_data[100] => interface_write_data[100].IN1
interface_write_data[101] => interface_write_data[101].IN1
interface_write_data[102] => interface_write_data[102].IN1
interface_write_data[103] => interface_write_data[103].IN1
interface_write_data[104] => interface_write_data[104].IN1
interface_write_data[105] => interface_write_data[105].IN1
interface_write_data[106] => interface_write_data[106].IN1
interface_write_data[107] => interface_write_data[107].IN1
interface_write_data[108] => interface_write_data[108].IN1
interface_write_data[109] => interface_write_data[109].IN1
interface_write_data[110] => interface_write_data[110].IN1
interface_write_data[111] => interface_write_data[111].IN1
interface_write_data[112] => interface_write_data[112].IN1
interface_write_data[113] => interface_write_data[113].IN1
interface_write_data[114] => interface_write_data[114].IN1
interface_write_data[115] => interface_write_data[115].IN1
interface_write_data[116] => interface_write_data[116].IN1
interface_write_data[117] => interface_write_data[117].IN1
interface_write_data[118] => interface_write_data[118].IN1
interface_write_data[119] => interface_write_data[119].IN1
interface_write_data[120] => interface_write_data[120].IN1
interface_write_data[121] => interface_write_data[121].IN1
interface_write_data[122] => interface_write_data[122].IN1
interface_write_data[123] => interface_write_data[123].IN1
interface_write_data[124] => interface_write_data[124].IN1
interface_write_data[125] => interface_write_data[125].IN1
interface_write_data[126] => interface_write_data[126].IN1
interface_write_data[127] => interface_write_data[127].IN1
interface_acknowledge <= system_bridge_0:bridge_0.acknowledge
interface_read_data[0] <= system_bridge_0:bridge_0.read_data
interface_read_data[1] <= system_bridge_0:bridge_0.read_data
interface_read_data[2] <= system_bridge_0:bridge_0.read_data
interface_read_data[3] <= system_bridge_0:bridge_0.read_data
interface_read_data[4] <= system_bridge_0:bridge_0.read_data
interface_read_data[5] <= system_bridge_0:bridge_0.read_data
interface_read_data[6] <= system_bridge_0:bridge_0.read_data
interface_read_data[7] <= system_bridge_0:bridge_0.read_data
interface_read_data[8] <= system_bridge_0:bridge_0.read_data
interface_read_data[9] <= system_bridge_0:bridge_0.read_data
interface_read_data[10] <= system_bridge_0:bridge_0.read_data
interface_read_data[11] <= system_bridge_0:bridge_0.read_data
interface_read_data[12] <= system_bridge_0:bridge_0.read_data
interface_read_data[13] <= system_bridge_0:bridge_0.read_data
interface_read_data[14] <= system_bridge_0:bridge_0.read_data
interface_read_data[15] <= system_bridge_0:bridge_0.read_data
interface_read_data[16] <= system_bridge_0:bridge_0.read_data
interface_read_data[17] <= system_bridge_0:bridge_0.read_data
interface_read_data[18] <= system_bridge_0:bridge_0.read_data
interface_read_data[19] <= system_bridge_0:bridge_0.read_data
interface_read_data[20] <= system_bridge_0:bridge_0.read_data
interface_read_data[21] <= system_bridge_0:bridge_0.read_data
interface_read_data[22] <= system_bridge_0:bridge_0.read_data
interface_read_data[23] <= system_bridge_0:bridge_0.read_data
interface_read_data[24] <= system_bridge_0:bridge_0.read_data
interface_read_data[25] <= system_bridge_0:bridge_0.read_data
interface_read_data[26] <= system_bridge_0:bridge_0.read_data
interface_read_data[27] <= system_bridge_0:bridge_0.read_data
interface_read_data[28] <= system_bridge_0:bridge_0.read_data
interface_read_data[29] <= system_bridge_0:bridge_0.read_data
interface_read_data[30] <= system_bridge_0:bridge_0.read_data
interface_read_data[31] <= system_bridge_0:bridge_0.read_data
interface_read_data[32] <= system_bridge_0:bridge_0.read_data
interface_read_data[33] <= system_bridge_0:bridge_0.read_data
interface_read_data[34] <= system_bridge_0:bridge_0.read_data
interface_read_data[35] <= system_bridge_0:bridge_0.read_data
interface_read_data[36] <= system_bridge_0:bridge_0.read_data
interface_read_data[37] <= system_bridge_0:bridge_0.read_data
interface_read_data[38] <= system_bridge_0:bridge_0.read_data
interface_read_data[39] <= system_bridge_0:bridge_0.read_data
interface_read_data[40] <= system_bridge_0:bridge_0.read_data
interface_read_data[41] <= system_bridge_0:bridge_0.read_data
interface_read_data[42] <= system_bridge_0:bridge_0.read_data
interface_read_data[43] <= system_bridge_0:bridge_0.read_data
interface_read_data[44] <= system_bridge_0:bridge_0.read_data
interface_read_data[45] <= system_bridge_0:bridge_0.read_data
interface_read_data[46] <= system_bridge_0:bridge_0.read_data
interface_read_data[47] <= system_bridge_0:bridge_0.read_data
interface_read_data[48] <= system_bridge_0:bridge_0.read_data
interface_read_data[49] <= system_bridge_0:bridge_0.read_data
interface_read_data[50] <= system_bridge_0:bridge_0.read_data
interface_read_data[51] <= system_bridge_0:bridge_0.read_data
interface_read_data[52] <= system_bridge_0:bridge_0.read_data
interface_read_data[53] <= system_bridge_0:bridge_0.read_data
interface_read_data[54] <= system_bridge_0:bridge_0.read_data
interface_read_data[55] <= system_bridge_0:bridge_0.read_data
interface_read_data[56] <= system_bridge_0:bridge_0.read_data
interface_read_data[57] <= system_bridge_0:bridge_0.read_data
interface_read_data[58] <= system_bridge_0:bridge_0.read_data
interface_read_data[59] <= system_bridge_0:bridge_0.read_data
interface_read_data[60] <= system_bridge_0:bridge_0.read_data
interface_read_data[61] <= system_bridge_0:bridge_0.read_data
interface_read_data[62] <= system_bridge_0:bridge_0.read_data
interface_read_data[63] <= system_bridge_0:bridge_0.read_data
interface_read_data[64] <= system_bridge_0:bridge_0.read_data
interface_read_data[65] <= system_bridge_0:bridge_0.read_data
interface_read_data[66] <= system_bridge_0:bridge_0.read_data
interface_read_data[67] <= system_bridge_0:bridge_0.read_data
interface_read_data[68] <= system_bridge_0:bridge_0.read_data
interface_read_data[69] <= system_bridge_0:bridge_0.read_data
interface_read_data[70] <= system_bridge_0:bridge_0.read_data
interface_read_data[71] <= system_bridge_0:bridge_0.read_data
interface_read_data[72] <= system_bridge_0:bridge_0.read_data
interface_read_data[73] <= system_bridge_0:bridge_0.read_data
interface_read_data[74] <= system_bridge_0:bridge_0.read_data
interface_read_data[75] <= system_bridge_0:bridge_0.read_data
interface_read_data[76] <= system_bridge_0:bridge_0.read_data
interface_read_data[77] <= system_bridge_0:bridge_0.read_data
interface_read_data[78] <= system_bridge_0:bridge_0.read_data
interface_read_data[79] <= system_bridge_0:bridge_0.read_data
interface_read_data[80] <= system_bridge_0:bridge_0.read_data
interface_read_data[81] <= system_bridge_0:bridge_0.read_data
interface_read_data[82] <= system_bridge_0:bridge_0.read_data
interface_read_data[83] <= system_bridge_0:bridge_0.read_data
interface_read_data[84] <= system_bridge_0:bridge_0.read_data
interface_read_data[85] <= system_bridge_0:bridge_0.read_data
interface_read_data[86] <= system_bridge_0:bridge_0.read_data
interface_read_data[87] <= system_bridge_0:bridge_0.read_data
interface_read_data[88] <= system_bridge_0:bridge_0.read_data
interface_read_data[89] <= system_bridge_0:bridge_0.read_data
interface_read_data[90] <= system_bridge_0:bridge_0.read_data
interface_read_data[91] <= system_bridge_0:bridge_0.read_data
interface_read_data[92] <= system_bridge_0:bridge_0.read_data
interface_read_data[93] <= system_bridge_0:bridge_0.read_data
interface_read_data[94] <= system_bridge_0:bridge_0.read_data
interface_read_data[95] <= system_bridge_0:bridge_0.read_data
interface_read_data[96] <= system_bridge_0:bridge_0.read_data
interface_read_data[97] <= system_bridge_0:bridge_0.read_data
interface_read_data[98] <= system_bridge_0:bridge_0.read_data
interface_read_data[99] <= system_bridge_0:bridge_0.read_data
interface_read_data[100] <= system_bridge_0:bridge_0.read_data
interface_read_data[101] <= system_bridge_0:bridge_0.read_data
interface_read_data[102] <= system_bridge_0:bridge_0.read_data
interface_read_data[103] <= system_bridge_0:bridge_0.read_data
interface_read_data[104] <= system_bridge_0:bridge_0.read_data
interface_read_data[105] <= system_bridge_0:bridge_0.read_data
interface_read_data[106] <= system_bridge_0:bridge_0.read_data
interface_read_data[107] <= system_bridge_0:bridge_0.read_data
interface_read_data[108] <= system_bridge_0:bridge_0.read_data
interface_read_data[109] <= system_bridge_0:bridge_0.read_data
interface_read_data[110] <= system_bridge_0:bridge_0.read_data
interface_read_data[111] <= system_bridge_0:bridge_0.read_data
interface_read_data[112] <= system_bridge_0:bridge_0.read_data
interface_read_data[113] <= system_bridge_0:bridge_0.read_data
interface_read_data[114] <= system_bridge_0:bridge_0.read_data
interface_read_data[115] <= system_bridge_0:bridge_0.read_data
interface_read_data[116] <= system_bridge_0:bridge_0.read_data
interface_read_data[117] <= system_bridge_0:bridge_0.read_data
interface_read_data[118] <= system_bridge_0:bridge_0.read_data
interface_read_data[119] <= system_bridge_0:bridge_0.read_data
interface_read_data[120] <= system_bridge_0:bridge_0.read_data
interface_read_data[121] <= system_bridge_0:bridge_0.read_data
interface_read_data[122] <= system_bridge_0:bridge_0.read_data
interface_read_data[123] <= system_bridge_0:bridge_0.read_data
interface_read_data[124] <= system_bridge_0:bridge_0.read_data
interface_read_data[125] <= system_bridge_0:bridge_0.read_data
interface_read_data[126] <= system_bridge_0:bridge_0.read_data
interface_read_data[127] <= system_bridge_0:bridge_0.read_data
reset_reset_n => _.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
sdram_addr[0] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[1] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[2] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[3] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[4] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[5] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[6] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[7] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[8] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[9] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[10] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[11] <= system_sdram_controller:sdram_controller.zs_addr
sdram_addr[12] <= system_sdram_controller:sdram_controller.zs_addr
sdram_ba[0] <= system_sdram_controller:sdram_controller.zs_ba
sdram_ba[1] <= system_sdram_controller:sdram_controller.zs_ba
sdram_cas_n <= system_sdram_controller:sdram_controller.zs_cas_n
sdram_cke <= system_sdram_controller:sdram_controller.zs_cke
sdram_cs_n <= system_sdram_controller:sdram_controller.zs_cs_n
sdram_dq[0] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[1] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[2] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[3] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[4] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[5] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[6] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[7] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[8] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[9] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[10] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[11] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[12] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[13] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[14] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dq[15] <> system_sdram_controller:sdram_controller.zs_dq
sdram_dqm[0] <= system_sdram_controller:sdram_controller.zs_dqm
sdram_dqm[1] <= system_sdram_controller:sdram_controller.zs_dqm
sdram_ras_n <= system_sdram_controller:sdram_controller.zs_ras_n
sdram_we_n <= system_sdram_controller:sdram_controller.zs_we_n
sdram_clk_100_clk <= system_altpll_0:altpll_0.c2


|play_gif2|system:u0|system_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= system_altpll_0_altpll_82g2:sd1.clk
c1 <= system_altpll_0_altpll_82g2:sd1.clk
c2 <= system_altpll_0_altpll_82g2:sd1.clk
c3 <= system_altpll_0_altpll_82g2:sd1.clk
c4 <= system_altpll_0_altpll_82g2:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|play_gif2|system:u0|system_altpll_0:altpll_0|system_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= system_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|play_gif2|system:u0|system_altpll_0:altpll_0|system_altpll_0_stdsync_sv6:stdsync2|system_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_altpll_0:altpll_0|system_altpll_0_altpll_82g2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_bridge_0:bridge_0
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
avalon_readdata[0] => read_data[0].DATAIN
avalon_readdata[1] => read_data[1].DATAIN
avalon_readdata[2] => read_data[2].DATAIN
avalon_readdata[3] => read_data[3].DATAIN
avalon_readdata[4] => read_data[4].DATAIN
avalon_readdata[5] => read_data[5].DATAIN
avalon_readdata[6] => read_data[6].DATAIN
avalon_readdata[7] => read_data[7].DATAIN
avalon_readdata[8] => read_data[8].DATAIN
avalon_readdata[9] => read_data[9].DATAIN
avalon_readdata[10] => read_data[10].DATAIN
avalon_readdata[11] => read_data[11].DATAIN
avalon_readdata[12] => read_data[12].DATAIN
avalon_readdata[13] => read_data[13].DATAIN
avalon_readdata[14] => read_data[14].DATAIN
avalon_readdata[15] => read_data[15].DATAIN
avalon_readdata[16] => read_data[16].DATAIN
avalon_readdata[17] => read_data[17].DATAIN
avalon_readdata[18] => read_data[18].DATAIN
avalon_readdata[19] => read_data[19].DATAIN
avalon_readdata[20] => read_data[20].DATAIN
avalon_readdata[21] => read_data[21].DATAIN
avalon_readdata[22] => read_data[22].DATAIN
avalon_readdata[23] => read_data[23].DATAIN
avalon_readdata[24] => read_data[24].DATAIN
avalon_readdata[25] => read_data[25].DATAIN
avalon_readdata[26] => read_data[26].DATAIN
avalon_readdata[27] => read_data[27].DATAIN
avalon_readdata[28] => read_data[28].DATAIN
avalon_readdata[29] => read_data[29].DATAIN
avalon_readdata[30] => read_data[30].DATAIN
avalon_readdata[31] => read_data[31].DATAIN
avalon_readdata[32] => read_data[32].DATAIN
avalon_readdata[33] => read_data[33].DATAIN
avalon_readdata[34] => read_data[34].DATAIN
avalon_readdata[35] => read_data[35].DATAIN
avalon_readdata[36] => read_data[36].DATAIN
avalon_readdata[37] => read_data[37].DATAIN
avalon_readdata[38] => read_data[38].DATAIN
avalon_readdata[39] => read_data[39].DATAIN
avalon_readdata[40] => read_data[40].DATAIN
avalon_readdata[41] => read_data[41].DATAIN
avalon_readdata[42] => read_data[42].DATAIN
avalon_readdata[43] => read_data[43].DATAIN
avalon_readdata[44] => read_data[44].DATAIN
avalon_readdata[45] => read_data[45].DATAIN
avalon_readdata[46] => read_data[46].DATAIN
avalon_readdata[47] => read_data[47].DATAIN
avalon_readdata[48] => read_data[48].DATAIN
avalon_readdata[49] => read_data[49].DATAIN
avalon_readdata[50] => read_data[50].DATAIN
avalon_readdata[51] => read_data[51].DATAIN
avalon_readdata[52] => read_data[52].DATAIN
avalon_readdata[53] => read_data[53].DATAIN
avalon_readdata[54] => read_data[54].DATAIN
avalon_readdata[55] => read_data[55].DATAIN
avalon_readdata[56] => read_data[56].DATAIN
avalon_readdata[57] => read_data[57].DATAIN
avalon_readdata[58] => read_data[58].DATAIN
avalon_readdata[59] => read_data[59].DATAIN
avalon_readdata[60] => read_data[60].DATAIN
avalon_readdata[61] => read_data[61].DATAIN
avalon_readdata[62] => read_data[62].DATAIN
avalon_readdata[63] => read_data[63].DATAIN
avalon_readdata[64] => read_data[64].DATAIN
avalon_readdata[65] => read_data[65].DATAIN
avalon_readdata[66] => read_data[66].DATAIN
avalon_readdata[67] => read_data[67].DATAIN
avalon_readdata[68] => read_data[68].DATAIN
avalon_readdata[69] => read_data[69].DATAIN
avalon_readdata[70] => read_data[70].DATAIN
avalon_readdata[71] => read_data[71].DATAIN
avalon_readdata[72] => read_data[72].DATAIN
avalon_readdata[73] => read_data[73].DATAIN
avalon_readdata[74] => read_data[74].DATAIN
avalon_readdata[75] => read_data[75].DATAIN
avalon_readdata[76] => read_data[76].DATAIN
avalon_readdata[77] => read_data[77].DATAIN
avalon_readdata[78] => read_data[78].DATAIN
avalon_readdata[79] => read_data[79].DATAIN
avalon_readdata[80] => read_data[80].DATAIN
avalon_readdata[81] => read_data[81].DATAIN
avalon_readdata[82] => read_data[82].DATAIN
avalon_readdata[83] => read_data[83].DATAIN
avalon_readdata[84] => read_data[84].DATAIN
avalon_readdata[85] => read_data[85].DATAIN
avalon_readdata[86] => read_data[86].DATAIN
avalon_readdata[87] => read_data[87].DATAIN
avalon_readdata[88] => read_data[88].DATAIN
avalon_readdata[89] => read_data[89].DATAIN
avalon_readdata[90] => read_data[90].DATAIN
avalon_readdata[91] => read_data[91].DATAIN
avalon_readdata[92] => read_data[92].DATAIN
avalon_readdata[93] => read_data[93].DATAIN
avalon_readdata[94] => read_data[94].DATAIN
avalon_readdata[95] => read_data[95].DATAIN
avalon_readdata[96] => read_data[96].DATAIN
avalon_readdata[97] => read_data[97].DATAIN
avalon_readdata[98] => read_data[98].DATAIN
avalon_readdata[99] => read_data[99].DATAIN
avalon_readdata[100] => read_data[100].DATAIN
avalon_readdata[101] => read_data[101].DATAIN
avalon_readdata[102] => read_data[102].DATAIN
avalon_readdata[103] => read_data[103].DATAIN
avalon_readdata[104] => read_data[104].DATAIN
avalon_readdata[105] => read_data[105].DATAIN
avalon_readdata[106] => read_data[106].DATAIN
avalon_readdata[107] => read_data[107].DATAIN
avalon_readdata[108] => read_data[108].DATAIN
avalon_readdata[109] => read_data[109].DATAIN
avalon_readdata[110] => read_data[110].DATAIN
avalon_readdata[111] => read_data[111].DATAIN
avalon_readdata[112] => read_data[112].DATAIN
avalon_readdata[113] => read_data[113].DATAIN
avalon_readdata[114] => read_data[114].DATAIN
avalon_readdata[115] => read_data[115].DATAIN
avalon_readdata[116] => read_data[116].DATAIN
avalon_readdata[117] => read_data[117].DATAIN
avalon_readdata[118] => read_data[118].DATAIN
avalon_readdata[119] => read_data[119].DATAIN
avalon_readdata[120] => read_data[120].DATAIN
avalon_readdata[121] => read_data[121].DATAIN
avalon_readdata[122] => read_data[122].DATAIN
avalon_readdata[123] => read_data[123].DATAIN
avalon_readdata[124] => read_data[124].DATAIN
avalon_readdata[125] => read_data[125].DATAIN
avalon_readdata[126] => read_data[126].DATAIN
avalon_readdata[127] => read_data[127].DATAIN
avalon_waitrequest => acknowledge.IN1
address[0] => avalon_address[0].DATAIN
address[1] => avalon_address[1].DATAIN
address[2] => avalon_address[2].DATAIN
address[3] => avalon_address[3].DATAIN
address[4] => avalon_address[4].DATAIN
address[5] => avalon_address[5].DATAIN
address[6] => avalon_address[6].DATAIN
address[7] => avalon_address[7].DATAIN
address[8] => avalon_address[8].DATAIN
address[9] => avalon_address[9].DATAIN
address[10] => avalon_address[10].DATAIN
address[11] => avalon_address[11].DATAIN
address[12] => avalon_address[12].DATAIN
address[13] => avalon_address[13].DATAIN
address[14] => avalon_address[14].DATAIN
address[15] => avalon_address[15].DATAIN
address[16] => avalon_address[16].DATAIN
address[17] => avalon_address[17].DATAIN
address[18] => avalon_address[18].DATAIN
address[19] => avalon_address[19].DATAIN
address[20] => avalon_address[20].DATAIN
address[21] => avalon_address[21].DATAIN
address[22] => avalon_address[22].DATAIN
address[23] => avalon_address[23].DATAIN
address[24] => avalon_address[24].DATAIN
address[25] => avalon_address[25].DATAIN
byte_enable[0] => avalon_byteenable[0].DATAIN
byte_enable[1] => avalon_byteenable[1].DATAIN
byte_enable[2] => avalon_byteenable[2].DATAIN
byte_enable[3] => avalon_byteenable[3].DATAIN
byte_enable[4] => avalon_byteenable[4].DATAIN
byte_enable[5] => avalon_byteenable[5].DATAIN
byte_enable[6] => avalon_byteenable[6].DATAIN
byte_enable[7] => avalon_byteenable[7].DATAIN
byte_enable[8] => avalon_byteenable[8].DATAIN
byte_enable[9] => avalon_byteenable[9].DATAIN
byte_enable[10] => avalon_byteenable[10].DATAIN
byte_enable[11] => avalon_byteenable[11].DATAIN
byte_enable[12] => avalon_byteenable[12].DATAIN
byte_enable[13] => avalon_byteenable[13].DATAIN
byte_enable[14] => avalon_byteenable[14].DATAIN
byte_enable[15] => avalon_byteenable[15].DATAIN
read => acknowledge.IN0
read => avalon_read.DATAIN
write => acknowledge.IN1
write => avalon_write.DATAIN
write_data[0] => avalon_writedata[0].DATAIN
write_data[1] => avalon_writedata[1].DATAIN
write_data[2] => avalon_writedata[2].DATAIN
write_data[3] => avalon_writedata[3].DATAIN
write_data[4] => avalon_writedata[4].DATAIN
write_data[5] => avalon_writedata[5].DATAIN
write_data[6] => avalon_writedata[6].DATAIN
write_data[7] => avalon_writedata[7].DATAIN
write_data[8] => avalon_writedata[8].DATAIN
write_data[9] => avalon_writedata[9].DATAIN
write_data[10] => avalon_writedata[10].DATAIN
write_data[11] => avalon_writedata[11].DATAIN
write_data[12] => avalon_writedata[12].DATAIN
write_data[13] => avalon_writedata[13].DATAIN
write_data[14] => avalon_writedata[14].DATAIN
write_data[15] => avalon_writedata[15].DATAIN
write_data[16] => avalon_writedata[16].DATAIN
write_data[17] => avalon_writedata[17].DATAIN
write_data[18] => avalon_writedata[18].DATAIN
write_data[19] => avalon_writedata[19].DATAIN
write_data[20] => avalon_writedata[20].DATAIN
write_data[21] => avalon_writedata[21].DATAIN
write_data[22] => avalon_writedata[22].DATAIN
write_data[23] => avalon_writedata[23].DATAIN
write_data[24] => avalon_writedata[24].DATAIN
write_data[25] => avalon_writedata[25].DATAIN
write_data[26] => avalon_writedata[26].DATAIN
write_data[27] => avalon_writedata[27].DATAIN
write_data[28] => avalon_writedata[28].DATAIN
write_data[29] => avalon_writedata[29].DATAIN
write_data[30] => avalon_writedata[30].DATAIN
write_data[31] => avalon_writedata[31].DATAIN
write_data[32] => avalon_writedata[32].DATAIN
write_data[33] => avalon_writedata[33].DATAIN
write_data[34] => avalon_writedata[34].DATAIN
write_data[35] => avalon_writedata[35].DATAIN
write_data[36] => avalon_writedata[36].DATAIN
write_data[37] => avalon_writedata[37].DATAIN
write_data[38] => avalon_writedata[38].DATAIN
write_data[39] => avalon_writedata[39].DATAIN
write_data[40] => avalon_writedata[40].DATAIN
write_data[41] => avalon_writedata[41].DATAIN
write_data[42] => avalon_writedata[42].DATAIN
write_data[43] => avalon_writedata[43].DATAIN
write_data[44] => avalon_writedata[44].DATAIN
write_data[45] => avalon_writedata[45].DATAIN
write_data[46] => avalon_writedata[46].DATAIN
write_data[47] => avalon_writedata[47].DATAIN
write_data[48] => avalon_writedata[48].DATAIN
write_data[49] => avalon_writedata[49].DATAIN
write_data[50] => avalon_writedata[50].DATAIN
write_data[51] => avalon_writedata[51].DATAIN
write_data[52] => avalon_writedata[52].DATAIN
write_data[53] => avalon_writedata[53].DATAIN
write_data[54] => avalon_writedata[54].DATAIN
write_data[55] => avalon_writedata[55].DATAIN
write_data[56] => avalon_writedata[56].DATAIN
write_data[57] => avalon_writedata[57].DATAIN
write_data[58] => avalon_writedata[58].DATAIN
write_data[59] => avalon_writedata[59].DATAIN
write_data[60] => avalon_writedata[60].DATAIN
write_data[61] => avalon_writedata[61].DATAIN
write_data[62] => avalon_writedata[62].DATAIN
write_data[63] => avalon_writedata[63].DATAIN
write_data[64] => avalon_writedata[64].DATAIN
write_data[65] => avalon_writedata[65].DATAIN
write_data[66] => avalon_writedata[66].DATAIN
write_data[67] => avalon_writedata[67].DATAIN
write_data[68] => avalon_writedata[68].DATAIN
write_data[69] => avalon_writedata[69].DATAIN
write_data[70] => avalon_writedata[70].DATAIN
write_data[71] => avalon_writedata[71].DATAIN
write_data[72] => avalon_writedata[72].DATAIN
write_data[73] => avalon_writedata[73].DATAIN
write_data[74] => avalon_writedata[74].DATAIN
write_data[75] => avalon_writedata[75].DATAIN
write_data[76] => avalon_writedata[76].DATAIN
write_data[77] => avalon_writedata[77].DATAIN
write_data[78] => avalon_writedata[78].DATAIN
write_data[79] => avalon_writedata[79].DATAIN
write_data[80] => avalon_writedata[80].DATAIN
write_data[81] => avalon_writedata[81].DATAIN
write_data[82] => avalon_writedata[82].DATAIN
write_data[83] => avalon_writedata[83].DATAIN
write_data[84] => avalon_writedata[84].DATAIN
write_data[85] => avalon_writedata[85].DATAIN
write_data[86] => avalon_writedata[86].DATAIN
write_data[87] => avalon_writedata[87].DATAIN
write_data[88] => avalon_writedata[88].DATAIN
write_data[89] => avalon_writedata[89].DATAIN
write_data[90] => avalon_writedata[90].DATAIN
write_data[91] => avalon_writedata[91].DATAIN
write_data[92] => avalon_writedata[92].DATAIN
write_data[93] => avalon_writedata[93].DATAIN
write_data[94] => avalon_writedata[94].DATAIN
write_data[95] => avalon_writedata[95].DATAIN
write_data[96] => avalon_writedata[96].DATAIN
write_data[97] => avalon_writedata[97].DATAIN
write_data[98] => avalon_writedata[98].DATAIN
write_data[99] => avalon_writedata[99].DATAIN
write_data[100] => avalon_writedata[100].DATAIN
write_data[101] => avalon_writedata[101].DATAIN
write_data[102] => avalon_writedata[102].DATAIN
write_data[103] => avalon_writedata[103].DATAIN
write_data[104] => avalon_writedata[104].DATAIN
write_data[105] => avalon_writedata[105].DATAIN
write_data[106] => avalon_writedata[106].DATAIN
write_data[107] => avalon_writedata[107].DATAIN
write_data[108] => avalon_writedata[108].DATAIN
write_data[109] => avalon_writedata[109].DATAIN
write_data[110] => avalon_writedata[110].DATAIN
write_data[111] => avalon_writedata[111].DATAIN
write_data[112] => avalon_writedata[112].DATAIN
write_data[113] => avalon_writedata[113].DATAIN
write_data[114] => avalon_writedata[114].DATAIN
write_data[115] => avalon_writedata[115].DATAIN
write_data[116] => avalon_writedata[116].DATAIN
write_data[117] => avalon_writedata[117].DATAIN
write_data[118] => avalon_writedata[118].DATAIN
write_data[119] => avalon_writedata[119].DATAIN
write_data[120] => avalon_writedata[120].DATAIN
write_data[121] => avalon_writedata[121].DATAIN
write_data[122] => avalon_writedata[122].DATAIN
write_data[123] => avalon_writedata[123].DATAIN
write_data[124] => avalon_writedata[124].DATAIN
write_data[125] => avalon_writedata[125].DATAIN
write_data[126] => avalon_writedata[126].DATAIN
write_data[127] => avalon_writedata[127].DATAIN
avalon_address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[18] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[19] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[20] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[21] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[22] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[23] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[24] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[25] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[0] <= byte_enable[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[1] <= byte_enable[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[2] <= byte_enable[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[3] <= byte_enable[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[4] <= byte_enable[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[5] <= byte_enable[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[6] <= byte_enable[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[7] <= byte_enable[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[8] <= byte_enable[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[9] <= byte_enable[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[10] <= byte_enable[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[11] <= byte_enable[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[12] <= byte_enable[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[13] <= byte_enable[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[14] <= byte_enable[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[15] <= byte_enable[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_read <= read.DB_MAX_OUTPUT_PORT_TYPE
avalon_write <= write.DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[0] <= write_data[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[1] <= write_data[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[2] <= write_data[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[3] <= write_data[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[4] <= write_data[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[5] <= write_data[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[6] <= write_data[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[7] <= write_data[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[8] <= write_data[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[9] <= write_data[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[10] <= write_data[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[11] <= write_data[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[12] <= write_data[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[13] <= write_data[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[14] <= write_data[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[15] <= write_data[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[16] <= write_data[16].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[17] <= write_data[17].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[18] <= write_data[18].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[19] <= write_data[19].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[20] <= write_data[20].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[21] <= write_data[21].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[22] <= write_data[22].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[23] <= write_data[23].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[24] <= write_data[24].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[25] <= write_data[25].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[26] <= write_data[26].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[27] <= write_data[27].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[28] <= write_data[28].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[29] <= write_data[29].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[30] <= write_data[30].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[31] <= write_data[31].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[32] <= write_data[32].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[33] <= write_data[33].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[34] <= write_data[34].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[35] <= write_data[35].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[36] <= write_data[36].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[37] <= write_data[37].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[38] <= write_data[38].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[39] <= write_data[39].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[40] <= write_data[40].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[41] <= write_data[41].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[42] <= write_data[42].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[43] <= write_data[43].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[44] <= write_data[44].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[45] <= write_data[45].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[46] <= write_data[46].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[47] <= write_data[47].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[48] <= write_data[48].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[49] <= write_data[49].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[50] <= write_data[50].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[51] <= write_data[51].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[52] <= write_data[52].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[53] <= write_data[53].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[54] <= write_data[54].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[55] <= write_data[55].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[56] <= write_data[56].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[57] <= write_data[57].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[58] <= write_data[58].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[59] <= write_data[59].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[60] <= write_data[60].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[61] <= write_data[61].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[62] <= write_data[62].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[63] <= write_data[63].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[64] <= write_data[64].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[65] <= write_data[65].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[66] <= write_data[66].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[67] <= write_data[67].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[68] <= write_data[68].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[69] <= write_data[69].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[70] <= write_data[70].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[71] <= write_data[71].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[72] <= write_data[72].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[73] <= write_data[73].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[74] <= write_data[74].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[75] <= write_data[75].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[76] <= write_data[76].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[77] <= write_data[77].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[78] <= write_data[78].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[79] <= write_data[79].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[80] <= write_data[80].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[81] <= write_data[81].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[82] <= write_data[82].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[83] <= write_data[83].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[84] <= write_data[84].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[85] <= write_data[85].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[86] <= write_data[86].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[87] <= write_data[87].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[88] <= write_data[88].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[89] <= write_data[89].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[90] <= write_data[90].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[91] <= write_data[91].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[92] <= write_data[92].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[93] <= write_data[93].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[94] <= write_data[94].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[95] <= write_data[95].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[96] <= write_data[96].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[97] <= write_data[97].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[98] <= write_data[98].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[99] <= write_data[99].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[100] <= write_data[100].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[101] <= write_data[101].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[102] <= write_data[102].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[103] <= write_data[103].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[104] <= write_data[104].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[105] <= write_data[105].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[106] <= write_data[106].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[107] <= write_data[107].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[108] <= write_data[108].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[109] <= write_data[109].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[110] <= write_data[110].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[111] <= write_data[111].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[112] <= write_data[112].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[113] <= write_data[113].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[114] <= write_data[114].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[115] <= write_data[115].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[116] <= write_data[116].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[117] <= write_data[117].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[118] <= write_data[118].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[119] <= write_data[119].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[120] <= write_data[120].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[121] <= write_data[121].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[122] <= write_data[122].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[123] <= write_data[123].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[124] <= write_data[124].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[125] <= write_data[125].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[126] <= write_data[126].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[127] <= write_data[127].DB_MAX_OUTPUT_PORT_TYPE
acknowledge <= acknowledge.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= avalon_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= avalon_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= avalon_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= avalon_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= avalon_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= avalon_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= avalon_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= avalon_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= avalon_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= avalon_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= avalon_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= avalon_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= avalon_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= avalon_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= avalon_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= avalon_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= avalon_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= avalon_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= avalon_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= avalon_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= avalon_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= avalon_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= avalon_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= avalon_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= avalon_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= avalon_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= avalon_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= avalon_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= avalon_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= avalon_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= avalon_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= avalon_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
read_data[32] <= avalon_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
read_data[33] <= avalon_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
read_data[34] <= avalon_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
read_data[35] <= avalon_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
read_data[36] <= avalon_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
read_data[37] <= avalon_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
read_data[38] <= avalon_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
read_data[39] <= avalon_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
read_data[40] <= avalon_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
read_data[41] <= avalon_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
read_data[42] <= avalon_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
read_data[43] <= avalon_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
read_data[44] <= avalon_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
read_data[45] <= avalon_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
read_data[46] <= avalon_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
read_data[47] <= avalon_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
read_data[48] <= avalon_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
read_data[49] <= avalon_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
read_data[50] <= avalon_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
read_data[51] <= avalon_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
read_data[52] <= avalon_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
read_data[53] <= avalon_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
read_data[54] <= avalon_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
read_data[55] <= avalon_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
read_data[56] <= avalon_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
read_data[57] <= avalon_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
read_data[58] <= avalon_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
read_data[59] <= avalon_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
read_data[60] <= avalon_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
read_data[61] <= avalon_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
read_data[62] <= avalon_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
read_data[63] <= avalon_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
read_data[64] <= avalon_readdata[64].DB_MAX_OUTPUT_PORT_TYPE
read_data[65] <= avalon_readdata[65].DB_MAX_OUTPUT_PORT_TYPE
read_data[66] <= avalon_readdata[66].DB_MAX_OUTPUT_PORT_TYPE
read_data[67] <= avalon_readdata[67].DB_MAX_OUTPUT_PORT_TYPE
read_data[68] <= avalon_readdata[68].DB_MAX_OUTPUT_PORT_TYPE
read_data[69] <= avalon_readdata[69].DB_MAX_OUTPUT_PORT_TYPE
read_data[70] <= avalon_readdata[70].DB_MAX_OUTPUT_PORT_TYPE
read_data[71] <= avalon_readdata[71].DB_MAX_OUTPUT_PORT_TYPE
read_data[72] <= avalon_readdata[72].DB_MAX_OUTPUT_PORT_TYPE
read_data[73] <= avalon_readdata[73].DB_MAX_OUTPUT_PORT_TYPE
read_data[74] <= avalon_readdata[74].DB_MAX_OUTPUT_PORT_TYPE
read_data[75] <= avalon_readdata[75].DB_MAX_OUTPUT_PORT_TYPE
read_data[76] <= avalon_readdata[76].DB_MAX_OUTPUT_PORT_TYPE
read_data[77] <= avalon_readdata[77].DB_MAX_OUTPUT_PORT_TYPE
read_data[78] <= avalon_readdata[78].DB_MAX_OUTPUT_PORT_TYPE
read_data[79] <= avalon_readdata[79].DB_MAX_OUTPUT_PORT_TYPE
read_data[80] <= avalon_readdata[80].DB_MAX_OUTPUT_PORT_TYPE
read_data[81] <= avalon_readdata[81].DB_MAX_OUTPUT_PORT_TYPE
read_data[82] <= avalon_readdata[82].DB_MAX_OUTPUT_PORT_TYPE
read_data[83] <= avalon_readdata[83].DB_MAX_OUTPUT_PORT_TYPE
read_data[84] <= avalon_readdata[84].DB_MAX_OUTPUT_PORT_TYPE
read_data[85] <= avalon_readdata[85].DB_MAX_OUTPUT_PORT_TYPE
read_data[86] <= avalon_readdata[86].DB_MAX_OUTPUT_PORT_TYPE
read_data[87] <= avalon_readdata[87].DB_MAX_OUTPUT_PORT_TYPE
read_data[88] <= avalon_readdata[88].DB_MAX_OUTPUT_PORT_TYPE
read_data[89] <= avalon_readdata[89].DB_MAX_OUTPUT_PORT_TYPE
read_data[90] <= avalon_readdata[90].DB_MAX_OUTPUT_PORT_TYPE
read_data[91] <= avalon_readdata[91].DB_MAX_OUTPUT_PORT_TYPE
read_data[92] <= avalon_readdata[92].DB_MAX_OUTPUT_PORT_TYPE
read_data[93] <= avalon_readdata[93].DB_MAX_OUTPUT_PORT_TYPE
read_data[94] <= avalon_readdata[94].DB_MAX_OUTPUT_PORT_TYPE
read_data[95] <= avalon_readdata[95].DB_MAX_OUTPUT_PORT_TYPE
read_data[96] <= avalon_readdata[96].DB_MAX_OUTPUT_PORT_TYPE
read_data[97] <= avalon_readdata[97].DB_MAX_OUTPUT_PORT_TYPE
read_data[98] <= avalon_readdata[98].DB_MAX_OUTPUT_PORT_TYPE
read_data[99] <= avalon_readdata[99].DB_MAX_OUTPUT_PORT_TYPE
read_data[100] <= avalon_readdata[100].DB_MAX_OUTPUT_PORT_TYPE
read_data[101] <= avalon_readdata[101].DB_MAX_OUTPUT_PORT_TYPE
read_data[102] <= avalon_readdata[102].DB_MAX_OUTPUT_PORT_TYPE
read_data[103] <= avalon_readdata[103].DB_MAX_OUTPUT_PORT_TYPE
read_data[104] <= avalon_readdata[104].DB_MAX_OUTPUT_PORT_TYPE
read_data[105] <= avalon_readdata[105].DB_MAX_OUTPUT_PORT_TYPE
read_data[106] <= avalon_readdata[106].DB_MAX_OUTPUT_PORT_TYPE
read_data[107] <= avalon_readdata[107].DB_MAX_OUTPUT_PORT_TYPE
read_data[108] <= avalon_readdata[108].DB_MAX_OUTPUT_PORT_TYPE
read_data[109] <= avalon_readdata[109].DB_MAX_OUTPUT_PORT_TYPE
read_data[110] <= avalon_readdata[110].DB_MAX_OUTPUT_PORT_TYPE
read_data[111] <= avalon_readdata[111].DB_MAX_OUTPUT_PORT_TYPE
read_data[112] <= avalon_readdata[112].DB_MAX_OUTPUT_PORT_TYPE
read_data[113] <= avalon_readdata[113].DB_MAX_OUTPUT_PORT_TYPE
read_data[114] <= avalon_readdata[114].DB_MAX_OUTPUT_PORT_TYPE
read_data[115] <= avalon_readdata[115].DB_MAX_OUTPUT_PORT_TYPE
read_data[116] <= avalon_readdata[116].DB_MAX_OUTPUT_PORT_TYPE
read_data[117] <= avalon_readdata[117].DB_MAX_OUTPUT_PORT_TYPE
read_data[118] <= avalon_readdata[118].DB_MAX_OUTPUT_PORT_TYPE
read_data[119] <= avalon_readdata[119].DB_MAX_OUTPUT_PORT_TYPE
read_data[120] <= avalon_readdata[120].DB_MAX_OUTPUT_PORT_TYPE
read_data[121] <= avalon_readdata[121].DB_MAX_OUTPUT_PORT_TYPE
read_data[122] <= avalon_readdata[122].DB_MAX_OUTPUT_PORT_TYPE
read_data[123] <= avalon_readdata[123].DB_MAX_OUTPUT_PORT_TYPE
read_data[124] <= avalon_readdata[124].DB_MAX_OUTPUT_PORT_TYPE
read_data[125] <= avalon_readdata[125].DB_MAX_OUTPUT_PORT_TYPE
read_data[126] <= avalon_readdata[126].DB_MAX_OUTPUT_PORT_TYPE
read_data[127] <= avalon_readdata[127].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_framecount:framecount
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|play_gif2|system:u0|system_framecount:imagecount
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|play_gif2|system:u0|system_jtag_master:jtag_master
clk_clk => clk_clk.IN9
clk_reset_reset => clk_reset_reset.IN1
master_address[0] <= altera_avalon_packets_to_master:transacto.address
master_address[1] <= altera_avalon_packets_to_master:transacto.address
master_address[2] <= altera_avalon_packets_to_master:transacto.address
master_address[3] <= altera_avalon_packets_to_master:transacto.address
master_address[4] <= altera_avalon_packets_to_master:transacto.address
master_address[5] <= altera_avalon_packets_to_master:transacto.address
master_address[6] <= altera_avalon_packets_to_master:transacto.address
master_address[7] <= altera_avalon_packets_to_master:transacto.address
master_address[8] <= altera_avalon_packets_to_master:transacto.address
master_address[9] <= altera_avalon_packets_to_master:transacto.address
master_address[10] <= altera_avalon_packets_to_master:transacto.address
master_address[11] <= altera_avalon_packets_to_master:transacto.address
master_address[12] <= altera_avalon_packets_to_master:transacto.address
master_address[13] <= altera_avalon_packets_to_master:transacto.address
master_address[14] <= altera_avalon_packets_to_master:transacto.address
master_address[15] <= altera_avalon_packets_to_master:transacto.address
master_address[16] <= altera_avalon_packets_to_master:transacto.address
master_address[17] <= altera_avalon_packets_to_master:transacto.address
master_address[18] <= altera_avalon_packets_to_master:transacto.address
master_address[19] <= altera_avalon_packets_to_master:transacto.address
master_address[20] <= altera_avalon_packets_to_master:transacto.address
master_address[21] <= altera_avalon_packets_to_master:transacto.address
master_address[22] <= altera_avalon_packets_to_master:transacto.address
master_address[23] <= altera_avalon_packets_to_master:transacto.address
master_address[24] <= altera_avalon_packets_to_master:transacto.address
master_address[25] <= altera_avalon_packets_to_master:transacto.address
master_address[26] <= altera_avalon_packets_to_master:transacto.address
master_address[27] <= altera_avalon_packets_to_master:transacto.address
master_address[28] <= altera_avalon_packets_to_master:transacto.address
master_address[29] <= altera_avalon_packets_to_master:transacto.address
master_address[30] <= altera_avalon_packets_to_master:transacto.address
master_address[31] <= altera_avalon_packets_to_master:transacto.address
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_read <= altera_avalon_packets_to_master:transacto.read
master_write <= altera_avalon_packets_to_master:transacto.write
master_writedata[0] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[1] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[2] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[3] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[4] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[5] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[6] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[7] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[8] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[9] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[10] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[11] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[12] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[13] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[14] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[15] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[16] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[17] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[18] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[19] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[20] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[21] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[22] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[23] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[24] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[25] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[26] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[27] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[28] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[29] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[30] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[31] <= altera_avalon_packets_to_master:transacto.writedata
master_waitrequest => master_waitrequest.IN1
master_readdatavalid => master_readdatavalid.IN1
master_byteenable[0] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[1] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[2] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[3] <= altera_avalon_packets_to_master:transacto.byteenable
master_reset_reset <= altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master.resetrequest


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
jtag_tck => ~NO_FANOUT~
jtag_tms => ~NO_FANOUT~
jtag_tdi => ~NO_FANOUT~
jtag_tdo <= <GND>
jtag_ena => ~NO_FANOUT~
jtag_usr1 => ~NO_FANOUT~
jtag_clr => ~NO_FANOUT~
jtag_clrn => ~NO_FANOUT~
jtag_state_tlr => ~NO_FANOUT~
jtag_state_rti => ~NO_FANOUT~
jtag_state_sdrs => ~NO_FANOUT~
jtag_state_cdr => ~NO_FANOUT~
jtag_state_sdr => ~NO_FANOUT~
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_pdr => ~NO_FANOUT~
jtag_state_e2dr => ~NO_FANOUT~
jtag_state_udr => ~NO_FANOUT~
jtag_state_sirs => ~NO_FANOUT~
jtag_state_cir => ~NO_FANOUT~
jtag_state_sir => ~NO_FANOUT~
jtag_state_e1ir => ~NO_FANOUT~
jtag_state_pir => ~NO_FANOUT~
jtag_state_e2ir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_ir_in[0] => ~NO_FANOUT~
jtag_ir_in[1] => ~NO_FANOUT~
jtag_ir_in[2] => ~NO_FANOUT~
jtag_irq <= <GND>
jtag_ir_out[0] <= <GND>
jtag_ir_out[1] <= <GND>
jtag_ir_out[2] <= <GND>
clk => clk.IN1
reset_n => reset_n.IN1
source_ready => ~NO_FANOUT~
source_data[0] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[1] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[2] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[3] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[4] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[5] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[6] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_data[7] <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_data
source_valid <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.source_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.sink_ready
resetrequest <= altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming.resetrequest
debug_reset <= <GND>
mgmt_valid <= <GND>
mgmt_channel[0] <= <GND>
mgmt_data <= <GND>


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_uir


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming
tck => tck.IN4
tdi => tdi.IN1
tdo <= altera_jtag_streaming:jtag_streaming.tdo
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
virtual_state_cdr => virtual_state_cdr.IN1
virtual_state_sdr => virtual_state_sdr.IN1
virtual_state_udr => virtual_state_udr.IN1
clk => clk.IN3
reset_n => reset_n.IN3
source_data[0] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[1] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[2] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[3] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[4] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[5] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[6] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[7] <= altera_jtag_src_crosser:source_crosser.src_data
source_valid <= altera_jtag_src_crosser:source_crosser.src_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_avalon_st_clock_crosser:sink_crosser.in_ready
resetrequest <= altera_jtag_streaming:jtag_streaming.resetrequest
debug_reset <= altera_jtag_streaming:jtag_streaming.debug_reset
mgmt_valid <= altera_jtag_streaming:jtag_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_streaming:jtag_streaming.mgmt_channel
mgmt_data <= altera_jtag_streaming:jtag_streaming.mgmt_data


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
tck => tck.IN3
tdi => read_data_length.DATAB
tdi => write_data_length.DATAB
tdi => idle_remover_sink_data.DATAB
tdi => header_in.DATAA
tdi => dr_data_in.DATAB
tdi => dr_loopback.DATAB
tdi => dr_control.DATAB
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_in[0] => Mux0.IN4
ir_in[0] => Equal14.IN31
ir_in[0] => Equal20.IN60
ir_in[0] => Equal21.IN30
ir_in[0] => Equal22.IN60
ir_in[0] => Equal23.IN30
ir_in[1] => Mux0.IN3
ir_in[1] => Equal14.IN30
ir_in[1] => Equal20.IN30
ir_in[1] => Equal21.IN60
ir_in[1] => Equal22.IN59
ir_in[1] => Equal23.IN29
ir_in[2] => Mux0.IN2
ir_in[2] => Equal14.IN29
ir_in[2] => Equal20.IN29
ir_in[2] => Equal21.IN29
ir_in[2] => Equal22.IN29
ir_in[2] => Equal23.IN60
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => decode_header_1.OUTPUTSELECT
virtual_state_cdr => decode_header_2.OUTPUTSELECT
virtual_state_cdr => read_data_all_valid.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => read_data_valid.OUTPUTSELECT
virtual_state_cdr => dr_loopback.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => decode_header_1.OUTPUTSELECT
virtual_state_sdr => read_data_all_valid.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => decode_header_2.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => idle_inserter_source_ready.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_data_valid.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => dr_loopback.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => tdo.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_udr => resetrequest.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => clock_sense_reset_n.DATAB
reset_n => altera_avalon_st_idle_remover:idle_remover.reset_n
reset_n => altera_avalon_st_idle_inserter:idle_inserter.reset_n
source_data[0] <= altera_avalon_st_idle_remover:idle_remover.out_data[0]
source_data[1] <= altera_avalon_st_idle_remover:idle_remover.out_data[1]
source_data[2] <= altera_avalon_st_idle_remover:idle_remover.out_data[2]
source_data[3] <= altera_avalon_st_idle_remover:idle_remover.out_data[3]
source_data[4] <= altera_avalon_st_idle_remover:idle_remover.out_data[4]
source_data[5] <= altera_avalon_st_idle_remover:idle_remover.out_data[5]
source_data[6] <= altera_avalon_st_idle_remover:idle_remover.out_data[6]
source_data[7] <= altera_avalon_st_idle_remover:idle_remover.out_data[7]
source_valid <= altera_avalon_st_idle_remover:idle_remover.out_valid
sink_data[0] => altera_avalon_st_idle_inserter:idle_inserter.in_data[0]
sink_data[1] => altera_avalon_st_idle_inserter:idle_inserter.in_data[1]
sink_data[2] => altera_avalon_st_idle_inserter:idle_inserter.in_data[2]
sink_data[3] => altera_avalon_st_idle_inserter:idle_inserter.in_data[3]
sink_data[4] => altera_avalon_st_idle_inserter:idle_inserter.in_data[4]
sink_data[5] => altera_avalon_st_idle_inserter:idle_inserter.in_data[5]
sink_data[6] => altera_avalon_st_idle_inserter:idle_inserter.in_data[6]
sink_data[7] => altera_avalon_st_idle_inserter:idle_inserter.in_data[7]
sink_valid => dr_data_out.DATAB
sink_valid => altera_avalon_st_idle_inserter:idle_inserter.in_valid
sink_ready <= altera_avalon_st_idle_inserter:idle_inserter.in_ready
clock_to_sample => clock_to_sample.IN1
reset_to_sample => reset_to_sample.IN1
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_reset <= <GND>
mgmt_valid <= mgmt_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_channel[0] <= mgmt_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_data <= mgmt_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_valid.IN1
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN3
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN2
in_data[1] => Equal1.IN7
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN2
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN1
in_data[3] => Equal1.IN1
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN5
in_data[4] => Equal1.IN6
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN4
in_data[5] => Equal1.IN5
in_data[5] => out_data.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN3
in_data[7] => Equal1.IN4
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => out_data.DATAB
in_data[0] => Equal0.IN4
in_data[0] => Equal1.IN7
in_data[1] => out_data.DATAA
in_data[1] => out_data.DATAB
in_data[1] => Equal0.IN7
in_data[1] => Equal1.IN3
in_data[2] => out_data.DATAA
in_data[2] => out_data.DATAB
in_data[2] => Equal0.IN3
in_data[2] => Equal1.IN6
in_data[3] => out_data.DATAA
in_data[3] => out_data.DATAB
in_data[3] => Equal0.IN6
in_data[3] => Equal1.IN5
in_data[4] => out_data.DATAA
in_data[4] => out_data.DATAB
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => out_data.DATAB
in_data[6] => Equal0.IN5
in_data[6] => Equal1.IN4
in_data[7] => out_data.DATAA
in_data[7] => out_data.DATAB
in_data[7] => Equal0.IN0
in_data[7] => Equal1.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.IN1
out_valid <= <VCC>
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
out_clk => out_clk.IN2
out_reset => out_reset.IN1
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:output_stage.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[1] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[2] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[3] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[4] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[5] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[6] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[7] <= altera_avalon_st_pipeline_base:output_stage.out_data


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
sink_clk => sink_data_buffer[0].CLK
sink_clk => sink_data_buffer[1].CLK
sink_clk => sink_data_buffer[2].CLK
sink_clk => sink_data_buffer[3].CLK
sink_clk => sink_data_buffer[4].CLK
sink_clk => sink_data_buffer[5].CLK
sink_clk => sink_data_buffer[6].CLK
sink_clk => sink_data_buffer[7].CLK
sink_clk => sink_valid_buffer.CLK
sink_reset_n => sink_data_buffer[0].ACLR
sink_reset_n => sink_data_buffer[1].ACLR
sink_reset_n => sink_data_buffer[2].ACLR
sink_reset_n => sink_data_buffer[3].ACLR
sink_reset_n => sink_data_buffer[4].ACLR
sink_reset_n => sink_data_buffer[5].ACLR
sink_reset_n => sink_data_buffer[6].ACLR
sink_reset_n => sink_data_buffer[7].ACLR
sink_reset_n => sink_valid_buffer.ACLR
sink_valid => sink_valid_buffer.DATAIN
sink_valid => sink_data_buffer[7].ENA
sink_valid => sink_data_buffer[6].ENA
sink_valid => sink_data_buffer[5].ENA
sink_valid => sink_data_buffer[4].ENA
sink_valid => sink_data_buffer[3].ENA
sink_valid => sink_data_buffer[2].ENA
sink_valid => sink_data_buffer[1].ENA
sink_valid => sink_data_buffer[0].ENA
sink_data[0] => sink_data_buffer[0].DATAIN
sink_data[1] => sink_data_buffer[1].DATAIN
sink_data[2] => sink_data_buffer[2].DATAIN
sink_data[3] => sink_data_buffer[3].DATAIN
sink_data[4] => sink_data_buffer[4].DATAIN
sink_data[5] => sink_data_buffer[5].DATAIN
sink_data[6] => sink_data_buffer[6].DATAIN
sink_data[7] => sink_data_buffer[7].DATAIN
src_clk => src_clk.IN1
src_reset_n => src_reset_n.IN1
src_valid <= src_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
clk => clk.IN1
reset_n => reset_n.IN1
async_control_signal => async_control_signal.IN1
sense_pos_edge => sync_control_signal.OUTPUTSELECT
sync_control_signal <= sync_control_signal.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_timing_adt:timing_adt
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
clk => rd_ptr[5].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => wr_ptr[5].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => rd_ptr[3].ACLR
reset => rd_ptr[4].ACLR
reset => rd_ptr[5].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => wr_ptr[3].ACLR
reset => wr_ptr[4].ACLR
reset => wr_ptr[5].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p
clk => out_channel[0]~reg0.CLK
clk => out_channel[1]~reg0.CLK
clk => out_channel[2]~reg0.CLK
clk => out_channel[3]~reg0.CLK
clk => out_channel[4]~reg0.CLK
clk => out_channel[5]~reg0.CLK
clk => out_channel[6]~reg0.CLK
clk => out_channel[7]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => received_varchannel.CLK
clk => received_channel.CLK
clk => received_esc.CLK
reset_n => out_channel[0]~reg0.ACLR
reset_n => out_channel[1]~reg0.ACLR
reset_n => out_channel[2]~reg0.ACLR
reset_n => out_channel[3]~reg0.ACLR
reset_n => out_channel[4]~reg0.ACLR
reset_n => out_channel[5]~reg0.ACLR
reset_n => out_channel[6]~reg0.ACLR
reset_n => out_channel[7]~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => received_varchannel.ACLR
reset_n => received_channel.ACLR
reset_n => received_esc.ACLR
out_ready => always2.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= out_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= out_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= out_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= out_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= out_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[5] <= out_channel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[6] <= out_channel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[7] <= out_channel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.OUTPUTSELECT
in_valid => always2.IN1
in_data[0] => out_channel.DATAB
in_data[0] => out_channel.DATAB
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_channel.DATAB
in_data[1] => out_channel.DATAB
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_channel.DATAB
in_data[2] => out_channel.DATAB
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_channel.DATAB
in_data[3] => out_channel.DATAB
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_channel.DATAB
in_data[4] => out_channel.DATAB
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => data_out.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => data_out.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_channel.DATAB
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_data[7] => always0.IN1


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b
clk => stored_channel[0].CLK
clk => stored_channel[1].CLK
clk => stored_channel[2].CLK
clk => stored_channel[3].CLK
clk => stored_channel[4].CLK
clk => stored_channel[5].CLK
clk => stored_channel[6].CLK
clk => stored_channel[7].CLK
clk => stored_channel[8].CLK
clk => channel_needs_esc.CLK
clk => out_valid~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => sent_channel_char.CLK
clk => channel_escaped.CLK
clk => sent_channel.CLK
clk => sent_eop.CLK
clk => sent_sop.CLK
clk => sent_esc.CLK
reset_n => channel_needs_esc.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => sent_channel_char.ACLR
reset_n => channel_escaped.ACLR
reset_n => sent_channel.ACLR
reset_n => sent_eop.ACLR
reset_n => sent_sop.ACLR
reset_n => sent_esc.ACLR
reset_n => stored_channel[0].PRESET
reset_n => stored_channel[1].PRESET
reset_n => stored_channel[2].PRESET
reset_n => stored_channel[3].PRESET
reset_n => stored_channel[4].PRESET
reset_n => stored_channel[5].PRESET
reset_n => stored_channel[6].PRESET
reset_n => stored_channel[7].PRESET
reset_n => stored_channel[8].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_data.DATAA
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_data.DATAA
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_data.DATAA
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_data.DATAA
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_data.DATAA
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_channel[0] => Equal4.IN8
in_channel[0] => out_data.DATAB
in_channel[0] => Equal5.IN7
in_channel[0] => Equal6.IN5
in_channel[0] => Equal7.IN7
in_channel[0] => Equal8.IN5
in_channel[0] => stored_channel[0].DATAIN
in_channel[1] => Equal4.IN7
in_channel[1] => out_data.DATAB
in_channel[1] => Equal5.IN4
in_channel[1] => Equal6.IN4
in_channel[1] => Equal7.IN6
in_channel[1] => Equal8.IN7
in_channel[1] => stored_channel[1].DATAIN
in_channel[2] => Equal4.IN6
in_channel[2] => out_data.DATAB
in_channel[2] => Equal5.IN6
in_channel[2] => Equal6.IN7
in_channel[2] => Equal7.IN4
in_channel[2] => Equal8.IN4
in_channel[2] => stored_channel[2].DATAIN
in_channel[3] => Equal4.IN5
in_channel[3] => out_data.DATAB
in_channel[3] => Equal5.IN3
in_channel[3] => Equal6.IN3
in_channel[3] => Equal7.IN3
in_channel[3] => Equal8.IN3
in_channel[3] => stored_channel[3].DATAIN
in_channel[4] => Equal4.IN4
in_channel[4] => out_data.DATAB
in_channel[4] => Equal5.IN2
in_channel[4] => Equal6.IN2
in_channel[4] => Equal7.IN2
in_channel[4] => Equal8.IN2
in_channel[4] => stored_channel[4].DATAIN
in_channel[5] => Equal4.IN3
in_channel[5] => out_data.DATAA
in_channel[5] => Equal5.IN1
in_channel[5] => Equal6.IN1
in_channel[5] => Equal7.IN1
in_channel[5] => Equal8.IN1
in_channel[5] => out_data.DATAB
in_channel[5] => stored_channel[5].DATAIN
in_channel[6] => Equal4.IN2
in_channel[6] => out_data.DATAB
in_channel[6] => Equal5.IN0
in_channel[6] => Equal6.IN0
in_channel[6] => Equal7.IN0
in_channel[6] => Equal8.IN0
in_channel[6] => stored_channel[6].DATAIN
in_channel[7] => Equal4.IN1
in_channel[7] => out_data.DATAB
in_channel[7] => Equal5.IN5
in_channel[7] => Equal6.IN6
in_channel[7] => Equal7.IN5
in_channel[7] => Equal8.IN6
in_channel[7] => stored_channel[7].DATAIN
in_startofpacket => need_channel.IN1
in_startofpacket => always0.IN1
in_startofpacket => in_ready.IN1
in_endofpacket => always0.IN1
in_endofpacket => in_ready.IN1
out_ready => out_valid.OUTPUTSELECT
out_ready => in_ready.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto
clk => clk.IN1
reset_n => reset_n.IN1
in_ready <= packets_to_master:p2m.in_ready
in_valid => in_valid.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
out_ready => out_ready.IN1
out_valid <= packets_to_master:p2m.out_valid
out_data[0] <= packets_to_master:p2m.out_data
out_data[1] <= packets_to_master:p2m.out_data
out_data[2] <= packets_to_master:p2m.out_data
out_data[3] <= packets_to_master:p2m.out_data
out_data[4] <= packets_to_master:p2m.out_data
out_data[5] <= packets_to_master:p2m.out_data
out_data[6] <= packets_to_master:p2m.out_data
out_data[7] <= packets_to_master:p2m.out_data
out_startofpacket <= packets_to_master:p2m.out_startofpacket
out_endofpacket <= packets_to_master:p2m.out_endofpacket
address[0] <= packets_to_master:p2m.address
address[1] <= packets_to_master:p2m.address
address[2] <= packets_to_master:p2m.address
address[3] <= packets_to_master:p2m.address
address[4] <= packets_to_master:p2m.address
address[5] <= packets_to_master:p2m.address
address[6] <= packets_to_master:p2m.address
address[7] <= packets_to_master:p2m.address
address[8] <= packets_to_master:p2m.address
address[9] <= packets_to_master:p2m.address
address[10] <= packets_to_master:p2m.address
address[11] <= packets_to_master:p2m.address
address[12] <= packets_to_master:p2m.address
address[13] <= packets_to_master:p2m.address
address[14] <= packets_to_master:p2m.address
address[15] <= packets_to_master:p2m.address
address[16] <= packets_to_master:p2m.address
address[17] <= packets_to_master:p2m.address
address[18] <= packets_to_master:p2m.address
address[19] <= packets_to_master:p2m.address
address[20] <= packets_to_master:p2m.address
address[21] <= packets_to_master:p2m.address
address[22] <= packets_to_master:p2m.address
address[23] <= packets_to_master:p2m.address
address[24] <= packets_to_master:p2m.address
address[25] <= packets_to_master:p2m.address
address[26] <= packets_to_master:p2m.address
address[27] <= packets_to_master:p2m.address
address[28] <= packets_to_master:p2m.address
address[29] <= packets_to_master:p2m.address
address[30] <= packets_to_master:p2m.address
address[31] <= packets_to_master:p2m.address
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdata[16] => readdata[16].IN1
readdata[17] => readdata[17].IN1
readdata[18] => readdata[18].IN1
readdata[19] => readdata[19].IN1
readdata[20] => readdata[20].IN1
readdata[21] => readdata[21].IN1
readdata[22] => readdata[22].IN1
readdata[23] => readdata[23].IN1
readdata[24] => readdata[24].IN1
readdata[25] => readdata[25].IN1
readdata[26] => readdata[26].IN1
readdata[27] => readdata[27].IN1
readdata[28] => readdata[28].IN1
readdata[29] => readdata[29].IN1
readdata[30] => readdata[30].IN1
readdata[31] => readdata[31].IN1
read <= packets_to_master:p2m.read
write <= packets_to_master:p2m.write
byteenable[0] <= packets_to_master:p2m.byteenable
byteenable[1] <= packets_to_master:p2m.byteenable
byteenable[2] <= packets_to_master:p2m.byteenable
byteenable[3] <= packets_to_master:p2m.byteenable
writedata[0] <= packets_to_master:p2m.writedata
writedata[1] <= packets_to_master:p2m.writedata
writedata[2] <= packets_to_master:p2m.writedata
writedata[3] <= packets_to_master:p2m.writedata
writedata[4] <= packets_to_master:p2m.writedata
writedata[5] <= packets_to_master:p2m.writedata
writedata[6] <= packets_to_master:p2m.writedata
writedata[7] <= packets_to_master:p2m.writedata
writedata[8] <= packets_to_master:p2m.writedata
writedata[9] <= packets_to_master:p2m.writedata
writedata[10] <= packets_to_master:p2m.writedata
writedata[11] <= packets_to_master:p2m.writedata
writedata[12] <= packets_to_master:p2m.writedata
writedata[13] <= packets_to_master:p2m.writedata
writedata[14] <= packets_to_master:p2m.writedata
writedata[15] <= packets_to_master:p2m.writedata
writedata[16] <= packets_to_master:p2m.writedata
writedata[17] <= packets_to_master:p2m.writedata
writedata[18] <= packets_to_master:p2m.writedata
writedata[19] <= packets_to_master:p2m.writedata
writedata[20] <= packets_to_master:p2m.writedata
writedata[21] <= packets_to_master:p2m.writedata
writedata[22] <= packets_to_master:p2m.writedata
writedata[23] <= packets_to_master:p2m.writedata
writedata[24] <= packets_to_master:p2m.writedata
writedata[25] <= packets_to_master:p2m.writedata
writedata[26] <= packets_to_master:p2m.writedata
writedata[27] <= packets_to_master:p2m.writedata
writedata[28] <= packets_to_master:p2m.writedata
writedata[29] <= packets_to_master:p2m.writedata
writedata[30] <= packets_to_master:p2m.writedata
writedata[31] <= packets_to_master:p2m.writedata
waitrequest => waitrequest.IN1
readdatavalid => readdatavalid.IN1


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
clk => unshifted_byteenable[0].CLK
clk => unshifted_byteenable[1].CLK
clk => unshifted_byteenable[2].CLK
clk => unshifted_byteenable[3].CLK
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_buffer[8].CLK
clk => read_data_buffer[9].CLK
clk => read_data_buffer[10].CLK
clk => read_data_buffer[11].CLK
clk => read_data_buffer[12].CLK
clk => read_data_buffer[13].CLK
clk => read_data_buffer[14].CLK
clk => read_data_buffer[15].CLK
clk => read_data_buffer[16].CLK
clk => read_data_buffer[17].CLK
clk => read_data_buffer[18].CLK
clk => read_data_buffer[19].CLK
clk => read_data_buffer[20].CLK
clk => read_data_buffer[21].CLK
clk => read_data_buffer[22].CLK
clk => read_data_buffer[23].CLK
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => last_trans.CLK
clk => first_trans.CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => address[15]~reg0.CLK
clk => address[16]~reg0.CLK
clk => address[17]~reg0.CLK
clk => address[18]~reg0.CLK
clk => address[19]~reg0.CLK
clk => address[20]~reg0.CLK
clk => address[21]~reg0.CLK
clk => address[22]~reg0.CLK
clk => address[23]~reg0.CLK
clk => address[24]~reg0.CLK
clk => address[25]~reg0.CLK
clk => address[26]~reg0.CLK
clk => address[27]~reg0.CLK
clk => address[28]~reg0.CLK
clk => address[29]~reg0.CLK
clk => address[30]~reg0.CLK
clk => address[31]~reg0.CLK
clk => writedata[0]~reg0.CLK
clk => writedata[1]~reg0.CLK
clk => writedata[2]~reg0.CLK
clk => writedata[3]~reg0.CLK
clk => writedata[4]~reg0.CLK
clk => writedata[5]~reg0.CLK
clk => writedata[6]~reg0.CLK
clk => writedata[7]~reg0.CLK
clk => writedata[8]~reg0.CLK
clk => writedata[9]~reg0.CLK
clk => writedata[10]~reg0.CLK
clk => writedata[11]~reg0.CLK
clk => writedata[12]~reg0.CLK
clk => writedata[13]~reg0.CLK
clk => writedata[14]~reg0.CLK
clk => writedata[15]~reg0.CLK
clk => writedata[16]~reg0.CLK
clk => writedata[17]~reg0.CLK
clk => writedata[18]~reg0.CLK
clk => writedata[19]~reg0.CLK
clk => writedata[20]~reg0.CLK
clk => writedata[21]~reg0.CLK
clk => writedata[22]~reg0.CLK
clk => writedata[23]~reg0.CLK
clk => writedata[24]~reg0.CLK
clk => writedata[25]~reg0.CLK
clk => writedata[26]~reg0.CLK
clk => writedata[27]~reg0.CLK
clk => writedata[28]~reg0.CLK
clk => writedata[29]~reg0.CLK
clk => writedata[30]~reg0.CLK
clk => writedata[31]~reg0.CLK
clk => byteenable[0]~reg0.CLK
clk => byteenable[1]~reg0.CLK
clk => byteenable[2]~reg0.CLK
clk => byteenable[3]~reg0.CLK
clk => write~reg0.CLK
clk => read~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_valid~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => in_ready_0.CLK
clk => state~17.DATAIN
reset_n => unshifted_byteenable[0].ACLR
reset_n => unshifted_byteenable[1].ACLR
reset_n => unshifted_byteenable[2].ACLR
reset_n => unshifted_byteenable[3].ACLR
reset_n => read_data_buffer[0].ACLR
reset_n => read_data_buffer[1].ACLR
reset_n => read_data_buffer[2].ACLR
reset_n => read_data_buffer[3].ACLR
reset_n => read_data_buffer[4].ACLR
reset_n => read_data_buffer[5].ACLR
reset_n => read_data_buffer[6].ACLR
reset_n => read_data_buffer[7].ACLR
reset_n => read_data_buffer[8].ACLR
reset_n => read_data_buffer[9].ACLR
reset_n => read_data_buffer[10].ACLR
reset_n => read_data_buffer[11].ACLR
reset_n => read_data_buffer[12].ACLR
reset_n => read_data_buffer[13].ACLR
reset_n => read_data_buffer[14].ACLR
reset_n => read_data_buffer[15].ACLR
reset_n => read_data_buffer[16].ACLR
reset_n => read_data_buffer[17].ACLR
reset_n => read_data_buffer[18].ACLR
reset_n => read_data_buffer[19].ACLR
reset_n => read_data_buffer[20].ACLR
reset_n => read_data_buffer[21].ACLR
reset_n => read_data_buffer[22].ACLR
reset_n => read_data_buffer[23].ACLR
reset_n => current_byte[0].ACLR
reset_n => current_byte[1].ACLR
reset_n => last_trans.ACLR
reset_n => first_trans.ACLR
reset_n => command[0].ACLR
reset_n => command[1].ACLR
reset_n => command[2].ACLR
reset_n => command[3].ACLR
reset_n => command[4].ACLR
reset_n => command[5].ACLR
reset_n => command[6].ACLR
reset_n => command[7].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => counter[10].ACLR
reset_n => counter[11].ACLR
reset_n => counter[12].ACLR
reset_n => counter[13].ACLR
reset_n => counter[14].ACLR
reset_n => counter[15].ACLR
reset_n => address[0]~reg0.ACLR
reset_n => address[1]~reg0.ACLR
reset_n => address[2]~reg0.ACLR
reset_n => address[3]~reg0.ACLR
reset_n => address[4]~reg0.ACLR
reset_n => address[5]~reg0.ACLR
reset_n => address[6]~reg0.ACLR
reset_n => address[7]~reg0.ACLR
reset_n => address[8]~reg0.ACLR
reset_n => address[9]~reg0.ACLR
reset_n => address[10]~reg0.ACLR
reset_n => address[11]~reg0.ACLR
reset_n => address[12]~reg0.ACLR
reset_n => address[13]~reg0.ACLR
reset_n => address[14]~reg0.ACLR
reset_n => address[15]~reg0.ACLR
reset_n => address[16]~reg0.ACLR
reset_n => address[17]~reg0.ACLR
reset_n => address[18]~reg0.ACLR
reset_n => address[19]~reg0.ACLR
reset_n => address[20]~reg0.ACLR
reset_n => address[21]~reg0.ACLR
reset_n => address[22]~reg0.ACLR
reset_n => address[23]~reg0.ACLR
reset_n => address[24]~reg0.ACLR
reset_n => address[25]~reg0.ACLR
reset_n => address[26]~reg0.ACLR
reset_n => address[27]~reg0.ACLR
reset_n => address[28]~reg0.ACLR
reset_n => address[29]~reg0.ACLR
reset_n => address[30]~reg0.ACLR
reset_n => address[31]~reg0.ACLR
reset_n => writedata[0]~reg0.ACLR
reset_n => writedata[1]~reg0.ACLR
reset_n => writedata[2]~reg0.ACLR
reset_n => writedata[3]~reg0.ACLR
reset_n => writedata[4]~reg0.ACLR
reset_n => writedata[5]~reg0.ACLR
reset_n => writedata[6]~reg0.ACLR
reset_n => writedata[7]~reg0.ACLR
reset_n => writedata[8]~reg0.ACLR
reset_n => writedata[9]~reg0.ACLR
reset_n => writedata[10]~reg0.ACLR
reset_n => writedata[11]~reg0.ACLR
reset_n => writedata[12]~reg0.ACLR
reset_n => writedata[13]~reg0.ACLR
reset_n => writedata[14]~reg0.ACLR
reset_n => writedata[15]~reg0.ACLR
reset_n => writedata[16]~reg0.ACLR
reset_n => writedata[17]~reg0.ACLR
reset_n => writedata[18]~reg0.ACLR
reset_n => writedata[19]~reg0.ACLR
reset_n => writedata[20]~reg0.ACLR
reset_n => writedata[21]~reg0.ACLR
reset_n => writedata[22]~reg0.ACLR
reset_n => writedata[23]~reg0.ACLR
reset_n => writedata[24]~reg0.ACLR
reset_n => writedata[25]~reg0.ACLR
reset_n => writedata[26]~reg0.ACLR
reset_n => writedata[27]~reg0.ACLR
reset_n => writedata[28]~reg0.ACLR
reset_n => writedata[29]~reg0.ACLR
reset_n => writedata[30]~reg0.ACLR
reset_n => writedata[31]~reg0.ACLR
reset_n => byteenable[0]~reg0.ACLR
reset_n => byteenable[1]~reg0.ACLR
reset_n => byteenable[2]~reg0.ACLR
reset_n => byteenable[3]~reg0.ACLR
reset_n => write~reg0.ACLR
reset_n => read~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => in_ready_0.ACLR
reset_n => state~19.DATAIN
in_ready <= in_ready_0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => enable.IN1
in_data[0] => counter.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAA
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => Selector47.IN3
in_data[0] => Selector55.IN3
in_data[0] => Selector63.IN3
in_data[0] => command[0].DATAIN
in_data[1] => counter.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAA
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => Selector46.IN3
in_data[1] => Selector54.IN3
in_data[1] => Selector62.IN3
in_data[1] => command[1].DATAIN
in_data[2] => counter.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => Selector45.IN3
in_data[2] => Selector53.IN3
in_data[2] => Selector61.IN3
in_data[2] => Selector69.IN3
in_data[2] => command[2].DATAIN
in_data[3] => counter.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => Selector44.IN3
in_data[3] => Selector52.IN3
in_data[3] => Selector60.IN3
in_data[3] => Selector68.IN3
in_data[3] => command[3].DATAIN
in_data[4] => counter.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => Selector43.IN3
in_data[4] => Selector51.IN3
in_data[4] => Selector59.IN3
in_data[4] => Selector67.IN3
in_data[4] => command[4].DATAIN
in_data[5] => counter.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => Selector42.IN3
in_data[5] => Selector50.IN3
in_data[5] => Selector58.IN3
in_data[5] => Selector66.IN3
in_data[5] => command[5].DATAIN
in_data[6] => counter.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => Selector41.IN3
in_data[6] => Selector49.IN3
in_data[6] => Selector57.IN3
in_data[6] => Selector65.IN3
in_data[6] => command[6].DATAIN
in_data[7] => counter.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => Selector40.IN3
in_data[7] => Selector48.IN3
in_data[7] => Selector56.IN3
in_data[7] => Selector64.IN3
in_data[7] => command[7].DATAIN
in_startofpacket => always1.IN1
in_endofpacket => always1.IN1
in_endofpacket => last_trans.OUTPUTSELECT
out_ready => out_startofpacket.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => Selector0.IN6
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => Selector80.IN7
readdata[1] => Selector79.IN7
readdata[2] => Selector78.IN7
readdata[3] => Selector77.IN7
readdata[4] => Selector76.IN7
readdata[5] => Selector75.IN7
readdata[6] => Selector74.IN7
readdata[7] => Selector73.IN7
readdata[8] => read_data_buffer[0].DATAIN
readdata[9] => read_data_buffer[1].DATAIN
readdata[10] => read_data_buffer[2].DATAIN
readdata[11] => read_data_buffer[3].DATAIN
readdata[12] => read_data_buffer[4].DATAIN
readdata[13] => read_data_buffer[5].DATAIN
readdata[14] => read_data_buffer[6].DATAIN
readdata[15] => read_data_buffer[7].DATAIN
readdata[16] => read_data_buffer[8].DATAIN
readdata[17] => read_data_buffer[9].DATAIN
readdata[18] => read_data_buffer[10].DATAIN
readdata[19] => read_data_buffer[11].DATAIN
readdata[20] => read_data_buffer[12].DATAIN
readdata[21] => read_data_buffer[13].DATAIN
readdata[22] => read_data_buffer[14].DATAIN
readdata[23] => read_data_buffer[15].DATAIN
readdata[24] => read_data_buffer[16].DATAIN
readdata[25] => read_data_buffer[17].DATAIN
readdata[26] => read_data_buffer[18].DATAIN
readdata[27] => read_data_buffer[19].DATAIN
readdata[28] => read_data_buffer[20].DATAIN
readdata[29] => read_data_buffer[21].DATAIN
readdata[30] => read_data_buffer[22].DATAIN
readdata[31] => read_data_buffer[23].DATAIN
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[0] <= byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[1] <= byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[2] <= byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[3] <= byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest => Selector81.IN3
waitrequest => read.DATAA
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => in_ready_0.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => out_startofpacket.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_valid.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => read.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT


|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAA
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_channel[0] => LessThan0.IN16
in_channel[1] => LessThan0.IN15
in_channel[2] => LessThan0.IN14
in_channel[3] => LessThan0.IN13
in_channel[4] => LessThan0.IN12
in_channel[5] => LessThan0.IN11
in_channel[6] => LessThan0.IN10
in_channel[7] => LessThan0.IN9
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_p2b_adapter:p2b_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= <GND>
out_channel[1] <= <GND>
out_channel[2] <= <GND>
out_channel[3] <= <GND>
out_channel[4] <= <GND>
out_channel[5] <= <GND>
out_channel[6] <= <GND>
out_channel[7] <= <GND>
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_sdram_controller:sdram_controller
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_sdram_controller:sdram_controller|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0
altpll_0_c0_clk => altpll_0_c0_clk.IN39
clk_0_clk_clk => clk_0_clk_clk.IN21
altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset => altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset.IN21
bridge_0_reset_reset_bridge_in_reset_reset => bridge_0_reset_reset_bridge_in_reset_reset.IN6
jtag_master_clk_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
sdram_controller_reset_reset_bridge_in_reset_reset => sdram_controller_reset_reset_bridge_in_reset_reset.IN33
bridge_0_avalon_master_address[0] => bridge_0_avalon_master_address[0].IN1
bridge_0_avalon_master_address[1] => bridge_0_avalon_master_address[1].IN1
bridge_0_avalon_master_address[2] => bridge_0_avalon_master_address[2].IN1
bridge_0_avalon_master_address[3] => bridge_0_avalon_master_address[3].IN1
bridge_0_avalon_master_address[4] => bridge_0_avalon_master_address[4].IN1
bridge_0_avalon_master_address[5] => bridge_0_avalon_master_address[5].IN1
bridge_0_avalon_master_address[6] => bridge_0_avalon_master_address[6].IN1
bridge_0_avalon_master_address[7] => bridge_0_avalon_master_address[7].IN1
bridge_0_avalon_master_address[8] => bridge_0_avalon_master_address[8].IN1
bridge_0_avalon_master_address[9] => bridge_0_avalon_master_address[9].IN1
bridge_0_avalon_master_address[10] => bridge_0_avalon_master_address[10].IN1
bridge_0_avalon_master_address[11] => bridge_0_avalon_master_address[11].IN1
bridge_0_avalon_master_address[12] => bridge_0_avalon_master_address[12].IN1
bridge_0_avalon_master_address[13] => bridge_0_avalon_master_address[13].IN1
bridge_0_avalon_master_address[14] => bridge_0_avalon_master_address[14].IN1
bridge_0_avalon_master_address[15] => bridge_0_avalon_master_address[15].IN1
bridge_0_avalon_master_address[16] => bridge_0_avalon_master_address[16].IN1
bridge_0_avalon_master_address[17] => bridge_0_avalon_master_address[17].IN1
bridge_0_avalon_master_address[18] => bridge_0_avalon_master_address[18].IN1
bridge_0_avalon_master_address[19] => bridge_0_avalon_master_address[19].IN1
bridge_0_avalon_master_address[20] => bridge_0_avalon_master_address[20].IN1
bridge_0_avalon_master_address[21] => bridge_0_avalon_master_address[21].IN1
bridge_0_avalon_master_address[22] => bridge_0_avalon_master_address[22].IN1
bridge_0_avalon_master_address[23] => bridge_0_avalon_master_address[23].IN1
bridge_0_avalon_master_address[24] => bridge_0_avalon_master_address[24].IN1
bridge_0_avalon_master_address[25] => bridge_0_avalon_master_address[25].IN1
bridge_0_avalon_master_waitrequest <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_waitrequest
bridge_0_avalon_master_byteenable[0] => bridge_0_avalon_master_byteenable[0].IN1
bridge_0_avalon_master_byteenable[1] => bridge_0_avalon_master_byteenable[1].IN1
bridge_0_avalon_master_byteenable[2] => bridge_0_avalon_master_byteenable[2].IN1
bridge_0_avalon_master_byteenable[3] => bridge_0_avalon_master_byteenable[3].IN1
bridge_0_avalon_master_byteenable[4] => bridge_0_avalon_master_byteenable[4].IN1
bridge_0_avalon_master_byteenable[5] => bridge_0_avalon_master_byteenable[5].IN1
bridge_0_avalon_master_byteenable[6] => bridge_0_avalon_master_byteenable[6].IN1
bridge_0_avalon_master_byteenable[7] => bridge_0_avalon_master_byteenable[7].IN1
bridge_0_avalon_master_byteenable[8] => bridge_0_avalon_master_byteenable[8].IN1
bridge_0_avalon_master_byteenable[9] => bridge_0_avalon_master_byteenable[9].IN1
bridge_0_avalon_master_byteenable[10] => bridge_0_avalon_master_byteenable[10].IN1
bridge_0_avalon_master_byteenable[11] => bridge_0_avalon_master_byteenable[11].IN1
bridge_0_avalon_master_byteenable[12] => bridge_0_avalon_master_byteenable[12].IN1
bridge_0_avalon_master_byteenable[13] => bridge_0_avalon_master_byteenable[13].IN1
bridge_0_avalon_master_byteenable[14] => bridge_0_avalon_master_byteenable[14].IN1
bridge_0_avalon_master_byteenable[15] => bridge_0_avalon_master_byteenable[15].IN1
bridge_0_avalon_master_read => bridge_0_avalon_master_read.IN1
bridge_0_avalon_master_readdata[0] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[1] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[2] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[3] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[4] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[5] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[6] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[7] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[8] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[9] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[10] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[11] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[12] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[13] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[14] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[15] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[16] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[17] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[18] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[19] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[20] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[21] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[22] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[23] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[24] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[25] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[26] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[27] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[28] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[29] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[30] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[31] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[32] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[33] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[34] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[35] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[36] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[37] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[38] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[39] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[40] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[41] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[42] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[43] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[44] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[45] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[46] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[47] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[48] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[49] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[50] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[51] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[52] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[53] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[54] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[55] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[56] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[57] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[58] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[59] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[60] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[61] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[62] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[63] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[64] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[65] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[66] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[67] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[68] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[69] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[70] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[71] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[72] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[73] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[74] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[75] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[76] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[77] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[78] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[79] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[80] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[81] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[82] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[83] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[84] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[85] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[86] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[87] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[88] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[89] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[90] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[91] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[92] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[93] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[94] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[95] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[96] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[97] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[98] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[99] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[100] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[101] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[102] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[103] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[104] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[105] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[106] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[107] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[108] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[109] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[110] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[111] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[112] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[113] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[114] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[115] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[116] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[117] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[118] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[119] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[120] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[121] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[122] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[123] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[124] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[125] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[126] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_readdata[127] <= altera_merlin_master_translator:bridge_0_avalon_master_translator.av_readdata
bridge_0_avalon_master_write => bridge_0_avalon_master_write.IN1
bridge_0_avalon_master_writedata[0] => bridge_0_avalon_master_writedata[0].IN1
bridge_0_avalon_master_writedata[1] => bridge_0_avalon_master_writedata[1].IN1
bridge_0_avalon_master_writedata[2] => bridge_0_avalon_master_writedata[2].IN1
bridge_0_avalon_master_writedata[3] => bridge_0_avalon_master_writedata[3].IN1
bridge_0_avalon_master_writedata[4] => bridge_0_avalon_master_writedata[4].IN1
bridge_0_avalon_master_writedata[5] => bridge_0_avalon_master_writedata[5].IN1
bridge_0_avalon_master_writedata[6] => bridge_0_avalon_master_writedata[6].IN1
bridge_0_avalon_master_writedata[7] => bridge_0_avalon_master_writedata[7].IN1
bridge_0_avalon_master_writedata[8] => bridge_0_avalon_master_writedata[8].IN1
bridge_0_avalon_master_writedata[9] => bridge_0_avalon_master_writedata[9].IN1
bridge_0_avalon_master_writedata[10] => bridge_0_avalon_master_writedata[10].IN1
bridge_0_avalon_master_writedata[11] => bridge_0_avalon_master_writedata[11].IN1
bridge_0_avalon_master_writedata[12] => bridge_0_avalon_master_writedata[12].IN1
bridge_0_avalon_master_writedata[13] => bridge_0_avalon_master_writedata[13].IN1
bridge_0_avalon_master_writedata[14] => bridge_0_avalon_master_writedata[14].IN1
bridge_0_avalon_master_writedata[15] => bridge_0_avalon_master_writedata[15].IN1
bridge_0_avalon_master_writedata[16] => bridge_0_avalon_master_writedata[16].IN1
bridge_0_avalon_master_writedata[17] => bridge_0_avalon_master_writedata[17].IN1
bridge_0_avalon_master_writedata[18] => bridge_0_avalon_master_writedata[18].IN1
bridge_0_avalon_master_writedata[19] => bridge_0_avalon_master_writedata[19].IN1
bridge_0_avalon_master_writedata[20] => bridge_0_avalon_master_writedata[20].IN1
bridge_0_avalon_master_writedata[21] => bridge_0_avalon_master_writedata[21].IN1
bridge_0_avalon_master_writedata[22] => bridge_0_avalon_master_writedata[22].IN1
bridge_0_avalon_master_writedata[23] => bridge_0_avalon_master_writedata[23].IN1
bridge_0_avalon_master_writedata[24] => bridge_0_avalon_master_writedata[24].IN1
bridge_0_avalon_master_writedata[25] => bridge_0_avalon_master_writedata[25].IN1
bridge_0_avalon_master_writedata[26] => bridge_0_avalon_master_writedata[26].IN1
bridge_0_avalon_master_writedata[27] => bridge_0_avalon_master_writedata[27].IN1
bridge_0_avalon_master_writedata[28] => bridge_0_avalon_master_writedata[28].IN1
bridge_0_avalon_master_writedata[29] => bridge_0_avalon_master_writedata[29].IN1
bridge_0_avalon_master_writedata[30] => bridge_0_avalon_master_writedata[30].IN1
bridge_0_avalon_master_writedata[31] => bridge_0_avalon_master_writedata[31].IN1
bridge_0_avalon_master_writedata[32] => bridge_0_avalon_master_writedata[32].IN1
bridge_0_avalon_master_writedata[33] => bridge_0_avalon_master_writedata[33].IN1
bridge_0_avalon_master_writedata[34] => bridge_0_avalon_master_writedata[34].IN1
bridge_0_avalon_master_writedata[35] => bridge_0_avalon_master_writedata[35].IN1
bridge_0_avalon_master_writedata[36] => bridge_0_avalon_master_writedata[36].IN1
bridge_0_avalon_master_writedata[37] => bridge_0_avalon_master_writedata[37].IN1
bridge_0_avalon_master_writedata[38] => bridge_0_avalon_master_writedata[38].IN1
bridge_0_avalon_master_writedata[39] => bridge_0_avalon_master_writedata[39].IN1
bridge_0_avalon_master_writedata[40] => bridge_0_avalon_master_writedata[40].IN1
bridge_0_avalon_master_writedata[41] => bridge_0_avalon_master_writedata[41].IN1
bridge_0_avalon_master_writedata[42] => bridge_0_avalon_master_writedata[42].IN1
bridge_0_avalon_master_writedata[43] => bridge_0_avalon_master_writedata[43].IN1
bridge_0_avalon_master_writedata[44] => bridge_0_avalon_master_writedata[44].IN1
bridge_0_avalon_master_writedata[45] => bridge_0_avalon_master_writedata[45].IN1
bridge_0_avalon_master_writedata[46] => bridge_0_avalon_master_writedata[46].IN1
bridge_0_avalon_master_writedata[47] => bridge_0_avalon_master_writedata[47].IN1
bridge_0_avalon_master_writedata[48] => bridge_0_avalon_master_writedata[48].IN1
bridge_0_avalon_master_writedata[49] => bridge_0_avalon_master_writedata[49].IN1
bridge_0_avalon_master_writedata[50] => bridge_0_avalon_master_writedata[50].IN1
bridge_0_avalon_master_writedata[51] => bridge_0_avalon_master_writedata[51].IN1
bridge_0_avalon_master_writedata[52] => bridge_0_avalon_master_writedata[52].IN1
bridge_0_avalon_master_writedata[53] => bridge_0_avalon_master_writedata[53].IN1
bridge_0_avalon_master_writedata[54] => bridge_0_avalon_master_writedata[54].IN1
bridge_0_avalon_master_writedata[55] => bridge_0_avalon_master_writedata[55].IN1
bridge_0_avalon_master_writedata[56] => bridge_0_avalon_master_writedata[56].IN1
bridge_0_avalon_master_writedata[57] => bridge_0_avalon_master_writedata[57].IN1
bridge_0_avalon_master_writedata[58] => bridge_0_avalon_master_writedata[58].IN1
bridge_0_avalon_master_writedata[59] => bridge_0_avalon_master_writedata[59].IN1
bridge_0_avalon_master_writedata[60] => bridge_0_avalon_master_writedata[60].IN1
bridge_0_avalon_master_writedata[61] => bridge_0_avalon_master_writedata[61].IN1
bridge_0_avalon_master_writedata[62] => bridge_0_avalon_master_writedata[62].IN1
bridge_0_avalon_master_writedata[63] => bridge_0_avalon_master_writedata[63].IN1
bridge_0_avalon_master_writedata[64] => bridge_0_avalon_master_writedata[64].IN1
bridge_0_avalon_master_writedata[65] => bridge_0_avalon_master_writedata[65].IN1
bridge_0_avalon_master_writedata[66] => bridge_0_avalon_master_writedata[66].IN1
bridge_0_avalon_master_writedata[67] => bridge_0_avalon_master_writedata[67].IN1
bridge_0_avalon_master_writedata[68] => bridge_0_avalon_master_writedata[68].IN1
bridge_0_avalon_master_writedata[69] => bridge_0_avalon_master_writedata[69].IN1
bridge_0_avalon_master_writedata[70] => bridge_0_avalon_master_writedata[70].IN1
bridge_0_avalon_master_writedata[71] => bridge_0_avalon_master_writedata[71].IN1
bridge_0_avalon_master_writedata[72] => bridge_0_avalon_master_writedata[72].IN1
bridge_0_avalon_master_writedata[73] => bridge_0_avalon_master_writedata[73].IN1
bridge_0_avalon_master_writedata[74] => bridge_0_avalon_master_writedata[74].IN1
bridge_0_avalon_master_writedata[75] => bridge_0_avalon_master_writedata[75].IN1
bridge_0_avalon_master_writedata[76] => bridge_0_avalon_master_writedata[76].IN1
bridge_0_avalon_master_writedata[77] => bridge_0_avalon_master_writedata[77].IN1
bridge_0_avalon_master_writedata[78] => bridge_0_avalon_master_writedata[78].IN1
bridge_0_avalon_master_writedata[79] => bridge_0_avalon_master_writedata[79].IN1
bridge_0_avalon_master_writedata[80] => bridge_0_avalon_master_writedata[80].IN1
bridge_0_avalon_master_writedata[81] => bridge_0_avalon_master_writedata[81].IN1
bridge_0_avalon_master_writedata[82] => bridge_0_avalon_master_writedata[82].IN1
bridge_0_avalon_master_writedata[83] => bridge_0_avalon_master_writedata[83].IN1
bridge_0_avalon_master_writedata[84] => bridge_0_avalon_master_writedata[84].IN1
bridge_0_avalon_master_writedata[85] => bridge_0_avalon_master_writedata[85].IN1
bridge_0_avalon_master_writedata[86] => bridge_0_avalon_master_writedata[86].IN1
bridge_0_avalon_master_writedata[87] => bridge_0_avalon_master_writedata[87].IN1
bridge_0_avalon_master_writedata[88] => bridge_0_avalon_master_writedata[88].IN1
bridge_0_avalon_master_writedata[89] => bridge_0_avalon_master_writedata[89].IN1
bridge_0_avalon_master_writedata[90] => bridge_0_avalon_master_writedata[90].IN1
bridge_0_avalon_master_writedata[91] => bridge_0_avalon_master_writedata[91].IN1
bridge_0_avalon_master_writedata[92] => bridge_0_avalon_master_writedata[92].IN1
bridge_0_avalon_master_writedata[93] => bridge_0_avalon_master_writedata[93].IN1
bridge_0_avalon_master_writedata[94] => bridge_0_avalon_master_writedata[94].IN1
bridge_0_avalon_master_writedata[95] => bridge_0_avalon_master_writedata[95].IN1
bridge_0_avalon_master_writedata[96] => bridge_0_avalon_master_writedata[96].IN1
bridge_0_avalon_master_writedata[97] => bridge_0_avalon_master_writedata[97].IN1
bridge_0_avalon_master_writedata[98] => bridge_0_avalon_master_writedata[98].IN1
bridge_0_avalon_master_writedata[99] => bridge_0_avalon_master_writedata[99].IN1
bridge_0_avalon_master_writedata[100] => bridge_0_avalon_master_writedata[100].IN1
bridge_0_avalon_master_writedata[101] => bridge_0_avalon_master_writedata[101].IN1
bridge_0_avalon_master_writedata[102] => bridge_0_avalon_master_writedata[102].IN1
bridge_0_avalon_master_writedata[103] => bridge_0_avalon_master_writedata[103].IN1
bridge_0_avalon_master_writedata[104] => bridge_0_avalon_master_writedata[104].IN1
bridge_0_avalon_master_writedata[105] => bridge_0_avalon_master_writedata[105].IN1
bridge_0_avalon_master_writedata[106] => bridge_0_avalon_master_writedata[106].IN1
bridge_0_avalon_master_writedata[107] => bridge_0_avalon_master_writedata[107].IN1
bridge_0_avalon_master_writedata[108] => bridge_0_avalon_master_writedata[108].IN1
bridge_0_avalon_master_writedata[109] => bridge_0_avalon_master_writedata[109].IN1
bridge_0_avalon_master_writedata[110] => bridge_0_avalon_master_writedata[110].IN1
bridge_0_avalon_master_writedata[111] => bridge_0_avalon_master_writedata[111].IN1
bridge_0_avalon_master_writedata[112] => bridge_0_avalon_master_writedata[112].IN1
bridge_0_avalon_master_writedata[113] => bridge_0_avalon_master_writedata[113].IN1
bridge_0_avalon_master_writedata[114] => bridge_0_avalon_master_writedata[114].IN1
bridge_0_avalon_master_writedata[115] => bridge_0_avalon_master_writedata[115].IN1
bridge_0_avalon_master_writedata[116] => bridge_0_avalon_master_writedata[116].IN1
bridge_0_avalon_master_writedata[117] => bridge_0_avalon_master_writedata[117].IN1
bridge_0_avalon_master_writedata[118] => bridge_0_avalon_master_writedata[118].IN1
bridge_0_avalon_master_writedata[119] => bridge_0_avalon_master_writedata[119].IN1
bridge_0_avalon_master_writedata[120] => bridge_0_avalon_master_writedata[120].IN1
bridge_0_avalon_master_writedata[121] => bridge_0_avalon_master_writedata[121].IN1
bridge_0_avalon_master_writedata[122] => bridge_0_avalon_master_writedata[122].IN1
bridge_0_avalon_master_writedata[123] => bridge_0_avalon_master_writedata[123].IN1
bridge_0_avalon_master_writedata[124] => bridge_0_avalon_master_writedata[124].IN1
bridge_0_avalon_master_writedata[125] => bridge_0_avalon_master_writedata[125].IN1
bridge_0_avalon_master_writedata[126] => bridge_0_avalon_master_writedata[126].IN1
bridge_0_avalon_master_writedata[127] => bridge_0_avalon_master_writedata[127].IN1
jtag_master_master_address[0] => jtag_master_master_address[0].IN1
jtag_master_master_address[1] => jtag_master_master_address[1].IN1
jtag_master_master_address[2] => jtag_master_master_address[2].IN1
jtag_master_master_address[3] => jtag_master_master_address[3].IN1
jtag_master_master_address[4] => jtag_master_master_address[4].IN1
jtag_master_master_address[5] => jtag_master_master_address[5].IN1
jtag_master_master_address[6] => jtag_master_master_address[6].IN1
jtag_master_master_address[7] => jtag_master_master_address[7].IN1
jtag_master_master_address[8] => jtag_master_master_address[8].IN1
jtag_master_master_address[9] => jtag_master_master_address[9].IN1
jtag_master_master_address[10] => jtag_master_master_address[10].IN1
jtag_master_master_address[11] => jtag_master_master_address[11].IN1
jtag_master_master_address[12] => jtag_master_master_address[12].IN1
jtag_master_master_address[13] => jtag_master_master_address[13].IN1
jtag_master_master_address[14] => jtag_master_master_address[14].IN1
jtag_master_master_address[15] => jtag_master_master_address[15].IN1
jtag_master_master_address[16] => jtag_master_master_address[16].IN1
jtag_master_master_address[17] => jtag_master_master_address[17].IN1
jtag_master_master_address[18] => jtag_master_master_address[18].IN1
jtag_master_master_address[19] => jtag_master_master_address[19].IN1
jtag_master_master_address[20] => jtag_master_master_address[20].IN1
jtag_master_master_address[21] => jtag_master_master_address[21].IN1
jtag_master_master_address[22] => jtag_master_master_address[22].IN1
jtag_master_master_address[23] => jtag_master_master_address[23].IN1
jtag_master_master_address[24] => jtag_master_master_address[24].IN1
jtag_master_master_address[25] => jtag_master_master_address[25].IN1
jtag_master_master_address[26] => jtag_master_master_address[26].IN1
jtag_master_master_address[27] => jtag_master_master_address[27].IN1
jtag_master_master_address[28] => jtag_master_master_address[28].IN1
jtag_master_master_address[29] => jtag_master_master_address[29].IN1
jtag_master_master_address[30] => jtag_master_master_address[30].IN1
jtag_master_master_address[31] => jtag_master_master_address[31].IN1
jtag_master_master_waitrequest <= altera_merlin_master_translator:jtag_master_master_translator.av_waitrequest
jtag_master_master_byteenable[0] => jtag_master_master_byteenable[0].IN1
jtag_master_master_byteenable[1] => jtag_master_master_byteenable[1].IN1
jtag_master_master_byteenable[2] => jtag_master_master_byteenable[2].IN1
jtag_master_master_byteenable[3] => jtag_master_master_byteenable[3].IN1
jtag_master_master_read => jtag_master_master_read.IN1
jtag_master_master_readdata[0] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[1] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[2] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[3] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[4] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[5] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[6] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[7] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[8] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[9] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[10] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[11] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[12] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[13] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[14] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[15] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[16] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[17] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[18] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[19] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[20] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[21] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[22] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[23] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[24] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[25] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[26] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[27] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[28] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[29] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[30] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdata[31] <= altera_merlin_master_translator:jtag_master_master_translator.av_readdata
jtag_master_master_readdatavalid <= altera_merlin_master_translator:jtag_master_master_translator.av_readdatavalid
jtag_master_master_write => jtag_master_master_write.IN1
jtag_master_master_writedata[0] => jtag_master_master_writedata[0].IN1
jtag_master_master_writedata[1] => jtag_master_master_writedata[1].IN1
jtag_master_master_writedata[2] => jtag_master_master_writedata[2].IN1
jtag_master_master_writedata[3] => jtag_master_master_writedata[3].IN1
jtag_master_master_writedata[4] => jtag_master_master_writedata[4].IN1
jtag_master_master_writedata[5] => jtag_master_master_writedata[5].IN1
jtag_master_master_writedata[6] => jtag_master_master_writedata[6].IN1
jtag_master_master_writedata[7] => jtag_master_master_writedata[7].IN1
jtag_master_master_writedata[8] => jtag_master_master_writedata[8].IN1
jtag_master_master_writedata[9] => jtag_master_master_writedata[9].IN1
jtag_master_master_writedata[10] => jtag_master_master_writedata[10].IN1
jtag_master_master_writedata[11] => jtag_master_master_writedata[11].IN1
jtag_master_master_writedata[12] => jtag_master_master_writedata[12].IN1
jtag_master_master_writedata[13] => jtag_master_master_writedata[13].IN1
jtag_master_master_writedata[14] => jtag_master_master_writedata[14].IN1
jtag_master_master_writedata[15] => jtag_master_master_writedata[15].IN1
jtag_master_master_writedata[16] => jtag_master_master_writedata[16].IN1
jtag_master_master_writedata[17] => jtag_master_master_writedata[17].IN1
jtag_master_master_writedata[18] => jtag_master_master_writedata[18].IN1
jtag_master_master_writedata[19] => jtag_master_master_writedata[19].IN1
jtag_master_master_writedata[20] => jtag_master_master_writedata[20].IN1
jtag_master_master_writedata[21] => jtag_master_master_writedata[21].IN1
jtag_master_master_writedata[22] => jtag_master_master_writedata[22].IN1
jtag_master_master_writedata[23] => jtag_master_master_writedata[23].IN1
jtag_master_master_writedata[24] => jtag_master_master_writedata[24].IN1
jtag_master_master_writedata[25] => jtag_master_master_writedata[25].IN1
jtag_master_master_writedata[26] => jtag_master_master_writedata[26].IN1
jtag_master_master_writedata[27] => jtag_master_master_writedata[27].IN1
jtag_master_master_writedata[28] => jtag_master_master_writedata[28].IN1
jtag_master_master_writedata[29] => jtag_master_master_writedata[29].IN1
jtag_master_master_writedata[30] => jtag_master_master_writedata[30].IN1
jtag_master_master_writedata[31] => jtag_master_master_writedata[31].IN1
altpll_0_pll_slave_address[0] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_address
altpll_0_pll_slave_address[1] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_address
altpll_0_pll_slave_write <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_write
altpll_0_pll_slave_read <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_read
altpll_0_pll_slave_readdata[0] => altpll_0_pll_slave_readdata[0].IN1
altpll_0_pll_slave_readdata[1] => altpll_0_pll_slave_readdata[1].IN1
altpll_0_pll_slave_readdata[2] => altpll_0_pll_slave_readdata[2].IN1
altpll_0_pll_slave_readdata[3] => altpll_0_pll_slave_readdata[3].IN1
altpll_0_pll_slave_readdata[4] => altpll_0_pll_slave_readdata[4].IN1
altpll_0_pll_slave_readdata[5] => altpll_0_pll_slave_readdata[5].IN1
altpll_0_pll_slave_readdata[6] => altpll_0_pll_slave_readdata[6].IN1
altpll_0_pll_slave_readdata[7] => altpll_0_pll_slave_readdata[7].IN1
altpll_0_pll_slave_readdata[8] => altpll_0_pll_slave_readdata[8].IN1
altpll_0_pll_slave_readdata[9] => altpll_0_pll_slave_readdata[9].IN1
altpll_0_pll_slave_readdata[10] => altpll_0_pll_slave_readdata[10].IN1
altpll_0_pll_slave_readdata[11] => altpll_0_pll_slave_readdata[11].IN1
altpll_0_pll_slave_readdata[12] => altpll_0_pll_slave_readdata[12].IN1
altpll_0_pll_slave_readdata[13] => altpll_0_pll_slave_readdata[13].IN1
altpll_0_pll_slave_readdata[14] => altpll_0_pll_slave_readdata[14].IN1
altpll_0_pll_slave_readdata[15] => altpll_0_pll_slave_readdata[15].IN1
altpll_0_pll_slave_readdata[16] => altpll_0_pll_slave_readdata[16].IN1
altpll_0_pll_slave_readdata[17] => altpll_0_pll_slave_readdata[17].IN1
altpll_0_pll_slave_readdata[18] => altpll_0_pll_slave_readdata[18].IN1
altpll_0_pll_slave_readdata[19] => altpll_0_pll_slave_readdata[19].IN1
altpll_0_pll_slave_readdata[20] => altpll_0_pll_slave_readdata[20].IN1
altpll_0_pll_slave_readdata[21] => altpll_0_pll_slave_readdata[21].IN1
altpll_0_pll_slave_readdata[22] => altpll_0_pll_slave_readdata[22].IN1
altpll_0_pll_slave_readdata[23] => altpll_0_pll_slave_readdata[23].IN1
altpll_0_pll_slave_readdata[24] => altpll_0_pll_slave_readdata[24].IN1
altpll_0_pll_slave_readdata[25] => altpll_0_pll_slave_readdata[25].IN1
altpll_0_pll_slave_readdata[26] => altpll_0_pll_slave_readdata[26].IN1
altpll_0_pll_slave_readdata[27] => altpll_0_pll_slave_readdata[27].IN1
altpll_0_pll_slave_readdata[28] => altpll_0_pll_slave_readdata[28].IN1
altpll_0_pll_slave_readdata[29] => altpll_0_pll_slave_readdata[29].IN1
altpll_0_pll_slave_readdata[30] => altpll_0_pll_slave_readdata[30].IN1
altpll_0_pll_slave_readdata[31] => altpll_0_pll_slave_readdata[31].IN1
altpll_0_pll_slave_writedata[0] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[1] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[2] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[3] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[4] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[5] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[6] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[7] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[8] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[9] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[10] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[11] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[12] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[13] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[14] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[15] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[16] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[17] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[18] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[19] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[20] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[21] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[22] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[23] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[24] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[25] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[26] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[27] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[28] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[29] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[30] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
altpll_0_pll_slave_writedata[31] <= altera_merlin_slave_translator:altpll_0_pll_slave_translator.av_writedata
framecount_s1_address[0] <= altera_merlin_slave_translator:framecount_s1_translator.av_address
framecount_s1_address[1] <= altera_merlin_slave_translator:framecount_s1_translator.av_address
framecount_s1_write <= altera_merlin_slave_translator:framecount_s1_translator.av_write
framecount_s1_readdata[0] => framecount_s1_readdata[0].IN1
framecount_s1_readdata[1] => framecount_s1_readdata[1].IN1
framecount_s1_readdata[2] => framecount_s1_readdata[2].IN1
framecount_s1_readdata[3] => framecount_s1_readdata[3].IN1
framecount_s1_readdata[4] => framecount_s1_readdata[4].IN1
framecount_s1_readdata[5] => framecount_s1_readdata[5].IN1
framecount_s1_readdata[6] => framecount_s1_readdata[6].IN1
framecount_s1_readdata[7] => framecount_s1_readdata[7].IN1
framecount_s1_readdata[8] => framecount_s1_readdata[8].IN1
framecount_s1_readdata[9] => framecount_s1_readdata[9].IN1
framecount_s1_readdata[10] => framecount_s1_readdata[10].IN1
framecount_s1_readdata[11] => framecount_s1_readdata[11].IN1
framecount_s1_readdata[12] => framecount_s1_readdata[12].IN1
framecount_s1_readdata[13] => framecount_s1_readdata[13].IN1
framecount_s1_readdata[14] => framecount_s1_readdata[14].IN1
framecount_s1_readdata[15] => framecount_s1_readdata[15].IN1
framecount_s1_readdata[16] => framecount_s1_readdata[16].IN1
framecount_s1_readdata[17] => framecount_s1_readdata[17].IN1
framecount_s1_readdata[18] => framecount_s1_readdata[18].IN1
framecount_s1_readdata[19] => framecount_s1_readdata[19].IN1
framecount_s1_readdata[20] => framecount_s1_readdata[20].IN1
framecount_s1_readdata[21] => framecount_s1_readdata[21].IN1
framecount_s1_readdata[22] => framecount_s1_readdata[22].IN1
framecount_s1_readdata[23] => framecount_s1_readdata[23].IN1
framecount_s1_readdata[24] => framecount_s1_readdata[24].IN1
framecount_s1_readdata[25] => framecount_s1_readdata[25].IN1
framecount_s1_readdata[26] => framecount_s1_readdata[26].IN1
framecount_s1_readdata[27] => framecount_s1_readdata[27].IN1
framecount_s1_readdata[28] => framecount_s1_readdata[28].IN1
framecount_s1_readdata[29] => framecount_s1_readdata[29].IN1
framecount_s1_readdata[30] => framecount_s1_readdata[30].IN1
framecount_s1_readdata[31] => framecount_s1_readdata[31].IN1
framecount_s1_writedata[0] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[1] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[2] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[3] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[4] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[5] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[6] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[7] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[8] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[9] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[10] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[11] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[12] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[13] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[14] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[15] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[16] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[17] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[18] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[19] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[20] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[21] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[22] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[23] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[24] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[25] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[26] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[27] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[28] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[29] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[30] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_writedata[31] <= altera_merlin_slave_translator:framecount_s1_translator.av_writedata
framecount_s1_chipselect <= altera_merlin_slave_translator:framecount_s1_translator.av_chipselect
imagecount_s1_address[0] <= altera_merlin_slave_translator:imagecount_s1_translator.av_address
imagecount_s1_address[1] <= altera_merlin_slave_translator:imagecount_s1_translator.av_address
imagecount_s1_write <= altera_merlin_slave_translator:imagecount_s1_translator.av_write
imagecount_s1_readdata[0] => imagecount_s1_readdata[0].IN1
imagecount_s1_readdata[1] => imagecount_s1_readdata[1].IN1
imagecount_s1_readdata[2] => imagecount_s1_readdata[2].IN1
imagecount_s1_readdata[3] => imagecount_s1_readdata[3].IN1
imagecount_s1_readdata[4] => imagecount_s1_readdata[4].IN1
imagecount_s1_readdata[5] => imagecount_s1_readdata[5].IN1
imagecount_s1_readdata[6] => imagecount_s1_readdata[6].IN1
imagecount_s1_readdata[7] => imagecount_s1_readdata[7].IN1
imagecount_s1_readdata[8] => imagecount_s1_readdata[8].IN1
imagecount_s1_readdata[9] => imagecount_s1_readdata[9].IN1
imagecount_s1_readdata[10] => imagecount_s1_readdata[10].IN1
imagecount_s1_readdata[11] => imagecount_s1_readdata[11].IN1
imagecount_s1_readdata[12] => imagecount_s1_readdata[12].IN1
imagecount_s1_readdata[13] => imagecount_s1_readdata[13].IN1
imagecount_s1_readdata[14] => imagecount_s1_readdata[14].IN1
imagecount_s1_readdata[15] => imagecount_s1_readdata[15].IN1
imagecount_s1_readdata[16] => imagecount_s1_readdata[16].IN1
imagecount_s1_readdata[17] => imagecount_s1_readdata[17].IN1
imagecount_s1_readdata[18] => imagecount_s1_readdata[18].IN1
imagecount_s1_readdata[19] => imagecount_s1_readdata[19].IN1
imagecount_s1_readdata[20] => imagecount_s1_readdata[20].IN1
imagecount_s1_readdata[21] => imagecount_s1_readdata[21].IN1
imagecount_s1_readdata[22] => imagecount_s1_readdata[22].IN1
imagecount_s1_readdata[23] => imagecount_s1_readdata[23].IN1
imagecount_s1_readdata[24] => imagecount_s1_readdata[24].IN1
imagecount_s1_readdata[25] => imagecount_s1_readdata[25].IN1
imagecount_s1_readdata[26] => imagecount_s1_readdata[26].IN1
imagecount_s1_readdata[27] => imagecount_s1_readdata[27].IN1
imagecount_s1_readdata[28] => imagecount_s1_readdata[28].IN1
imagecount_s1_readdata[29] => imagecount_s1_readdata[29].IN1
imagecount_s1_readdata[30] => imagecount_s1_readdata[30].IN1
imagecount_s1_readdata[31] => imagecount_s1_readdata[31].IN1
imagecount_s1_writedata[0] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[1] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[2] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[3] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[4] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[5] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[6] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[7] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[8] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[9] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[10] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[11] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[12] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[13] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[14] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[15] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[16] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[17] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[18] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[19] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[20] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[21] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[22] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[23] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[24] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[25] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[26] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[27] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[28] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[29] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[30] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_writedata[31] <= altera_merlin_slave_translator:imagecount_s1_translator.av_writedata
imagecount_s1_chipselect <= altera_merlin_slave_translator:imagecount_s1_translator.av_chipselect
sdram_controller_s1_address[0] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[1] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[2] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[3] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[4] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[5] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[6] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[7] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[8] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[9] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[10] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[11] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[12] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[13] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[14] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[15] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[16] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[17] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[18] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[19] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[20] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[21] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[22] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[23] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_address[24] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_address
sdram_controller_s1_write <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_write
sdram_controller_s1_read <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_read
sdram_controller_s1_readdata[0] => sdram_controller_s1_readdata[0].IN1
sdram_controller_s1_readdata[1] => sdram_controller_s1_readdata[1].IN1
sdram_controller_s1_readdata[2] => sdram_controller_s1_readdata[2].IN1
sdram_controller_s1_readdata[3] => sdram_controller_s1_readdata[3].IN1
sdram_controller_s1_readdata[4] => sdram_controller_s1_readdata[4].IN1
sdram_controller_s1_readdata[5] => sdram_controller_s1_readdata[5].IN1
sdram_controller_s1_readdata[6] => sdram_controller_s1_readdata[6].IN1
sdram_controller_s1_readdata[7] => sdram_controller_s1_readdata[7].IN1
sdram_controller_s1_readdata[8] => sdram_controller_s1_readdata[8].IN1
sdram_controller_s1_readdata[9] => sdram_controller_s1_readdata[9].IN1
sdram_controller_s1_readdata[10] => sdram_controller_s1_readdata[10].IN1
sdram_controller_s1_readdata[11] => sdram_controller_s1_readdata[11].IN1
sdram_controller_s1_readdata[12] => sdram_controller_s1_readdata[12].IN1
sdram_controller_s1_readdata[13] => sdram_controller_s1_readdata[13].IN1
sdram_controller_s1_readdata[14] => sdram_controller_s1_readdata[14].IN1
sdram_controller_s1_readdata[15] => sdram_controller_s1_readdata[15].IN1
sdram_controller_s1_writedata[0] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[1] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[2] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[3] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[4] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[5] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[6] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[7] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[8] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[9] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[10] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[11] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[12] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[13] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[14] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_writedata[15] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_writedata
sdram_controller_s1_byteenable[0] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_byteenable
sdram_controller_s1_byteenable[1] <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_byteenable
sdram_controller_s1_readdatavalid => sdram_controller_s1_readdatavalid.IN1
sdram_controller_s1_waitrequest => sdram_controller_s1_waitrequest.IN1
sdram_controller_s1_chipselect <= altera_merlin_slave_translator:sdram_controller_s1_translator.av_chipselect


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= <GND>
uav_address[27] <= <GND>
uav_address[28] <= <GND>
uav_address[29] <= <GND>
uav_address[30] <= <GND>
uav_address[31] <= <GND>
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <GND>
uav_burstcount[3] <= <GND>
uav_burstcount[4] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[4] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[5] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[6] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[7] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[8] <= av_byteenable[8].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[9] <= av_byteenable[9].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[10] <= av_byteenable[10].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[11] <= av_byteenable[11].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[12] <= av_byteenable[12].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[13] <= av_byteenable[13].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[14] <= av_byteenable[14].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[15] <= av_byteenable[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[64] <= av_writedata[64].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[65] <= av_writedata[65].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[66] <= av_writedata[66].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[67] <= av_writedata[67].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[68] <= av_writedata[68].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[69] <= av_writedata[69].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[70] <= av_writedata[70].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[71] <= av_writedata[71].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[72] <= av_writedata[72].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[73] <= av_writedata[73].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[74] <= av_writedata[74].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[75] <= av_writedata[75].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[76] <= av_writedata[76].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[77] <= av_writedata[77].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[78] <= av_writedata[78].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[79] <= av_writedata[79].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[80] <= av_writedata[80].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[81] <= av_writedata[81].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[82] <= av_writedata[82].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[83] <= av_writedata[83].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[84] <= av_writedata[84].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[85] <= av_writedata[85].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[86] <= av_writedata[86].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[87] <= av_writedata[87].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[88] <= av_writedata[88].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[89] <= av_writedata[89].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[90] <= av_writedata[90].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[91] <= av_writedata[91].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[92] <= av_writedata[92].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[93] <= av_writedata[93].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[94] <= av_writedata[94].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[95] <= av_writedata[95].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[96] <= av_writedata[96].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[97] <= av_writedata[97].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[98] <= av_writedata[98].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[99] <= av_writedata[99].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[100] <= av_writedata[100].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[101] <= av_writedata[101].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[102] <= av_writedata[102].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[103] <= av_writedata[103].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[104] <= av_writedata[104].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[105] <= av_writedata[105].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[106] <= av_writedata[106].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[107] <= av_writedata[107].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[108] <= av_writedata[108].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[109] <= av_writedata[109].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[110] <= av_writedata[110].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[111] <= av_writedata[111].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[112] <= av_writedata[112].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[113] <= av_writedata[113].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[114] <= av_writedata[114].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[115] <= av_writedata[115].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[116] <= av_writedata[116].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[117] <= av_writedata[117].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[118] <= av_writedata[118].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[119] <= av_writedata[119].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[120] <= av_writedata[120].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[121] <= av_writedata[121].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[122] <= av_writedata[122].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[123] <= av_writedata[123].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[124] <= av_writedata[124].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[125] <= av_writedata[125].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[126] <= av_writedata[126].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[127] <= av_writedata[127].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdata[32] => av_readdata[32].DATAIN
uav_readdata[33] => av_readdata[33].DATAIN
uav_readdata[34] => av_readdata[34].DATAIN
uav_readdata[35] => av_readdata[35].DATAIN
uav_readdata[36] => av_readdata[36].DATAIN
uav_readdata[37] => av_readdata[37].DATAIN
uav_readdata[38] => av_readdata[38].DATAIN
uav_readdata[39] => av_readdata[39].DATAIN
uav_readdata[40] => av_readdata[40].DATAIN
uav_readdata[41] => av_readdata[41].DATAIN
uav_readdata[42] => av_readdata[42].DATAIN
uav_readdata[43] => av_readdata[43].DATAIN
uav_readdata[44] => av_readdata[44].DATAIN
uav_readdata[45] => av_readdata[45].DATAIN
uav_readdata[46] => av_readdata[46].DATAIN
uav_readdata[47] => av_readdata[47].DATAIN
uav_readdata[48] => av_readdata[48].DATAIN
uav_readdata[49] => av_readdata[49].DATAIN
uav_readdata[50] => av_readdata[50].DATAIN
uav_readdata[51] => av_readdata[51].DATAIN
uav_readdata[52] => av_readdata[52].DATAIN
uav_readdata[53] => av_readdata[53].DATAIN
uav_readdata[54] => av_readdata[54].DATAIN
uav_readdata[55] => av_readdata[55].DATAIN
uav_readdata[56] => av_readdata[56].DATAIN
uav_readdata[57] => av_readdata[57].DATAIN
uav_readdata[58] => av_readdata[58].DATAIN
uav_readdata[59] => av_readdata[59].DATAIN
uav_readdata[60] => av_readdata[60].DATAIN
uav_readdata[61] => av_readdata[61].DATAIN
uav_readdata[62] => av_readdata[62].DATAIN
uav_readdata[63] => av_readdata[63].DATAIN
uav_readdata[64] => av_readdata[64].DATAIN
uav_readdata[65] => av_readdata[65].DATAIN
uav_readdata[66] => av_readdata[66].DATAIN
uav_readdata[67] => av_readdata[67].DATAIN
uav_readdata[68] => av_readdata[68].DATAIN
uav_readdata[69] => av_readdata[69].DATAIN
uav_readdata[70] => av_readdata[70].DATAIN
uav_readdata[71] => av_readdata[71].DATAIN
uav_readdata[72] => av_readdata[72].DATAIN
uav_readdata[73] => av_readdata[73].DATAIN
uav_readdata[74] => av_readdata[74].DATAIN
uav_readdata[75] => av_readdata[75].DATAIN
uav_readdata[76] => av_readdata[76].DATAIN
uav_readdata[77] => av_readdata[77].DATAIN
uav_readdata[78] => av_readdata[78].DATAIN
uav_readdata[79] => av_readdata[79].DATAIN
uav_readdata[80] => av_readdata[80].DATAIN
uav_readdata[81] => av_readdata[81].DATAIN
uav_readdata[82] => av_readdata[82].DATAIN
uav_readdata[83] => av_readdata[83].DATAIN
uav_readdata[84] => av_readdata[84].DATAIN
uav_readdata[85] => av_readdata[85].DATAIN
uav_readdata[86] => av_readdata[86].DATAIN
uav_readdata[87] => av_readdata[87].DATAIN
uav_readdata[88] => av_readdata[88].DATAIN
uav_readdata[89] => av_readdata[89].DATAIN
uav_readdata[90] => av_readdata[90].DATAIN
uav_readdata[91] => av_readdata[91].DATAIN
uav_readdata[92] => av_readdata[92].DATAIN
uav_readdata[93] => av_readdata[93].DATAIN
uav_readdata[94] => av_readdata[94].DATAIN
uav_readdata[95] => av_readdata[95].DATAIN
uav_readdata[96] => av_readdata[96].DATAIN
uav_readdata[97] => av_readdata[97].DATAIN
uav_readdata[98] => av_readdata[98].DATAIN
uav_readdata[99] => av_readdata[99].DATAIN
uav_readdata[100] => av_readdata[100].DATAIN
uav_readdata[101] => av_readdata[101].DATAIN
uav_readdata[102] => av_readdata[102].DATAIN
uav_readdata[103] => av_readdata[103].DATAIN
uav_readdata[104] => av_readdata[104].DATAIN
uav_readdata[105] => av_readdata[105].DATAIN
uav_readdata[106] => av_readdata[106].DATAIN
uav_readdata[107] => av_readdata[107].DATAIN
uav_readdata[108] => av_readdata[108].DATAIN
uav_readdata[109] => av_readdata[109].DATAIN
uav_readdata[110] => av_readdata[110].DATAIN
uav_readdata[111] => av_readdata[111].DATAIN
uav_readdata[112] => av_readdata[112].DATAIN
uav_readdata[113] => av_readdata[113].DATAIN
uav_readdata[114] => av_readdata[114].DATAIN
uav_readdata[115] => av_readdata[115].DATAIN
uav_readdata[116] => av_readdata[116].DATAIN
uav_readdata[117] => av_readdata[117].DATAIN
uav_readdata[118] => av_readdata[118].DATAIN
uav_readdata[119] => av_readdata[119].DATAIN
uav_readdata[120] => av_readdata[120].DATAIN
uav_readdata[121] => av_readdata[121].DATAIN
uav_readdata[122] => av_readdata[122].DATAIN
uav_readdata[123] => av_readdata[123].DATAIN
uav_readdata[124] => av_readdata[124].DATAIN
uav_readdata[125] => av_readdata[125].DATAIN
uav_readdata[126] => av_readdata[126].DATAIN
uav_readdata[127] => av_readdata[127].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_byteenable[4] => uav_byteenable[4].DATAIN
av_byteenable[5] => uav_byteenable[5].DATAIN
av_byteenable[6] => uav_byteenable[6].DATAIN
av_byteenable[7] => uav_byteenable[7].DATAIN
av_byteenable[8] => uav_byteenable[8].DATAIN
av_byteenable[9] => uav_byteenable[9].DATAIN
av_byteenable[10] => uav_byteenable[10].DATAIN
av_byteenable[11] => uav_byteenable[11].DATAIN
av_byteenable[12] => uav_byteenable[12].DATAIN
av_byteenable[13] => uav_byteenable[13].DATAIN
av_byteenable[14] => uav_byteenable[14].DATAIN
av_byteenable[15] => uav_byteenable[15].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_writedata[32] => uav_writedata[32].DATAIN
av_writedata[33] => uav_writedata[33].DATAIN
av_writedata[34] => uav_writedata[34].DATAIN
av_writedata[35] => uav_writedata[35].DATAIN
av_writedata[36] => uav_writedata[36].DATAIN
av_writedata[37] => uav_writedata[37].DATAIN
av_writedata[38] => uav_writedata[38].DATAIN
av_writedata[39] => uav_writedata[39].DATAIN
av_writedata[40] => uav_writedata[40].DATAIN
av_writedata[41] => uav_writedata[41].DATAIN
av_writedata[42] => uav_writedata[42].DATAIN
av_writedata[43] => uav_writedata[43].DATAIN
av_writedata[44] => uav_writedata[44].DATAIN
av_writedata[45] => uav_writedata[45].DATAIN
av_writedata[46] => uav_writedata[46].DATAIN
av_writedata[47] => uav_writedata[47].DATAIN
av_writedata[48] => uav_writedata[48].DATAIN
av_writedata[49] => uav_writedata[49].DATAIN
av_writedata[50] => uav_writedata[50].DATAIN
av_writedata[51] => uav_writedata[51].DATAIN
av_writedata[52] => uav_writedata[52].DATAIN
av_writedata[53] => uav_writedata[53].DATAIN
av_writedata[54] => uav_writedata[54].DATAIN
av_writedata[55] => uav_writedata[55].DATAIN
av_writedata[56] => uav_writedata[56].DATAIN
av_writedata[57] => uav_writedata[57].DATAIN
av_writedata[58] => uav_writedata[58].DATAIN
av_writedata[59] => uav_writedata[59].DATAIN
av_writedata[60] => uav_writedata[60].DATAIN
av_writedata[61] => uav_writedata[61].DATAIN
av_writedata[62] => uav_writedata[62].DATAIN
av_writedata[63] => uav_writedata[63].DATAIN
av_writedata[64] => uav_writedata[64].DATAIN
av_writedata[65] => uav_writedata[65].DATAIN
av_writedata[66] => uav_writedata[66].DATAIN
av_writedata[67] => uav_writedata[67].DATAIN
av_writedata[68] => uav_writedata[68].DATAIN
av_writedata[69] => uav_writedata[69].DATAIN
av_writedata[70] => uav_writedata[70].DATAIN
av_writedata[71] => uav_writedata[71].DATAIN
av_writedata[72] => uav_writedata[72].DATAIN
av_writedata[73] => uav_writedata[73].DATAIN
av_writedata[74] => uav_writedata[74].DATAIN
av_writedata[75] => uav_writedata[75].DATAIN
av_writedata[76] => uav_writedata[76].DATAIN
av_writedata[77] => uav_writedata[77].DATAIN
av_writedata[78] => uav_writedata[78].DATAIN
av_writedata[79] => uav_writedata[79].DATAIN
av_writedata[80] => uav_writedata[80].DATAIN
av_writedata[81] => uav_writedata[81].DATAIN
av_writedata[82] => uav_writedata[82].DATAIN
av_writedata[83] => uav_writedata[83].DATAIN
av_writedata[84] => uav_writedata[84].DATAIN
av_writedata[85] => uav_writedata[85].DATAIN
av_writedata[86] => uav_writedata[86].DATAIN
av_writedata[87] => uav_writedata[87].DATAIN
av_writedata[88] => uav_writedata[88].DATAIN
av_writedata[89] => uav_writedata[89].DATAIN
av_writedata[90] => uav_writedata[90].DATAIN
av_writedata[91] => uav_writedata[91].DATAIN
av_writedata[92] => uav_writedata[92].DATAIN
av_writedata[93] => uav_writedata[93].DATAIN
av_writedata[94] => uav_writedata[94].DATAIN
av_writedata[95] => uav_writedata[95].DATAIN
av_writedata[96] => uav_writedata[96].DATAIN
av_writedata[97] => uav_writedata[97].DATAIN
av_writedata[98] => uav_writedata[98].DATAIN
av_writedata[99] => uav_writedata[99].DATAIN
av_writedata[100] => uav_writedata[100].DATAIN
av_writedata[101] => uav_writedata[101].DATAIN
av_writedata[102] => uav_writedata[102].DATAIN
av_writedata[103] => uav_writedata[103].DATAIN
av_writedata[104] => uav_writedata[104].DATAIN
av_writedata[105] => uav_writedata[105].DATAIN
av_writedata[106] => uav_writedata[106].DATAIN
av_writedata[107] => uav_writedata[107].DATAIN
av_writedata[108] => uav_writedata[108].DATAIN
av_writedata[109] => uav_writedata[109].DATAIN
av_writedata[110] => uav_writedata[110].DATAIN
av_writedata[111] => uav_writedata[111].DATAIN
av_writedata[112] => uav_writedata[112].DATAIN
av_writedata[113] => uav_writedata[113].DATAIN
av_writedata[114] => uav_writedata[114].DATAIN
av_writedata[115] => uav_writedata[115].DATAIN
av_writedata[116] => uav_writedata[116].DATAIN
av_writedata[117] => uav_writedata[117].DATAIN
av_writedata[118] => uav_writedata[118].DATAIN
av_writedata[119] => uav_writedata[119].DATAIN
av_writedata[120] => uav_writedata[120].DATAIN
av_writedata[121] => uav_writedata[121].DATAIN
av_writedata[122] => uav_writedata[122].DATAIN
av_writedata[123] => uav_writedata[123].DATAIN
av_writedata[124] => uav_writedata[124].DATAIN
av_writedata[125] => uav_writedata[125].DATAIN
av_writedata[126] => uav_writedata[126].DATAIN
av_writedata[127] => uav_writedata[127].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= uav_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= uav_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= uav_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= uav_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= uav_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= uav_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= uav_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= uav_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= uav_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= uav_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= uav_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= uav_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= uav_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= uav_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= uav_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= uav_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= uav_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= uav_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= uav_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= uav_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= uav_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= uav_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= uav_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= uav_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= uav_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= uav_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= uav_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= uav_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= uav_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= uav_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= uav_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= uav_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[64] <= uav_readdata[64].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[65] <= uav_readdata[65].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[66] <= uav_readdata[66].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[67] <= uav_readdata[67].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[68] <= uav_readdata[68].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[69] <= uav_readdata[69].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[70] <= uav_readdata[70].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[71] <= uav_readdata[71].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[72] <= uav_readdata[72].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[73] <= uav_readdata[73].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[74] <= uav_readdata[74].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[75] <= uav_readdata[75].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[76] <= uav_readdata[76].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[77] <= uav_readdata[77].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[78] <= uav_readdata[78].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[79] <= uav_readdata[79].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[80] <= uav_readdata[80].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[81] <= uav_readdata[81].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[82] <= uav_readdata[82].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[83] <= uav_readdata[83].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[84] <= uav_readdata[84].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[85] <= uav_readdata[85].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[86] <= uav_readdata[86].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[87] <= uav_readdata[87].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[88] <= uav_readdata[88].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[89] <= uav_readdata[89].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[90] <= uav_readdata[90].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[91] <= uav_readdata[91].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[92] <= uav_readdata[92].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[93] <= uav_readdata[93].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[94] <= uav_readdata[94].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[95] <= uav_readdata[95].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[96] <= uav_readdata[96].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[97] <= uav_readdata[97].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[98] <= uav_readdata[98].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[99] <= uav_readdata[99].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[100] <= uav_readdata[100].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[101] <= uav_readdata[101].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[102] <= uav_readdata[102].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[103] <= uav_readdata[103].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[104] <= uav_readdata[104].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[105] <= uav_readdata[105].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[106] <= uav_readdata[106].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[107] <= uav_readdata[107].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[108] <= uav_readdata[108].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[109] <= uav_readdata[109].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[110] <= uav_readdata[110].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[111] <= uav_readdata[111].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[112] <= uav_readdata[112].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[113] <= uav_readdata[113].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[114] <= uav_readdata[114].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[115] <= uav_readdata[115].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[116] <= uav_readdata[116].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[117] <= uav_readdata[117].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[118] <= uav_readdata[118].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[119] <= uav_readdata[119].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[120] <= uav_readdata[120].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[121] <= uav_readdata[121].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[122] <= uav_readdata[122].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[123] <= uav_readdata[123].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[124] <= uav_readdata[124].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[125] <= uav_readdata[125].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[126] <= uav_readdata[126].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[127] <= uav_readdata[127].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_address[23] => av_address[22].DATAIN
uav_address[24] => av_address[23].DATAIN
uav_address[25] => av_address[24].DATAIN
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:framecount_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:imagecount_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_0_avalon_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => ~NO_FANOUT~
av_address[3] => ~NO_FANOUT~
av_address[4] => cp_data[148].DATAIN
av_address[5] => cp_data[149].DATAIN
av_address[6] => cp_data[150].DATAIN
av_address[7] => cp_data[151].DATAIN
av_address[8] => cp_data[152].DATAIN
av_address[9] => cp_data[153].DATAIN
av_address[10] => cp_data[154].DATAIN
av_address[11] => cp_data[155].DATAIN
av_address[12] => cp_data[156].DATAIN
av_address[13] => cp_data[157].DATAIN
av_address[14] => cp_data[158].DATAIN
av_address[15] => cp_data[159].DATAIN
av_address[16] => cp_data[160].DATAIN
av_address[17] => cp_data[161].DATAIN
av_address[18] => cp_data[162].DATAIN
av_address[19] => cp_data[163].DATAIN
av_address[20] => cp_data[164].DATAIN
av_address[21] => cp_data[165].DATAIN
av_address[22] => cp_data[166].DATAIN
av_address[23] => cp_data[167].DATAIN
av_address[24] => cp_data[168].DATAIN
av_address[25] => cp_data[169].DATAIN
av_address[26] => cp_data[170].DATAIN
av_address[27] => cp_data[171].DATAIN
av_address[28] => cp_data[172].DATAIN
av_address[29] => cp_data[173].DATAIN
av_address[30] => cp_data[174].DATAIN
av_address[31] => cp_data[175].DATAIN
av_write => always2.IN0
av_write => cp_data[178].DATAIN
av_write => cp_data[177].DATAIN
av_read => always2.IN1
av_read => cp_data[179].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_writedata[32] => cp_data[32].DATAIN
av_writedata[33] => cp_data[33].DATAIN
av_writedata[34] => cp_data[34].DATAIN
av_writedata[35] => cp_data[35].DATAIN
av_writedata[36] => cp_data[36].DATAIN
av_writedata[37] => cp_data[37].DATAIN
av_writedata[38] => cp_data[38].DATAIN
av_writedata[39] => cp_data[39].DATAIN
av_writedata[40] => cp_data[40].DATAIN
av_writedata[41] => cp_data[41].DATAIN
av_writedata[42] => cp_data[42].DATAIN
av_writedata[43] => cp_data[43].DATAIN
av_writedata[44] => cp_data[44].DATAIN
av_writedata[45] => cp_data[45].DATAIN
av_writedata[46] => cp_data[46].DATAIN
av_writedata[47] => cp_data[47].DATAIN
av_writedata[48] => cp_data[48].DATAIN
av_writedata[49] => cp_data[49].DATAIN
av_writedata[50] => cp_data[50].DATAIN
av_writedata[51] => cp_data[51].DATAIN
av_writedata[52] => cp_data[52].DATAIN
av_writedata[53] => cp_data[53].DATAIN
av_writedata[54] => cp_data[54].DATAIN
av_writedata[55] => cp_data[55].DATAIN
av_writedata[56] => cp_data[56].DATAIN
av_writedata[57] => cp_data[57].DATAIN
av_writedata[58] => cp_data[58].DATAIN
av_writedata[59] => cp_data[59].DATAIN
av_writedata[60] => cp_data[60].DATAIN
av_writedata[61] => cp_data[61].DATAIN
av_writedata[62] => cp_data[62].DATAIN
av_writedata[63] => cp_data[63].DATAIN
av_writedata[64] => cp_data[64].DATAIN
av_writedata[65] => cp_data[65].DATAIN
av_writedata[66] => cp_data[66].DATAIN
av_writedata[67] => cp_data[67].DATAIN
av_writedata[68] => cp_data[68].DATAIN
av_writedata[69] => cp_data[69].DATAIN
av_writedata[70] => cp_data[70].DATAIN
av_writedata[71] => cp_data[71].DATAIN
av_writedata[72] => cp_data[72].DATAIN
av_writedata[73] => cp_data[73].DATAIN
av_writedata[74] => cp_data[74].DATAIN
av_writedata[75] => cp_data[75].DATAIN
av_writedata[76] => cp_data[76].DATAIN
av_writedata[77] => cp_data[77].DATAIN
av_writedata[78] => cp_data[78].DATAIN
av_writedata[79] => cp_data[79].DATAIN
av_writedata[80] => cp_data[80].DATAIN
av_writedata[81] => cp_data[81].DATAIN
av_writedata[82] => cp_data[82].DATAIN
av_writedata[83] => cp_data[83].DATAIN
av_writedata[84] => cp_data[84].DATAIN
av_writedata[85] => cp_data[85].DATAIN
av_writedata[86] => cp_data[86].DATAIN
av_writedata[87] => cp_data[87].DATAIN
av_writedata[88] => cp_data[88].DATAIN
av_writedata[89] => cp_data[89].DATAIN
av_writedata[90] => cp_data[90].DATAIN
av_writedata[91] => cp_data[91].DATAIN
av_writedata[92] => cp_data[92].DATAIN
av_writedata[93] => cp_data[93].DATAIN
av_writedata[94] => cp_data[94].DATAIN
av_writedata[95] => cp_data[95].DATAIN
av_writedata[96] => cp_data[96].DATAIN
av_writedata[97] => cp_data[97].DATAIN
av_writedata[98] => cp_data[98].DATAIN
av_writedata[99] => cp_data[99].DATAIN
av_writedata[100] => cp_data[100].DATAIN
av_writedata[101] => cp_data[101].DATAIN
av_writedata[102] => cp_data[102].DATAIN
av_writedata[103] => cp_data[103].DATAIN
av_writedata[104] => cp_data[104].DATAIN
av_writedata[105] => cp_data[105].DATAIN
av_writedata[106] => cp_data[106].DATAIN
av_writedata[107] => cp_data[107].DATAIN
av_writedata[108] => cp_data[108].DATAIN
av_writedata[109] => cp_data[109].DATAIN
av_writedata[110] => cp_data[110].DATAIN
av_writedata[111] => cp_data[111].DATAIN
av_writedata[112] => cp_data[112].DATAIN
av_writedata[113] => cp_data[113].DATAIN
av_writedata[114] => cp_data[114].DATAIN
av_writedata[115] => cp_data[115].DATAIN
av_writedata[116] => cp_data[116].DATAIN
av_writedata[117] => cp_data[117].DATAIN
av_writedata[118] => cp_data[118].DATAIN
av_writedata[119] => cp_data[119].DATAIN
av_writedata[120] => cp_data[120].DATAIN
av_writedata[121] => cp_data[121].DATAIN
av_writedata[122] => cp_data[122].DATAIN
av_writedata[123] => cp_data[123].DATAIN
av_writedata[124] => cp_data[124].DATAIN
av_writedata[125] => cp_data[125].DATAIN
av_writedata[126] => cp_data[126].DATAIN
av_writedata[127] => cp_data[127].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[32] <= rp_data[32].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[33] <= rp_data[33].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[34] <= rp_data[34].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[35] <= rp_data[35].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[36] <= rp_data[36].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[37] <= rp_data[37].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[38] <= rp_data[38].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[39] <= rp_data[39].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[40] <= rp_data[40].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[41] <= rp_data[41].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[42] <= rp_data[42].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[43] <= rp_data[43].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[44] <= rp_data[44].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[45] <= rp_data[45].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[46] <= rp_data[46].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[47] <= rp_data[47].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[48] <= rp_data[48].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[49] <= rp_data[49].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[50] <= rp_data[50].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[51] <= rp_data[51].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[52] <= rp_data[52].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[53] <= rp_data[53].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[54] <= rp_data[54].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[55] <= rp_data[55].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[56] <= rp_data[56].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[57] <= rp_data[57].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[58] <= rp_data[58].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[59] <= rp_data[59].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[60] <= rp_data[60].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[61] <= rp_data[61].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[62] <= rp_data[62].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[63] <= rp_data[63].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[64] <= rp_data[64].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[65] <= rp_data[65].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[66] <= rp_data[66].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[67] <= rp_data[67].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[68] <= rp_data[68].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[69] <= rp_data[69].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[70] <= rp_data[70].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[71] <= rp_data[71].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[72] <= rp_data[72].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[73] <= rp_data[73].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[74] <= rp_data[74].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[75] <= rp_data[75].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[76] <= rp_data[76].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[77] <= rp_data[77].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[78] <= rp_data[78].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[79] <= rp_data[79].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[80] <= rp_data[80].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[81] <= rp_data[81].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[82] <= rp_data[82].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[83] <= rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[84] <= rp_data[84].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[85] <= rp_data[85].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[86] <= rp_data[86].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[87] <= rp_data[87].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[88] <= rp_data[88].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[89] <= rp_data[89].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[90] <= rp_data[90].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[91] <= rp_data[91].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[92] <= rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[93] <= rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[94] <= rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[95] <= rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[96] <= rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[97] <= rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[98] <= rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[99] <= rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[100] <= rp_data[100].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[101] <= rp_data[101].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[102] <= rp_data[102].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[103] <= rp_data[103].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[104] <= rp_data[104].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[105] <= rp_data[105].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[106] <= rp_data[106].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[107] <= rp_data[107].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[108] <= rp_data[108].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[109] <= rp_data[109].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[110] <= rp_data[110].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[111] <= rp_data[111].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[112] <= rp_data[112].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[113] <= rp_data[113].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[114] <= rp_data[114].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[115] <= rp_data[115].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[116] <= rp_data[116].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[117] <= rp_data[117].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[118] <= rp_data[118].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[119] <= rp_data[119].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[120] <= rp_data[120].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[121] <= rp_data[121].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[122] <= rp_data[122].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[123] <= rp_data[123].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[124] <= rp_data[124].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[125] <= rp_data[125].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[126] <= rp_data[126].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[127] <= rp_data[127].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[128].DATAIN
av_byteenable[1] => cp_data[129].DATAIN
av_byteenable[2] => cp_data[130].DATAIN
av_byteenable[3] => cp_data[131].DATAIN
av_byteenable[4] => cp_data[132].DATAIN
av_byteenable[5] => cp_data[133].DATAIN
av_byteenable[6] => cp_data[134].DATAIN
av_byteenable[7] => cp_data[135].DATAIN
av_byteenable[8] => cp_data[136].DATAIN
av_byteenable[9] => cp_data[137].DATAIN
av_byteenable[10] => cp_data[138].DATAIN
av_byteenable[11] => cp_data[139].DATAIN
av_byteenable[12] => cp_data[140].DATAIN
av_byteenable[13] => cp_data[141].DATAIN
av_byteenable[14] => cp_data[142].DATAIN
av_byteenable[15] => cp_data[143].DATAIN
av_burstcount[0] => cp_data[182].DATAIN
av_burstcount[1] => cp_data[183].DATAIN
av_burstcount[2] => cp_data[184].DATAIN
av_burstcount[3] => cp_data[185].DATAIN
av_burstcount[4] => cp_data[186].DATAIN
av_debugaccess => cp_data[202].DATAIN
av_lock => cp_data[180].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_writedata[32].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_writedata[33].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_writedata[34].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_writedata[35].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= av_writedata[36].DB_MAX_OUTPUT_PORT_TYPE
cp_data[37] <= av_writedata[37].DB_MAX_OUTPUT_PORT_TYPE
cp_data[38] <= av_writedata[38].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_writedata[39].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_writedata[40].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_writedata[41].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_writedata[42].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_writedata[43].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_writedata[44].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_writedata[45].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_writedata[46].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_writedata[47].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_writedata[48].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_writedata[49].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_writedata[50].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_writedata[51].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_writedata[52].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_writedata[53].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_writedata[54].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_writedata[55].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_writedata[56].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_writedata[57].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_writedata[58].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_writedata[59].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_writedata[60].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_writedata[61].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_writedata[62].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_writedata[63].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_writedata[64].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_writedata[65].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_writedata[66].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_writedata[67].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= av_writedata[68].DB_MAX_OUTPUT_PORT_TYPE
cp_data[69] <= av_writedata[69].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_writedata[70].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_writedata[71].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= av_writedata[72].DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= av_writedata[73].DB_MAX_OUTPUT_PORT_TYPE
cp_data[74] <= av_writedata[74].DB_MAX_OUTPUT_PORT_TYPE
cp_data[75] <= av_writedata[75].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_writedata[76].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= av_writedata[77].DB_MAX_OUTPUT_PORT_TYPE
cp_data[78] <= av_writedata[78].DB_MAX_OUTPUT_PORT_TYPE
cp_data[79] <= av_writedata[79].DB_MAX_OUTPUT_PORT_TYPE
cp_data[80] <= av_writedata[80].DB_MAX_OUTPUT_PORT_TYPE
cp_data[81] <= av_writedata[81].DB_MAX_OUTPUT_PORT_TYPE
cp_data[82] <= av_writedata[82].DB_MAX_OUTPUT_PORT_TYPE
cp_data[83] <= av_writedata[83].DB_MAX_OUTPUT_PORT_TYPE
cp_data[84] <= av_writedata[84].DB_MAX_OUTPUT_PORT_TYPE
cp_data[85] <= av_writedata[85].DB_MAX_OUTPUT_PORT_TYPE
cp_data[86] <= av_writedata[86].DB_MAX_OUTPUT_PORT_TYPE
cp_data[87] <= av_writedata[87].DB_MAX_OUTPUT_PORT_TYPE
cp_data[88] <= av_writedata[88].DB_MAX_OUTPUT_PORT_TYPE
cp_data[89] <= av_writedata[89].DB_MAX_OUTPUT_PORT_TYPE
cp_data[90] <= av_writedata[90].DB_MAX_OUTPUT_PORT_TYPE
cp_data[91] <= av_writedata[91].DB_MAX_OUTPUT_PORT_TYPE
cp_data[92] <= av_writedata[92].DB_MAX_OUTPUT_PORT_TYPE
cp_data[93] <= av_writedata[93].DB_MAX_OUTPUT_PORT_TYPE
cp_data[94] <= av_writedata[94].DB_MAX_OUTPUT_PORT_TYPE
cp_data[95] <= av_writedata[95].DB_MAX_OUTPUT_PORT_TYPE
cp_data[96] <= av_writedata[96].DB_MAX_OUTPUT_PORT_TYPE
cp_data[97] <= av_writedata[97].DB_MAX_OUTPUT_PORT_TYPE
cp_data[98] <= av_writedata[98].DB_MAX_OUTPUT_PORT_TYPE
cp_data[99] <= av_writedata[99].DB_MAX_OUTPUT_PORT_TYPE
cp_data[100] <= av_writedata[100].DB_MAX_OUTPUT_PORT_TYPE
cp_data[101] <= av_writedata[101].DB_MAX_OUTPUT_PORT_TYPE
cp_data[102] <= av_writedata[102].DB_MAX_OUTPUT_PORT_TYPE
cp_data[103] <= av_writedata[103].DB_MAX_OUTPUT_PORT_TYPE
cp_data[104] <= av_writedata[104].DB_MAX_OUTPUT_PORT_TYPE
cp_data[105] <= av_writedata[105].DB_MAX_OUTPUT_PORT_TYPE
cp_data[106] <= av_writedata[106].DB_MAX_OUTPUT_PORT_TYPE
cp_data[107] <= av_writedata[107].DB_MAX_OUTPUT_PORT_TYPE
cp_data[108] <= av_writedata[108].DB_MAX_OUTPUT_PORT_TYPE
cp_data[109] <= av_writedata[109].DB_MAX_OUTPUT_PORT_TYPE
cp_data[110] <= av_writedata[110].DB_MAX_OUTPUT_PORT_TYPE
cp_data[111] <= av_writedata[111].DB_MAX_OUTPUT_PORT_TYPE
cp_data[112] <= av_writedata[112].DB_MAX_OUTPUT_PORT_TYPE
cp_data[113] <= av_writedata[113].DB_MAX_OUTPUT_PORT_TYPE
cp_data[114] <= av_writedata[114].DB_MAX_OUTPUT_PORT_TYPE
cp_data[115] <= av_writedata[115].DB_MAX_OUTPUT_PORT_TYPE
cp_data[116] <= av_writedata[116].DB_MAX_OUTPUT_PORT_TYPE
cp_data[117] <= av_writedata[117].DB_MAX_OUTPUT_PORT_TYPE
cp_data[118] <= av_writedata[118].DB_MAX_OUTPUT_PORT_TYPE
cp_data[119] <= av_writedata[119].DB_MAX_OUTPUT_PORT_TYPE
cp_data[120] <= av_writedata[120].DB_MAX_OUTPUT_PORT_TYPE
cp_data[121] <= av_writedata[121].DB_MAX_OUTPUT_PORT_TYPE
cp_data[122] <= av_writedata[122].DB_MAX_OUTPUT_PORT_TYPE
cp_data[123] <= av_writedata[123].DB_MAX_OUTPUT_PORT_TYPE
cp_data[124] <= av_writedata[124].DB_MAX_OUTPUT_PORT_TYPE
cp_data[125] <= av_writedata[125].DB_MAX_OUTPUT_PORT_TYPE
cp_data[126] <= av_writedata[126].DB_MAX_OUTPUT_PORT_TYPE
cp_data[127] <= av_writedata[127].DB_MAX_OUTPUT_PORT_TYPE
cp_data[128] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[129] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[130] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[131] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[132] <= av_byteenable[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[133] <= av_byteenable[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[134] <= av_byteenable[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[135] <= av_byteenable[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[136] <= av_byteenable[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[137] <= av_byteenable[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[138] <= av_byteenable[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[139] <= av_byteenable[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[140] <= av_byteenable[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[141] <= av_byteenable[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[142] <= av_byteenable[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[143] <= av_byteenable[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[144] <= <GND>
cp_data[145] <= <GND>
cp_data[146] <= <GND>
cp_data[147] <= <GND>
cp_data[148] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[149] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[150] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[151] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[152] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[153] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[154] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[155] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[156] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[157] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[158] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[159] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[160] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[161] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[162] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[163] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[164] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[165] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[166] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[167] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[168] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[169] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[170] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[171] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[172] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[173] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[174] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[175] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[176] <= <GND>
cp_data[177] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[178] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[179] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[180] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[181] <= <GND>
cp_data[182] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[183] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[184] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[185] <= av_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[186] <= av_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[187] <= <VCC>
cp_data[188] <= <GND>
cp_data[189] <= <GND>
cp_data[190] <= <VCC>
cp_data[191] <= <VCC>
cp_data[192] <= <GND>
cp_data[193] <= <GND>
cp_data[194] <= <GND>
cp_data[195] <= <GND>
cp_data[196] <= <GND>
cp_data[197] <= <GND>
cp_data[198] <= <GND>
cp_data[199] <= <GND>
cp_data[200] <= <GND>
cp_data[201] <= <GND>
cp_data[202] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[203] <= <VCC>
cp_data[204] <= <GND>
cp_data[205] <= <GND>
cp_data[206] <= <GND>
cp_data[207] <= <GND>
cp_data[208] <= <GND>
cp_data[209] <= <GND>
cp_data[210] <= <GND>
cp_data[211] <= <GND>
cp_data[212] <= <GND>
cp_data[213] <= <VCC>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => av_readdata[32].DATAIN
rp_data[33] => av_readdata[33].DATAIN
rp_data[34] => av_readdata[34].DATAIN
rp_data[35] => av_readdata[35].DATAIN
rp_data[36] => av_readdata[36].DATAIN
rp_data[37] => av_readdata[37].DATAIN
rp_data[38] => av_readdata[38].DATAIN
rp_data[39] => av_readdata[39].DATAIN
rp_data[40] => av_readdata[40].DATAIN
rp_data[41] => av_readdata[41].DATAIN
rp_data[42] => av_readdata[42].DATAIN
rp_data[43] => av_readdata[43].DATAIN
rp_data[44] => av_readdata[44].DATAIN
rp_data[45] => av_readdata[45].DATAIN
rp_data[46] => av_readdata[46].DATAIN
rp_data[47] => av_readdata[47].DATAIN
rp_data[48] => av_readdata[48].DATAIN
rp_data[49] => av_readdata[49].DATAIN
rp_data[50] => av_readdata[50].DATAIN
rp_data[51] => av_readdata[51].DATAIN
rp_data[52] => av_readdata[52].DATAIN
rp_data[53] => av_readdata[53].DATAIN
rp_data[54] => av_readdata[54].DATAIN
rp_data[55] => av_readdata[55].DATAIN
rp_data[56] => av_readdata[56].DATAIN
rp_data[57] => av_readdata[57].DATAIN
rp_data[58] => av_readdata[58].DATAIN
rp_data[59] => av_readdata[59].DATAIN
rp_data[60] => av_readdata[60].DATAIN
rp_data[61] => av_readdata[61].DATAIN
rp_data[62] => av_readdata[62].DATAIN
rp_data[63] => av_readdata[63].DATAIN
rp_data[64] => av_readdata[64].DATAIN
rp_data[65] => av_readdata[65].DATAIN
rp_data[66] => av_readdata[66].DATAIN
rp_data[67] => av_readdata[67].DATAIN
rp_data[68] => av_readdata[68].DATAIN
rp_data[69] => av_readdata[69].DATAIN
rp_data[70] => av_readdata[70].DATAIN
rp_data[71] => av_readdata[71].DATAIN
rp_data[72] => av_readdata[72].DATAIN
rp_data[73] => av_readdata[73].DATAIN
rp_data[74] => av_readdata[74].DATAIN
rp_data[75] => av_readdata[75].DATAIN
rp_data[76] => av_readdata[76].DATAIN
rp_data[77] => av_readdata[77].DATAIN
rp_data[78] => av_readdata[78].DATAIN
rp_data[79] => av_readdata[79].DATAIN
rp_data[80] => av_readdata[80].DATAIN
rp_data[81] => av_readdata[81].DATAIN
rp_data[82] => av_readdata[82].DATAIN
rp_data[83] => av_readdata[83].DATAIN
rp_data[84] => av_readdata[84].DATAIN
rp_data[85] => av_readdata[85].DATAIN
rp_data[86] => av_readdata[86].DATAIN
rp_data[87] => av_readdata[87].DATAIN
rp_data[88] => av_readdata[88].DATAIN
rp_data[89] => av_readdata[89].DATAIN
rp_data[90] => av_readdata[90].DATAIN
rp_data[91] => av_readdata[91].DATAIN
rp_data[92] => av_readdata[92].DATAIN
rp_data[93] => av_readdata[93].DATAIN
rp_data[94] => av_readdata[94].DATAIN
rp_data[95] => av_readdata[95].DATAIN
rp_data[96] => av_readdata[96].DATAIN
rp_data[97] => av_readdata[97].DATAIN
rp_data[98] => av_readdata[98].DATAIN
rp_data[99] => av_readdata[99].DATAIN
rp_data[100] => av_readdata[100].DATAIN
rp_data[101] => av_readdata[101].DATAIN
rp_data[102] => av_readdata[102].DATAIN
rp_data[103] => av_readdata[103].DATAIN
rp_data[104] => av_readdata[104].DATAIN
rp_data[105] => av_readdata[105].DATAIN
rp_data[106] => av_readdata[106].DATAIN
rp_data[107] => av_readdata[107].DATAIN
rp_data[108] => av_readdata[108].DATAIN
rp_data[109] => av_readdata[109].DATAIN
rp_data[110] => av_readdata[110].DATAIN
rp_data[111] => av_readdata[111].DATAIN
rp_data[112] => av_readdata[112].DATAIN
rp_data[113] => av_readdata[113].DATAIN
rp_data[114] => av_readdata[114].DATAIN
rp_data[115] => av_readdata[115].DATAIN
rp_data[116] => av_readdata[116].DATAIN
rp_data[117] => av_readdata[117].DATAIN
rp_data[118] => av_readdata[118].DATAIN
rp_data[119] => av_readdata[119].DATAIN
rp_data[120] => av_readdata[120].DATAIN
rp_data[121] => av_readdata[121].DATAIN
rp_data[122] => av_readdata[122].DATAIN
rp_data[123] => av_readdata[123].DATAIN
rp_data[124] => av_readdata[124].DATAIN
rp_data[125] => av_readdata[125].DATAIN
rp_data[126] => av_readdata[126].DATAIN
rp_data[127] => av_readdata[127].DATAIN
rp_data[128] => ~NO_FANOUT~
rp_data[129] => ~NO_FANOUT~
rp_data[130] => ~NO_FANOUT~
rp_data[131] => ~NO_FANOUT~
rp_data[132] => ~NO_FANOUT~
rp_data[133] => ~NO_FANOUT~
rp_data[134] => ~NO_FANOUT~
rp_data[135] => ~NO_FANOUT~
rp_data[136] => ~NO_FANOUT~
rp_data[137] => ~NO_FANOUT~
rp_data[138] => ~NO_FANOUT~
rp_data[139] => ~NO_FANOUT~
rp_data[140] => ~NO_FANOUT~
rp_data[141] => ~NO_FANOUT~
rp_data[142] => ~NO_FANOUT~
rp_data[143] => ~NO_FANOUT~
rp_data[144] => ~NO_FANOUT~
rp_data[145] => ~NO_FANOUT~
rp_data[146] => ~NO_FANOUT~
rp_data[147] => ~NO_FANOUT~
rp_data[148] => ~NO_FANOUT~
rp_data[149] => ~NO_FANOUT~
rp_data[150] => ~NO_FANOUT~
rp_data[151] => ~NO_FANOUT~
rp_data[152] => ~NO_FANOUT~
rp_data[153] => ~NO_FANOUT~
rp_data[154] => ~NO_FANOUT~
rp_data[155] => ~NO_FANOUT~
rp_data[156] => ~NO_FANOUT~
rp_data[157] => ~NO_FANOUT~
rp_data[158] => ~NO_FANOUT~
rp_data[159] => ~NO_FANOUT~
rp_data[160] => ~NO_FANOUT~
rp_data[161] => ~NO_FANOUT~
rp_data[162] => ~NO_FANOUT~
rp_data[163] => ~NO_FANOUT~
rp_data[164] => ~NO_FANOUT~
rp_data[165] => ~NO_FANOUT~
rp_data[166] => ~NO_FANOUT~
rp_data[167] => ~NO_FANOUT~
rp_data[168] => ~NO_FANOUT~
rp_data[169] => ~NO_FANOUT~
rp_data[170] => ~NO_FANOUT~
rp_data[171] => ~NO_FANOUT~
rp_data[172] => ~NO_FANOUT~
rp_data[173] => ~NO_FANOUT~
rp_data[174] => ~NO_FANOUT~
rp_data[175] => ~NO_FANOUT~
rp_data[176] => ~NO_FANOUT~
rp_data[177] => ~NO_FANOUT~
rp_data[178] => ~NO_FANOUT~
rp_data[179] => ~NO_FANOUT~
rp_data[180] => ~NO_FANOUT~
rp_data[181] => ~NO_FANOUT~
rp_data[182] => ~NO_FANOUT~
rp_data[183] => ~NO_FANOUT~
rp_data[184] => ~NO_FANOUT~
rp_data[185] => ~NO_FANOUT~
rp_data[186] => ~NO_FANOUT~
rp_data[187] => ~NO_FANOUT~
rp_data[188] => ~NO_FANOUT~
rp_data[189] => ~NO_FANOUT~
rp_data[190] => ~NO_FANOUT~
rp_data[191] => ~NO_FANOUT~
rp_data[192] => ~NO_FANOUT~
rp_data[193] => ~NO_FANOUT~
rp_data[194] => ~NO_FANOUT~
rp_data[195] => ~NO_FANOUT~
rp_data[196] => ~NO_FANOUT~
rp_data[197] => ~NO_FANOUT~
rp_data[198] => ~NO_FANOUT~
rp_data[199] => ~NO_FANOUT~
rp_data[200] => ~NO_FANOUT~
rp_data[201] => ~NO_FANOUT~
rp_data[202] => ~NO_FANOUT~
rp_data[203] => ~NO_FANOUT~
rp_data[204] => ~NO_FANOUT~
rp_data[205] => ~NO_FANOUT~
rp_data[206] => ~NO_FANOUT~
rp_data[207] => ~NO_FANOUT~
rp_data[208] => ~NO_FANOUT~
rp_data[209] => ~NO_FANOUT~
rp_data[210] => ~NO_FANOUT~
rp_data[211] => ~NO_FANOUT~
rp_data[212] => ~NO_FANOUT~
rp_data[213] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_address[27] => cp_data[63].DATAIN
av_address[28] => cp_data[64].DATAIN
av_address[29] => cp_data[65].DATAIN
av_address[30] => cp_data[66].DATAIN
av_address[31] => cp_data[67].DATAIN
av_write => always2.IN0
av_write => cp_data[70].DATAIN
av_write => cp_data[69].DATAIN
av_read => always2.IN1
av_read => cp_data[71].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[74].DATAIN
av_burstcount[1] => cp_data[75].DATAIN
av_burstcount[2] => cp_data[76].DATAIN
av_debugaccess => cp_data[94].DATAIN
av_lock => cp_data[72].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>
cp_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[64] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[73] <= <GND>
cp_data[74] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[75] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[76] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <VCC>
cp_data[80] <= <GND>
cp_data[81] <= <VCC>
cp_data[82] <= <GND>
cp_data[83] <= <VCC>
cp_data[84] <= <GND>
cp_data[85] <= <GND>
cp_data[86] <= <GND>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <VCC>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_data[94] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[95] <= <VCC>
cp_data[96] <= <GND>
cp_data[97] <= <GND>
cp_data[98] <= <GND>
cp_data[99] <= <GND>
cp_data[100] <= <GND>
cp_data[101] <= <GND>
cp_data[102] <= <GND>
cp_data[103] <= <GND>
cp_data[104] <= <VCC>
cp_data[105] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_readdatavalid.DATAIN
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => ~NO_FANOUT~
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_data[94] => ~NO_FANOUT~
rp_data[95] => ~NO_FANOUT~
rp_data[96] => ~NO_FANOUT~
rp_data[97] => ~NO_FANOUT~
rp_data[98] => ~NO_FANOUT~
rp_data[99] => ~NO_FANOUT~
rp_data[100] => ~NO_FANOUT~
rp_data[101] => ~NO_FANOUT~
rp_data[102] => ~NO_FANOUT~
rp_data[103] => ~NO_FANOUT~
rp_data[104] => ~NO_FANOUT~
rp_data[105] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_channel[2] => ~NO_FANOUT~
rp_channel[3] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[16].DATAIN
m0_response[1] => rdata_fifo_src_data[17].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= <GND>
rf_source_data[78] <= <GND>
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => rp_data[16].DATAIN
rf_sink_data[17] => rp_data[17].DATAIN
rf_sink_data[18] => rf_sink_addr[0].IN1
rf_sink_data[19] => rf_sink_addr[1].IN1
rf_sink_data[20] => rf_sink_addr[2].IN1
rf_sink_data[21] => rf_sink_addr[3].IN1
rf_sink_data[22] => rf_sink_addr[4].IN1
rf_sink_data[23] => rf_sink_addr[5].IN1
rf_sink_data[24] => rf_sink_addr[6].IN1
rf_sink_data[25] => rf_sink_addr[7].IN1
rf_sink_data[26] => rf_sink_addr[8].IN1
rf_sink_data[27] => rf_sink_addr[9].IN1
rf_sink_data[28] => rf_sink_addr[10].IN1
rf_sink_data[29] => rf_sink_addr[11].IN1
rf_sink_data[30] => rf_sink_addr[12].IN1
rf_sink_data[31] => rf_sink_addr[13].IN1
rf_sink_data[32] => rf_sink_addr[14].IN1
rf_sink_data[33] => rf_sink_addr[15].IN1
rf_sink_data[34] => rf_sink_addr[16].IN1
rf_sink_data[35] => rf_sink_addr[17].IN1
rf_sink_data[36] => rf_sink_addr[18].IN1
rf_sink_data[37] => rf_sink_addr[19].IN1
rf_sink_data[38] => rf_sink_addr[20].IN1
rf_sink_data[39] => rf_sink_addr[21].IN1
rf_sink_data[40] => rf_sink_addr[22].IN1
rf_sink_data[41] => rf_sink_addr[23].IN1
rf_sink_data[42] => rf_sink_addr[24].IN1
rf_sink_data[43] => rf_sink_addr[25].IN1
rf_sink_data[44] => rf_sink_addr[26].IN1
rf_sink_data[45] => rf_sink_addr[27].IN1
rf_sink_data[46] => rf_sink_addr[28].IN1
rf_sink_data[47] => rf_sink_addr[29].IN1
rf_sink_data[48] => rf_sink_addr[30].IN1
rf_sink_data[49] => rf_sink_addr[31].IN1
rf_sink_data[50] => rf_sink_compressed.IN1
rf_sink_data[51] => rp_data[51].DATAIN
rf_sink_data[52] => comb.OUTPUTSELECT
rf_sink_data[52] => rp_data[52].DATAIN
rf_sink_data[53] => rp_data.IN0
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rp_data[55].DATAIN
rf_sink_data[56] => rf_sink_byte_cnt[0].IN1
rf_sink_data[57] => rf_sink_byte_cnt[1].IN1
rf_sink_data[58] => rf_sink_byte_cnt[2].IN1
rf_sink_data[59] => rf_sink_byte_cnt[3].IN1
rf_sink_data[60] => rf_sink_byte_cnt[4].IN1
rf_sink_data[61] => rf_sink_burstwrap[0].IN1
rf_sink_data[62] => rf_sink_burstsize[0].IN1
rf_sink_data[63] => rf_sink_burstsize[1].IN1
rf_sink_data[64] => rf_sink_burstsize[2].IN1
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[73].DATAIN
rf_sink_data[72] => rp_data[74].DATAIN
rf_sink_data[73] => rp_data[71].DATAIN
rf_sink_data[74] => rp_data[72].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => ~NO_FANOUT~
rf_sink_data[84] => ~NO_FANOUT~
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => current_response.OUTPUTSELECT
rf_sink_data[88] => current_response.OUTPUTSELECT
rf_sink_data[88] => rdata_fifo_sink_ready.IN0
rf_sink_data[88] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => current_response.IN0
rdata_fifo_sink_data[17] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => WideOr0.IN0
cp_data[16] => m0_byteenable[0].DATAIN
cp_data[16] => rf_source_data[16].DATAIN
cp_data[17] => WideOr0.IN1
cp_data[17] => m0_byteenable[1].DATAIN
cp_data[17] => rf_source_data[17].DATAIN
cp_data[18] => rf_source_data[18].DATAIN
cp_data[19] => rf_source_data[19].DATAIN
cp_data[19] => m0_address[1].DATAIN
cp_data[20] => rf_source_data[20].DATAIN
cp_data[20] => m0_address[2].DATAIN
cp_data[21] => rf_source_data[21].DATAIN
cp_data[21] => m0_address[3].DATAIN
cp_data[22] => rf_source_data[22].DATAIN
cp_data[22] => m0_address[4].DATAIN
cp_data[23] => rf_source_data[23].DATAIN
cp_data[23] => m0_address[5].DATAIN
cp_data[24] => rf_source_data[24].DATAIN
cp_data[24] => m0_address[6].DATAIN
cp_data[25] => rf_source_data[25].DATAIN
cp_data[25] => m0_address[7].DATAIN
cp_data[26] => rf_source_data[26].DATAIN
cp_data[26] => m0_address[8].DATAIN
cp_data[27] => rf_source_data[27].DATAIN
cp_data[27] => m0_address[9].DATAIN
cp_data[28] => rf_source_data[28].DATAIN
cp_data[28] => m0_address[10].DATAIN
cp_data[29] => rf_source_data[29].DATAIN
cp_data[29] => m0_address[11].DATAIN
cp_data[30] => rf_source_data[30].DATAIN
cp_data[30] => m0_address[12].DATAIN
cp_data[31] => rf_source_data[31].DATAIN
cp_data[31] => m0_address[13].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_address[14].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_address[15].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_address[16].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_address[17].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[36] => m0_address[18].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[37] => m0_address[19].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[20].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[21].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[22].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[23].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[24].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[25].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[26].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[27].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[28].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[29].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[30].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[31].DATAIN
cp_data[50] => local_compressed_read.IN1
cp_data[50] => rf_source_data[50].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => comb.IN1
cp_data[52] => local_write.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => local_read.IN1
cp_data[53] => rf_source_data[53].DATAIN
cp_data[54] => local_lock.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => m0_burstcount.DATAA
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => m0_burstcount.DATAA
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[76] => m0_debugaccess.DATAIN
cp_data[77] => ~NO_FANOUT~
cp_data[78] => ~NO_FANOUT~
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rf_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rf_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[19] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[20] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[21] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[22] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[23] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[24] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[25] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[26] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[27] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[28] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[29] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[30] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[31] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[32] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[33] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[34] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[35] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[51] <= rf_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rp_data[52] <= rf_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rp_data[53] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rf_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN10
sink_byte_cnt[0] => Equal1.IN3
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN9
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN8
sink_byte_cnt[2] => Equal1.IN2
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN7
sink_byte_cnt[3] => Equal1.IN1
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN6
sink_byte_cnt[4] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[6].CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[7].CLK
clk => mem_used[0].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[7][32].CLK
clk => mem[7][33].CLK
clk => mem[7][34].CLK
clk => mem[7][35].CLK
clk => mem[7][36].CLK
clk => mem[7][37].CLK
clk => mem[7][38].CLK
clk => mem[7][39].CLK
clk => mem[7][40].CLK
clk => mem[7][41].CLK
clk => mem[7][42].CLK
clk => mem[7][43].CLK
clk => mem[7][44].CLK
clk => mem[7][45].CLK
clk => mem[7][46].CLK
clk => mem[7][47].CLK
clk => mem[7][48].CLK
clk => mem[7][49].CLK
clk => mem[7][50].CLK
clk => mem[7][51].CLK
clk => mem[7][52].CLK
clk => mem[7][53].CLK
clk => mem[7][54].CLK
clk => mem[7][55].CLK
clk => mem[7][56].CLK
clk => mem[7][57].CLK
clk => mem[7][58].CLK
clk => mem[7][59].CLK
clk => mem[7][60].CLK
clk => mem[7][61].CLK
clk => mem[7][62].CLK
clk => mem[7][63].CLK
clk => mem[7][64].CLK
clk => mem[7][65].CLK
clk => mem[7][66].CLK
clk => mem[7][67].CLK
clk => mem[7][68].CLK
clk => mem[7][69].CLK
clk => mem[7][70].CLK
clk => mem[7][71].CLK
clk => mem[7][72].CLK
clk => mem[7][73].CLK
clk => mem[7][74].CLK
clk => mem[7][75].CLK
clk => mem[7][76].CLK
clk => mem[7][77].CLK
clk => mem[7][78].CLK
clk => mem[7][79].CLK
clk => mem[7][80].CLK
clk => mem[7][81].CLK
clk => mem[7][82].CLK
clk => mem[7][83].CLK
clk => mem[7][84].CLK
clk => mem[7][85].CLK
clk => mem[7][86].CLK
clk => mem[7][87].CLK
clk => mem[7][88].CLK
clk => mem[7][89].CLK
clk => mem[7][90].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[6][74].CLK
clk => mem[6][75].CLK
clk => mem[6][76].CLK
clk => mem[6][77].CLK
clk => mem[6][78].CLK
clk => mem[6][79].CLK
clk => mem[6][80].CLK
clk => mem[6][81].CLK
clk => mem[6][82].CLK
clk => mem[6][83].CLK
clk => mem[6][84].CLK
clk => mem[6][85].CLK
clk => mem[6][86].CLK
clk => mem[6][87].CLK
clk => mem[6][88].CLK
clk => mem[6][89].CLK
clk => mem[6][90].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[5][74].CLK
clk => mem[5][75].CLK
clk => mem[5][76].CLK
clk => mem[5][77].CLK
clk => mem[5][78].CLK
clk => mem[5][79].CLK
clk => mem[5][80].CLK
clk => mem[5][81].CLK
clk => mem[5][82].CLK
clk => mem[5][83].CLK
clk => mem[5][84].CLK
clk => mem[5][85].CLK
clk => mem[5][86].CLK
clk => mem[5][87].CLK
clk => mem[5][88].CLK
clk => mem[5][89].CLK
clk => mem[5][90].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[4][87].CLK
clk => mem[4][88].CLK
clk => mem[4][89].CLK
clk => mem[4][90].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[3][87].CLK
clk => mem[3][88].CLK
clk => mem[3][89].CLK
clk => mem[3][90].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[6].ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[7].ACLR
reset => mem_used[0].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => mem[7][8].ACLR
reset => mem[7][9].ACLR
reset => mem[7][10].ACLR
reset => mem[7][11].ACLR
reset => mem[7][12].ACLR
reset => mem[7][13].ACLR
reset => mem[7][14].ACLR
reset => mem[7][15].ACLR
reset => mem[7][16].ACLR
reset => mem[7][17].ACLR
reset => mem[7][18].ACLR
reset => mem[7][19].ACLR
reset => mem[7][20].ACLR
reset => mem[7][21].ACLR
reset => mem[7][22].ACLR
reset => mem[7][23].ACLR
reset => mem[7][24].ACLR
reset => mem[7][25].ACLR
reset => mem[7][26].ACLR
reset => mem[7][27].ACLR
reset => mem[7][28].ACLR
reset => mem[7][29].ACLR
reset => mem[7][30].ACLR
reset => mem[7][31].ACLR
reset => mem[7][32].ACLR
reset => mem[7][33].ACLR
reset => mem[7][34].ACLR
reset => mem[7][35].ACLR
reset => mem[7][36].ACLR
reset => mem[7][37].ACLR
reset => mem[7][38].ACLR
reset => mem[7][39].ACLR
reset => mem[7][40].ACLR
reset => mem[7][41].ACLR
reset => mem[7][42].ACLR
reset => mem[7][43].ACLR
reset => mem[7][44].ACLR
reset => mem[7][45].ACLR
reset => mem[7][46].ACLR
reset => mem[7][47].ACLR
reset => mem[7][48].ACLR
reset => mem[7][49].ACLR
reset => mem[7][50].ACLR
reset => mem[7][51].ACLR
reset => mem[7][52].ACLR
reset => mem[7][53].ACLR
reset => mem[7][54].ACLR
reset => mem[7][55].ACLR
reset => mem[7][56].ACLR
reset => mem[7][57].ACLR
reset => mem[7][58].ACLR
reset => mem[7][59].ACLR
reset => mem[7][60].ACLR
reset => mem[7][61].ACLR
reset => mem[7][62].ACLR
reset => mem[7][63].ACLR
reset => mem[7][64].ACLR
reset => mem[7][65].ACLR
reset => mem[7][66].ACLR
reset => mem[7][67].ACLR
reset => mem[7][68].ACLR
reset => mem[7][69].ACLR
reset => mem[7][70].ACLR
reset => mem[7][71].ACLR
reset => mem[7][72].ACLR
reset => mem[7][73].ACLR
reset => mem[7][74].ACLR
reset => mem[7][75].ACLR
reset => mem[7][76].ACLR
reset => mem[7][77].ACLR
reset => mem[7][78].ACLR
reset => mem[7][79].ACLR
reset => mem[7][80].ACLR
reset => mem[7][81].ACLR
reset => mem[7][82].ACLR
reset => mem[7][83].ACLR
reset => mem[7][84].ACLR
reset => mem[7][85].ACLR
reset => mem[7][86].ACLR
reset => mem[7][87].ACLR
reset => mem[7][88].ACLR
reset => mem[7][89].ACLR
reset => mem[7][90].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[6][74].ACLR
reset => mem[6][75].ACLR
reset => mem[6][76].ACLR
reset => mem[6][77].ACLR
reset => mem[6][78].ACLR
reset => mem[6][79].ACLR
reset => mem[6][80].ACLR
reset => mem[6][81].ACLR
reset => mem[6][82].ACLR
reset => mem[6][83].ACLR
reset => mem[6][84].ACLR
reset => mem[6][85].ACLR
reset => mem[6][86].ACLR
reset => mem[6][87].ACLR
reset => mem[6][88].ACLR
reset => mem[6][89].ACLR
reset => mem[6][90].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[5][74].ACLR
reset => mem[5][75].ACLR
reset => mem[5][76].ACLR
reset => mem[5][77].ACLR
reset => mem[5][78].ACLR
reset => mem[5][79].ACLR
reset => mem[5][80].ACLR
reset => mem[5][81].ACLR
reset => mem[5][82].ACLR
reset => mem[5][83].ACLR
reset => mem[5][84].ACLR
reset => mem[5][85].ACLR
reset => mem[5][86].ACLR
reset => mem[5][87].ACLR
reset => mem[5][88].ACLR
reset => mem[5][89].ACLR
reset => mem[5][90].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[4][87].ACLR
reset => mem[4][88].ACLR
reset => mem[4][89].ACLR
reset => mem[4][90].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[3][87].ACLR
reset => mem[3][88].ACLR
reset => mem[3][89].ACLR
reset => mem[3][90].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_payload[8].CLK
clk => out_payload[9].CLK
clk => out_payload[10].CLK
clk => out_payload[11].CLK
clk => out_payload[12].CLK
clk => out_payload[13].CLK
clk => out_payload[14].CLK
clk => out_payload[15].CLK
clk => out_payload[16].CLK
clk => out_payload[17].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => internal_out_payload[8].CLK
clk => internal_out_payload[9].CLK
clk => internal_out_payload[10].CLK
clk => internal_out_payload[11].CLK
clk => internal_out_payload[12].CLK
clk => internal_out_payload[13].CLK
clk => internal_out_payload[14].CLK
clk => internal_out_payload[15].CLK
clk => internal_out_payload[16].CLK
clk => internal_out_payload[17].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_payload[8].ACLR
reset => out_payload[9].ACLR
reset => out_payload[10].ACLR
reset => out_payload[11].ACLR
reset => out_payload[12].ACLR
reset => out_payload[13].ACLR
reset => out_payload[14].ACLR
reset => out_payload[15].ACLR
reset => out_payload[16].ACLR
reset => out_payload[17].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_data[8] => mem.data_a[8].DATAIN
in_data[8] => mem.DATAIN8
in_data[9] => mem.data_a[9].DATAIN
in_data[9] => mem.DATAIN9
in_data[10] => mem.data_a[10].DATAIN
in_data[10] => mem.DATAIN10
in_data[11] => mem.data_a[11].DATAIN
in_data[11] => mem.DATAIN11
in_data[12] => mem.data_a[12].DATAIN
in_data[12] => mem.DATAIN12
in_data[13] => mem.data_a[13].DATAIN
in_data[13] => mem.DATAIN13
in_data[14] => mem.data_a[14].DATAIN
in_data[14] => mem.DATAIN14
in_data[15] => mem.data_a[15].DATAIN
in_data[15] => mem.DATAIN15
in_data[16] => mem.data_a[16].DATAIN
in_data[16] => mem.DATAIN16
in_data[17] => mem.data_a[17].DATAIN
in_data[17] => mem.DATAIN17
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= <GND>
rf_source_data[96] <= <GND>
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_byte_cnt[3].IN1
rf_sink_data[78] => rf_sink_byte_cnt[4].IN1
rf_sink_data[79] => rf_sink_burstwrap[0].IN1
rf_sink_data[80] => rf_sink_burstsize[0].IN1
rf_sink_data[81] => rf_sink_burstsize[1].IN1
rf_sink_data[82] => rf_sink_burstsize[2].IN1
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[91].DATAIN
rf_sink_data[90] => rp_data[92].DATAIN
rf_sink_data[91] => rp_data[89].DATAIN
rf_sink_data[92] => rp_data[90].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => ~NO_FANOUT~
rf_sink_data[102] => ~NO_FANOUT~
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => current_response.OUTPUTSELECT
rf_sink_data[106] => current_response.OUTPUTSELECT
rf_sink_data[106] => rdata_fifo_sink_ready.IN0
rf_sink_data[106] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[94] => m0_debugaccess.DATAIN
cp_data[95] => ~NO_FANOUT~
cp_data[96] => ~NO_FANOUT~
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[105] => rf_source_data[105].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[82] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN10
sink_byte_cnt[0] => Equal1.IN3
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN9
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN8
sink_byte_cnt[2] => Equal1.IN4
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN7
sink_byte_cnt[3] => Equal1.IN1
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN6
sink_byte_cnt[4] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:framecount_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= <GND>
rf_source_data[96] <= <GND>
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_byte_cnt[3].IN1
rf_sink_data[78] => rf_sink_byte_cnt[4].IN1
rf_sink_data[79] => rf_sink_burstwrap[0].IN1
rf_sink_data[80] => rf_sink_burstsize[0].IN1
rf_sink_data[81] => rf_sink_burstsize[1].IN1
rf_sink_data[82] => rf_sink_burstsize[2].IN1
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[91].DATAIN
rf_sink_data[90] => rp_data[92].DATAIN
rf_sink_data[91] => rp_data[89].DATAIN
rf_sink_data[92] => rp_data[90].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => ~NO_FANOUT~
rf_sink_data[102] => ~NO_FANOUT~
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => current_response.OUTPUTSELECT
rf_sink_data[106] => current_response.OUTPUTSELECT
rf_sink_data[106] => rdata_fifo_sink_ready.IN0
rf_sink_data[106] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[94] => m0_debugaccess.DATAIN
cp_data[95] => ~NO_FANOUT~
cp_data[96] => ~NO_FANOUT~
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[105] => rf_source_data[105].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[82] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:framecount_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN10
sink_byte_cnt[0] => Equal1.IN3
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN9
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN8
sink_byte_cnt[2] => Equal1.IN4
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN7
sink_byte_cnt[3] => Equal1.IN1
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN6
sink_byte_cnt[4] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:framecount_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:framecount_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:imagecount_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_address[27] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
m0_address[28] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
m0_address[29] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
m0_address[30] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
m0_address[31] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= <GND>
rf_source_data[96] <= <GND>
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_addr[27].IN1
rf_sink_data[64] => rf_sink_addr[28].IN1
rf_sink_data[65] => rf_sink_addr[29].IN1
rf_sink_data[66] => rf_sink_addr[30].IN1
rf_sink_data[67] => rf_sink_addr[31].IN1
rf_sink_data[68] => rf_sink_compressed.IN1
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => comb.OUTPUTSELECT
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data.IN0
rf_sink_data[72] => rp_data[72].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rf_sink_byte_cnt[0].IN1
rf_sink_data[75] => rf_sink_byte_cnt[1].IN1
rf_sink_data[76] => rf_sink_byte_cnt[2].IN1
rf_sink_data[77] => rf_sink_byte_cnt[3].IN1
rf_sink_data[78] => rf_sink_byte_cnt[4].IN1
rf_sink_data[79] => rf_sink_burstwrap[0].IN1
rf_sink_data[80] => rf_sink_burstsize[0].IN1
rf_sink_data[81] => rf_sink_burstsize[1].IN1
rf_sink_data[82] => rf_sink_burstsize[2].IN1
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[91].DATAIN
rf_sink_data[90] => rp_data[92].DATAIN
rf_sink_data[91] => rp_data[89].DATAIN
rf_sink_data[92] => rp_data[90].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => ~NO_FANOUT~
rf_sink_data[102] => ~NO_FANOUT~
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => current_response.OUTPUTSELECT
rf_sink_data[106] => current_response.OUTPUTSELECT
rf_sink_data[106] => rdata_fifo_sink_ready.IN0
rf_sink_data[106] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[63] => m0_address[27].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_address[28].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[65] => m0_address[29].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[66] => m0_address[30].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[67] => m0_address[31].DATAIN
cp_data[68] => local_compressed_read.IN1
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[69] => comb.IN1
cp_data[70] => local_write.IN1
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => local_read.IN1
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => local_lock.IN1
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => m0_burstcount.DATAA
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => m0_burstcount.DATAA
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => m0_burstcount.DATAA
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[94] => m0_debugaccess.DATAIN
cp_data[95] => ~NO_FANOUT~
cp_data[96] => ~NO_FANOUT~
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[105] => rf_source_data[105].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[80] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[81] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[82] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:imagecount_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN10
sink_byte_cnt[0] => Equal1.IN3
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN9
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN8
sink_byte_cnt[2] => Equal1.IN4
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN7
sink_byte_cnt[3] => Equal1.IN1
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN6
sink_byte_cnt[4] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:imagecount_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:imagecount_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_data[116] => src_data[116].DATAIN
sink_data[117] => src_data[117].DATAIN
sink_data[118] => src_data[118].DATAIN
sink_data[119] => src_data[119].DATAIN
sink_data[120] => src_data[120].DATAIN
sink_data[121] => src_data[121].DATAIN
sink_data[122] => src_data[122].DATAIN
sink_data[123] => src_data[123].DATAIN
sink_data[124] => src_data[124].DATAIN
sink_data[125] => src_data[125].DATAIN
sink_data[126] => src_data[126].DATAIN
sink_data[127] => src_data[127].DATAIN
sink_data[128] => src_data[128].DATAIN
sink_data[129] => src_data[129].DATAIN
sink_data[130] => src_data[130].DATAIN
sink_data[131] => src_data[131].DATAIN
sink_data[132] => src_data[132].DATAIN
sink_data[133] => src_data[133].DATAIN
sink_data[134] => src_data[134].DATAIN
sink_data[135] => src_data[135].DATAIN
sink_data[136] => src_data[136].DATAIN
sink_data[137] => src_data[137].DATAIN
sink_data[138] => src_data[138].DATAIN
sink_data[139] => src_data[139].DATAIN
sink_data[140] => src_data[140].DATAIN
sink_data[141] => src_data[141].DATAIN
sink_data[142] => src_data[142].DATAIN
sink_data[143] => src_data[143].DATAIN
sink_data[144] => src_data[144].DATAIN
sink_data[145] => src_data[145].DATAIN
sink_data[146] => src_data[146].DATAIN
sink_data[147] => src_data[147].DATAIN
sink_data[148] => src_data[148].DATAIN
sink_data[149] => src_data[149].DATAIN
sink_data[150] => src_data[150].DATAIN
sink_data[151] => src_data[151].DATAIN
sink_data[152] => src_data[152].DATAIN
sink_data[153] => src_data[153].DATAIN
sink_data[154] => src_data[154].DATAIN
sink_data[155] => src_data[155].DATAIN
sink_data[156] => src_data[156].DATAIN
sink_data[157] => src_data[157].DATAIN
sink_data[158] => src_data[158].DATAIN
sink_data[159] => src_data[159].DATAIN
sink_data[160] => src_data[160].DATAIN
sink_data[161] => src_data[161].DATAIN
sink_data[162] => src_data[162].DATAIN
sink_data[163] => src_data[163].DATAIN
sink_data[164] => src_data[164].DATAIN
sink_data[165] => src_data[165].DATAIN
sink_data[166] => src_data[166].DATAIN
sink_data[167] => src_data[167].DATAIN
sink_data[168] => src_data[168].DATAIN
sink_data[169] => src_data[169].DATAIN
sink_data[170] => src_data[170].DATAIN
sink_data[171] => src_data[171].DATAIN
sink_data[172] => src_data[172].DATAIN
sink_data[173] => src_data[173].DATAIN
sink_data[174] => src_data[174].DATAIN
sink_data[175] => src_data[175].DATAIN
sink_data[176] => src_data[176].DATAIN
sink_data[177] => src_data[177].DATAIN
sink_data[178] => src_data[178].DATAIN
sink_data[179] => src_data[179].DATAIN
sink_data[180] => src_data[180].DATAIN
sink_data[181] => src_data[181].DATAIN
sink_data[182] => src_data[182].DATAIN
sink_data[183] => src_data[183].DATAIN
sink_data[184] => src_data[184].DATAIN
sink_data[185] => src_data[185].DATAIN
sink_data[186] => src_data[186].DATAIN
sink_data[187] => src_data[187].DATAIN
sink_data[188] => src_data[188].DATAIN
sink_data[189] => src_data[189].DATAIN
sink_data[190] => src_data[190].DATAIN
sink_data[191] => src_data[191].DATAIN
sink_data[192] => src_data[192].DATAIN
sink_data[193] => src_data[193].DATAIN
sink_data[194] => src_data[194].DATAIN
sink_data[195] => src_data[195].DATAIN
sink_data[196] => src_data[196].DATAIN
sink_data[197] => src_data[197].DATAIN
sink_data[198] => src_data[198].DATAIN
sink_data[199] => ~NO_FANOUT~
sink_data[200] => ~NO_FANOUT~
sink_data[201] => src_data[201].DATAIN
sink_data[202] => src_data[202].DATAIN
sink_data[203] => src_data[203].DATAIN
sink_data[204] => src_data[204].DATAIN
sink_data[205] => src_data[205].DATAIN
sink_data[206] => src_data[206].DATAIN
sink_data[207] => src_data[207].DATAIN
sink_data[208] => src_data[208].DATAIN
sink_data[209] => src_data[209].DATAIN
sink_data[210] => src_data[210].DATAIN
sink_data[211] => src_data[211].DATAIN
sink_data[212] => src_data[212].DATAIN
sink_data[213] => src_data[213].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_data[140] <= sink_data[140].DB_MAX_OUTPUT_PORT_TYPE
src_data[141] <= sink_data[141].DB_MAX_OUTPUT_PORT_TYPE
src_data[142] <= sink_data[142].DB_MAX_OUTPUT_PORT_TYPE
src_data[143] <= sink_data[143].DB_MAX_OUTPUT_PORT_TYPE
src_data[144] <= sink_data[144].DB_MAX_OUTPUT_PORT_TYPE
src_data[145] <= sink_data[145].DB_MAX_OUTPUT_PORT_TYPE
src_data[146] <= sink_data[146].DB_MAX_OUTPUT_PORT_TYPE
src_data[147] <= sink_data[147].DB_MAX_OUTPUT_PORT_TYPE
src_data[148] <= sink_data[148].DB_MAX_OUTPUT_PORT_TYPE
src_data[149] <= sink_data[149].DB_MAX_OUTPUT_PORT_TYPE
src_data[150] <= sink_data[150].DB_MAX_OUTPUT_PORT_TYPE
src_data[151] <= sink_data[151].DB_MAX_OUTPUT_PORT_TYPE
src_data[152] <= sink_data[152].DB_MAX_OUTPUT_PORT_TYPE
src_data[153] <= sink_data[153].DB_MAX_OUTPUT_PORT_TYPE
src_data[154] <= sink_data[154].DB_MAX_OUTPUT_PORT_TYPE
src_data[155] <= sink_data[155].DB_MAX_OUTPUT_PORT_TYPE
src_data[156] <= sink_data[156].DB_MAX_OUTPUT_PORT_TYPE
src_data[157] <= sink_data[157].DB_MAX_OUTPUT_PORT_TYPE
src_data[158] <= sink_data[158].DB_MAX_OUTPUT_PORT_TYPE
src_data[159] <= sink_data[159].DB_MAX_OUTPUT_PORT_TYPE
src_data[160] <= sink_data[160].DB_MAX_OUTPUT_PORT_TYPE
src_data[161] <= sink_data[161].DB_MAX_OUTPUT_PORT_TYPE
src_data[162] <= sink_data[162].DB_MAX_OUTPUT_PORT_TYPE
src_data[163] <= sink_data[163].DB_MAX_OUTPUT_PORT_TYPE
src_data[164] <= sink_data[164].DB_MAX_OUTPUT_PORT_TYPE
src_data[165] <= sink_data[165].DB_MAX_OUTPUT_PORT_TYPE
src_data[166] <= sink_data[166].DB_MAX_OUTPUT_PORT_TYPE
src_data[167] <= sink_data[167].DB_MAX_OUTPUT_PORT_TYPE
src_data[168] <= sink_data[168].DB_MAX_OUTPUT_PORT_TYPE
src_data[169] <= sink_data[169].DB_MAX_OUTPUT_PORT_TYPE
src_data[170] <= sink_data[170].DB_MAX_OUTPUT_PORT_TYPE
src_data[171] <= sink_data[171].DB_MAX_OUTPUT_PORT_TYPE
src_data[172] <= sink_data[172].DB_MAX_OUTPUT_PORT_TYPE
src_data[173] <= sink_data[173].DB_MAX_OUTPUT_PORT_TYPE
src_data[174] <= sink_data[174].DB_MAX_OUTPUT_PORT_TYPE
src_data[175] <= sink_data[175].DB_MAX_OUTPUT_PORT_TYPE
src_data[176] <= sink_data[176].DB_MAX_OUTPUT_PORT_TYPE
src_data[177] <= sink_data[177].DB_MAX_OUTPUT_PORT_TYPE
src_data[178] <= sink_data[178].DB_MAX_OUTPUT_PORT_TYPE
src_data[179] <= sink_data[179].DB_MAX_OUTPUT_PORT_TYPE
src_data[180] <= sink_data[180].DB_MAX_OUTPUT_PORT_TYPE
src_data[181] <= sink_data[181].DB_MAX_OUTPUT_PORT_TYPE
src_data[182] <= sink_data[182].DB_MAX_OUTPUT_PORT_TYPE
src_data[183] <= sink_data[183].DB_MAX_OUTPUT_PORT_TYPE
src_data[184] <= sink_data[184].DB_MAX_OUTPUT_PORT_TYPE
src_data[185] <= sink_data[185].DB_MAX_OUTPUT_PORT_TYPE
src_data[186] <= sink_data[186].DB_MAX_OUTPUT_PORT_TYPE
src_data[187] <= sink_data[187].DB_MAX_OUTPUT_PORT_TYPE
src_data[188] <= sink_data[188].DB_MAX_OUTPUT_PORT_TYPE
src_data[189] <= sink_data[189].DB_MAX_OUTPUT_PORT_TYPE
src_data[190] <= sink_data[190].DB_MAX_OUTPUT_PORT_TYPE
src_data[191] <= sink_data[191].DB_MAX_OUTPUT_PORT_TYPE
src_data[192] <= sink_data[192].DB_MAX_OUTPUT_PORT_TYPE
src_data[193] <= sink_data[193].DB_MAX_OUTPUT_PORT_TYPE
src_data[194] <= sink_data[194].DB_MAX_OUTPUT_PORT_TYPE
src_data[195] <= sink_data[195].DB_MAX_OUTPUT_PORT_TYPE
src_data[196] <= sink_data[196].DB_MAX_OUTPUT_PORT_TYPE
src_data[197] <= sink_data[197].DB_MAX_OUTPUT_PORT_TYPE
src_data[198] <= sink_data[198].DB_MAX_OUTPUT_PORT_TYPE
src_data[199] <= <VCC>
src_data[200] <= <VCC>
src_data[201] <= sink_data[201].DB_MAX_OUTPUT_PORT_TYPE
src_data[202] <= sink_data[202].DB_MAX_OUTPUT_PORT_TYPE
src_data[203] <= sink_data[203].DB_MAX_OUTPUT_PORT_TYPE
src_data[204] <= sink_data[204].DB_MAX_OUTPUT_PORT_TYPE
src_data[205] <= sink_data[205].DB_MAX_OUTPUT_PORT_TYPE
src_data[206] <= sink_data[206].DB_MAX_OUTPUT_PORT_TYPE
src_data[207] <= sink_data[207].DB_MAX_OUTPUT_PORT_TYPE
src_data[208] <= sink_data[208].DB_MAX_OUTPUT_PORT_TYPE
src_data[209] <= sink_data[209].DB_MAX_OUTPUT_PORT_TYPE
src_data[210] <= sink_data[210].DB_MAX_OUTPUT_PORT_TYPE
src_data[211] <= sink_data[211].DB_MAX_OUTPUT_PORT_TYPE
src_data[212] <= sink_data[212].DB_MAX_OUTPUT_PORT_TYPE
src_data[213] <= sink_data[213].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= <VCC>
src_channel[1] <= <GND>
src_channel[2] <= <GND>
src_channel[3] <= <GND>
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal0.IN22
sink_data[40] => Equal1.IN1
sink_data[40] => Equal2.IN22
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal0.IN21
sink_data[41] => Equal1.IN22
sink_data[41] => Equal2.IN1
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal0.IN20
sink_data[42] => Equal1.IN21
sink_data[42] => Equal2.IN21
sink_data[43] => src_data[43].DATAIN
sink_data[43] => Equal0.IN19
sink_data[43] => Equal1.IN20
sink_data[43] => Equal2.IN20
sink_data[44] => src_data[44].DATAIN
sink_data[44] => Equal0.IN18
sink_data[44] => Equal1.IN19
sink_data[44] => Equal2.IN19
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN17
sink_data[45] => Equal1.IN18
sink_data[45] => Equal2.IN18
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN16
sink_data[46] => Equal1.IN17
sink_data[46] => Equal2.IN17
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN15
sink_data[47] => Equal1.IN16
sink_data[47] => Equal2.IN16
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN14
sink_data[48] => Equal1.IN15
sink_data[48] => Equal2.IN15
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN13
sink_data[49] => Equal1.IN14
sink_data[49] => Equal2.IN14
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN12
sink_data[50] => Equal1.IN13
sink_data[50] => Equal2.IN13
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN11
sink_data[51] => Equal1.IN12
sink_data[51] => Equal2.IN12
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN10
sink_data[52] => Equal1.IN11
sink_data[52] => Equal2.IN11
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN9
sink_data[53] => Equal1.IN10
sink_data[53] => Equal2.IN10
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN8
sink_data[54] => Equal1.IN9
sink_data[54] => Equal2.IN9
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal0.IN7
sink_data[55] => Equal1.IN8
sink_data[55] => Equal2.IN8
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal0.IN6
sink_data[56] => Equal1.IN7
sink_data[56] => Equal2.IN7
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal0.IN5
sink_data[57] => Equal1.IN6
sink_data[57] => Equal2.IN6
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal0.IN4
sink_data[58] => Equal1.IN5
sink_data[58] => Equal2.IN5
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal0.IN3
sink_data[59] => Equal1.IN4
sink_data[59] => Equal2.IN4
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal0.IN2
sink_data[60] => Equal1.IN3
sink_data[60] => Equal2.IN3
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN1
sink_data[61] => Equal1.IN2
sink_data[61] => Equal2.IN2
sink_data[62] => src_data[62].DATAIN
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_data.OUTPUTSELECT
sink_data[62] => src_data.OUTPUTSELECT
sink_data[62] => Equal0.IN0
sink_data[62] => Equal1.IN0
sink_data[62] => Equal2.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => ~NO_FANOUT~
sink_data[92] => ~NO_FANOUT~
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[73] => Equal0.IN31
sink_data[73] => Equal1.IN0
sink_data[74] => src_data[74].DATAIN
sink_data[74] => Equal0.IN30
sink_data[74] => Equal1.IN31
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN0
sink_data[92] => src_data[92].DATAIN
sink_data[92] => Equal0.IN31
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN0
sink_data[92] => src_data[92].DATAIN
sink_data[92] => Equal0.IN31
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004|system_mm_interconnect_0_router_003_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN0
sink_data[92] => src_data[92].DATAIN
sink_data[92] => Equal0.IN31
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005|system_mm_interconnect_0_router_003_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => pending_response_count[2].CLK
clk => pending_response_count[3].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => pending_response_count[2].ACLR
reset => pending_response_count[3].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => wide_valid[2].IN0
cmd_sink_valid => wide_valid[3].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[69] => save_dest_id.IN1
cmd_sink_data[69] => nonposted_cmd_accepted.IN1
cmd_sink_data[69] => suppress_change_dest_id.IN1
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => Equal0.IN1
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[91] => last_dest_id[0].DATAIN
cmd_sink_data[92] => Equal0.IN0
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[92] => last_dest_id[1].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => wide_valid[2].IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => wide_valid[3].IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink0_valid => source0_valid.DATAIN
sink0_data[0] => source0_data[0].DATAIN
sink0_data[1] => source0_data[1].DATAIN
sink0_data[2] => source0_data[2].DATAIN
sink0_data[3] => source0_data[3].DATAIN
sink0_data[4] => source0_data[4].DATAIN
sink0_data[5] => source0_data[5].DATAIN
sink0_data[6] => source0_data[6].DATAIN
sink0_data[7] => source0_data[7].DATAIN
sink0_data[8] => source0_data[8].DATAIN
sink0_data[9] => source0_data[9].DATAIN
sink0_data[10] => source0_data[10].DATAIN
sink0_data[11] => source0_data[11].DATAIN
sink0_data[12] => source0_data[12].DATAIN
sink0_data[13] => source0_data[13].DATAIN
sink0_data[14] => source0_data[14].DATAIN
sink0_data[15] => source0_data[15].DATAIN
sink0_data[16] => source0_data[16].DATAIN
sink0_data[17] => source0_data[17].DATAIN
sink0_data[18] => source0_data[18].DATAIN
sink0_data[19] => source0_data[19].DATAIN
sink0_data[20] => source0_data[20].DATAIN
sink0_data[21] => source0_data[21].DATAIN
sink0_data[22] => source0_data[22].DATAIN
sink0_data[23] => source0_data[23].DATAIN
sink0_data[24] => source0_data[24].DATAIN
sink0_data[25] => source0_data[25].DATAIN
sink0_data[26] => source0_data[26].DATAIN
sink0_data[27] => source0_data[27].DATAIN
sink0_data[28] => source0_data[28].DATAIN
sink0_data[29] => source0_data[29].DATAIN
sink0_data[30] => source0_data[30].DATAIN
sink0_data[31] => source0_data[31].DATAIN
sink0_data[32] => source0_data[32].DATAIN
sink0_data[33] => source0_data[33].DATAIN
sink0_data[34] => source0_data[34].DATAIN
sink0_data[35] => source0_data[35].DATAIN
sink0_data[36] => source0_data[36].DATAIN
sink0_data[37] => source0_data[37].DATAIN
sink0_data[38] => source0_data[38].DATAIN
sink0_data[39] => source0_data[39].DATAIN
sink0_data[40] => source0_data[40].DATAIN
sink0_data[41] => source0_data[41].DATAIN
sink0_data[42] => source0_data[42].DATAIN
sink0_data[43] => source0_data[43].DATAIN
sink0_data[44] => source0_data[44].DATAIN
sink0_data[45] => source0_data[45].DATAIN
sink0_data[46] => source0_data[46].DATAIN
sink0_data[47] => source0_data[47].DATAIN
sink0_data[48] => source0_data[48].DATAIN
sink0_data[49] => source0_data[49].DATAIN
sink0_data[50] => source0_data[50].DATAIN
sink0_data[51] => source0_data[51].DATAIN
sink0_data[52] => source0_data[52].DATAIN
sink0_data[53] => source0_data[53].DATAIN
sink0_data[54] => source0_data[54].DATAIN
sink0_data[55] => source0_data[55].DATAIN
sink0_data[56] => ~NO_FANOUT~
sink0_data[57] => ~NO_FANOUT~
sink0_data[58] => ~NO_FANOUT~
sink0_data[59] => ~NO_FANOUT~
sink0_data[60] => ~NO_FANOUT~
sink0_data[61] => source0_data[61].DATAIN
sink0_data[62] => source0_data[62].DATAIN
sink0_data[63] => source0_data[63].DATAIN
sink0_data[64] => source0_data[64].DATAIN
sink0_data[65] => source0_data[65].DATAIN
sink0_data[66] => source0_data[66].DATAIN
sink0_data[67] => source0_data[67].DATAIN
sink0_data[68] => source0_data[68].DATAIN
sink0_data[69] => source0_data[69].DATAIN
sink0_data[70] => source0_data[70].DATAIN
sink0_data[71] => source0_data[71].DATAIN
sink0_data[72] => source0_data[72].DATAIN
sink0_data[73] => source0_data[73].DATAIN
sink0_data[74] => source0_data[74].DATAIN
sink0_data[75] => source0_data[75].DATAIN
sink0_data[76] => source0_data[76].DATAIN
sink0_data[77] => source0_data[77].DATAIN
sink0_data[78] => source0_data[78].DATAIN
sink0_data[79] => source0_data[79].DATAIN
sink0_data[80] => source0_data[80].DATAIN
sink0_data[81] => source0_data[81].DATAIN
sink0_data[82] => source0_data[82].DATAIN
sink0_data[83] => source0_data[83].DATAIN
sink0_data[84] => source0_data[84].DATAIN
sink0_data[85] => source0_data[85].DATAIN
sink0_data[86] => source0_data[86].DATAIN
sink0_data[87] => source0_data[87].DATAIN
sink0_channel[0] => source0_channel[0].DATAIN
sink0_channel[1] => source0_channel[1].DATAIN
sink0_channel[2] => source0_channel[2].DATAIN
sink0_channel[3] => source0_channel[3].DATAIN
sink0_startofpacket => source0_startofpacket.DATAIN
sink0_endofpacket => source0_endofpacket.DATAIN
sink0_ready <= source0_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= <GND>
source0_data[57] <= <VCC>
source0_data[58] <= <GND>
source0_data[59] <= <GND>
source0_data[60] <= <GND>
source0_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => sink0_ready.DATAIN


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_data[116] => src0_data[116].DATAIN
sink_data[117] => src0_data[117].DATAIN
sink_data[118] => src0_data[118].DATAIN
sink_data[119] => src0_data[119].DATAIN
sink_data[120] => src0_data[120].DATAIN
sink_data[121] => src0_data[121].DATAIN
sink_data[122] => src0_data[122].DATAIN
sink_data[123] => src0_data[123].DATAIN
sink_data[124] => src0_data[124].DATAIN
sink_data[125] => src0_data[125].DATAIN
sink_data[126] => src0_data[126].DATAIN
sink_data[127] => src0_data[127].DATAIN
sink_data[128] => src0_data[128].DATAIN
sink_data[129] => src0_data[129].DATAIN
sink_data[130] => src0_data[130].DATAIN
sink_data[131] => src0_data[131].DATAIN
sink_data[132] => src0_data[132].DATAIN
sink_data[133] => src0_data[133].DATAIN
sink_data[134] => src0_data[134].DATAIN
sink_data[135] => src0_data[135].DATAIN
sink_data[136] => src0_data[136].DATAIN
sink_data[137] => src0_data[137].DATAIN
sink_data[138] => src0_data[138].DATAIN
sink_data[139] => src0_data[139].DATAIN
sink_data[140] => src0_data[140].DATAIN
sink_data[141] => src0_data[141].DATAIN
sink_data[142] => src0_data[142].DATAIN
sink_data[143] => src0_data[143].DATAIN
sink_data[144] => src0_data[144].DATAIN
sink_data[145] => src0_data[145].DATAIN
sink_data[146] => src0_data[146].DATAIN
sink_data[147] => src0_data[147].DATAIN
sink_data[148] => src0_data[148].DATAIN
sink_data[149] => src0_data[149].DATAIN
sink_data[150] => src0_data[150].DATAIN
sink_data[151] => src0_data[151].DATAIN
sink_data[152] => src0_data[152].DATAIN
sink_data[153] => src0_data[153].DATAIN
sink_data[154] => src0_data[154].DATAIN
sink_data[155] => src0_data[155].DATAIN
sink_data[156] => src0_data[156].DATAIN
sink_data[157] => src0_data[157].DATAIN
sink_data[158] => src0_data[158].DATAIN
sink_data[159] => src0_data[159].DATAIN
sink_data[160] => src0_data[160].DATAIN
sink_data[161] => src0_data[161].DATAIN
sink_data[162] => src0_data[162].DATAIN
sink_data[163] => src0_data[163].DATAIN
sink_data[164] => src0_data[164].DATAIN
sink_data[165] => src0_data[165].DATAIN
sink_data[166] => src0_data[166].DATAIN
sink_data[167] => src0_data[167].DATAIN
sink_data[168] => src0_data[168].DATAIN
sink_data[169] => src0_data[169].DATAIN
sink_data[170] => src0_data[170].DATAIN
sink_data[171] => src0_data[171].DATAIN
sink_data[172] => src0_data[172].DATAIN
sink_data[173] => src0_data[173].DATAIN
sink_data[174] => src0_data[174].DATAIN
sink_data[175] => src0_data[175].DATAIN
sink_data[176] => src0_data[176].DATAIN
sink_data[177] => src0_data[177].DATAIN
sink_data[178] => src0_data[178].DATAIN
sink_data[179] => src0_data[179].DATAIN
sink_data[180] => src0_data[180].DATAIN
sink_data[181] => src0_data[181].DATAIN
sink_data[182] => src0_data[182].DATAIN
sink_data[183] => src0_data[183].DATAIN
sink_data[184] => src0_data[184].DATAIN
sink_data[185] => src0_data[185].DATAIN
sink_data[186] => src0_data[186].DATAIN
sink_data[187] => src0_data[187].DATAIN
sink_data[188] => src0_data[188].DATAIN
sink_data[189] => src0_data[189].DATAIN
sink_data[190] => src0_data[190].DATAIN
sink_data[191] => src0_data[191].DATAIN
sink_data[192] => src0_data[192].DATAIN
sink_data[193] => src0_data[193].DATAIN
sink_data[194] => src0_data[194].DATAIN
sink_data[195] => src0_data[195].DATAIN
sink_data[196] => src0_data[196].DATAIN
sink_data[197] => src0_data[197].DATAIN
sink_data[198] => src0_data[198].DATAIN
sink_data[199] => src0_data[199].DATAIN
sink_data[200] => src0_data[200].DATAIN
sink_data[201] => src0_data[201].DATAIN
sink_data[202] => src0_data[202].DATAIN
sink_data[203] => src0_data[203].DATAIN
sink_data[204] => src0_data[204].DATAIN
sink_data[205] => src0_data[205].DATAIN
sink_data[206] => src0_data[206].DATAIN
sink_data[207] => src0_data[207].DATAIN
sink_data[208] => src0_data[208].DATAIN
sink_data[209] => src0_data[209].DATAIN
sink_data[210] => src0_data[210].DATAIN
sink_data[211] => src0_data[211].DATAIN
sink_data[212] => src0_data[212].DATAIN
sink_data[213] => src0_data[213].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_data[116] <= sink_data[116].DB_MAX_OUTPUT_PORT_TYPE
src0_data[117] <= sink_data[117].DB_MAX_OUTPUT_PORT_TYPE
src0_data[118] <= sink_data[118].DB_MAX_OUTPUT_PORT_TYPE
src0_data[119] <= sink_data[119].DB_MAX_OUTPUT_PORT_TYPE
src0_data[120] <= sink_data[120].DB_MAX_OUTPUT_PORT_TYPE
src0_data[121] <= sink_data[121].DB_MAX_OUTPUT_PORT_TYPE
src0_data[122] <= sink_data[122].DB_MAX_OUTPUT_PORT_TYPE
src0_data[123] <= sink_data[123].DB_MAX_OUTPUT_PORT_TYPE
src0_data[124] <= sink_data[124].DB_MAX_OUTPUT_PORT_TYPE
src0_data[125] <= sink_data[125].DB_MAX_OUTPUT_PORT_TYPE
src0_data[126] <= sink_data[126].DB_MAX_OUTPUT_PORT_TYPE
src0_data[127] <= sink_data[127].DB_MAX_OUTPUT_PORT_TYPE
src0_data[128] <= sink_data[128].DB_MAX_OUTPUT_PORT_TYPE
src0_data[129] <= sink_data[129].DB_MAX_OUTPUT_PORT_TYPE
src0_data[130] <= sink_data[130].DB_MAX_OUTPUT_PORT_TYPE
src0_data[131] <= sink_data[131].DB_MAX_OUTPUT_PORT_TYPE
src0_data[132] <= sink_data[132].DB_MAX_OUTPUT_PORT_TYPE
src0_data[133] <= sink_data[133].DB_MAX_OUTPUT_PORT_TYPE
src0_data[134] <= sink_data[134].DB_MAX_OUTPUT_PORT_TYPE
src0_data[135] <= sink_data[135].DB_MAX_OUTPUT_PORT_TYPE
src0_data[136] <= sink_data[136].DB_MAX_OUTPUT_PORT_TYPE
src0_data[137] <= sink_data[137].DB_MAX_OUTPUT_PORT_TYPE
src0_data[138] <= sink_data[138].DB_MAX_OUTPUT_PORT_TYPE
src0_data[139] <= sink_data[139].DB_MAX_OUTPUT_PORT_TYPE
src0_data[140] <= sink_data[140].DB_MAX_OUTPUT_PORT_TYPE
src0_data[141] <= sink_data[141].DB_MAX_OUTPUT_PORT_TYPE
src0_data[142] <= sink_data[142].DB_MAX_OUTPUT_PORT_TYPE
src0_data[143] <= sink_data[143].DB_MAX_OUTPUT_PORT_TYPE
src0_data[144] <= sink_data[144].DB_MAX_OUTPUT_PORT_TYPE
src0_data[145] <= sink_data[145].DB_MAX_OUTPUT_PORT_TYPE
src0_data[146] <= sink_data[146].DB_MAX_OUTPUT_PORT_TYPE
src0_data[147] <= sink_data[147].DB_MAX_OUTPUT_PORT_TYPE
src0_data[148] <= sink_data[148].DB_MAX_OUTPUT_PORT_TYPE
src0_data[149] <= sink_data[149].DB_MAX_OUTPUT_PORT_TYPE
src0_data[150] <= sink_data[150].DB_MAX_OUTPUT_PORT_TYPE
src0_data[151] <= sink_data[151].DB_MAX_OUTPUT_PORT_TYPE
src0_data[152] <= sink_data[152].DB_MAX_OUTPUT_PORT_TYPE
src0_data[153] <= sink_data[153].DB_MAX_OUTPUT_PORT_TYPE
src0_data[154] <= sink_data[154].DB_MAX_OUTPUT_PORT_TYPE
src0_data[155] <= sink_data[155].DB_MAX_OUTPUT_PORT_TYPE
src0_data[156] <= sink_data[156].DB_MAX_OUTPUT_PORT_TYPE
src0_data[157] <= sink_data[157].DB_MAX_OUTPUT_PORT_TYPE
src0_data[158] <= sink_data[158].DB_MAX_OUTPUT_PORT_TYPE
src0_data[159] <= sink_data[159].DB_MAX_OUTPUT_PORT_TYPE
src0_data[160] <= sink_data[160].DB_MAX_OUTPUT_PORT_TYPE
src0_data[161] <= sink_data[161].DB_MAX_OUTPUT_PORT_TYPE
src0_data[162] <= sink_data[162].DB_MAX_OUTPUT_PORT_TYPE
src0_data[163] <= sink_data[163].DB_MAX_OUTPUT_PORT_TYPE
src0_data[164] <= sink_data[164].DB_MAX_OUTPUT_PORT_TYPE
src0_data[165] <= sink_data[165].DB_MAX_OUTPUT_PORT_TYPE
src0_data[166] <= sink_data[166].DB_MAX_OUTPUT_PORT_TYPE
src0_data[167] <= sink_data[167].DB_MAX_OUTPUT_PORT_TYPE
src0_data[168] <= sink_data[168].DB_MAX_OUTPUT_PORT_TYPE
src0_data[169] <= sink_data[169].DB_MAX_OUTPUT_PORT_TYPE
src0_data[170] <= sink_data[170].DB_MAX_OUTPUT_PORT_TYPE
src0_data[171] <= sink_data[171].DB_MAX_OUTPUT_PORT_TYPE
src0_data[172] <= sink_data[172].DB_MAX_OUTPUT_PORT_TYPE
src0_data[173] <= sink_data[173].DB_MAX_OUTPUT_PORT_TYPE
src0_data[174] <= sink_data[174].DB_MAX_OUTPUT_PORT_TYPE
src0_data[175] <= sink_data[175].DB_MAX_OUTPUT_PORT_TYPE
src0_data[176] <= sink_data[176].DB_MAX_OUTPUT_PORT_TYPE
src0_data[177] <= sink_data[177].DB_MAX_OUTPUT_PORT_TYPE
src0_data[178] <= sink_data[178].DB_MAX_OUTPUT_PORT_TYPE
src0_data[179] <= sink_data[179].DB_MAX_OUTPUT_PORT_TYPE
src0_data[180] <= sink_data[180].DB_MAX_OUTPUT_PORT_TYPE
src0_data[181] <= sink_data[181].DB_MAX_OUTPUT_PORT_TYPE
src0_data[182] <= sink_data[182].DB_MAX_OUTPUT_PORT_TYPE
src0_data[183] <= sink_data[183].DB_MAX_OUTPUT_PORT_TYPE
src0_data[184] <= sink_data[184].DB_MAX_OUTPUT_PORT_TYPE
src0_data[185] <= sink_data[185].DB_MAX_OUTPUT_PORT_TYPE
src0_data[186] <= sink_data[186].DB_MAX_OUTPUT_PORT_TYPE
src0_data[187] <= sink_data[187].DB_MAX_OUTPUT_PORT_TYPE
src0_data[188] <= sink_data[188].DB_MAX_OUTPUT_PORT_TYPE
src0_data[189] <= sink_data[189].DB_MAX_OUTPUT_PORT_TYPE
src0_data[190] <= sink_data[190].DB_MAX_OUTPUT_PORT_TYPE
src0_data[191] <= sink_data[191].DB_MAX_OUTPUT_PORT_TYPE
src0_data[192] <= sink_data[192].DB_MAX_OUTPUT_PORT_TYPE
src0_data[193] <= sink_data[193].DB_MAX_OUTPUT_PORT_TYPE
src0_data[194] <= sink_data[194].DB_MAX_OUTPUT_PORT_TYPE
src0_data[195] <= sink_data[195].DB_MAX_OUTPUT_PORT_TYPE
src0_data[196] <= sink_data[196].DB_MAX_OUTPUT_PORT_TYPE
src0_data[197] <= sink_data[197].DB_MAX_OUTPUT_PORT_TYPE
src0_data[198] <= sink_data[198].DB_MAX_OUTPUT_PORT_TYPE
src0_data[199] <= sink_data[199].DB_MAX_OUTPUT_PORT_TYPE
src0_data[200] <= sink_data[200].DB_MAX_OUTPUT_PORT_TYPE
src0_data[201] <= sink_data[201].DB_MAX_OUTPUT_PORT_TYPE
src0_data[202] <= sink_data[202].DB_MAX_OUTPUT_PORT_TYPE
src0_data[203] <= sink_data[203].DB_MAX_OUTPUT_PORT_TYPE
src0_data[204] <= sink_data[204].DB_MAX_OUTPUT_PORT_TYPE
src0_data[205] <= sink_data[205].DB_MAX_OUTPUT_PORT_TYPE
src0_data[206] <= sink_data[206].DB_MAX_OUTPUT_PORT_TYPE
src0_data[207] <= sink_data[207].DB_MAX_OUTPUT_PORT_TYPE
src0_data[208] <= sink_data[208].DB_MAX_OUTPUT_PORT_TYPE
src0_data[209] <= sink_data[209].DB_MAX_OUTPUT_PORT_TYPE
src0_data[210] <= sink_data[210].DB_MAX_OUTPUT_PORT_TYPE
src0_data[211] <= sink_data[211].DB_MAX_OUTPUT_PORT_TYPE
src0_data[212] <= sink_data[212].DB_MAX_OUTPUT_PORT_TYPE
src0_data[213] <= sink_data[213].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_data[0] => src3_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[103] => src3_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src2_data[103].DATAIN
sink_data[104] => src3_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src2_data[104].DATAIN
sink_data[105] => src3_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src2_data[105].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_startofpacket => src3_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src2_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src2_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src3_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src3_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => locked.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => locked.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_data[104] => src_data[104].DATAIN
sink0_data[105] => src_data[105].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink0_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink0_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_002
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_data[104] => src_data[104].DATAIN
sink0_data[105] => src_data[105].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink0_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink0_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_003
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_data[104] => src_data[104].DATAIN
sink0_data[105] => src_data[105].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink0_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink0_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_002:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_channel[2] => src0_channel[1].DATAIN
sink_channel[3] => src0_channel[2].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => src_valid.DATAIN
sink0_data[0] => src_data[0].DATAIN
sink0_data[1] => src_data[1].DATAIN
sink0_data[2] => src_data[2].DATAIN
sink0_data[3] => src_data[3].DATAIN
sink0_data[4] => src_data[4].DATAIN
sink0_data[5] => src_data[5].DATAIN
sink0_data[6] => src_data[6].DATAIN
sink0_data[7] => src_data[7].DATAIN
sink0_data[8] => src_data[8].DATAIN
sink0_data[9] => src_data[9].DATAIN
sink0_data[10] => src_data[10].DATAIN
sink0_data[11] => src_data[11].DATAIN
sink0_data[12] => src_data[12].DATAIN
sink0_data[13] => src_data[13].DATAIN
sink0_data[14] => src_data[14].DATAIN
sink0_data[15] => src_data[15].DATAIN
sink0_data[16] => src_data[16].DATAIN
sink0_data[17] => src_data[17].DATAIN
sink0_data[18] => src_data[18].DATAIN
sink0_data[19] => src_data[19].DATAIN
sink0_data[20] => src_data[20].DATAIN
sink0_data[21] => src_data[21].DATAIN
sink0_data[22] => src_data[22].DATAIN
sink0_data[23] => src_data[23].DATAIN
sink0_data[24] => src_data[24].DATAIN
sink0_data[25] => src_data[25].DATAIN
sink0_data[26] => src_data[26].DATAIN
sink0_data[27] => src_data[27].DATAIN
sink0_data[28] => src_data[28].DATAIN
sink0_data[29] => src_data[29].DATAIN
sink0_data[30] => src_data[30].DATAIN
sink0_data[31] => src_data[31].DATAIN
sink0_data[32] => src_data[32].DATAIN
sink0_data[33] => src_data[33].DATAIN
sink0_data[34] => src_data[34].DATAIN
sink0_data[35] => src_data[35].DATAIN
sink0_data[36] => src_data[36].DATAIN
sink0_data[37] => src_data[37].DATAIN
sink0_data[38] => src_data[38].DATAIN
sink0_data[39] => src_data[39].DATAIN
sink0_data[40] => src_data[40].DATAIN
sink0_data[41] => src_data[41].DATAIN
sink0_data[42] => src_data[42].DATAIN
sink0_data[43] => src_data[43].DATAIN
sink0_data[44] => src_data[44].DATAIN
sink0_data[45] => src_data[45].DATAIN
sink0_data[46] => src_data[46].DATAIN
sink0_data[47] => src_data[47].DATAIN
sink0_data[48] => src_data[48].DATAIN
sink0_data[49] => src_data[49].DATAIN
sink0_data[50] => src_data[50].DATAIN
sink0_data[51] => src_data[51].DATAIN
sink0_data[52] => src_data[52].DATAIN
sink0_data[53] => src_data[53].DATAIN
sink0_data[54] => src_data[54].DATAIN
sink0_data[55] => src_data[55].DATAIN
sink0_data[56] => src_data[56].DATAIN
sink0_data[57] => src_data[57].DATAIN
sink0_data[58] => src_data[58].DATAIN
sink0_data[59] => src_data[59].DATAIN
sink0_data[60] => src_data[60].DATAIN
sink0_data[61] => src_data[61].DATAIN
sink0_data[62] => src_data[62].DATAIN
sink0_data[63] => src_data[63].DATAIN
sink0_data[64] => src_data[64].DATAIN
sink0_data[65] => src_data[65].DATAIN
sink0_data[66] => src_data[66].DATAIN
sink0_data[67] => src_data[67].DATAIN
sink0_data[68] => src_data[68].DATAIN
sink0_data[69] => src_data[69].DATAIN
sink0_data[70] => src_data[70].DATAIN
sink0_data[71] => src_data[71].DATAIN
sink0_data[72] => src_data[72].DATAIN
sink0_data[73] => src_data[73].DATAIN
sink0_data[74] => src_data[74].DATAIN
sink0_data[75] => src_data[75].DATAIN
sink0_data[76] => src_data[76].DATAIN
sink0_data[77] => src_data[77].DATAIN
sink0_data[78] => src_data[78].DATAIN
sink0_data[79] => src_data[79].DATAIN
sink0_data[80] => src_data[80].DATAIN
sink0_data[81] => src_data[81].DATAIN
sink0_data[82] => src_data[82].DATAIN
sink0_data[83] => src_data[83].DATAIN
sink0_data[84] => src_data[84].DATAIN
sink0_data[85] => src_data[85].DATAIN
sink0_data[86] => src_data[86].DATAIN
sink0_data[87] => src_data[87].DATAIN
sink0_data[88] => src_data[88].DATAIN
sink0_data[89] => src_data[89].DATAIN
sink0_data[90] => src_data[90].DATAIN
sink0_data[91] => src_data[91].DATAIN
sink0_data[92] => src_data[92].DATAIN
sink0_data[93] => src_data[93].DATAIN
sink0_data[94] => src_data[94].DATAIN
sink0_data[95] => src_data[95].DATAIN
sink0_data[96] => src_data[96].DATAIN
sink0_data[97] => src_data[97].DATAIN
sink0_data[98] => src_data[98].DATAIN
sink0_data[99] => src_data[99].DATAIN
sink0_data[100] => src_data[100].DATAIN
sink0_data[101] => src_data[101].DATAIN
sink0_data[102] => src_data[102].DATAIN
sink0_data[103] => src_data[103].DATAIN
sink0_data[104] => src_data[104].DATAIN
sink0_data[105] => src_data[105].DATAIN
sink0_data[106] => src_data[106].DATAIN
sink0_data[107] => src_data[107].DATAIN
sink0_data[108] => src_data[108].DATAIN
sink0_data[109] => src_data[109].DATAIN
sink0_data[110] => src_data[110].DATAIN
sink0_data[111] => src_data[111].DATAIN
sink0_data[112] => src_data[112].DATAIN
sink0_data[113] => src_data[113].DATAIN
sink0_data[114] => src_data[114].DATAIN
sink0_data[115] => src_data[115].DATAIN
sink0_data[116] => src_data[116].DATAIN
sink0_data[117] => src_data[117].DATAIN
sink0_data[118] => src_data[118].DATAIN
sink0_data[119] => src_data[119].DATAIN
sink0_data[120] => src_data[120].DATAIN
sink0_data[121] => src_data[121].DATAIN
sink0_data[122] => src_data[122].DATAIN
sink0_data[123] => src_data[123].DATAIN
sink0_data[124] => src_data[124].DATAIN
sink0_data[125] => src_data[125].DATAIN
sink0_data[126] => src_data[126].DATAIN
sink0_data[127] => src_data[127].DATAIN
sink0_data[128] => src_data[128].DATAIN
sink0_data[129] => src_data[129].DATAIN
sink0_data[130] => src_data[130].DATAIN
sink0_data[131] => src_data[131].DATAIN
sink0_data[132] => src_data[132].DATAIN
sink0_data[133] => src_data[133].DATAIN
sink0_data[134] => src_data[134].DATAIN
sink0_data[135] => src_data[135].DATAIN
sink0_data[136] => src_data[136].DATAIN
sink0_data[137] => src_data[137].DATAIN
sink0_data[138] => src_data[138].DATAIN
sink0_data[139] => src_data[139].DATAIN
sink0_data[140] => src_data[140].DATAIN
sink0_data[141] => src_data[141].DATAIN
sink0_data[142] => src_data[142].DATAIN
sink0_data[143] => src_data[143].DATAIN
sink0_data[144] => src_data[144].DATAIN
sink0_data[145] => src_data[145].DATAIN
sink0_data[146] => src_data[146].DATAIN
sink0_data[147] => src_data[147].DATAIN
sink0_data[148] => src_data[148].DATAIN
sink0_data[149] => src_data[149].DATAIN
sink0_data[150] => src_data[150].DATAIN
sink0_data[151] => src_data[151].DATAIN
sink0_data[152] => src_data[152].DATAIN
sink0_data[153] => src_data[153].DATAIN
sink0_data[154] => src_data[154].DATAIN
sink0_data[155] => src_data[155].DATAIN
sink0_data[156] => src_data[156].DATAIN
sink0_data[157] => src_data[157].DATAIN
sink0_data[158] => src_data[158].DATAIN
sink0_data[159] => src_data[159].DATAIN
sink0_data[160] => src_data[160].DATAIN
sink0_data[161] => src_data[161].DATAIN
sink0_data[162] => src_data[162].DATAIN
sink0_data[163] => src_data[163].DATAIN
sink0_data[164] => src_data[164].DATAIN
sink0_data[165] => src_data[165].DATAIN
sink0_data[166] => src_data[166].DATAIN
sink0_data[167] => src_data[167].DATAIN
sink0_data[168] => src_data[168].DATAIN
sink0_data[169] => src_data[169].DATAIN
sink0_data[170] => src_data[170].DATAIN
sink0_data[171] => src_data[171].DATAIN
sink0_data[172] => src_data[172].DATAIN
sink0_data[173] => src_data[173].DATAIN
sink0_data[174] => src_data[174].DATAIN
sink0_data[175] => src_data[175].DATAIN
sink0_data[176] => src_data[176].DATAIN
sink0_data[177] => src_data[177].DATAIN
sink0_data[178] => src_data[178].DATAIN
sink0_data[179] => src_data[179].DATAIN
sink0_data[180] => src_data[180].DATAIN
sink0_data[181] => src_data[181].DATAIN
sink0_data[182] => src_data[182].DATAIN
sink0_data[183] => src_data[183].DATAIN
sink0_data[184] => src_data[184].DATAIN
sink0_data[185] => src_data[185].DATAIN
sink0_data[186] => src_data[186].DATAIN
sink0_data[187] => src_data[187].DATAIN
sink0_data[188] => src_data[188].DATAIN
sink0_data[189] => src_data[189].DATAIN
sink0_data[190] => src_data[190].DATAIN
sink0_data[191] => src_data[191].DATAIN
sink0_data[192] => src_data[192].DATAIN
sink0_data[193] => src_data[193].DATAIN
sink0_data[194] => src_data[194].DATAIN
sink0_data[195] => src_data[195].DATAIN
sink0_data[196] => src_data[196].DATAIN
sink0_data[197] => src_data[197].DATAIN
sink0_data[198] => src_data[198].DATAIN
sink0_data[199] => src_data[199].DATAIN
sink0_data[200] => src_data[200].DATAIN
sink0_data[201] => src_data[201].DATAIN
sink0_data[202] => src_data[202].DATAIN
sink0_data[203] => src_data[203].DATAIN
sink0_data[204] => src_data[204].DATAIN
sink0_data[205] => src_data[205].DATAIN
sink0_data[206] => src_data[206].DATAIN
sink0_data[207] => src_data[207].DATAIN
sink0_data[208] => src_data[208].DATAIN
sink0_data[209] => src_data[209].DATAIN
sink0_data[210] => src_data[210].DATAIN
sink0_data[211] => src_data[211].DATAIN
sink0_data[212] => src_data[212].DATAIN
sink0_data[213] => src_data[213].DATAIN
sink0_channel[0] => src_channel[0].DATAIN
sink0_channel[1] => src_channel[1].DATAIN
sink0_channel[2] => src_channel[2].DATAIN
sink0_channel[3] => src_channel[3].DATAIN
sink0_startofpacket => src_startofpacket.DATAIN
sink0_endofpacket => src_endofpacket.DATAIN
sink0_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink0_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink0_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink0_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink0_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink0_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink0_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink0_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink0_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink0_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink0_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink0_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink0_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink0_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink0_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink0_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink0_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink0_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink0_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink0_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink0_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink0_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink0_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink0_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink0_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink0_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink0_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink0_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink0_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink0_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink0_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink0_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink0_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink0_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink0_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink0_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink0_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink0_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink0_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink0_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink0_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink0_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink0_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink0_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink0_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink0_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink0_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink0_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink0_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink0_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink0_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink0_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink0_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink0_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink0_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink0_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink0_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink0_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink0_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink0_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink0_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink0_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink0_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink0_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink0_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink0_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink0_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink0_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink0_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink0_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink0_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink0_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink0_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink0_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink0_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink0_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink0_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink0_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink0_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink0_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink0_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink0_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink0_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink0_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink0_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink0_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink0_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink0_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink0_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink0_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink0_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink0_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink0_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink0_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink0_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink0_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink0_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink0_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink0_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink0_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink0_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink0_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink0_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink0_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink0_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink0_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink0_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink0_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink0_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink0_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink0_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink0_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink0_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink0_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink0_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink0_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink0_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink0_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_data[116] <= sink0_data[116].DB_MAX_OUTPUT_PORT_TYPE
src_data[117] <= sink0_data[117].DB_MAX_OUTPUT_PORT_TYPE
src_data[118] <= sink0_data[118].DB_MAX_OUTPUT_PORT_TYPE
src_data[119] <= sink0_data[119].DB_MAX_OUTPUT_PORT_TYPE
src_data[120] <= sink0_data[120].DB_MAX_OUTPUT_PORT_TYPE
src_data[121] <= sink0_data[121].DB_MAX_OUTPUT_PORT_TYPE
src_data[122] <= sink0_data[122].DB_MAX_OUTPUT_PORT_TYPE
src_data[123] <= sink0_data[123].DB_MAX_OUTPUT_PORT_TYPE
src_data[124] <= sink0_data[124].DB_MAX_OUTPUT_PORT_TYPE
src_data[125] <= sink0_data[125].DB_MAX_OUTPUT_PORT_TYPE
src_data[126] <= sink0_data[126].DB_MAX_OUTPUT_PORT_TYPE
src_data[127] <= sink0_data[127].DB_MAX_OUTPUT_PORT_TYPE
src_data[128] <= sink0_data[128].DB_MAX_OUTPUT_PORT_TYPE
src_data[129] <= sink0_data[129].DB_MAX_OUTPUT_PORT_TYPE
src_data[130] <= sink0_data[130].DB_MAX_OUTPUT_PORT_TYPE
src_data[131] <= sink0_data[131].DB_MAX_OUTPUT_PORT_TYPE
src_data[132] <= sink0_data[132].DB_MAX_OUTPUT_PORT_TYPE
src_data[133] <= sink0_data[133].DB_MAX_OUTPUT_PORT_TYPE
src_data[134] <= sink0_data[134].DB_MAX_OUTPUT_PORT_TYPE
src_data[135] <= sink0_data[135].DB_MAX_OUTPUT_PORT_TYPE
src_data[136] <= sink0_data[136].DB_MAX_OUTPUT_PORT_TYPE
src_data[137] <= sink0_data[137].DB_MAX_OUTPUT_PORT_TYPE
src_data[138] <= sink0_data[138].DB_MAX_OUTPUT_PORT_TYPE
src_data[139] <= sink0_data[139].DB_MAX_OUTPUT_PORT_TYPE
src_data[140] <= sink0_data[140].DB_MAX_OUTPUT_PORT_TYPE
src_data[141] <= sink0_data[141].DB_MAX_OUTPUT_PORT_TYPE
src_data[142] <= sink0_data[142].DB_MAX_OUTPUT_PORT_TYPE
src_data[143] <= sink0_data[143].DB_MAX_OUTPUT_PORT_TYPE
src_data[144] <= sink0_data[144].DB_MAX_OUTPUT_PORT_TYPE
src_data[145] <= sink0_data[145].DB_MAX_OUTPUT_PORT_TYPE
src_data[146] <= sink0_data[146].DB_MAX_OUTPUT_PORT_TYPE
src_data[147] <= sink0_data[147].DB_MAX_OUTPUT_PORT_TYPE
src_data[148] <= sink0_data[148].DB_MAX_OUTPUT_PORT_TYPE
src_data[149] <= sink0_data[149].DB_MAX_OUTPUT_PORT_TYPE
src_data[150] <= sink0_data[150].DB_MAX_OUTPUT_PORT_TYPE
src_data[151] <= sink0_data[151].DB_MAX_OUTPUT_PORT_TYPE
src_data[152] <= sink0_data[152].DB_MAX_OUTPUT_PORT_TYPE
src_data[153] <= sink0_data[153].DB_MAX_OUTPUT_PORT_TYPE
src_data[154] <= sink0_data[154].DB_MAX_OUTPUT_PORT_TYPE
src_data[155] <= sink0_data[155].DB_MAX_OUTPUT_PORT_TYPE
src_data[156] <= sink0_data[156].DB_MAX_OUTPUT_PORT_TYPE
src_data[157] <= sink0_data[157].DB_MAX_OUTPUT_PORT_TYPE
src_data[158] <= sink0_data[158].DB_MAX_OUTPUT_PORT_TYPE
src_data[159] <= sink0_data[159].DB_MAX_OUTPUT_PORT_TYPE
src_data[160] <= sink0_data[160].DB_MAX_OUTPUT_PORT_TYPE
src_data[161] <= sink0_data[161].DB_MAX_OUTPUT_PORT_TYPE
src_data[162] <= sink0_data[162].DB_MAX_OUTPUT_PORT_TYPE
src_data[163] <= sink0_data[163].DB_MAX_OUTPUT_PORT_TYPE
src_data[164] <= sink0_data[164].DB_MAX_OUTPUT_PORT_TYPE
src_data[165] <= sink0_data[165].DB_MAX_OUTPUT_PORT_TYPE
src_data[166] <= sink0_data[166].DB_MAX_OUTPUT_PORT_TYPE
src_data[167] <= sink0_data[167].DB_MAX_OUTPUT_PORT_TYPE
src_data[168] <= sink0_data[168].DB_MAX_OUTPUT_PORT_TYPE
src_data[169] <= sink0_data[169].DB_MAX_OUTPUT_PORT_TYPE
src_data[170] <= sink0_data[170].DB_MAX_OUTPUT_PORT_TYPE
src_data[171] <= sink0_data[171].DB_MAX_OUTPUT_PORT_TYPE
src_data[172] <= sink0_data[172].DB_MAX_OUTPUT_PORT_TYPE
src_data[173] <= sink0_data[173].DB_MAX_OUTPUT_PORT_TYPE
src_data[174] <= sink0_data[174].DB_MAX_OUTPUT_PORT_TYPE
src_data[175] <= sink0_data[175].DB_MAX_OUTPUT_PORT_TYPE
src_data[176] <= sink0_data[176].DB_MAX_OUTPUT_PORT_TYPE
src_data[177] <= sink0_data[177].DB_MAX_OUTPUT_PORT_TYPE
src_data[178] <= sink0_data[178].DB_MAX_OUTPUT_PORT_TYPE
src_data[179] <= sink0_data[179].DB_MAX_OUTPUT_PORT_TYPE
src_data[180] <= sink0_data[180].DB_MAX_OUTPUT_PORT_TYPE
src_data[181] <= sink0_data[181].DB_MAX_OUTPUT_PORT_TYPE
src_data[182] <= sink0_data[182].DB_MAX_OUTPUT_PORT_TYPE
src_data[183] <= sink0_data[183].DB_MAX_OUTPUT_PORT_TYPE
src_data[184] <= sink0_data[184].DB_MAX_OUTPUT_PORT_TYPE
src_data[185] <= sink0_data[185].DB_MAX_OUTPUT_PORT_TYPE
src_data[186] <= sink0_data[186].DB_MAX_OUTPUT_PORT_TYPE
src_data[187] <= sink0_data[187].DB_MAX_OUTPUT_PORT_TYPE
src_data[188] <= sink0_data[188].DB_MAX_OUTPUT_PORT_TYPE
src_data[189] <= sink0_data[189].DB_MAX_OUTPUT_PORT_TYPE
src_data[190] <= sink0_data[190].DB_MAX_OUTPUT_PORT_TYPE
src_data[191] <= sink0_data[191].DB_MAX_OUTPUT_PORT_TYPE
src_data[192] <= sink0_data[192].DB_MAX_OUTPUT_PORT_TYPE
src_data[193] <= sink0_data[193].DB_MAX_OUTPUT_PORT_TYPE
src_data[194] <= sink0_data[194].DB_MAX_OUTPUT_PORT_TYPE
src_data[195] <= sink0_data[195].DB_MAX_OUTPUT_PORT_TYPE
src_data[196] <= sink0_data[196].DB_MAX_OUTPUT_PORT_TYPE
src_data[197] <= sink0_data[197].DB_MAX_OUTPUT_PORT_TYPE
src_data[198] <= sink0_data[198].DB_MAX_OUTPUT_PORT_TYPE
src_data[199] <= sink0_data[199].DB_MAX_OUTPUT_PORT_TYPE
src_data[200] <= sink0_data[200].DB_MAX_OUTPUT_PORT_TYPE
src_data[201] <= sink0_data[201].DB_MAX_OUTPUT_PORT_TYPE
src_data[202] <= sink0_data[202].DB_MAX_OUTPUT_PORT_TYPE
src_data[203] <= sink0_data[203].DB_MAX_OUTPUT_PORT_TYPE
src_data[204] <= sink0_data[204].DB_MAX_OUTPUT_PORT_TYPE
src_data[205] <= sink0_data[205].DB_MAX_OUTPUT_PORT_TYPE
src_data[206] <= sink0_data[206].DB_MAX_OUTPUT_PORT_TYPE
src_data[207] <= sink0_data[207].DB_MAX_OUTPUT_PORT_TYPE
src_data[208] <= sink0_data[208].DB_MAX_OUTPUT_PORT_TYPE
src_data[209] <= sink0_data[209].DB_MAX_OUTPUT_PORT_TYPE
src_data[210] <= sink0_data[210].DB_MAX_OUTPUT_PORT_TYPE
src_data[211] <= sink0_data[211].DB_MAX_OUTPUT_PORT_TYPE
src_data[212] <= sink0_data[212].DB_MAX_OUTPUT_PORT_TYPE
src_data[213] <= sink0_data[213].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= sink0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= sink0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= sink0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= sink0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink0_ready.DATAIN
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[72] => last_cycle.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[72] => last_cycle.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[72] => last_cycle.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_data[103] => src_payload.IN1
sink2_data[104] => src_payload.IN1
sink2_data[105] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[72] => last_cycle.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_data[103] => src_payload.IN1
sink3_data[104] => src_payload.IN1
sink3_data[105] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
clk => clk.IN1
reset => reset.IN1


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => cout.IN0
a[3] => cout.IN0
a[4] => cout.IN0
a[4] => cout.IN0
a[5] => cout.IN0
a[5] => cout.IN0
a[6] => cout.IN0
a[6] => cout.IN0
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => cout.IN1
b[3] => cout.IN1
b[4] => cout.IN1
b[4] => cout.IN1
b[5] => cout.IN1
b[5] => cout.IN1
b[6] => cout.IN1
b[6] => cout.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => byteen_reg[4].CLK
clk => byteen_reg[5].CLK
clk => byteen_reg[6].CLK
clk => byteen_reg[7].CLK
clk => byteen_reg[8].CLK
clk => byteen_reg[9].CLK
clk => byteen_reg[10].CLK
clk => byteen_reg[11].CLK
clk => byteen_reg[12].CLK
clk => byteen_reg[13].CLK
clk => byteen_reg[14].CLK
clk => byteen_reg[15].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
clk => data_reg[25].CLK
clk => data_reg[26].CLK
clk => data_reg[27].CLK
clk => data_reg[28].CLK
clk => data_reg[29].CLK
clk => data_reg[30].CLK
clk => data_reg[31].CLK
clk => data_reg[32].CLK
clk => data_reg[33].CLK
clk => data_reg[34].CLK
clk => data_reg[35].CLK
clk => data_reg[36].CLK
clk => data_reg[37].CLK
clk => data_reg[38].CLK
clk => data_reg[39].CLK
clk => data_reg[40].CLK
clk => data_reg[41].CLK
clk => data_reg[42].CLK
clk => data_reg[43].CLK
clk => data_reg[44].CLK
clk => data_reg[45].CLK
clk => data_reg[46].CLK
clk => data_reg[47].CLK
clk => data_reg[48].CLK
clk => data_reg[49].CLK
clk => data_reg[50].CLK
clk => data_reg[51].CLK
clk => data_reg[52].CLK
clk => data_reg[53].CLK
clk => data_reg[54].CLK
clk => data_reg[55].CLK
clk => data_reg[56].CLK
clk => data_reg[57].CLK
clk => data_reg[58].CLK
clk => data_reg[59].CLK
clk => data_reg[60].CLK
clk => data_reg[61].CLK
clk => data_reg[62].CLK
clk => data_reg[63].CLK
clk => data_reg[64].CLK
clk => data_reg[65].CLK
clk => data_reg[66].CLK
clk => data_reg[67].CLK
clk => data_reg[68].CLK
clk => data_reg[69].CLK
clk => data_reg[70].CLK
clk => data_reg[71].CLK
clk => data_reg[72].CLK
clk => data_reg[73].CLK
clk => data_reg[74].CLK
clk => data_reg[75].CLK
clk => data_reg[76].CLK
clk => data_reg[77].CLK
clk => data_reg[78].CLK
clk => data_reg[79].CLK
clk => data_reg[80].CLK
clk => data_reg[81].CLK
clk => data_reg[82].CLK
clk => data_reg[83].CLK
clk => data_reg[84].CLK
clk => data_reg[85].CLK
clk => data_reg[86].CLK
clk => data_reg[87].CLK
clk => data_reg[88].CLK
clk => data_reg[89].CLK
clk => data_reg[90].CLK
clk => data_reg[91].CLK
clk => data_reg[92].CLK
clk => data_reg[93].CLK
clk => data_reg[94].CLK
clk => data_reg[95].CLK
clk => data_reg[96].CLK
clk => data_reg[97].CLK
clk => data_reg[98].CLK
clk => data_reg[99].CLK
clk => data_reg[100].CLK
clk => data_reg[101].CLK
clk => data_reg[102].CLK
clk => data_reg[103].CLK
clk => data_reg[104].CLK
clk => data_reg[105].CLK
clk => data_reg[106].CLK
clk => data_reg[107].CLK
clk => data_reg[108].CLK
clk => data_reg[109].CLK
clk => data_reg[110].CLK
clk => data_reg[111].CLK
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => byte_cnt_reg[3].CLK
clk => byte_cnt_reg[4].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => byteen_reg[4].ACLR
reset => byteen_reg[5].ACLR
reset => byteen_reg[6].ACLR
reset => byteen_reg[7].ACLR
reset => byteen_reg[8].ACLR
reset => byteen_reg[9].ACLR
reset => byteen_reg[10].ACLR
reset => byteen_reg[11].ACLR
reset => byteen_reg[12].ACLR
reset => byteen_reg[13].ACLR
reset => byteen_reg[14].ACLR
reset => byteen_reg[15].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => data_reg[16].ACLR
reset => data_reg[17].ACLR
reset => data_reg[18].ACLR
reset => data_reg[19].ACLR
reset => data_reg[20].ACLR
reset => data_reg[21].ACLR
reset => data_reg[22].ACLR
reset => data_reg[23].ACLR
reset => data_reg[24].ACLR
reset => data_reg[25].ACLR
reset => data_reg[26].ACLR
reset => data_reg[27].ACLR
reset => data_reg[28].ACLR
reset => data_reg[29].ACLR
reset => data_reg[30].ACLR
reset => data_reg[31].ACLR
reset => data_reg[32].ACLR
reset => data_reg[33].ACLR
reset => data_reg[34].ACLR
reset => data_reg[35].ACLR
reset => data_reg[36].ACLR
reset => data_reg[37].ACLR
reset => data_reg[38].ACLR
reset => data_reg[39].ACLR
reset => data_reg[40].ACLR
reset => data_reg[41].ACLR
reset => data_reg[42].ACLR
reset => data_reg[43].ACLR
reset => data_reg[44].ACLR
reset => data_reg[45].ACLR
reset => data_reg[46].ACLR
reset => data_reg[47].ACLR
reset => data_reg[48].ACLR
reset => data_reg[49].ACLR
reset => data_reg[50].ACLR
reset => data_reg[51].ACLR
reset => data_reg[52].ACLR
reset => data_reg[53].ACLR
reset => data_reg[54].ACLR
reset => data_reg[55].ACLR
reset => data_reg[56].ACLR
reset => data_reg[57].ACLR
reset => data_reg[58].ACLR
reset => data_reg[59].ACLR
reset => data_reg[60].ACLR
reset => data_reg[61].ACLR
reset => data_reg[62].ACLR
reset => data_reg[63].ACLR
reset => data_reg[64].ACLR
reset => data_reg[65].ACLR
reset => data_reg[66].ACLR
reset => data_reg[67].ACLR
reset => data_reg[68].ACLR
reset => data_reg[69].ACLR
reset => data_reg[70].ACLR
reset => data_reg[71].ACLR
reset => data_reg[72].ACLR
reset => data_reg[73].ACLR
reset => data_reg[74].ACLR
reset => data_reg[75].ACLR
reset => data_reg[76].ACLR
reset => data_reg[77].ACLR
reset => data_reg[78].ACLR
reset => data_reg[79].ACLR
reset => data_reg[80].ACLR
reset => data_reg[81].ACLR
reset => data_reg[82].ACLR
reset => data_reg[83].ACLR
reset => data_reg[84].ACLR
reset => data_reg[85].ACLR
reset => data_reg[86].ACLR
reset => data_reg[87].ACLR
reset => data_reg[88].ACLR
reset => data_reg[89].ACLR
reset => data_reg[90].ACLR
reset => data_reg[91].ACLR
reset => data_reg[92].ACLR
reset => data_reg[93].ACLR
reset => data_reg[94].ACLR
reset => data_reg[95].ACLR
reset => data_reg[96].ACLR
reset => data_reg[97].ACLR
reset => data_reg[98].ACLR
reset => data_reg[99].ACLR
reset => data_reg[100].ACLR
reset => data_reg[101].ACLR
reset => data_reg[102].ACLR
reset => data_reg[103].ACLR
reset => data_reg[104].ACLR
reset => data_reg[105].ACLR
reset => data_reg[106].ACLR
reset => data_reg[107].ACLR
reset => data_reg[108].ACLR
reset => data_reg[109].ACLR
reset => data_reg[110].ACLR
reset => data_reg[111].ACLR
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => byte_cnt_reg[3].ACLR
reset => byte_cnt_reg[4].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => data_reg.DATAB
in_data[33] => data_reg.DATAB
in_data[34] => data_reg.DATAB
in_data[35] => data_reg.DATAB
in_data[36] => data_reg.DATAB
in_data[37] => data_reg.DATAB
in_data[38] => data_reg.DATAB
in_data[39] => data_reg.DATAB
in_data[40] => data_reg.DATAB
in_data[41] => data_reg.DATAB
in_data[42] => data_reg.DATAB
in_data[43] => data_reg.DATAB
in_data[44] => data_reg.DATAB
in_data[45] => data_reg.DATAB
in_data[46] => data_reg.DATAB
in_data[47] => data_reg.DATAB
in_data[48] => data_reg.DATAB
in_data[49] => data_reg.DATAB
in_data[50] => data_reg.DATAB
in_data[51] => data_reg.DATAB
in_data[52] => data_reg.DATAB
in_data[53] => data_reg.DATAB
in_data[54] => data_reg.DATAB
in_data[55] => data_reg.DATAB
in_data[56] => data_reg.DATAB
in_data[57] => data_reg.DATAB
in_data[58] => data_reg.DATAB
in_data[59] => data_reg.DATAB
in_data[60] => data_reg.DATAB
in_data[61] => data_reg.DATAB
in_data[62] => data_reg.DATAB
in_data[63] => data_reg.DATAB
in_data[64] => data_reg.DATAB
in_data[65] => data_reg.DATAB
in_data[66] => data_reg.DATAB
in_data[67] => data_reg.DATAB
in_data[68] => data_reg.DATAB
in_data[69] => data_reg.DATAB
in_data[70] => data_reg.DATAB
in_data[71] => data_reg.DATAB
in_data[72] => data_reg.DATAB
in_data[73] => data_reg.DATAB
in_data[74] => data_reg.DATAB
in_data[75] => data_reg.DATAB
in_data[76] => data_reg.DATAB
in_data[77] => data_reg.DATAB
in_data[78] => data_reg.DATAB
in_data[79] => data_reg.DATAB
in_data[80] => data_reg.DATAB
in_data[81] => data_reg.DATAB
in_data[82] => data_reg.DATAB
in_data[83] => data_reg.DATAB
in_data[84] => data_reg.DATAB
in_data[85] => data_reg.DATAB
in_data[86] => data_reg.DATAB
in_data[87] => data_reg.DATAB
in_data[88] => data_reg.DATAB
in_data[89] => data_reg.DATAB
in_data[90] => data_reg.DATAB
in_data[91] => data_reg.DATAB
in_data[92] => data_reg.DATAB
in_data[93] => data_reg.DATAB
in_data[94] => data_reg.DATAB
in_data[95] => data_reg.DATAB
in_data[96] => data_reg.DATAB
in_data[97] => data_reg.DATAB
in_data[98] => data_reg.DATAB
in_data[99] => data_reg.DATAB
in_data[100] => data_reg.DATAB
in_data[101] => data_reg.DATAB
in_data[102] => data_reg.DATAB
in_data[103] => data_reg.DATAB
in_data[104] => data_reg.DATAB
in_data[105] => data_reg.DATAB
in_data[106] => data_reg.DATAB
in_data[107] => data_reg.DATAB
in_data[108] => data_reg.DATAB
in_data[109] => data_reg.DATAB
in_data[110] => data_reg.DATAB
in_data[111] => data_reg.DATAB
in_data[112] => data_reg.DATAB
in_data[113] => data_reg.DATAB
in_data[114] => data_reg.DATAB
in_data[115] => data_reg.DATAB
in_data[116] => data_reg.DATAB
in_data[117] => data_reg.DATAB
in_data[118] => data_reg.DATAB
in_data[119] => data_reg.DATAB
in_data[120] => data_reg.DATAB
in_data[121] => data_reg.DATAB
in_data[122] => data_reg.DATAB
in_data[123] => data_reg.DATAB
in_data[124] => data_reg.DATAB
in_data[125] => data_reg.DATAB
in_data[126] => data_reg.DATAB
in_data[127] => data_reg.DATAB
in_data[128] => out_byteen_field.DATAA
in_data[129] => out_byteen_field.DATAA
in_data[130] => byteen_reg.DATAB
in_data[131] => byteen_reg.DATAB
in_data[132] => byteen_reg.DATAB
in_data[133] => byteen_reg.DATAB
in_data[134] => byteen_reg.DATAB
in_data[135] => byteen_reg.DATAB
in_data[136] => byteen_reg.DATAB
in_data[137] => byteen_reg.DATAB
in_data[138] => byteen_reg.DATAB
in_data[139] => byteen_reg.DATAB
in_data[140] => byteen_reg.DATAB
in_data[141] => byteen_reg.DATAB
in_data[142] => byteen_reg.DATAB
in_data[143] => byteen_reg.DATAB
in_data[144] => out_address_field.DATAA
in_data[145] => out_address_field.DATAA
in_data[146] => out_address_field.DATAA
in_data[147] => out_address_field.DATAA
in_data[148] => address_reg.DATAB
in_data[148] => address_reg.DATAB
in_data[148] => out_address_field.DATAA
in_data[149] => address_reg.DATAB
in_data[149] => address_reg.DATAB
in_data[149] => out_address_field.DATAA
in_data[150] => address_reg.DATAB
in_data[150] => address_reg.DATAB
in_data[150] => out_address_field.DATAA
in_data[151] => address_reg.DATAB
in_data[151] => address_reg.DATAB
in_data[151] => out_address_field.DATAA
in_data[152] => address_reg.DATAB
in_data[152] => address_reg.DATAB
in_data[152] => out_address_field.DATAA
in_data[153] => address_reg.DATAB
in_data[153] => address_reg.DATAB
in_data[153] => out_address_field.DATAA
in_data[154] => address_reg.DATAB
in_data[154] => address_reg.DATAB
in_data[154] => out_address_field.DATAA
in_data[155] => address_reg.DATAB
in_data[155] => address_reg.DATAB
in_data[155] => out_address_field.DATAA
in_data[156] => address_reg.DATAB
in_data[156] => address_reg.DATAB
in_data[156] => out_address_field.DATAA
in_data[157] => address_reg.DATAB
in_data[157] => address_reg.DATAB
in_data[157] => out_address_field.DATAA
in_data[158] => address_reg.DATAB
in_data[158] => address_reg.DATAB
in_data[158] => out_address_field.DATAA
in_data[159] => address_reg.DATAB
in_data[159] => address_reg.DATAB
in_data[159] => out_address_field.DATAA
in_data[160] => address_reg.DATAB
in_data[160] => address_reg.DATAB
in_data[160] => out_address_field.DATAA
in_data[161] => address_reg.DATAB
in_data[161] => address_reg.DATAB
in_data[161] => out_address_field.DATAA
in_data[162] => address_reg.DATAB
in_data[162] => address_reg.DATAB
in_data[162] => out_address_field.DATAA
in_data[163] => address_reg.DATAB
in_data[163] => address_reg.DATAB
in_data[163] => out_address_field.DATAA
in_data[164] => address_reg.DATAB
in_data[164] => address_reg.DATAB
in_data[164] => out_address_field.DATAA
in_data[165] => address_reg.DATAB
in_data[165] => address_reg.DATAB
in_data[165] => out_address_field.DATAA
in_data[166] => address_reg.DATAB
in_data[166] => address_reg.DATAB
in_data[166] => out_address_field.DATAA
in_data[167] => address_reg.DATAB
in_data[167] => address_reg.DATAB
in_data[167] => out_address_field.DATAA
in_data[168] => address_reg.DATAB
in_data[168] => address_reg.DATAB
in_data[168] => out_address_field.DATAA
in_data[169] => address_reg.DATAB
in_data[169] => address_reg.DATAB
in_data[169] => out_address_field.DATAA
in_data[170] => address_reg.DATAB
in_data[170] => address_reg.DATAB
in_data[170] => out_address_field.DATAA
in_data[171] => address_reg.DATAB
in_data[171] => address_reg.DATAB
in_data[171] => out_address_field.DATAA
in_data[172] => address_reg.DATAB
in_data[172] => address_reg.DATAB
in_data[172] => out_address_field.DATAA
in_data[173] => address_reg.DATAB
in_data[173] => address_reg.DATAB
in_data[173] => out_address_field.DATAA
in_data[174] => address_reg.DATAB
in_data[174] => address_reg.DATAB
in_data[174] => out_address_field.DATAA
in_data[175] => address_reg.DATAB
in_data[175] => address_reg.DATAB
in_data[175] => out_address_field.DATAA
in_data[176] => always5.IN1
in_data[176] => out_endofpacket.OUTPUTSELECT
in_data[176] => out_data[50].DATAIN
in_data[176] => always4.IN1
in_data[177] => out_data[51].DATAIN
in_data[178] => out_data[52].DATAIN
in_data[179] => out_data[53].DATAIN
in_data[180] => out_data[54].DATAIN
in_data[181] => out_lock_field.DATAB
in_data[182] => Add1.IN10
in_data[182] => out_byte_cnt_field.DATAA
in_data[183] => Add1.IN9
in_data[183] => out_byte_cnt_field.DATAA
in_data[184] => Add1.IN8
in_data[184] => out_byte_cnt_field.DATAA
in_data[185] => Add1.IN7
in_data[185] => out_byte_cnt_field.DATAA
in_data[186] => Add1.IN6
in_data[186] => out_byte_cnt_field.DATAA
in_data[187] => out_data[61].DATAIN
in_data[188] => out_size_field.DATAB
in_data[189] => out_size_field.DATAB
in_data[190] => out_size_field.DATAB
in_data[191] => out_burst_type_field.DATAA
in_data[191] => out_burst_type_field.DATAB
in_data[191] => Equal2.IN1
in_data[192] => out_burst_type_field.DATAA
in_data[192] => out_burst_type_field.DATAB
in_data[192] => Equal2.IN0
in_data[193] => out_data[67].DATAIN
in_data[194] => out_data[68].DATAIN
in_data[195] => out_data[69].DATAIN
in_data[196] => out_data[70].DATAIN
in_data[197] => out_data[71].DATAIN
in_data[198] => out_data[72].DATAIN
in_data[199] => out_data[73].DATAIN
in_data[200] => out_data[74].DATAIN
in_data[201] => out_data[75].DATAIN
in_data[202] => out_data[76].DATAIN
in_data[203] => out_data[77].DATAIN
in_data[204] => out_data[78].DATAIN
in_data[205] => out_data[79].DATAIN
in_data[206] => out_data[80].DATAIN
in_data[207] => out_data[81].DATAIN
in_data[208] => out_data[82].DATAIN
in_data[209] => out_data[83].DATAIN
in_data[210] => out_data[84].DATAIN
in_data[211] => out_data[85].DATAIN
in_data[212] => out_data[86].DATAIN
in_data[213] => out_data[87].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => out_endofpacket.DATAB
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[176].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[177].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[178].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[179].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[180].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[187].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= in_data[193].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= in_data[194].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= in_data[195].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= in_data[196].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= in_data[197].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= in_data[198].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= in_data[199].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= in_data[200].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= in_data[201].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= in_data[202].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= in_data[203].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= in_data[204].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= in_data[205].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= in_data[206].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= in_data[207].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= in_data[208].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= in_data[209].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= in_data[210].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= in_data[211].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= in_data[212].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= in_data[213].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter
clk => byteen_reg[0].CLK
clk => byteen_reg[1].CLK
clk => byteen_reg[2].CLK
clk => byteen_reg[3].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => endofpacket_reg.CLK
clk => use_reg.CLK
clk => count[0].CLK
clk => byte_cnt_reg[0].CLK
clk => byte_cnt_reg[1].CLK
clk => byte_cnt_reg[2].CLK
clk => byte_cnt_reg[3].CLK
clk => byte_cnt_reg[4].CLK
clk => address_reg[0].CLK
clk => address_reg[1].CLK
clk => address_reg[2].CLK
clk => address_reg[3].CLK
clk => address_reg[4].CLK
clk => address_reg[5].CLK
clk => address_reg[6].CLK
clk => address_reg[7].CLK
clk => address_reg[8].CLK
clk => address_reg[9].CLK
clk => address_reg[10].CLK
clk => address_reg[11].CLK
clk => address_reg[12].CLK
clk => address_reg[13].CLK
clk => address_reg[14].CLK
clk => address_reg[15].CLK
clk => address_reg[16].CLK
clk => address_reg[17].CLK
clk => address_reg[18].CLK
clk => address_reg[19].CLK
clk => address_reg[20].CLK
clk => address_reg[21].CLK
clk => address_reg[22].CLK
clk => address_reg[23].CLK
clk => address_reg[24].CLK
clk => address_reg[25].CLK
clk => address_reg[26].CLK
clk => address_reg[27].CLK
clk => address_reg[28].CLK
clk => address_reg[29].CLK
clk => address_reg[30].CLK
clk => address_reg[31].CLK
reset => byteen_reg[0].ACLR
reset => byteen_reg[1].ACLR
reset => byteen_reg[2].ACLR
reset => byteen_reg[3].ACLR
reset => data_reg[0].ACLR
reset => data_reg[1].ACLR
reset => data_reg[2].ACLR
reset => data_reg[3].ACLR
reset => data_reg[4].ACLR
reset => data_reg[5].ACLR
reset => data_reg[6].ACLR
reset => data_reg[7].ACLR
reset => data_reg[8].ACLR
reset => data_reg[9].ACLR
reset => data_reg[10].ACLR
reset => data_reg[11].ACLR
reset => data_reg[12].ACLR
reset => data_reg[13].ACLR
reset => data_reg[14].ACLR
reset => data_reg[15].ACLR
reset => endofpacket_reg.ACLR
reset => use_reg.ACLR
reset => count[0].ACLR
reset => byte_cnt_reg[0].ACLR
reset => byte_cnt_reg[1].ACLR
reset => byte_cnt_reg[2].ACLR
reset => byte_cnt_reg[3].ACLR
reset => byte_cnt_reg[4].ACLR
reset => address_reg[0].ACLR
reset => address_reg[1].ACLR
reset => address_reg[2].ACLR
reset => address_reg[3].ACLR
reset => address_reg[4].ACLR
reset => address_reg[5].ACLR
reset => address_reg[6].ACLR
reset => address_reg[7].ACLR
reset => address_reg[8].ACLR
reset => address_reg[9].ACLR
reset => address_reg[10].ACLR
reset => address_reg[11].ACLR
reset => address_reg[12].ACLR
reset => address_reg[13].ACLR
reset => address_reg[14].ACLR
reset => address_reg[15].ACLR
reset => address_reg[16].ACLR
reset => address_reg[17].ACLR
reset => address_reg[18].ACLR
reset => address_reg[19].ACLR
reset => address_reg[20].ACLR
reset => address_reg[21].ACLR
reset => address_reg[22].ACLR
reset => address_reg[23].ACLR
reset => address_reg[24].ACLR
reset => address_reg[25].ACLR
reset => address_reg[26].ACLR
reset => address_reg[27].ACLR
reset => address_reg[28].ACLR
reset => address_reg[29].ACLR
reset => address_reg[30].ACLR
reset => address_reg[31].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always4.IN0
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_data[0] => out_data_field.DATAA
in_data[1] => out_data_field.DATAA
in_data[2] => out_data_field.DATAA
in_data[3] => out_data_field.DATAA
in_data[4] => out_data_field.DATAA
in_data[5] => out_data_field.DATAA
in_data[6] => out_data_field.DATAA
in_data[7] => out_data_field.DATAA
in_data[8] => out_data_field.DATAA
in_data[9] => out_data_field.DATAA
in_data[10] => out_data_field.DATAA
in_data[11] => out_data_field.DATAA
in_data[12] => out_data_field.DATAA
in_data[13] => out_data_field.DATAA
in_data[14] => out_data_field.DATAA
in_data[15] => out_data_field.DATAA
in_data[16] => data_reg.DATAB
in_data[17] => data_reg.DATAB
in_data[18] => data_reg.DATAB
in_data[19] => data_reg.DATAB
in_data[20] => data_reg.DATAB
in_data[21] => data_reg.DATAB
in_data[22] => data_reg.DATAB
in_data[23] => data_reg.DATAB
in_data[24] => data_reg.DATAB
in_data[25] => data_reg.DATAB
in_data[26] => data_reg.DATAB
in_data[27] => data_reg.DATAB
in_data[28] => data_reg.DATAB
in_data[29] => data_reg.DATAB
in_data[30] => data_reg.DATAB
in_data[31] => data_reg.DATAB
in_data[32] => out_byteen_field.DATAA
in_data[33] => out_byteen_field.DATAA
in_data[34] => byteen_reg.DATAB
in_data[35] => byteen_reg.DATAB
in_data[36] => out_address_field.DATAA
in_data[37] => out_address_field.DATAA
in_data[38] => address_reg.DATAB
in_data[38] => address_reg.DATAB
in_data[38] => out_address_field.DATAA
in_data[39] => address_reg.DATAB
in_data[39] => address_reg.DATAB
in_data[39] => out_address_field.DATAA
in_data[40] => address_reg.DATAB
in_data[40] => address_reg.DATAB
in_data[40] => out_address_field.DATAA
in_data[41] => address_reg.DATAB
in_data[41] => address_reg.DATAB
in_data[41] => out_address_field.DATAA
in_data[42] => address_reg.DATAB
in_data[42] => address_reg.DATAB
in_data[42] => out_address_field.DATAA
in_data[43] => address_reg.DATAB
in_data[43] => address_reg.DATAB
in_data[43] => out_address_field.DATAA
in_data[44] => address_reg.DATAB
in_data[44] => address_reg.DATAB
in_data[44] => out_address_field.DATAA
in_data[45] => address_reg.DATAB
in_data[45] => address_reg.DATAB
in_data[45] => out_address_field.DATAA
in_data[46] => address_reg.DATAB
in_data[46] => address_reg.DATAB
in_data[46] => out_address_field.DATAA
in_data[47] => address_reg.DATAB
in_data[47] => address_reg.DATAB
in_data[47] => out_address_field.DATAA
in_data[48] => address_reg.DATAB
in_data[48] => address_reg.DATAB
in_data[48] => out_address_field.DATAA
in_data[49] => address_reg.DATAB
in_data[49] => address_reg.DATAB
in_data[49] => out_address_field.DATAA
in_data[50] => address_reg.DATAB
in_data[50] => address_reg.DATAB
in_data[50] => out_address_field.DATAA
in_data[51] => address_reg.DATAB
in_data[51] => address_reg.DATAB
in_data[51] => out_address_field.DATAA
in_data[52] => address_reg.DATAB
in_data[52] => address_reg.DATAB
in_data[52] => out_address_field.DATAA
in_data[53] => address_reg.DATAB
in_data[53] => address_reg.DATAB
in_data[53] => out_address_field.DATAA
in_data[54] => address_reg.DATAB
in_data[54] => address_reg.DATAB
in_data[54] => out_address_field.DATAA
in_data[55] => address_reg.DATAB
in_data[55] => address_reg.DATAB
in_data[55] => out_address_field.DATAA
in_data[56] => address_reg.DATAB
in_data[56] => address_reg.DATAB
in_data[56] => out_address_field.DATAA
in_data[57] => address_reg.DATAB
in_data[57] => address_reg.DATAB
in_data[57] => out_address_field.DATAA
in_data[58] => address_reg.DATAB
in_data[58] => address_reg.DATAB
in_data[58] => out_address_field.DATAA
in_data[59] => address_reg.DATAB
in_data[59] => address_reg.DATAB
in_data[59] => out_address_field.DATAA
in_data[60] => address_reg.DATAB
in_data[60] => address_reg.DATAB
in_data[60] => out_address_field.DATAA
in_data[61] => address_reg.DATAB
in_data[61] => address_reg.DATAB
in_data[61] => out_address_field.DATAA
in_data[62] => address_reg.DATAB
in_data[62] => address_reg.DATAB
in_data[62] => out_address_field.DATAA
in_data[63] => address_reg.DATAB
in_data[63] => address_reg.DATAB
in_data[63] => out_address_field.DATAA
in_data[64] => address_reg.DATAB
in_data[64] => address_reg.DATAB
in_data[64] => out_address_field.DATAA
in_data[65] => address_reg.DATAB
in_data[65] => address_reg.DATAB
in_data[65] => out_address_field.DATAA
in_data[66] => address_reg.DATAB
in_data[66] => address_reg.DATAB
in_data[66] => out_address_field.DATAA
in_data[67] => address_reg.DATAB
in_data[67] => address_reg.DATAB
in_data[67] => out_address_field.DATAA
in_data[68] => always5.IN1
in_data[68] => out_endofpacket.OUTPUTSELECT
in_data[68] => out_data[50].DATAIN
in_data[68] => always4.IN1
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_lock_field.DATAB
in_data[74] => Add1.IN10
in_data[74] => out_byte_cnt_field.DATAA
in_data[75] => Add1.IN9
in_data[75] => out_byte_cnt_field.DATAA
in_data[76] => Add1.IN8
in_data[76] => out_byte_cnt_field.DATAA
in_data[77] => Add1.IN7
in_data[77] => out_byte_cnt_field.DATAA
in_data[78] => Add1.IN6
in_data[78] => out_byte_cnt_field.DATAA
in_data[79] => out_data[61].DATAIN
in_data[80] => out_size_field.DATAB
in_data[81] => out_size_field.DATAB
in_data[82] => out_size_field.DATAB
in_data[83] => out_burst_type_field.DATAA
in_data[83] => out_burst_type_field.DATAB
in_data[83] => Equal0.IN1
in_data[84] => out_burst_type_field.DATAA
in_data[84] => out_burst_type_field.DATAB
in_data[84] => Equal0.IN0
in_data[85] => out_data[67].DATAIN
in_data[86] => out_data[68].DATAIN
in_data[87] => out_data[69].DATAIN
in_data[88] => out_data[70].DATAIN
in_data[89] => out_data[71].DATAIN
in_data[90] => out_data[72].DATAIN
in_data[91] => out_data[73].DATAIN
in_data[92] => out_data[74].DATAIN
in_data[93] => out_data[75].DATAIN
in_data[94] => out_data[76].DATAIN
in_data[95] => out_data[77].DATAIN
in_data[96] => out_data[78].DATAIN
in_data[97] => out_data[79].DATAIN
in_data[98] => out_data[80].DATAIN
in_data[99] => out_data[81].DATAIN
in_data[100] => out_data[82].DATAIN
in_data[101] => out_data[83].DATAIN
in_data[102] => out_data[84].DATAIN
in_data[103] => out_data[85].DATAIN
in_data[104] => out_data[86].DATAIN
in_data[105] => out_data[87].DATAIN
in_startofpacket => out_startofpacket.DATAA
in_endofpacket => out_endofpacket.DATAB
in_endofpacket => endofpacket_reg.DATAIN
out_ready => always4.IN1
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => address_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => data_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byteen_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => byte_cnt_reg.OUTPUTSELECT
out_ready => count.OUTPUTSELECT
out_ready => use_reg.OUTPUTSELECT
out_ready => in_ready.DATAB
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_byte_cnt_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= in_data[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= in_data[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= in_data[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= in_data[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= in_data[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= in_data[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= in_data[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= in_data[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= in_data[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= in_data[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= in_data[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= in_data[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= in_data[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= in_data[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= in_data[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= in_data[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= in_data[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= in_data[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= in_data[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= in_data[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= in_data[105].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_channel[2] => p0_channel.DATAA
in_channel[3] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_out_lock_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_byte_cnt_field.DATAA
in_data[59] => p0_byte_cnt_field.DATAA
in_data[60] => p0_byte_cnt_field.DATAA
in_data[61] => p0_last_field.DATAA
in_data[62] => p0_burst_size.DATAA
in_data[62] => ShiftRight0.IN5
in_data[62] => LessThan17.IN3
in_data[63] => p0_burst_size.DATAA
in_data[63] => ShiftRight0.IN4
in_data[63] => LessThan17.IN2
in_data[64] => p0_burst_size.DATAA
in_data[64] => ShiftRight0.IN3
in_data[64] => LessThan17.IN1
in_data[65] => p0_burst_type_field.DATAA
in_data[66] => p0_burst_type_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_data[71] => p0_last_field.DATAA
in_data[72] => p0_last_field.DATAA
in_data[73] => p0_last_field.DATAA
in_data[74] => p0_last_field.DATAA
in_data[75] => p0_last_field.DATAA
in_data[76] => p0_last_field.DATAA
in_data[77] => p0_last_field.DATAA
in_data[78] => p0_last_field.DATAA
in_data[79] => p0_last_field.DATAA
in_data[80] => p0_last_field.DATAA
in_data[81] => p0_last_field.DATAA
in_data[82] => p0_last_field.DATAA
in_data[83] => p0_response_status_field[0].DATAA
in_data[84] => p0_response_status_field[1].DATAA
in_data[85] => p0_ori_burst_size[0].DATAA
in_data[85] => LessThan17.IN6
in_data[85] => p0_last_field.DATAA
in_data[86] => p0_ori_burst_size[1].DATAA
in_data[86] => LessThan17.IN5
in_data[86] => p0_last_field.DATAA
in_data[87] => p0_ori_burst_size[2].DATAA
in_data[87] => LessThan17.IN4
in_data[87] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[117] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[118] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[119] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[120] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[121] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[122] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[123] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[124] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[125] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[126] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[127] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[128] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[129] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[130] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[131] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[132] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[133] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[134] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[135] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[136] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[137] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[138] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[139] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[140] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[141] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[142] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[143] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[144] <= p0_address_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[145] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[146] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[147] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[148] <= p0_address_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[149] <= p0_address_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[150] <= p0_address_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[151] <= p0_address_field[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[152] <= p0_address_field[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[153] <= p0_address_field[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[154] <= p0_address_field[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[155] <= p0_address_field[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[156] <= p0_address_field[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[157] <= p0_address_field[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[158] <= p0_address_field[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[159] <= p0_address_field[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[160] <= p0_address_field[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[161] <= p0_address_field[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[162] <= p0_address_field[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[163] <= p0_address_field[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[164] <= p0_address_field[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[165] <= p0_address_field[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[166] <= p0_address_field[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[167] <= p0_address_field[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[168] <= p0_address_field[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[169] <= p0_address_field[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[170] <= p0_address_field[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[171] <= p0_address_field[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[172] <= p0_address_field[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[173] <= p0_address_field[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[174] <= p0_address_field[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[175] <= p0_address_field[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[176] <= p0_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[177] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[178] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[179] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[180] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[181] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[182] <= p0_byte_cnt_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[183] <= p0_byte_cnt_field[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[184] <= p0_byte_cnt_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[185] <= p0_byte_cnt_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[186] <= p0_byte_cnt_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[187] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[188] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[189] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[190] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[191] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[192] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[193] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[194] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[195] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[196] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[197] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[198] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[199] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[200] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[201] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[202] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[203] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[204] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[205] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[206] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[207] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[208] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[209] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[210] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[211] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[212] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[213] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN10
sink_byte_cnt[0] => Equal1.IN3
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN9
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN8
sink_byte_cnt[2] => Equal1.IN2
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN7
sink_byte_cnt[3] => Equal1.IN1
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN6
sink_byte_cnt[4] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_channel[2] => p0_channel.DATAA
in_channel[3] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_address_field.DATAA
in_data[35] => p0_address_field.DATAA
in_data[36] => p0_address_field.DATAA
in_data[37] => p0_address_field.DATAA
in_data[38] => p0_address_field.DATAA
in_data[39] => p0_address_field.DATAA
in_data[40] => p0_address_field.DATAA
in_data[41] => p0_address_field.DATAA
in_data[42] => p0_address_field.DATAA
in_data[43] => p0_address_field.DATAA
in_data[44] => p0_address_field.DATAA
in_data[45] => p0_address_field.DATAA
in_data[46] => p0_address_field.DATAA
in_data[47] => p0_address_field.DATAA
in_data[48] => p0_address_field.DATAA
in_data[49] => p0_address_field.DATAA
in_data[50] => p0_cmpr_read.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_out_lock_field.DATAA
in_data[56] => p0_byte_cnt_field.DATAA
in_data[57] => p0_byte_cnt_field.DATAA
in_data[58] => p0_byte_cnt_field.DATAA
in_data[59] => p0_byte_cnt_field.DATAA
in_data[60] => p0_byte_cnt_field.DATAA
in_data[61] => p0_last_field.DATAA
in_data[62] => p0_burst_size.DATAA
in_data[62] => ShiftRight0.IN5
in_data[62] => LessThan13.IN3
in_data[63] => p0_burst_size.DATAA
in_data[63] => ShiftRight0.IN4
in_data[63] => LessThan13.IN2
in_data[64] => p0_burst_size.DATAA
in_data[64] => ShiftRight0.IN3
in_data[64] => LessThan13.IN1
in_data[65] => p0_burst_type_field.DATAA
in_data[66] => p0_burst_type_field.DATAA
in_data[67] => p0_last_field.DATAA
in_data[68] => p0_last_field.DATAA
in_data[69] => p0_last_field.DATAA
in_data[70] => p0_last_field.DATAA
in_data[71] => p0_last_field.DATAA
in_data[72] => p0_last_field.DATAA
in_data[73] => p0_last_field.DATAA
in_data[74] => p0_last_field.DATAA
in_data[75] => p0_last_field.DATAA
in_data[76] => p0_last_field.DATAA
in_data[77] => p0_last_field.DATAA
in_data[78] => p0_last_field.DATAA
in_data[79] => p0_last_field.DATAA
in_data[80] => p0_last_field.DATAA
in_data[81] => p0_last_field.DATAA
in_data[82] => p0_last_field.DATAA
in_data[83] => p0_response_status_field[0].DATAA
in_data[84] => p0_response_status_field[1].DATAA
in_data[85] => p0_ori_burst_size[0].DATAA
in_data[85] => LessThan13.IN6
in_data[85] => p0_last_field.DATAA
in_data[86] => p0_ori_burst_size[1].DATAA
in_data[86] => LessThan13.IN5
in_data[86] => p0_last_field.DATAA
in_data[87] => p0_ori_burst_size[2].DATAA
in_data[87] => LessThan13.IN4
in_data[87] => p0_last_field.DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always9.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= p0_address_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= p0_address_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p0_address_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p0_address_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p0_address_field[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p0_address_field[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p0_address_field[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p0_address_field[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p0_address_field[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p0_address_field[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p0_address_field[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p0_address_field[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p0_address_field[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p0_address_field[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p0_address_field[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p0_address_field[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_address_field[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_address_field[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_address_field[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_address_field[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_address_field[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= p0_address_field[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= p0_address_field[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= p0_address_field[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_address_field[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= p0_address_field[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= p0_address_field[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= p0_address_field[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= p0_address_field[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_address_field[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_address_field[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_byte_cnt_field[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_byte_cnt_field[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_byte_cnt_field[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_byte_cnt_field[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_byte_cnt_field[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= p0_burst_size.DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_offset[27].CLK
clk => burst_uncompress_address_offset[28].CLK
clk => burst_uncompress_address_offset[29].CLK
clk => burst_uncompress_address_offset[30].CLK
clk => burst_uncompress_address_offset[31].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_address_base[27].CLK
clk => burst_uncompress_address_base[28].CLK
clk => burst_uncompress_address_base[29].CLK
clk => burst_uncompress_address_base[30].CLK
clk => burst_uncompress_address_base[31].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_offset[27].ACLR
reset => burst_uncompress_address_offset[28].ACLR
reset => burst_uncompress_address_offset[29].ACLR
reset => burst_uncompress_address_offset[30].ACLR
reset => burst_uncompress_address_offset[31].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_address_base[27].ACLR
reset => burst_uncompress_address_base[28].ACLR
reset => burst_uncompress_address_base[29].ACLR
reset => burst_uncompress_address_base[30].ACLR
reset => burst_uncompress_address_base[31].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_addr[27] => burst_uncompress_address_base.IN0
sink_addr[27] => comb.DATAB
sink_addr[27] => source_addr.DATAB
sink_addr[28] => burst_uncompress_address_base.IN0
sink_addr[28] => comb.DATAB
sink_addr[28] => source_addr.DATAB
sink_addr[29] => burst_uncompress_address_base.IN0
sink_addr[29] => comb.DATAB
sink_addr[29] => source_addr.DATAB
sink_addr[30] => burst_uncompress_address_base.IN0
sink_addr[30] => comb.DATAB
sink_addr[30] => source_addr.DATAB
sink_addr[31] => burst_uncompress_address_base.IN0
sink_addr[31] => comb.DATAB
sink_addr[31] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[31].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[30].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[29].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[28].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[27].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN10
sink_byte_cnt[0] => Equal1.IN3
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN9
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN8
sink_byte_cnt[2] => Equal1.IN2
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN7
sink_byte_cnt[3] => Equal1.IN1
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN6
sink_byte_cnt[4] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[27] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[28] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[29] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[30] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[31] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_ready <= altera_avalon_st_clock_crosser:clock_xer.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_channel[0] => in_payload[108].IN1
in_channel[1] => in_payload[109].IN1
in_channel[2] => in_payload[110].IN1
in_channel[3] => in_payload[111].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[107].IN1
in_endofpacket => in_payload[106].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_clock_crosser:clock_xer.out_valid
out_data[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[4] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[5] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[6] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[7] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[8] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[9] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[10] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[11] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[12] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[13] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[14] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[15] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[16] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[17] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[18] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[19] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[20] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[21] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[22] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[23] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[24] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[25] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[26] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[27] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[28] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[29] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[30] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[31] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[32] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[33] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[34] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[35] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[36] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[37] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[38] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[39] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[40] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[41] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[42] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[43] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[44] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[45] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[46] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[47] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[48] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[49] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[50] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[51] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[52] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[53] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[54] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[55] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[56] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[57] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[58] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[59] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[60] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[61] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[62] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[63] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[64] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[65] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[66] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[67] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[68] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[69] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[70] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[71] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[72] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[73] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[74] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[75] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[76] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[77] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[78] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[79] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[80] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[81] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[82] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[83] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[84] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[85] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[86] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[87] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[88] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[89] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[90] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[91] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[92] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[93] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[94] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[95] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[96] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[97] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[98] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[99] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[100] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[101] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[102] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[103] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[104] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[105] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_endofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_empty[0] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => in_data_buffer[104].ACLR
in_reset => in_data_buffer[105].ACLR
in_reset => in_data_buffer[106].ACLR
in_reset => in_data_buffer[107].ACLR
in_reset => in_data_buffer[108].ACLR
in_reset => in_data_buffer[109].ACLR
in_reset => in_data_buffer[110].ACLR
in_reset => in_data_buffer[111].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
in_data[104] => in_data_buffer[104].DATAIN
in_data[105] => in_data_buffer[105].DATAIN
in_data[106] => in_data_buffer[106].DATAIN
in_data[107] => in_data_buffer[107].DATAIN
in_data[108] => in_data_buffer[108].DATAIN
in_data[109] => in_data_buffer[109].DATAIN
in_data[110] => in_data_buffer[110].DATAIN
in_data[111] => in_data_buffer[111].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_buffer[104].ACLR
out_reset => out_data_buffer[105].ACLR
out_reset => out_data_buffer[106].ACLR
out_reset => out_data_buffer[107].ACLR
out_reset => out_data_buffer[108].ACLR
out_reset => out_data_buffer[109].ACLR
out_reset => out_data_buffer[110].ACLR
out_reset => out_data_buffer[111].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_buffer[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_data_buffer[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_data_buffer[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_data_buffer[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_data_buffer[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_data_buffer[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_data_buffer[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_data_buffer[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_data_buffer[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_data_buffer[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_data_buffer[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_data_buffer[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_data_buffer[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_data_buffer[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_data_buffer[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_data_buffer[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_data_buffer[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_data_buffer[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= out_data_buffer[111].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_ready <= altera_avalon_st_clock_crosser:clock_xer.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_channel[0] => in_payload[108].IN1
in_channel[1] => in_payload[109].IN1
in_channel[2] => in_payload[110].IN1
in_channel[3] => in_payload[111].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[107].IN1
in_endofpacket => in_payload[106].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_clock_crosser:clock_xer.out_valid
out_data[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[4] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[5] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[6] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[7] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[8] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[9] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[10] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[11] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[12] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[13] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[14] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[15] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[16] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[17] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[18] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[19] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[20] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[21] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[22] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[23] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[24] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[25] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[26] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[27] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[28] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[29] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[30] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[31] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[32] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[33] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[34] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[35] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[36] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[37] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[38] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[39] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[40] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[41] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[42] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[43] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[44] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[45] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[46] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[47] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[48] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[49] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[50] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[51] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[52] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[53] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[54] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[55] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[56] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[57] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[58] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[59] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[60] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[61] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[62] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[63] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[64] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[65] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[66] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[67] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[68] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[69] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[70] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[71] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[72] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[73] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[74] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[75] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[76] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[77] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[78] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[79] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[80] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[81] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[82] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[83] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[84] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[85] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[86] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[87] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[88] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[89] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[90] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[91] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[92] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[93] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[94] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[95] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[96] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[97] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[98] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[99] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[100] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[101] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[102] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[103] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[104] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[105] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_endofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_empty[0] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => in_data_buffer[104].ACLR
in_reset => in_data_buffer[105].ACLR
in_reset => in_data_buffer[106].ACLR
in_reset => in_data_buffer[107].ACLR
in_reset => in_data_buffer[108].ACLR
in_reset => in_data_buffer[109].ACLR
in_reset => in_data_buffer[110].ACLR
in_reset => in_data_buffer[111].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
in_data[104] => in_data_buffer[104].DATAIN
in_data[105] => in_data_buffer[105].DATAIN
in_data[106] => in_data_buffer[106].DATAIN
in_data[107] => in_data_buffer[107].DATAIN
in_data[108] => in_data_buffer[108].DATAIN
in_data[109] => in_data_buffer[109].DATAIN
in_data[110] => in_data_buffer[110].DATAIN
in_data[111] => in_data_buffer[111].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_buffer[104].ACLR
out_reset => out_data_buffer[105].ACLR
out_reset => out_data_buffer[106].ACLR
out_reset => out_data_buffer[107].ACLR
out_reset => out_data_buffer[108].ACLR
out_reset => out_data_buffer[109].ACLR
out_reset => out_data_buffer[110].ACLR
out_reset => out_data_buffer[111].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_buffer[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_data_buffer[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_data_buffer[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_data_buffer[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_data_buffer[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_data_buffer[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_data_buffer[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_data_buffer[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_data_buffer[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_data_buffer[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_data_buffer[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_data_buffer[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_data_buffer[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_data_buffer[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_data_buffer[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_data_buffer[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_data_buffer[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_data_buffer[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= out_data_buffer[111].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_ready <= altera_avalon_st_clock_crosser:clock_xer.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_channel[0] => in_payload[108].IN1
in_channel[1] => in_payload[109].IN1
in_channel[2] => in_payload[110].IN1
in_channel[3] => in_payload[111].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[107].IN1
in_endofpacket => in_payload[106].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_clock_crosser:clock_xer.out_valid
out_data[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[4] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[5] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[6] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[7] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[8] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[9] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[10] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[11] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[12] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[13] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[14] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[15] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[16] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[17] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[18] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[19] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[20] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[21] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[22] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[23] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[24] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[25] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[26] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[27] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[28] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[29] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[30] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[31] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[32] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[33] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[34] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[35] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[36] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[37] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[38] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[39] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[40] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[41] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[42] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[43] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[44] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[45] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[46] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[47] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[48] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[49] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[50] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[51] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[52] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[53] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[54] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[55] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[56] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[57] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[58] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[59] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[60] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[61] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[62] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[63] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[64] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[65] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[66] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[67] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[68] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[69] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[70] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[71] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[72] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[73] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[74] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[75] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[76] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[77] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[78] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[79] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[80] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[81] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[82] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[83] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[84] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[85] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[86] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[87] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[88] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[89] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[90] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[91] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[92] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[93] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[94] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[95] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[96] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[97] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[98] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[99] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[100] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[101] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[102] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[103] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[104] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[105] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_endofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_empty[0] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => in_data_buffer[104].ACLR
in_reset => in_data_buffer[105].ACLR
in_reset => in_data_buffer[106].ACLR
in_reset => in_data_buffer[107].ACLR
in_reset => in_data_buffer[108].ACLR
in_reset => in_data_buffer[109].ACLR
in_reset => in_data_buffer[110].ACLR
in_reset => in_data_buffer[111].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
in_data[104] => in_data_buffer[104].DATAIN
in_data[105] => in_data_buffer[105].DATAIN
in_data[106] => in_data_buffer[106].DATAIN
in_data[107] => in_data_buffer[107].DATAIN
in_data[108] => in_data_buffer[108].DATAIN
in_data[109] => in_data_buffer[109].DATAIN
in_data[110] => in_data_buffer[110].DATAIN
in_data[111] => in_data_buffer[111].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_buffer[104].ACLR
out_reset => out_data_buffer[105].ACLR
out_reset => out_data_buffer[106].ACLR
out_reset => out_data_buffer[107].ACLR
out_reset => out_data_buffer[108].ACLR
out_reset => out_data_buffer[109].ACLR
out_reset => out_data_buffer[110].ACLR
out_reset => out_data_buffer[111].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_buffer[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_data_buffer[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_data_buffer[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_data_buffer[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_data_buffer[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_data_buffer[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_data_buffer[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_data_buffer[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_data_buffer[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_data_buffer[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_data_buffer[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_data_buffer[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_data_buffer[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_data_buffer[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_data_buffer[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_data_buffer[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_data_buffer[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_data_buffer[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= out_data_buffer[111].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_ready <= altera_avalon_st_clock_crosser:clock_xer.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_channel[0] => in_payload[108].IN1
in_channel[1] => in_payload[109].IN1
in_channel[2] => in_payload[110].IN1
in_channel[3] => in_payload[111].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[107].IN1
in_endofpacket => in_payload[106].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_clock_crosser:clock_xer.out_valid
out_data[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[4] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[5] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[6] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[7] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[8] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[9] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[10] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[11] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[12] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[13] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[14] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[15] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[16] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[17] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[18] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[19] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[20] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[21] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[22] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[23] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[24] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[25] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[26] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[27] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[28] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[29] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[30] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[31] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[32] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[33] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[34] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[35] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[36] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[37] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[38] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[39] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[40] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[41] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[42] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[43] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[44] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[45] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[46] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[47] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[48] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[49] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[50] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[51] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[52] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[53] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[54] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[55] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[56] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[57] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[58] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[59] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[60] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[61] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[62] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[63] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[64] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[65] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[66] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[67] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[68] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[69] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[70] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[71] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[72] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[73] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[74] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[75] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[76] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[77] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[78] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[79] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[80] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[81] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[82] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[83] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[84] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[85] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[86] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[87] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[88] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[89] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[90] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[91] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[92] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[93] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[94] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[95] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[96] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[97] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[98] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[99] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[100] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[101] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[102] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[103] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[104] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[105] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_endofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_empty[0] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => in_data_buffer[104].ACLR
in_reset => in_data_buffer[105].ACLR
in_reset => in_data_buffer[106].ACLR
in_reset => in_data_buffer[107].ACLR
in_reset => in_data_buffer[108].ACLR
in_reset => in_data_buffer[109].ACLR
in_reset => in_data_buffer[110].ACLR
in_reset => in_data_buffer[111].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
in_data[104] => in_data_buffer[104].DATAIN
in_data[105] => in_data_buffer[105].DATAIN
in_data[106] => in_data_buffer[106].DATAIN
in_data[107] => in_data_buffer[107].DATAIN
in_data[108] => in_data_buffer[108].DATAIN
in_data[109] => in_data_buffer[109].DATAIN
in_data[110] => in_data_buffer[110].DATAIN
in_data[111] => in_data_buffer[111].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_buffer[104].ACLR
out_reset => out_data_buffer[105].ACLR
out_reset => out_data_buffer[106].ACLR
out_reset => out_data_buffer[107].ACLR
out_reset => out_data_buffer[108].ACLR
out_reset => out_data_buffer[109].ACLR
out_reset => out_data_buffer[110].ACLR
out_reset => out_data_buffer[111].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_buffer[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_data_buffer[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_data_buffer[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_data_buffer[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_data_buffer[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_data_buffer[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_data_buffer[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_data_buffer[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_data_buffer[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_data_buffer[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_data_buffer[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_data_buffer[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_data_buffer[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_data_buffer[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_data_buffer[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_data_buffer[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_data_buffer[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_data_buffer[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= out_data_buffer[111].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_ready <= altera_avalon_st_clock_crosser:clock_xer.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_channel[0] => in_payload[90].IN1
in_channel[1] => in_payload[91].IN1
in_channel[2] => in_payload[92].IN1
in_channel[3] => in_payload[93].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[89].IN1
in_endofpacket => in_payload[88].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_clock_crosser:clock_xer.out_valid
out_data[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[4] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[5] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[6] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[7] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[8] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[9] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[10] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[11] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[12] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[13] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[14] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[15] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[16] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[17] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[18] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[19] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[20] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[21] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[22] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[23] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[24] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[25] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[26] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[27] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[28] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[29] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[30] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[31] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[32] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[33] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[34] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[35] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[36] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[37] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[38] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[39] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[40] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[41] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[42] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[43] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[44] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[45] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[46] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[47] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[48] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[49] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[50] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[51] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[52] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[53] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[54] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[55] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[56] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[57] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[58] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[59] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[60] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[61] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[62] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[63] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[64] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[65] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[66] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[67] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[68] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[69] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[70] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[71] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[72] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[73] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[74] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[75] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[76] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[77] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[78] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[79] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[80] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[81] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[82] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[83] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[84] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[85] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[86] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[87] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_endofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_empty[0] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_buffer[93].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
in_clk => in_clk.IN1
in_reset => in_reset.IN1
out_clk => out_clk.IN1
out_reset => out_reset.IN1
in_ready <= altera_avalon_st_clock_crosser:clock_xer.in_ready
in_valid => in_valid.IN1
in_data[0] => in_payload[0].IN1
in_data[1] => in_payload[1].IN1
in_data[2] => in_payload[2].IN1
in_data[3] => in_payload[3].IN1
in_data[4] => in_payload[4].IN1
in_data[5] => in_payload[5].IN1
in_data[6] => in_payload[6].IN1
in_data[7] => in_payload[7].IN1
in_data[8] => in_payload[8].IN1
in_data[9] => in_payload[9].IN1
in_data[10] => in_payload[10].IN1
in_data[11] => in_payload[11].IN1
in_data[12] => in_payload[12].IN1
in_data[13] => in_payload[13].IN1
in_data[14] => in_payload[14].IN1
in_data[15] => in_payload[15].IN1
in_data[16] => in_payload[16].IN1
in_data[17] => in_payload[17].IN1
in_data[18] => in_payload[18].IN1
in_data[19] => in_payload[19].IN1
in_data[20] => in_payload[20].IN1
in_data[21] => in_payload[21].IN1
in_data[22] => in_payload[22].IN1
in_data[23] => in_payload[23].IN1
in_data[24] => in_payload[24].IN1
in_data[25] => in_payload[25].IN1
in_data[26] => in_payload[26].IN1
in_data[27] => in_payload[27].IN1
in_data[28] => in_payload[28].IN1
in_data[29] => in_payload[29].IN1
in_data[30] => in_payload[30].IN1
in_data[31] => in_payload[31].IN1
in_data[32] => in_payload[32].IN1
in_data[33] => in_payload[33].IN1
in_data[34] => in_payload[34].IN1
in_data[35] => in_payload[35].IN1
in_data[36] => in_payload[36].IN1
in_data[37] => in_payload[37].IN1
in_data[38] => in_payload[38].IN1
in_data[39] => in_payload[39].IN1
in_data[40] => in_payload[40].IN1
in_data[41] => in_payload[41].IN1
in_data[42] => in_payload[42].IN1
in_data[43] => in_payload[43].IN1
in_data[44] => in_payload[44].IN1
in_data[45] => in_payload[45].IN1
in_data[46] => in_payload[46].IN1
in_data[47] => in_payload[47].IN1
in_data[48] => in_payload[48].IN1
in_data[49] => in_payload[49].IN1
in_data[50] => in_payload[50].IN1
in_data[51] => in_payload[51].IN1
in_data[52] => in_payload[52].IN1
in_data[53] => in_payload[53].IN1
in_data[54] => in_payload[54].IN1
in_data[55] => in_payload[55].IN1
in_data[56] => in_payload[56].IN1
in_data[57] => in_payload[57].IN1
in_data[58] => in_payload[58].IN1
in_data[59] => in_payload[59].IN1
in_data[60] => in_payload[60].IN1
in_data[61] => in_payload[61].IN1
in_data[62] => in_payload[62].IN1
in_data[63] => in_payload[63].IN1
in_data[64] => in_payload[64].IN1
in_data[65] => in_payload[65].IN1
in_data[66] => in_payload[66].IN1
in_data[67] => in_payload[67].IN1
in_data[68] => in_payload[68].IN1
in_data[69] => in_payload[69].IN1
in_data[70] => in_payload[70].IN1
in_data[71] => in_payload[71].IN1
in_data[72] => in_payload[72].IN1
in_data[73] => in_payload[73].IN1
in_data[74] => in_payload[74].IN1
in_data[75] => in_payload[75].IN1
in_data[76] => in_payload[76].IN1
in_data[77] => in_payload[77].IN1
in_data[78] => in_payload[78].IN1
in_data[79] => in_payload[79].IN1
in_data[80] => in_payload[80].IN1
in_data[81] => in_payload[81].IN1
in_data[82] => in_payload[82].IN1
in_data[83] => in_payload[83].IN1
in_data[84] => in_payload[84].IN1
in_data[85] => in_payload[85].IN1
in_data[86] => in_payload[86].IN1
in_data[87] => in_payload[87].IN1
in_data[88] => in_payload[88].IN1
in_data[89] => in_payload[89].IN1
in_data[90] => in_payload[90].IN1
in_data[91] => in_payload[91].IN1
in_data[92] => in_payload[92].IN1
in_data[93] => in_payload[93].IN1
in_data[94] => in_payload[94].IN1
in_data[95] => in_payload[95].IN1
in_data[96] => in_payload[96].IN1
in_data[97] => in_payload[97].IN1
in_data[98] => in_payload[98].IN1
in_data[99] => in_payload[99].IN1
in_data[100] => in_payload[100].IN1
in_data[101] => in_payload[101].IN1
in_data[102] => in_payload[102].IN1
in_data[103] => in_payload[103].IN1
in_data[104] => in_payload[104].IN1
in_data[105] => in_payload[105].IN1
in_channel[0] => in_payload[108].IN1
in_channel[1] => in_payload[109].IN1
in_channel[2] => in_payload[110].IN1
in_channel[3] => in_payload[111].IN1
in_error[0] => ~NO_FANOUT~
in_startofpacket => in_payload[107].IN1
in_endofpacket => in_payload[106].IN1
in_empty[0] => ~NO_FANOUT~
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_clock_crosser:clock_xer.out_valid
out_data[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[4] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[5] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[6] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[7] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[8] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[9] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[10] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[11] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[12] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[13] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[14] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[15] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[16] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[17] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[18] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[19] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[20] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[21] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[22] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[23] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[24] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[25] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[26] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[27] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[28] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[29] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[30] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[31] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[32] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[33] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[34] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[35] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[36] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[37] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[38] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[39] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[40] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[41] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[42] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[43] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[44] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[45] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[46] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[47] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[48] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[49] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[50] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[51] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[52] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[53] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[54] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[55] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[56] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[57] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[58] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[59] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[60] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[61] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[62] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[63] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[64] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[65] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[66] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[67] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[68] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[69] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[70] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[71] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[72] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[73] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[74] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[75] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[76] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[77] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[78] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[79] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[80] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[81] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[82] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[83] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[84] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[85] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[86] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[87] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[88] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[89] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[90] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[91] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[92] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[93] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[94] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[95] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[96] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[97] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[98] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[99] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[100] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[101] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[102] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[103] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[104] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_data[105] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[0] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[1] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[2] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_channel[3] <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_error[0] <= <GND>
out_startofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_endofpacket <= altera_avalon_st_clock_crosser:clock_xer.out_data
out_empty[0] <= <GND>


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => in_data_buffer[32].ACLR
in_reset => in_data_buffer[33].ACLR
in_reset => in_data_buffer[34].ACLR
in_reset => in_data_buffer[35].ACLR
in_reset => in_data_buffer[36].ACLR
in_reset => in_data_buffer[37].ACLR
in_reset => in_data_buffer[38].ACLR
in_reset => in_data_buffer[39].ACLR
in_reset => in_data_buffer[40].ACLR
in_reset => in_data_buffer[41].ACLR
in_reset => in_data_buffer[42].ACLR
in_reset => in_data_buffer[43].ACLR
in_reset => in_data_buffer[44].ACLR
in_reset => in_data_buffer[45].ACLR
in_reset => in_data_buffer[46].ACLR
in_reset => in_data_buffer[47].ACLR
in_reset => in_data_buffer[48].ACLR
in_reset => in_data_buffer[49].ACLR
in_reset => in_data_buffer[50].ACLR
in_reset => in_data_buffer[51].ACLR
in_reset => in_data_buffer[52].ACLR
in_reset => in_data_buffer[53].ACLR
in_reset => in_data_buffer[54].ACLR
in_reset => in_data_buffer[55].ACLR
in_reset => in_data_buffer[56].ACLR
in_reset => in_data_buffer[57].ACLR
in_reset => in_data_buffer[58].ACLR
in_reset => in_data_buffer[59].ACLR
in_reset => in_data_buffer[60].ACLR
in_reset => in_data_buffer[61].ACLR
in_reset => in_data_buffer[62].ACLR
in_reset => in_data_buffer[63].ACLR
in_reset => in_data_buffer[64].ACLR
in_reset => in_data_buffer[65].ACLR
in_reset => in_data_buffer[66].ACLR
in_reset => in_data_buffer[67].ACLR
in_reset => in_data_buffer[68].ACLR
in_reset => in_data_buffer[69].ACLR
in_reset => in_data_buffer[70].ACLR
in_reset => in_data_buffer[71].ACLR
in_reset => in_data_buffer[72].ACLR
in_reset => in_data_buffer[73].ACLR
in_reset => in_data_buffer[74].ACLR
in_reset => in_data_buffer[75].ACLR
in_reset => in_data_buffer[76].ACLR
in_reset => in_data_buffer[77].ACLR
in_reset => in_data_buffer[78].ACLR
in_reset => in_data_buffer[79].ACLR
in_reset => in_data_buffer[80].ACLR
in_reset => in_data_buffer[81].ACLR
in_reset => in_data_buffer[82].ACLR
in_reset => in_data_buffer[83].ACLR
in_reset => in_data_buffer[84].ACLR
in_reset => in_data_buffer[85].ACLR
in_reset => in_data_buffer[86].ACLR
in_reset => in_data_buffer[87].ACLR
in_reset => in_data_buffer[88].ACLR
in_reset => in_data_buffer[89].ACLR
in_reset => in_data_buffer[90].ACLR
in_reset => in_data_buffer[91].ACLR
in_reset => in_data_buffer[92].ACLR
in_reset => in_data_buffer[93].ACLR
in_reset => in_data_buffer[94].ACLR
in_reset => in_data_buffer[95].ACLR
in_reset => in_data_buffer[96].ACLR
in_reset => in_data_buffer[97].ACLR
in_reset => in_data_buffer[98].ACLR
in_reset => in_data_buffer[99].ACLR
in_reset => in_data_buffer[100].ACLR
in_reset => in_data_buffer[101].ACLR
in_reset => in_data_buffer[102].ACLR
in_reset => in_data_buffer[103].ACLR
in_reset => in_data_buffer[104].ACLR
in_reset => in_data_buffer[105].ACLR
in_reset => in_data_buffer[106].ACLR
in_reset => in_data_buffer[107].ACLR
in_reset => in_data_buffer[108].ACLR
in_reset => in_data_buffer[109].ACLR
in_reset => in_data_buffer[110].ACLR
in_reset => in_data_buffer[111].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
in_data[32] => in_data_buffer[32].DATAIN
in_data[33] => in_data_buffer[33].DATAIN
in_data[34] => in_data_buffer[34].DATAIN
in_data[35] => in_data_buffer[35].DATAIN
in_data[36] => in_data_buffer[36].DATAIN
in_data[37] => in_data_buffer[37].DATAIN
in_data[38] => in_data_buffer[38].DATAIN
in_data[39] => in_data_buffer[39].DATAIN
in_data[40] => in_data_buffer[40].DATAIN
in_data[41] => in_data_buffer[41].DATAIN
in_data[42] => in_data_buffer[42].DATAIN
in_data[43] => in_data_buffer[43].DATAIN
in_data[44] => in_data_buffer[44].DATAIN
in_data[45] => in_data_buffer[45].DATAIN
in_data[46] => in_data_buffer[46].DATAIN
in_data[47] => in_data_buffer[47].DATAIN
in_data[48] => in_data_buffer[48].DATAIN
in_data[49] => in_data_buffer[49].DATAIN
in_data[50] => in_data_buffer[50].DATAIN
in_data[51] => in_data_buffer[51].DATAIN
in_data[52] => in_data_buffer[52].DATAIN
in_data[53] => in_data_buffer[53].DATAIN
in_data[54] => in_data_buffer[54].DATAIN
in_data[55] => in_data_buffer[55].DATAIN
in_data[56] => in_data_buffer[56].DATAIN
in_data[57] => in_data_buffer[57].DATAIN
in_data[58] => in_data_buffer[58].DATAIN
in_data[59] => in_data_buffer[59].DATAIN
in_data[60] => in_data_buffer[60].DATAIN
in_data[61] => in_data_buffer[61].DATAIN
in_data[62] => in_data_buffer[62].DATAIN
in_data[63] => in_data_buffer[63].DATAIN
in_data[64] => in_data_buffer[64].DATAIN
in_data[65] => in_data_buffer[65].DATAIN
in_data[66] => in_data_buffer[66].DATAIN
in_data[67] => in_data_buffer[67].DATAIN
in_data[68] => in_data_buffer[68].DATAIN
in_data[69] => in_data_buffer[69].DATAIN
in_data[70] => in_data_buffer[70].DATAIN
in_data[71] => in_data_buffer[71].DATAIN
in_data[72] => in_data_buffer[72].DATAIN
in_data[73] => in_data_buffer[73].DATAIN
in_data[74] => in_data_buffer[74].DATAIN
in_data[75] => in_data_buffer[75].DATAIN
in_data[76] => in_data_buffer[76].DATAIN
in_data[77] => in_data_buffer[77].DATAIN
in_data[78] => in_data_buffer[78].DATAIN
in_data[79] => in_data_buffer[79].DATAIN
in_data[80] => in_data_buffer[80].DATAIN
in_data[81] => in_data_buffer[81].DATAIN
in_data[82] => in_data_buffer[82].DATAIN
in_data[83] => in_data_buffer[83].DATAIN
in_data[84] => in_data_buffer[84].DATAIN
in_data[85] => in_data_buffer[85].DATAIN
in_data[86] => in_data_buffer[86].DATAIN
in_data[87] => in_data_buffer[87].DATAIN
in_data[88] => in_data_buffer[88].DATAIN
in_data[89] => in_data_buffer[89].DATAIN
in_data[90] => in_data_buffer[90].DATAIN
in_data[91] => in_data_buffer[91].DATAIN
in_data[92] => in_data_buffer[92].DATAIN
in_data[93] => in_data_buffer[93].DATAIN
in_data[94] => in_data_buffer[94].DATAIN
in_data[95] => in_data_buffer[95].DATAIN
in_data[96] => in_data_buffer[96].DATAIN
in_data[97] => in_data_buffer[97].DATAIN
in_data[98] => in_data_buffer[98].DATAIN
in_data[99] => in_data_buffer[99].DATAIN
in_data[100] => in_data_buffer[100].DATAIN
in_data[101] => in_data_buffer[101].DATAIN
in_data[102] => in_data_buffer[102].DATAIN
in_data[103] => in_data_buffer[103].DATAIN
in_data[104] => in_data_buffer[104].DATAIN
in_data[105] => in_data_buffer[105].DATAIN
in_data[106] => in_data_buffer[106].DATAIN
in_data[107] => in_data_buffer[107].DATAIN
in_data[108] => in_data_buffer[108].DATAIN
in_data[109] => in_data_buffer[109].DATAIN
in_data[110] => in_data_buffer[110].DATAIN
in_data[111] => in_data_buffer[111].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_buffer[32].ACLR
out_reset => out_data_buffer[33].ACLR
out_reset => out_data_buffer[34].ACLR
out_reset => out_data_buffer[35].ACLR
out_reset => out_data_buffer[36].ACLR
out_reset => out_data_buffer[37].ACLR
out_reset => out_data_buffer[38].ACLR
out_reset => out_data_buffer[39].ACLR
out_reset => out_data_buffer[40].ACLR
out_reset => out_data_buffer[41].ACLR
out_reset => out_data_buffer[42].ACLR
out_reset => out_data_buffer[43].ACLR
out_reset => out_data_buffer[44].ACLR
out_reset => out_data_buffer[45].ACLR
out_reset => out_data_buffer[46].ACLR
out_reset => out_data_buffer[47].ACLR
out_reset => out_data_buffer[48].ACLR
out_reset => out_data_buffer[49].ACLR
out_reset => out_data_buffer[50].ACLR
out_reset => out_data_buffer[51].ACLR
out_reset => out_data_buffer[52].ACLR
out_reset => out_data_buffer[53].ACLR
out_reset => out_data_buffer[54].ACLR
out_reset => out_data_buffer[55].ACLR
out_reset => out_data_buffer[56].ACLR
out_reset => out_data_buffer[57].ACLR
out_reset => out_data_buffer[58].ACLR
out_reset => out_data_buffer[59].ACLR
out_reset => out_data_buffer[60].ACLR
out_reset => out_data_buffer[61].ACLR
out_reset => out_data_buffer[62].ACLR
out_reset => out_data_buffer[63].ACLR
out_reset => out_data_buffer[64].ACLR
out_reset => out_data_buffer[65].ACLR
out_reset => out_data_buffer[66].ACLR
out_reset => out_data_buffer[67].ACLR
out_reset => out_data_buffer[68].ACLR
out_reset => out_data_buffer[69].ACLR
out_reset => out_data_buffer[70].ACLR
out_reset => out_data_buffer[71].ACLR
out_reset => out_data_buffer[72].ACLR
out_reset => out_data_buffer[73].ACLR
out_reset => out_data_buffer[74].ACLR
out_reset => out_data_buffer[75].ACLR
out_reset => out_data_buffer[76].ACLR
out_reset => out_data_buffer[77].ACLR
out_reset => out_data_buffer[78].ACLR
out_reset => out_data_buffer[79].ACLR
out_reset => out_data_buffer[80].ACLR
out_reset => out_data_buffer[81].ACLR
out_reset => out_data_buffer[82].ACLR
out_reset => out_data_buffer[83].ACLR
out_reset => out_data_buffer[84].ACLR
out_reset => out_data_buffer[85].ACLR
out_reset => out_data_buffer[86].ACLR
out_reset => out_data_buffer[87].ACLR
out_reset => out_data_buffer[88].ACLR
out_reset => out_data_buffer[89].ACLR
out_reset => out_data_buffer[90].ACLR
out_reset => out_data_buffer[91].ACLR
out_reset => out_data_buffer[92].ACLR
out_reset => out_data_buffer[93].ACLR
out_reset => out_data_buffer[94].ACLR
out_reset => out_data_buffer[95].ACLR
out_reset => out_data_buffer[96].ACLR
out_reset => out_data_buffer[97].ACLR
out_reset => out_data_buffer[98].ACLR
out_reset => out_data_buffer[99].ACLR
out_reset => out_data_buffer[100].ACLR
out_reset => out_data_buffer[101].ACLR
out_reset => out_data_buffer[102].ACLR
out_reset => out_data_buffer[103].ACLR
out_reset => out_data_buffer[104].ACLR
out_reset => out_data_buffer[105].ACLR
out_reset => out_data_buffer[106].ACLR
out_reset => out_data_buffer[107].ACLR
out_reset => out_data_buffer[108].ACLR
out_reset => out_data_buffer[109].ACLR
out_reset => out_data_buffer[110].ACLR
out_reset => out_data_buffer[111].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data_buffer[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data_buffer[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data_buffer[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data_buffer[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data_buffer[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data_buffer[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data_buffer[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data_buffer[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data_buffer[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data_buffer[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data_buffer[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data_buffer[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data_buffer[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data_buffer[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data_buffer[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data_buffer[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data_buffer[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data_buffer[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data_buffer[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data_buffer[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data_buffer[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data_buffer[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data_buffer[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data_buffer[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= out_data_buffer[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= out_data_buffer[57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= out_data_buffer[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= out_data_buffer[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= out_data_buffer[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= out_data_buffer[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= out_data_buffer[62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= out_data_buffer[63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= out_data_buffer[64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= out_data_buffer[65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= out_data_buffer[66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= out_data_buffer[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= out_data_buffer[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= out_data_buffer[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= out_data_buffer[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= out_data_buffer[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= out_data_buffer[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= out_data_buffer[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= out_data_buffer[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= out_data_buffer[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= out_data_buffer[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= out_data_buffer[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= out_data_buffer[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= out_data_buffer[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= out_data_buffer[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_data_buffer[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_data_buffer[82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= out_data_buffer[83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= out_data_buffer[84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= out_data_buffer[85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= out_data_buffer[86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= out_data_buffer[87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= out_data_buffer[88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= out_data_buffer[89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= out_data_buffer[90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= out_data_buffer[91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= out_data_buffer[92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= out_data_buffer[93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= out_data_buffer[94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= out_data_buffer[95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= out_data_buffer[96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= out_data_buffer[97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= out_data_buffer[98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= out_data_buffer[99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= out_data_buffer[100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= out_data_buffer[101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= out_data_buffer[102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= out_data_buffer[103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= out_data_buffer[104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= out_data_buffer[105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= out_data_buffer[106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= out_data_buffer[107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= out_data_buffer[108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= out_data_buffer[109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= out_data_buffer[110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= out_data_buffer[111].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_valid <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_error


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_valid <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_error


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_data
out_0_valid <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0.out_error


|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|play_gif2|system:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|play_gif2|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|play_gif2|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|altera_reset_controller:rst_controller_002
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|play_gif2|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|sdram_reader:u2
interface_clock => clk.IN1
read_clock => ~NO_FANOUT~
reset_n => reset.IN1
interface_address[0] <= interface_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[1] <= interface_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[2] <= interface_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[3] <= interface_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[4] <= interface_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[5] <= interface_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[6] <= interface_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[7] <= interface_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[8] <= interface_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[9] <= interface_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[10] <= interface_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[11] <= interface_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[12] <= interface_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[13] <= interface_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[14] <= interface_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[15] <= interface_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[16] <= interface_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[17] <= interface_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[18] <= interface_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[19] <= interface_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[20] <= interface_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[21] <= interface_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[22] <= interface_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[23] <= interface_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[24] <= interface_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_address[25] <= interface_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
interface_byte_enable[0] <= <VCC>
interface_byte_enable[1] <= <VCC>
interface_byte_enable[2] <= <VCC>
interface_byte_enable[3] <= <VCC>
interface_byte_enable[4] <= <VCC>
interface_byte_enable[5] <= <VCC>
interface_byte_enable[6] <= <VCC>
interface_byte_enable[7] <= <VCC>
interface_byte_enable[8] <= <VCC>
interface_byte_enable[9] <= <VCC>
interface_byte_enable[10] <= <VCC>
interface_byte_enable[11] <= <VCC>
interface_byte_enable[12] <= <VCC>
interface_byte_enable[13] <= <VCC>
interface_byte_enable[14] <= <VCC>
interface_byte_enable[15] <= <VCC>
interface_read <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
interface_write <= <GND>
interface_read_data[0] => ~NO_FANOUT~
interface_read_data[1] => ~NO_FANOUT~
interface_read_data[2] => ~NO_FANOUT~
interface_read_data[3] => ~NO_FANOUT~
interface_read_data[4] => ~NO_FANOUT~
interface_read_data[5] => ~NO_FANOUT~
interface_read_data[6] => ~NO_FANOUT~
interface_read_data[7] => ~NO_FANOUT~
interface_read_data[8] => ~NO_FANOUT~
interface_read_data[9] => ~NO_FANOUT~
interface_read_data[10] => ~NO_FANOUT~
interface_read_data[11] => ~NO_FANOUT~
interface_read_data[12] => ~NO_FANOUT~
interface_read_data[13] => ~NO_FANOUT~
interface_read_data[14] => ~NO_FANOUT~
interface_read_data[15] => ~NO_FANOUT~
interface_read_data[16] => ~NO_FANOUT~
interface_read_data[17] => ~NO_FANOUT~
interface_read_data[18] => ~NO_FANOUT~
interface_read_data[19] => ~NO_FANOUT~
interface_read_data[20] => ~NO_FANOUT~
interface_read_data[21] => ~NO_FANOUT~
interface_read_data[22] => ~NO_FANOUT~
interface_read_data[23] => ~NO_FANOUT~
interface_read_data[24] => ~NO_FANOUT~
interface_read_data[25] => ~NO_FANOUT~
interface_read_data[26] => ~NO_FANOUT~
interface_read_data[27] => ~NO_FANOUT~
interface_read_data[28] => ~NO_FANOUT~
interface_read_data[29] => ~NO_FANOUT~
interface_read_data[30] => ~NO_FANOUT~
interface_read_data[31] => ~NO_FANOUT~
interface_read_data[32] => ~NO_FANOUT~
interface_read_data[33] => ~NO_FANOUT~
interface_read_data[34] => ~NO_FANOUT~
interface_read_data[35] => ~NO_FANOUT~
interface_read_data[36] => ~NO_FANOUT~
interface_read_data[37] => ~NO_FANOUT~
interface_read_data[38] => ~NO_FANOUT~
interface_read_data[39] => ~NO_FANOUT~
interface_read_data[40] => ~NO_FANOUT~
interface_read_data[41] => ~NO_FANOUT~
interface_read_data[42] => ~NO_FANOUT~
interface_read_data[43] => ~NO_FANOUT~
interface_read_data[44] => ~NO_FANOUT~
interface_read_data[45] => ~NO_FANOUT~
interface_read_data[46] => ~NO_FANOUT~
interface_read_data[47] => ~NO_FANOUT~
interface_read_data[48] => ~NO_FANOUT~
interface_read_data[49] => ~NO_FANOUT~
interface_read_data[50] => ~NO_FANOUT~
interface_read_data[51] => ~NO_FANOUT~
interface_read_data[52] => ~NO_FANOUT~
interface_read_data[53] => ~NO_FANOUT~
interface_read_data[54] => ~NO_FANOUT~
interface_read_data[55] => ~NO_FANOUT~
interface_read_data[56] => ~NO_FANOUT~
interface_read_data[57] => ~NO_FANOUT~
interface_read_data[58] => ~NO_FANOUT~
interface_read_data[59] => ~NO_FANOUT~
interface_read_data[60] => ~NO_FANOUT~
interface_read_data[61] => ~NO_FANOUT~
interface_read_data[62] => ~NO_FANOUT~
interface_read_data[63] => ~NO_FANOUT~
interface_read_data[64] => ~NO_FANOUT~
interface_read_data[65] => ~NO_FANOUT~
interface_read_data[66] => ~NO_FANOUT~
interface_read_data[67] => ~NO_FANOUT~
interface_read_data[68] => ~NO_FANOUT~
interface_read_data[69] => ~NO_FANOUT~
interface_read_data[70] => ~NO_FANOUT~
interface_read_data[71] => ~NO_FANOUT~
interface_read_data[72] => ~NO_FANOUT~
interface_read_data[73] => ~NO_FANOUT~
interface_read_data[74] => ~NO_FANOUT~
interface_read_data[75] => ~NO_FANOUT~
interface_read_data[76] => ~NO_FANOUT~
interface_read_data[77] => ~NO_FANOUT~
interface_read_data[78] => ~NO_FANOUT~
interface_read_data[79] => ~NO_FANOUT~
interface_read_data[80] => ~NO_FANOUT~
interface_read_data[81] => ~NO_FANOUT~
interface_read_data[82] => ~NO_FANOUT~
interface_read_data[83] => ~NO_FANOUT~
interface_read_data[84] => ~NO_FANOUT~
interface_read_data[85] => ~NO_FANOUT~
interface_read_data[86] => ~NO_FANOUT~
interface_read_data[87] => ~NO_FANOUT~
interface_read_data[88] => ~NO_FANOUT~
interface_read_data[89] => ~NO_FANOUT~
interface_read_data[90] => ~NO_FANOUT~
interface_read_data[91] => ~NO_FANOUT~
interface_read_data[92] => ~NO_FANOUT~
interface_read_data[93] => ~NO_FANOUT~
interface_read_data[94] => ~NO_FANOUT~
interface_read_data[95] => ~NO_FANOUT~
interface_read_data[96] => ~NO_FANOUT~
interface_read_data[97] => ~NO_FANOUT~
interface_read_data[98] => ~NO_FANOUT~
interface_read_data[99] => ~NO_FANOUT~
interface_read_data[100] => ~NO_FANOUT~
interface_read_data[101] => ~NO_FANOUT~
interface_read_data[102] => ~NO_FANOUT~
interface_read_data[103] => ~NO_FANOUT~
interface_read_data[104] => ~NO_FANOUT~
interface_read_data[105] => ~NO_FANOUT~
interface_read_data[106] => ~NO_FANOUT~
interface_read_data[107] => ~NO_FANOUT~
interface_read_data[108] => ~NO_FANOUT~
interface_read_data[109] => ~NO_FANOUT~
interface_read_data[110] => ~NO_FANOUT~
interface_read_data[111] => ~NO_FANOUT~
interface_read_data[112] => ~NO_FANOUT~
interface_read_data[113] => ~NO_FANOUT~
interface_read_data[114] => ~NO_FANOUT~
interface_read_data[115] => ~NO_FANOUT~
interface_read_data[116] => ~NO_FANOUT~
interface_read_data[117] => ~NO_FANOUT~
interface_read_data[118] => ~NO_FANOUT~
interface_read_data[119] => ~NO_FANOUT~
interface_read_data[120] => ~NO_FANOUT~
interface_read_data[121] => ~NO_FANOUT~
interface_read_data[122] => ~NO_FANOUT~
interface_read_data[123] => ~NO_FANOUT~
interface_read_data[124] => ~NO_FANOUT~
interface_read_data[125] => ~NO_FANOUT~
interface_read_data[126] => ~NO_FANOUT~
interface_read_data[127] => ~NO_FANOUT~
interface_acknowledge => acknowledge_flag.IN1
interface_acknowledge => Selector28.IN2
read_img_start => ns.DATAA
read_img_start => ns.DATAA
mac_start => ns.OUTPUTSELECT
mac_start => ns.OUTPUTSELECT
mac_start => Selector2.IN2
mac_start => Selector1.IN2
mac_done => ns.OUTPUTSELECT
mac_done => ns.OUTPUTSELECT
mac_done => Selector4.IN2
data_reg[0] <= interface_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[1] <= interface_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[2] <= interface_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[3] <= interface_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[4] <= interface_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[5] <= interface_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[6] <= interface_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[7] <= interface_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[8] <= interface_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[9] <= interface_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[10] <= interface_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[11] <= interface_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[12] <= interface_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[13] <= interface_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[14] <= interface_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[15] <= interface_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[16] <= interface_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[17] <= interface_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[18] <= interface_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[19] <= interface_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[20] <= interface_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[21] <= interface_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[22] <= interface_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[23] <= interface_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[24] <= interface_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[25] <= interface_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_reg[26] <= <GND>
data_reg[27] <= <GND>
data_reg[28] <= <GND>
data_reg[29] <= <GND>
data_reg[30] <= <GND>
data_reg[31] <= <GND>
data_reg[32] <= <GND>
data_reg[33] <= <GND>
data_reg[34] <= <GND>
data_reg[35] <= <GND>
data_reg[36] <= <GND>
data_reg[37] <= <GND>
data_reg[38] <= <GND>
data_reg[39] <= <GND>
data_reg[40] <= <GND>
data_reg[41] <= <GND>
data_reg[42] <= <GND>
data_reg[43] <= <GND>
data_reg[44] <= <GND>
data_reg[45] <= <GND>
data_reg[46] <= <GND>
data_reg[47] <= <GND>
data_reg[48] <= <GND>
data_reg[49] <= <GND>
data_reg[50] <= <GND>
data_reg[51] <= <GND>
data_reg[52] <= <GND>
data_reg[53] <= <GND>
data_reg[54] <= <GND>
data_reg[55] <= <GND>
data_reg[56] <= <GND>
data_reg[57] <= <GND>
data_reg[58] <= <GND>
data_reg[59] <= <GND>
data_reg[60] <= <GND>
data_reg[61] <= <GND>
data_reg[62] <= <GND>
data_reg[63] <= <GND>
data_reg[64] <= <GND>
data_reg[65] <= <GND>
data_reg[66] <= <GND>
data_reg[67] <= <GND>
data_reg[68] <= <GND>
data_reg[69] <= <GND>
data_reg[70] <= <GND>
data_reg[71] <= <GND>
data_reg[72] <= <GND>
data_reg[73] <= <GND>
data_reg[74] <= <GND>
data_reg[75] <= <GND>
data_reg[76] <= <GND>
data_reg[77] <= <GND>
data_reg[78] <= <GND>
data_reg[79] <= <GND>
data_reg[80] <= <GND>
data_reg[81] <= <GND>
data_reg[82] <= <GND>
data_reg[83] <= <GND>
data_reg[84] <= <GND>
data_reg[85] <= <GND>
data_reg[86] <= <GND>
data_reg[87] <= <GND>
data_reg[88] <= <GND>
data_reg[89] <= <GND>
data_reg[90] <= <GND>
data_reg[91] <= <GND>
data_reg[92] <= <GND>
data_reg[93] <= <GND>
data_reg[94] <= <GND>
data_reg[95] <= <GND>
data_reg[96] <= <GND>
data_reg[97] <= <GND>
data_reg[98] <= <GND>
data_reg[99] <= <GND>
data_reg[100] <= <GND>
data_reg[101] <= <GND>
data_reg[102] <= <GND>
data_reg[103] <= <GND>
data_reg[104] <= <GND>
data_reg[105] <= <GND>
data_reg[106] <= <GND>
data_reg[107] <= <GND>
data_reg[108] <= <GND>
data_reg[109] <= <GND>
data_reg[110] <= <GND>
data_reg[111] <= <GND>
data_reg[112] <= <GND>
data_reg[113] <= <GND>
data_reg[114] <= <GND>
data_reg[115] <= <GND>
data_reg[116] <= <GND>
data_reg[117] <= <GND>
data_reg[118] <= <GND>
data_reg[119] <= <GND>
data_reg[120] <= <GND>
data_reg[121] <= <GND>
data_reg[122] <= <GND>
data_reg[123] <= <GND>
data_reg[124] <= <GND>
data_reg[125] <= <GND>
data_reg[126] <= <GND>
data_reg[127] <= <GND>
read_done <= read_done.DB_MAX_OUTPUT_PORT_TYPE
acknowledge_flag <= acknowledge_flag$latch.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|sdram_reader:u2|rise_edge_trigger:rr1
clk => level_ff.CLK
reset => level_ff.ACLR
level => rise_edge.IN1
level => level_ff.DATAIN
rise_edge <= rise_edge.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|simple_mlp:u3
clk => cs~1.DATAIN
reset => cs.OUTPUTSELECT
reset => cs.OUTPUTSELECT
data[0] => Mult0.IN15
data[1] => Mult0.IN14
data[2] => Mult0.IN13
data[3] => Mult0.IN12
data[4] => Mult0.IN11
data[5] => Mult0.IN10
data[6] => Mult0.IN9
data[7] => Mult0.IN8
data[8] => Mult1.IN15
data[9] => Mult1.IN14
data[10] => Mult1.IN13
data[11] => Mult1.IN12
data[12] => Mult1.IN11
data[13] => Mult1.IN10
data[14] => Mult1.IN9
data[15] => Mult1.IN8
data[16] => Mult2.IN15
data[17] => Mult2.IN14
data[18] => Mult2.IN13
data[19] => Mult2.IN12
data[20] => Mult2.IN11
data[21] => Mult2.IN10
data[22] => Mult2.IN9
data[23] => Mult2.IN8
data[24] => Mult3.IN15
data[25] => Mult3.IN14
data[26] => Mult3.IN13
data[27] => Mult3.IN12
data[28] => Mult3.IN11
data[29] => Mult3.IN10
data[30] => Mult3.IN9
data[31] => Mult3.IN8
data[32] => Mult4.IN15
data[33] => Mult4.IN14
data[34] => Mult4.IN13
data[35] => Mult4.IN12
data[36] => Mult4.IN11
data[37] => Mult4.IN10
data[38] => Mult4.IN9
data[39] => Mult4.IN8
data[40] => Mult5.IN15
data[41] => Mult5.IN14
data[42] => Mult5.IN13
data[43] => Mult5.IN12
data[44] => Mult5.IN11
data[45] => Mult5.IN10
data[46] => Mult5.IN9
data[47] => Mult5.IN8
data[48] => Mult6.IN15
data[49] => Mult6.IN14
data[50] => Mult6.IN13
data[51] => Mult6.IN12
data[52] => Mult6.IN11
data[53] => Mult6.IN10
data[54] => Mult6.IN9
data[55] => Mult6.IN8
data[56] => Mult7.IN15
data[57] => Mult7.IN14
data[58] => Mult7.IN13
data[59] => Mult7.IN12
data[60] => Mult7.IN11
data[61] => Mult7.IN10
data[62] => Mult7.IN9
data[63] => Mult7.IN8
data[64] => ~NO_FANOUT~
data[65] => ~NO_FANOUT~
data[66] => ~NO_FANOUT~
data[67] => ~NO_FANOUT~
data[68] => ~NO_FANOUT~
data[69] => ~NO_FANOUT~
data[70] => ~NO_FANOUT~
data[71] => ~NO_FANOUT~
data[72] => ~NO_FANOUT~
data[73] => ~NO_FANOUT~
data[74] => ~NO_FANOUT~
data[75] => ~NO_FANOUT~
data[76] => ~NO_FANOUT~
data[77] => ~NO_FANOUT~
data[78] => ~NO_FANOUT~
data[79] => ~NO_FANOUT~
data[80] => ~NO_FANOUT~
data[81] => ~NO_FANOUT~
data[82] => ~NO_FANOUT~
data[83] => ~NO_FANOUT~
data[84] => ~NO_FANOUT~
data[85] => ~NO_FANOUT~
data[86] => ~NO_FANOUT~
data[87] => ~NO_FANOUT~
data[88] => ~NO_FANOUT~
data[89] => ~NO_FANOUT~
data[90] => ~NO_FANOUT~
data[91] => ~NO_FANOUT~
data[92] => ~NO_FANOUT~
data[93] => ~NO_FANOUT~
data[94] => ~NO_FANOUT~
data[95] => ~NO_FANOUT~
data[96] => ~NO_FANOUT~
data[97] => ~NO_FANOUT~
data[98] => ~NO_FANOUT~
data[99] => ~NO_FANOUT~
data[100] => ~NO_FANOUT~
data[101] => ~NO_FANOUT~
data[102] => ~NO_FANOUT~
data[103] => ~NO_FANOUT~
data[104] => ~NO_FANOUT~
data[105] => ~NO_FANOUT~
data[106] => ~NO_FANOUT~
data[107] => ~NO_FANOUT~
data[108] => ~NO_FANOUT~
data[109] => ~NO_FANOUT~
data[110] => ~NO_FANOUT~
data[111] => ~NO_FANOUT~
data[112] => ~NO_FANOUT~
data[113] => ~NO_FANOUT~
data[114] => ~NO_FANOUT~
data[115] => ~NO_FANOUT~
data[116] => ~NO_FANOUT~
data[117] => ~NO_FANOUT~
data[118] => ~NO_FANOUT~
data[119] => ~NO_FANOUT~
data[120] => ~NO_FANOUT~
data[121] => ~NO_FANOUT~
data[122] => ~NO_FANOUT~
data[123] => ~NO_FANOUT~
data[124] => ~NO_FANOUT~
data[125] => ~NO_FANOUT~
data[126] => ~NO_FANOUT~
data[127] => ~NO_FANOUT~
ack => ns.OUT.DATAB
ack => ns.IDLE.DATAB
in[0] => Mult0.IN7
in[0] => Mult2.IN7
in[1] => Mult0.IN6
in[1] => Mult2.IN6
in[2] => Mult0.IN5
in[2] => Mult2.IN5
in[3] => Mult0.IN4
in[3] => Mult2.IN4
in[4] => Mult0.IN3
in[4] => Mult2.IN3
in[5] => Mult0.IN2
in[5] => Mult2.IN2
in[6] => Mult0.IN1
in[6] => Mult2.IN1
in[7] => Mult0.IN0
in[7] => Mult2.IN0
in[8] => Mult1.IN7
in[8] => Mult3.IN7
in[9] => Mult1.IN6
in[9] => Mult3.IN6
in[10] => Mult1.IN5
in[10] => Mult3.IN5
in[11] => Mult1.IN4
in[11] => Mult3.IN4
in[12] => Mult1.IN3
in[12] => Mult3.IN3
in[13] => Mult1.IN2
in[13] => Mult3.IN2
in[14] => Mult1.IN1
in[14] => Mult3.IN1
in[15] => Mult1.IN0
in[15] => Mult3.IN0
out[0] <= o1[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= o1[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= o1[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= o1[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= o1[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= o1[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= o1[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= o1[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= o2[0].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= o2[1].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= o2[2].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= o2[3].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= o2[4].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= o2[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= o2[6].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= o2[7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4
clk => clk.IN8
data[0] => datab1[0].IN1
data[1] => datab1[1].IN1
data[2] => datab1[2].IN1
data[3] => datab1[3].IN1
data[4] => datab1[4].IN1
data[5] => datab1[5].IN1
data[6] => datab1[6].IN1
data[7] => datab1[7].IN1
data[8] => datab1[8].IN1
data[9] => datab1[9].IN1
data[10] => datab1[10].IN1
data[11] => datab1[11].IN1
data[12] => datab1[12].IN1
data[13] => datab1[13].IN1
data[14] => datab1[14].IN1
data[15] => datab1[15].IN1
data[16] => datab1[16].IN1
data[17] => datab1[17].IN1
data[18] => datab1[18].IN1
data[19] => datab1[19].IN1
data[20] => datab1[20].IN1
data[21] => datab1[21].IN1
data[22] => datab1[22].IN1
data[23] => datab1[23].IN1
data[24] => datab1[24].IN1
data[25] => datab1[25].IN1
data[26] => datab1[26].IN1
data[27] => datab1[27].IN1
data[28] => datab1[28].IN1
data[29] => datab1[29].IN1
data[30] => datab1[30].IN1
data[31] => datab1[31].IN1
data[32] => datab2[0].IN1
data[33] => datab2[1].IN1
data[34] => datab2[2].IN1
data[35] => datab2[3].IN1
data[36] => datab2[4].IN1
data[37] => datab2[5].IN1
data[38] => datab2[6].IN1
data[39] => datab2[7].IN1
data[40] => datab2[8].IN1
data[41] => datab2[9].IN1
data[42] => datab2[10].IN1
data[43] => datab2[11].IN1
data[44] => datab2[12].IN1
data[45] => datab2[13].IN1
data[46] => datab2[14].IN1
data[47] => datab2[15].IN1
data[48] => datab2[16].IN1
data[49] => datab2[17].IN1
data[50] => datab2[18].IN1
data[51] => datab2[19].IN1
data[52] => datab2[20].IN1
data[53] => datab2[21].IN1
data[54] => datab2[22].IN1
data[55] => datab2[23].IN1
data[56] => datab2[24].IN1
data[57] => datab2[25].IN1
data[58] => datab2[26].IN1
data[59] => datab2[27].IN1
data[60] => datab2[28].IN1
data[61] => datab2[29].IN1
data[62] => datab2[30].IN1
data[63] => datab2[31].IN1
data[64] => datab3[0].IN1
data[65] => datab3[1].IN1
data[66] => datab3[2].IN1
data[67] => datab3[3].IN1
data[68] => datab3[4].IN1
data[69] => datab3[5].IN1
data[70] => datab3[6].IN1
data[71] => datab3[7].IN1
data[72] => datab3[8].IN1
data[73] => datab3[9].IN1
data[74] => datab3[10].IN1
data[75] => datab3[11].IN1
data[76] => datab3[12].IN1
data[77] => datab3[13].IN1
data[78] => datab3[14].IN1
data[79] => datab3[15].IN1
data[80] => datab3[16].IN1
data[81] => datab3[17].IN1
data[82] => datab3[18].IN1
data[83] => datab3[19].IN1
data[84] => datab3[20].IN1
data[85] => datab3[21].IN1
data[86] => datab3[22].IN1
data[87] => datab3[23].IN1
data[88] => datab3[24].IN1
data[89] => datab3[25].IN1
data[90] => datab3[26].IN1
data[91] => datab3[27].IN1
data[92] => datab3[28].IN1
data[93] => datab3[29].IN1
data[94] => datab3[30].IN1
data[95] => datab3[31].IN1
data[96] => datab4[0].IN1
data[97] => datab4[1].IN1
data[98] => datab4[2].IN1
data[99] => datab4[3].IN1
data[100] => datab4[4].IN1
data[101] => datab4[5].IN1
data[102] => datab4[6].IN1
data[103] => datab4[7].IN1
data[104] => datab4[8].IN1
data[105] => datab4[9].IN1
data[106] => datab4[10].IN1
data[107] => datab4[11].IN1
data[108] => datab4[12].IN1
data[109] => datab4[13].IN1
data[110] => datab4[14].IN1
data[111] => datab4[15].IN1
data[112] => datab4[16].IN1
data[113] => datab4[17].IN1
data[114] => datab4[18].IN1
data[115] => datab4[19].IN1
data[116] => datab4[20].IN1
data[117] => datab4[21].IN1
data[118] => datab4[22].IN1
data[119] => datab4[23].IN1
data[120] => datab4[24].IN1
data[121] => datab4[25].IN1
data[122] => datab4[26].IN1
data[123] => datab4[27].IN1
data[124] => datab4[28].IN1
data[125] => datab4[29].IN1
data[126] => datab4[30].IN1
data[127] => datab4[31].IN1
din[0] => dataa4[0].IN4
din[1] => dataa4[1].IN4
din[2] => dataa4[2].IN4
din[3] => dataa4[3].IN4
din[4] => dataa4[4].IN4
din[5] => dataa4[5].IN4
din[6] => dataa4[6].IN4
din[7] => dataa4[7].IN4
din[8] => dataa4[8].IN4
din[9] => dataa4[9].IN4
din[10] => dataa4[10].IN4
din[11] => dataa4[11].IN4
din[12] => dataa4[12].IN4
din[13] => dataa4[13].IN4
din[14] => dataa4[14].IN4
din[15] => dataa4[15].IN4
din[16] => dataa4[16].IN4
din[17] => dataa4[17].IN4
din[18] => dataa4[18].IN4
din[19] => dataa4[19].IN4
din[20] => dataa4[20].IN4
din[21] => dataa4[21].IN4
din[22] => dataa4[22].IN4
din[23] => dataa4[23].IN4
din[24] => dataa4[24].IN4
din[25] => dataa4[25].IN4
din[26] => dataa4[26].IN4
din[27] => dataa4[27].IN4
din[28] => dataa4[28].IN4
din[29] => dataa4[29].IN4
din[30] => dataa4[30].IN4
din[31] => dataa4[31].IN4
datavalid => ns.OUTPUTSELECT
datavalid => ns.OUTPUTSELECT
datavalid => ns.READ_DONE.DATAB
reset => reset.IN8
read_done => ns.DATAA
read_done => ns.DATAB
read_done => ns.DATAA
read_done => ns.DATAB
start => ns.READ_START.DATAB
start => ns.IDLE.DATAB
done <= done.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_in <= next_in.DB_MAX_OUTPUT_PORT_TYPE
adone <= adone.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_1|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_2|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_3|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_4|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_5|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_6|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_7|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8
clk => fpoint2_multi_datapath:datapath.clk
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => busy.CLK
clk_en => fpoint2_multi_datapath:datapath.clk_en
clk_en => counter[0].ENA
clk_en => counter[3].ENA
clk_en => counter[2].ENA
clk_en => counter[1].ENA
reset => fpoint2_multi_datapath:datapath.reset
reset => counter[0].PRESET
reset => counter[1].PRESET
reset => counter[2].PRESET
reset => counter[3].PRESET
reset => busy.ACLR
reset_req => fpoint2_multi_datapath:datapath.reset_req
dataa[0] => fpoint2_multi_datapath:datapath.dataa[0]
dataa[1] => fpoint2_multi_datapath:datapath.dataa[1]
dataa[2] => fpoint2_multi_datapath:datapath.dataa[2]
dataa[3] => fpoint2_multi_datapath:datapath.dataa[3]
dataa[4] => fpoint2_multi_datapath:datapath.dataa[4]
dataa[5] => fpoint2_multi_datapath:datapath.dataa[5]
dataa[6] => fpoint2_multi_datapath:datapath.dataa[6]
dataa[7] => fpoint2_multi_datapath:datapath.dataa[7]
dataa[8] => fpoint2_multi_datapath:datapath.dataa[8]
dataa[9] => fpoint2_multi_datapath:datapath.dataa[9]
dataa[10] => fpoint2_multi_datapath:datapath.dataa[10]
dataa[11] => fpoint2_multi_datapath:datapath.dataa[11]
dataa[12] => fpoint2_multi_datapath:datapath.dataa[12]
dataa[13] => fpoint2_multi_datapath:datapath.dataa[13]
dataa[14] => fpoint2_multi_datapath:datapath.dataa[14]
dataa[15] => fpoint2_multi_datapath:datapath.dataa[15]
dataa[16] => fpoint2_multi_datapath:datapath.dataa[16]
dataa[17] => fpoint2_multi_datapath:datapath.dataa[17]
dataa[18] => fpoint2_multi_datapath:datapath.dataa[18]
dataa[19] => fpoint2_multi_datapath:datapath.dataa[19]
dataa[20] => fpoint2_multi_datapath:datapath.dataa[20]
dataa[21] => fpoint2_multi_datapath:datapath.dataa[21]
dataa[22] => fpoint2_multi_datapath:datapath.dataa[22]
dataa[23] => fpoint2_multi_datapath:datapath.dataa[23]
dataa[24] => fpoint2_multi_datapath:datapath.dataa[24]
dataa[25] => fpoint2_multi_datapath:datapath.dataa[25]
dataa[26] => fpoint2_multi_datapath:datapath.dataa[26]
dataa[27] => fpoint2_multi_datapath:datapath.dataa[27]
dataa[28] => fpoint2_multi_datapath:datapath.dataa[28]
dataa[29] => fpoint2_multi_datapath:datapath.dataa[29]
dataa[30] => fpoint2_multi_datapath:datapath.dataa[30]
dataa[31] => fpoint2_multi_datapath:datapath.dataa[31]
datab[0] => fpoint2_multi_datapath:datapath.datab[0]
datab[1] => fpoint2_multi_datapath:datapath.datab[1]
datab[2] => fpoint2_multi_datapath:datapath.datab[2]
datab[3] => fpoint2_multi_datapath:datapath.datab[3]
datab[4] => fpoint2_multi_datapath:datapath.datab[4]
datab[5] => fpoint2_multi_datapath:datapath.datab[5]
datab[6] => fpoint2_multi_datapath:datapath.datab[6]
datab[7] => fpoint2_multi_datapath:datapath.datab[7]
datab[8] => fpoint2_multi_datapath:datapath.datab[8]
datab[9] => fpoint2_multi_datapath:datapath.datab[9]
datab[10] => fpoint2_multi_datapath:datapath.datab[10]
datab[11] => fpoint2_multi_datapath:datapath.datab[11]
datab[12] => fpoint2_multi_datapath:datapath.datab[12]
datab[13] => fpoint2_multi_datapath:datapath.datab[13]
datab[14] => fpoint2_multi_datapath:datapath.datab[14]
datab[15] => fpoint2_multi_datapath:datapath.datab[15]
datab[16] => fpoint2_multi_datapath:datapath.datab[16]
datab[17] => fpoint2_multi_datapath:datapath.datab[17]
datab[18] => fpoint2_multi_datapath:datapath.datab[18]
datab[19] => fpoint2_multi_datapath:datapath.datab[19]
datab[20] => fpoint2_multi_datapath:datapath.datab[20]
datab[21] => fpoint2_multi_datapath:datapath.datab[21]
datab[22] => fpoint2_multi_datapath:datapath.datab[22]
datab[23] => fpoint2_multi_datapath:datapath.datab[23]
datab[24] => fpoint2_multi_datapath:datapath.datab[24]
datab[25] => fpoint2_multi_datapath:datapath.datab[25]
datab[26] => fpoint2_multi_datapath:datapath.datab[26]
datab[27] => fpoint2_multi_datapath:datapath.datab[27]
datab[28] => fpoint2_multi_datapath:datapath.datab[28]
datab[29] => fpoint2_multi_datapath:datapath.datab[29]
datab[30] => fpoint2_multi_datapath:datapath.datab[30]
datab[31] => fpoint2_multi_datapath:datapath.datab[31]
result[0] <= fpoint2_multi_datapath:datapath.result[0]
result[1] <= fpoint2_multi_datapath:datapath.result[1]
result[2] <= fpoint2_multi_datapath:datapath.result[2]
result[3] <= fpoint2_multi_datapath:datapath.result[3]
result[4] <= fpoint2_multi_datapath:datapath.result[4]
result[5] <= fpoint2_multi_datapath:datapath.result[5]
result[6] <= fpoint2_multi_datapath:datapath.result[6]
result[7] <= fpoint2_multi_datapath:datapath.result[7]
result[8] <= fpoint2_multi_datapath:datapath.result[8]
result[9] <= fpoint2_multi_datapath:datapath.result[9]
result[10] <= fpoint2_multi_datapath:datapath.result[10]
result[11] <= fpoint2_multi_datapath:datapath.result[11]
result[12] <= fpoint2_multi_datapath:datapath.result[12]
result[13] <= fpoint2_multi_datapath:datapath.result[13]
result[14] <= fpoint2_multi_datapath:datapath.result[14]
result[15] <= fpoint2_multi_datapath:datapath.result[15]
result[16] <= fpoint2_multi_datapath:datapath.result[16]
result[17] <= fpoint2_multi_datapath:datapath.result[17]
result[18] <= fpoint2_multi_datapath:datapath.result[18]
result[19] <= fpoint2_multi_datapath:datapath.result[19]
result[20] <= fpoint2_multi_datapath:datapath.result[20]
result[21] <= fpoint2_multi_datapath:datapath.result[21]
result[22] <= fpoint2_multi_datapath:datapath.result[22]
result[23] <= fpoint2_multi_datapath:datapath.result[23]
result[24] <= fpoint2_multi_datapath:datapath.result[24]
result[25] <= fpoint2_multi_datapath:datapath.result[25]
result[26] <= fpoint2_multi_datapath:datapath.result[26]
result[27] <= fpoint2_multi_datapath:datapath.result[27]
result[28] <= fpoint2_multi_datapath:datapath.result[28]
result[29] <= fpoint2_multi_datapath:datapath.result[29]
result[30] <= fpoint2_multi_datapath:datapath.result[30]
result[31] <= fpoint2_multi_datapath:datapath.result[31]
n[0] => Mux0.IN10
n[0] => Mux1.IN5
n[0] => Mux2.IN10
n[0] => Mux3.IN10
n[0] => Equal1.IN5
n[0] => Equal2.IN5
n[0] => fpoint2_multi_datapath:datapath.op[0]
n[1] => Mux0.IN9
n[1] => Mux1.IN4
n[1] => Mux2.IN9
n[1] => Mux3.IN9
n[1] => Equal1.IN4
n[1] => Equal2.IN4
n[1] => fpoint2_multi_datapath:datapath.op[1]
n[2] => Mux0.IN8
n[2] => Mux2.IN8
n[2] => Mux3.IN8
n[2] => Equal1.IN3
n[2] => Equal2.IN3
n[2] => fpoint2_multi_datapath:datapath.op[2]
start => busy.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
start => done.IN1
start => fpoint2_multi_datapath:datapath.start
done <= done.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath
clk => FPDiv:ARITH_GEN:div.clk
clk => FPMult:ARITH_GEN:multiply.clk
clk => FPAddSub:ARITH_GEN:addsub.clk
clk => IntToFloat:CON_GEN:int2float.clk
clk => FPSqrt:FPSQRT_GEN:sqrt.clk
clk_en => FPDiv:ARITH_GEN:div.clk_en
reset => FPDiv:ARITH_GEN:div.reset
reset => FPMult:ARITH_GEN:multiply.areset
reset => FPAddSub:ARITH_GEN:addsub.areset
reset => IntToFloat:CON_GEN:int2float.areset
reset => FPSqrt:FPSQRT_GEN:sqrt.areset
reset_req => FPSqrt:FPSQRT_GEN:sqrt.reset_req
start => div_start.IN1
dataa[0] => FPDiv:ARITH_GEN:div.dataa[0]
dataa[0] => FPMult:ARITH_GEN:multiply.x[0]
dataa[0] => FPAddSub:ARITH_GEN:addsub.x[0]
dataa[0] => IntToFloat:CON_GEN:int2float.x[0]
dataa[0] => FloatToInt:CON_GEN:Float2Int.x[0]
dataa[0] => FPSqrt:FPSQRT_GEN:sqrt.x[0]
dataa[1] => FPDiv:ARITH_GEN:div.dataa[1]
dataa[1] => FPMult:ARITH_GEN:multiply.x[1]
dataa[1] => FPAddSub:ARITH_GEN:addsub.x[1]
dataa[1] => IntToFloat:CON_GEN:int2float.x[1]
dataa[1] => FloatToInt:CON_GEN:Float2Int.x[1]
dataa[1] => FPSqrt:FPSQRT_GEN:sqrt.x[1]
dataa[2] => FPDiv:ARITH_GEN:div.dataa[2]
dataa[2] => FPMult:ARITH_GEN:multiply.x[2]
dataa[2] => FPAddSub:ARITH_GEN:addsub.x[2]
dataa[2] => IntToFloat:CON_GEN:int2float.x[2]
dataa[2] => FloatToInt:CON_GEN:Float2Int.x[2]
dataa[2] => FPSqrt:FPSQRT_GEN:sqrt.x[2]
dataa[3] => FPDiv:ARITH_GEN:div.dataa[3]
dataa[3] => FPMult:ARITH_GEN:multiply.x[3]
dataa[3] => FPAddSub:ARITH_GEN:addsub.x[3]
dataa[3] => IntToFloat:CON_GEN:int2float.x[3]
dataa[3] => FloatToInt:CON_GEN:Float2Int.x[3]
dataa[3] => FPSqrt:FPSQRT_GEN:sqrt.x[3]
dataa[4] => FPDiv:ARITH_GEN:div.dataa[4]
dataa[4] => FPMult:ARITH_GEN:multiply.x[4]
dataa[4] => FPAddSub:ARITH_GEN:addsub.x[4]
dataa[4] => IntToFloat:CON_GEN:int2float.x[4]
dataa[4] => FloatToInt:CON_GEN:Float2Int.x[4]
dataa[4] => FPSqrt:FPSQRT_GEN:sqrt.x[4]
dataa[5] => FPDiv:ARITH_GEN:div.dataa[5]
dataa[5] => FPMult:ARITH_GEN:multiply.x[5]
dataa[5] => FPAddSub:ARITH_GEN:addsub.x[5]
dataa[5] => IntToFloat:CON_GEN:int2float.x[5]
dataa[5] => FloatToInt:CON_GEN:Float2Int.x[5]
dataa[5] => FPSqrt:FPSQRT_GEN:sqrt.x[5]
dataa[6] => FPDiv:ARITH_GEN:div.dataa[6]
dataa[6] => FPMult:ARITH_GEN:multiply.x[6]
dataa[6] => FPAddSub:ARITH_GEN:addsub.x[6]
dataa[6] => IntToFloat:CON_GEN:int2float.x[6]
dataa[6] => FloatToInt:CON_GEN:Float2Int.x[6]
dataa[6] => FPSqrt:FPSQRT_GEN:sqrt.x[6]
dataa[7] => FPDiv:ARITH_GEN:div.dataa[7]
dataa[7] => FPMult:ARITH_GEN:multiply.x[7]
dataa[7] => FPAddSub:ARITH_GEN:addsub.x[7]
dataa[7] => IntToFloat:CON_GEN:int2float.x[7]
dataa[7] => FloatToInt:CON_GEN:Float2Int.x[7]
dataa[7] => FPSqrt:FPSQRT_GEN:sqrt.x[7]
dataa[8] => FPDiv:ARITH_GEN:div.dataa[8]
dataa[8] => FPMult:ARITH_GEN:multiply.x[8]
dataa[8] => FPAddSub:ARITH_GEN:addsub.x[8]
dataa[8] => IntToFloat:CON_GEN:int2float.x[8]
dataa[8] => FloatToInt:CON_GEN:Float2Int.x[8]
dataa[8] => FPSqrt:FPSQRT_GEN:sqrt.x[8]
dataa[9] => FPDiv:ARITH_GEN:div.dataa[9]
dataa[9] => FPMult:ARITH_GEN:multiply.x[9]
dataa[9] => FPAddSub:ARITH_GEN:addsub.x[9]
dataa[9] => IntToFloat:CON_GEN:int2float.x[9]
dataa[9] => FloatToInt:CON_GEN:Float2Int.x[9]
dataa[9] => FPSqrt:FPSQRT_GEN:sqrt.x[9]
dataa[10] => FPDiv:ARITH_GEN:div.dataa[10]
dataa[10] => FPMult:ARITH_GEN:multiply.x[10]
dataa[10] => FPAddSub:ARITH_GEN:addsub.x[10]
dataa[10] => IntToFloat:CON_GEN:int2float.x[10]
dataa[10] => FloatToInt:CON_GEN:Float2Int.x[10]
dataa[10] => FPSqrt:FPSQRT_GEN:sqrt.x[10]
dataa[11] => FPDiv:ARITH_GEN:div.dataa[11]
dataa[11] => FPMult:ARITH_GEN:multiply.x[11]
dataa[11] => FPAddSub:ARITH_GEN:addsub.x[11]
dataa[11] => IntToFloat:CON_GEN:int2float.x[11]
dataa[11] => FloatToInt:CON_GEN:Float2Int.x[11]
dataa[11] => FPSqrt:FPSQRT_GEN:sqrt.x[11]
dataa[12] => FPDiv:ARITH_GEN:div.dataa[12]
dataa[12] => FPMult:ARITH_GEN:multiply.x[12]
dataa[12] => FPAddSub:ARITH_GEN:addsub.x[12]
dataa[12] => IntToFloat:CON_GEN:int2float.x[12]
dataa[12] => FloatToInt:CON_GEN:Float2Int.x[12]
dataa[12] => FPSqrt:FPSQRT_GEN:sqrt.x[12]
dataa[13] => FPDiv:ARITH_GEN:div.dataa[13]
dataa[13] => FPMult:ARITH_GEN:multiply.x[13]
dataa[13] => FPAddSub:ARITH_GEN:addsub.x[13]
dataa[13] => IntToFloat:CON_GEN:int2float.x[13]
dataa[13] => FloatToInt:CON_GEN:Float2Int.x[13]
dataa[13] => FPSqrt:FPSQRT_GEN:sqrt.x[13]
dataa[14] => FPDiv:ARITH_GEN:div.dataa[14]
dataa[14] => FPMult:ARITH_GEN:multiply.x[14]
dataa[14] => FPAddSub:ARITH_GEN:addsub.x[14]
dataa[14] => IntToFloat:CON_GEN:int2float.x[14]
dataa[14] => FloatToInt:CON_GEN:Float2Int.x[14]
dataa[14] => FPSqrt:FPSQRT_GEN:sqrt.x[14]
dataa[15] => FPDiv:ARITH_GEN:div.dataa[15]
dataa[15] => FPMult:ARITH_GEN:multiply.x[15]
dataa[15] => FPAddSub:ARITH_GEN:addsub.x[15]
dataa[15] => IntToFloat:CON_GEN:int2float.x[15]
dataa[15] => FloatToInt:CON_GEN:Float2Int.x[15]
dataa[15] => FPSqrt:FPSQRT_GEN:sqrt.x[15]
dataa[16] => FPDiv:ARITH_GEN:div.dataa[16]
dataa[16] => FPMult:ARITH_GEN:multiply.x[16]
dataa[16] => FPAddSub:ARITH_GEN:addsub.x[16]
dataa[16] => IntToFloat:CON_GEN:int2float.x[16]
dataa[16] => FloatToInt:CON_GEN:Float2Int.x[16]
dataa[16] => FPSqrt:FPSQRT_GEN:sqrt.x[16]
dataa[17] => FPDiv:ARITH_GEN:div.dataa[17]
dataa[17] => FPMult:ARITH_GEN:multiply.x[17]
dataa[17] => FPAddSub:ARITH_GEN:addsub.x[17]
dataa[17] => IntToFloat:CON_GEN:int2float.x[17]
dataa[17] => FloatToInt:CON_GEN:Float2Int.x[17]
dataa[17] => FPSqrt:FPSQRT_GEN:sqrt.x[17]
dataa[18] => FPDiv:ARITH_GEN:div.dataa[18]
dataa[18] => FPMult:ARITH_GEN:multiply.x[18]
dataa[18] => FPAddSub:ARITH_GEN:addsub.x[18]
dataa[18] => IntToFloat:CON_GEN:int2float.x[18]
dataa[18] => FloatToInt:CON_GEN:Float2Int.x[18]
dataa[18] => FPSqrt:FPSQRT_GEN:sqrt.x[18]
dataa[19] => FPDiv:ARITH_GEN:div.dataa[19]
dataa[19] => FPMult:ARITH_GEN:multiply.x[19]
dataa[19] => FPAddSub:ARITH_GEN:addsub.x[19]
dataa[19] => IntToFloat:CON_GEN:int2float.x[19]
dataa[19] => FloatToInt:CON_GEN:Float2Int.x[19]
dataa[19] => FPSqrt:FPSQRT_GEN:sqrt.x[19]
dataa[20] => FPDiv:ARITH_GEN:div.dataa[20]
dataa[20] => FPMult:ARITH_GEN:multiply.x[20]
dataa[20] => FPAddSub:ARITH_GEN:addsub.x[20]
dataa[20] => IntToFloat:CON_GEN:int2float.x[20]
dataa[20] => FloatToInt:CON_GEN:Float2Int.x[20]
dataa[20] => FPSqrt:FPSQRT_GEN:sqrt.x[20]
dataa[21] => FPDiv:ARITH_GEN:div.dataa[21]
dataa[21] => FPMult:ARITH_GEN:multiply.x[21]
dataa[21] => FPAddSub:ARITH_GEN:addsub.x[21]
dataa[21] => IntToFloat:CON_GEN:int2float.x[21]
dataa[21] => FloatToInt:CON_GEN:Float2Int.x[21]
dataa[21] => FPSqrt:FPSQRT_GEN:sqrt.x[21]
dataa[22] => FPDiv:ARITH_GEN:div.dataa[22]
dataa[22] => FPMult:ARITH_GEN:multiply.x[22]
dataa[22] => FPAddSub:ARITH_GEN:addsub.x[22]
dataa[22] => IntToFloat:CON_GEN:int2float.x[22]
dataa[22] => FloatToInt:CON_GEN:Float2Int.x[22]
dataa[22] => FPSqrt:FPSQRT_GEN:sqrt.x[22]
dataa[23] => FPDiv:ARITH_GEN:div.dataa[23]
dataa[23] => FPMult:ARITH_GEN:multiply.x[23]
dataa[23] => FPAddSub:ARITH_GEN:addsub.x[23]
dataa[23] => IntToFloat:CON_GEN:int2float.x[23]
dataa[23] => FloatToInt:CON_GEN:Float2Int.x[23]
dataa[23] => FPSqrt:FPSQRT_GEN:sqrt.x[23]
dataa[24] => FPDiv:ARITH_GEN:div.dataa[24]
dataa[24] => FPMult:ARITH_GEN:multiply.x[24]
dataa[24] => FPAddSub:ARITH_GEN:addsub.x[24]
dataa[24] => IntToFloat:CON_GEN:int2float.x[24]
dataa[24] => FloatToInt:CON_GEN:Float2Int.x[24]
dataa[24] => FPSqrt:FPSQRT_GEN:sqrt.x[24]
dataa[25] => FPDiv:ARITH_GEN:div.dataa[25]
dataa[25] => FPMult:ARITH_GEN:multiply.x[25]
dataa[25] => FPAddSub:ARITH_GEN:addsub.x[25]
dataa[25] => IntToFloat:CON_GEN:int2float.x[25]
dataa[25] => FloatToInt:CON_GEN:Float2Int.x[25]
dataa[25] => FPSqrt:FPSQRT_GEN:sqrt.x[25]
dataa[26] => FPDiv:ARITH_GEN:div.dataa[26]
dataa[26] => FPMult:ARITH_GEN:multiply.x[26]
dataa[26] => FPAddSub:ARITH_GEN:addsub.x[26]
dataa[26] => IntToFloat:CON_GEN:int2float.x[26]
dataa[26] => FloatToInt:CON_GEN:Float2Int.x[26]
dataa[26] => FPSqrt:FPSQRT_GEN:sqrt.x[26]
dataa[27] => FPDiv:ARITH_GEN:div.dataa[27]
dataa[27] => FPMult:ARITH_GEN:multiply.x[27]
dataa[27] => FPAddSub:ARITH_GEN:addsub.x[27]
dataa[27] => IntToFloat:CON_GEN:int2float.x[27]
dataa[27] => FloatToInt:CON_GEN:Float2Int.x[27]
dataa[27] => FPSqrt:FPSQRT_GEN:sqrt.x[27]
dataa[28] => FPDiv:ARITH_GEN:div.dataa[28]
dataa[28] => FPMult:ARITH_GEN:multiply.x[28]
dataa[28] => FPAddSub:ARITH_GEN:addsub.x[28]
dataa[28] => IntToFloat:CON_GEN:int2float.x[28]
dataa[28] => FloatToInt:CON_GEN:Float2Int.x[28]
dataa[28] => FPSqrt:FPSQRT_GEN:sqrt.x[28]
dataa[29] => FPDiv:ARITH_GEN:div.dataa[29]
dataa[29] => FPMult:ARITH_GEN:multiply.x[29]
dataa[29] => FPAddSub:ARITH_GEN:addsub.x[29]
dataa[29] => IntToFloat:CON_GEN:int2float.x[29]
dataa[29] => FloatToInt:CON_GEN:Float2Int.x[29]
dataa[29] => FPSqrt:FPSQRT_GEN:sqrt.x[29]
dataa[30] => FPDiv:ARITH_GEN:div.dataa[30]
dataa[30] => FPMult:ARITH_GEN:multiply.x[30]
dataa[30] => FPAddSub:ARITH_GEN:addsub.x[30]
dataa[30] => IntToFloat:CON_GEN:int2float.x[30]
dataa[30] => FloatToInt:CON_GEN:Float2Int.x[30]
dataa[30] => FPSqrt:FPSQRT_GEN:sqrt.x[30]
dataa[31] => FPDiv:ARITH_GEN:div.dataa[31]
dataa[31] => FPMult:ARITH_GEN:multiply.x[31]
dataa[31] => FPAddSub:ARITH_GEN:addsub.x[31]
dataa[31] => IntToFloat:CON_GEN:int2float.x[31]
dataa[31] => FloatToInt:CON_GEN:Float2Int.x[31]
dataa[31] => FPSqrt:FPSQRT_GEN:sqrt.x[31]
datab[0] => FPDiv:ARITH_GEN:div.datab[0]
datab[0] => FPMult:ARITH_GEN:multiply.y[0]
datab[0] => FPAddSub:ARITH_GEN:addsub.y[0]
datab[1] => FPDiv:ARITH_GEN:div.datab[1]
datab[1] => FPMult:ARITH_GEN:multiply.y[1]
datab[1] => FPAddSub:ARITH_GEN:addsub.y[1]
datab[2] => FPDiv:ARITH_GEN:div.datab[2]
datab[2] => FPMult:ARITH_GEN:multiply.y[2]
datab[2] => FPAddSub:ARITH_GEN:addsub.y[2]
datab[3] => FPDiv:ARITH_GEN:div.datab[3]
datab[3] => FPMult:ARITH_GEN:multiply.y[3]
datab[3] => FPAddSub:ARITH_GEN:addsub.y[3]
datab[4] => FPDiv:ARITH_GEN:div.datab[4]
datab[4] => FPMult:ARITH_GEN:multiply.y[4]
datab[4] => FPAddSub:ARITH_GEN:addsub.y[4]
datab[5] => FPDiv:ARITH_GEN:div.datab[5]
datab[5] => FPMult:ARITH_GEN:multiply.y[5]
datab[5] => FPAddSub:ARITH_GEN:addsub.y[5]
datab[6] => FPDiv:ARITH_GEN:div.datab[6]
datab[6] => FPMult:ARITH_GEN:multiply.y[6]
datab[6] => FPAddSub:ARITH_GEN:addsub.y[6]
datab[7] => FPDiv:ARITH_GEN:div.datab[7]
datab[7] => FPMult:ARITH_GEN:multiply.y[7]
datab[7] => FPAddSub:ARITH_GEN:addsub.y[7]
datab[8] => FPDiv:ARITH_GEN:div.datab[8]
datab[8] => FPMult:ARITH_GEN:multiply.y[8]
datab[8] => FPAddSub:ARITH_GEN:addsub.y[8]
datab[9] => FPDiv:ARITH_GEN:div.datab[9]
datab[9] => FPMult:ARITH_GEN:multiply.y[9]
datab[9] => FPAddSub:ARITH_GEN:addsub.y[9]
datab[10] => FPDiv:ARITH_GEN:div.datab[10]
datab[10] => FPMult:ARITH_GEN:multiply.y[10]
datab[10] => FPAddSub:ARITH_GEN:addsub.y[10]
datab[11] => FPDiv:ARITH_GEN:div.datab[11]
datab[11] => FPMult:ARITH_GEN:multiply.y[11]
datab[11] => FPAddSub:ARITH_GEN:addsub.y[11]
datab[12] => FPDiv:ARITH_GEN:div.datab[12]
datab[12] => FPMult:ARITH_GEN:multiply.y[12]
datab[12] => FPAddSub:ARITH_GEN:addsub.y[12]
datab[13] => FPDiv:ARITH_GEN:div.datab[13]
datab[13] => FPMult:ARITH_GEN:multiply.y[13]
datab[13] => FPAddSub:ARITH_GEN:addsub.y[13]
datab[14] => FPDiv:ARITH_GEN:div.datab[14]
datab[14] => FPMult:ARITH_GEN:multiply.y[14]
datab[14] => FPAddSub:ARITH_GEN:addsub.y[14]
datab[15] => FPDiv:ARITH_GEN:div.datab[15]
datab[15] => FPMult:ARITH_GEN:multiply.y[15]
datab[15] => FPAddSub:ARITH_GEN:addsub.y[15]
datab[16] => FPDiv:ARITH_GEN:div.datab[16]
datab[16] => FPMult:ARITH_GEN:multiply.y[16]
datab[16] => FPAddSub:ARITH_GEN:addsub.y[16]
datab[17] => FPDiv:ARITH_GEN:div.datab[17]
datab[17] => FPMult:ARITH_GEN:multiply.y[17]
datab[17] => FPAddSub:ARITH_GEN:addsub.y[17]
datab[18] => FPDiv:ARITH_GEN:div.datab[18]
datab[18] => FPMult:ARITH_GEN:multiply.y[18]
datab[18] => FPAddSub:ARITH_GEN:addsub.y[18]
datab[19] => FPDiv:ARITH_GEN:div.datab[19]
datab[19] => FPMult:ARITH_GEN:multiply.y[19]
datab[19] => FPAddSub:ARITH_GEN:addsub.y[19]
datab[20] => FPDiv:ARITH_GEN:div.datab[20]
datab[20] => FPMult:ARITH_GEN:multiply.y[20]
datab[20] => FPAddSub:ARITH_GEN:addsub.y[20]
datab[21] => FPDiv:ARITH_GEN:div.datab[21]
datab[21] => FPMult:ARITH_GEN:multiply.y[21]
datab[21] => FPAddSub:ARITH_GEN:addsub.y[21]
datab[22] => FPDiv:ARITH_GEN:div.datab[22]
datab[22] => FPMult:ARITH_GEN:multiply.y[22]
datab[22] => FPAddSub:ARITH_GEN:addsub.y[22]
datab[23] => FPDiv:ARITH_GEN:div.datab[23]
datab[23] => FPMult:ARITH_GEN:multiply.y[23]
datab[23] => FPAddSub:ARITH_GEN:addsub.y[23]
datab[24] => FPDiv:ARITH_GEN:div.datab[24]
datab[24] => FPMult:ARITH_GEN:multiply.y[24]
datab[24] => FPAddSub:ARITH_GEN:addsub.y[24]
datab[25] => FPDiv:ARITH_GEN:div.datab[25]
datab[25] => FPMult:ARITH_GEN:multiply.y[25]
datab[25] => FPAddSub:ARITH_GEN:addsub.y[25]
datab[26] => FPDiv:ARITH_GEN:div.datab[26]
datab[26] => FPMult:ARITH_GEN:multiply.y[26]
datab[26] => FPAddSub:ARITH_GEN:addsub.y[26]
datab[27] => FPDiv:ARITH_GEN:div.datab[27]
datab[27] => FPMult:ARITH_GEN:multiply.y[27]
datab[27] => FPAddSub:ARITH_GEN:addsub.y[27]
datab[28] => FPDiv:ARITH_GEN:div.datab[28]
datab[28] => FPMult:ARITH_GEN:multiply.y[28]
datab[28] => FPAddSub:ARITH_GEN:addsub.y[28]
datab[29] => FPDiv:ARITH_GEN:div.datab[29]
datab[29] => FPMult:ARITH_GEN:multiply.y[29]
datab[29] => FPAddSub:ARITH_GEN:addsub.y[29]
datab[30] => FPDiv:ARITH_GEN:div.datab[30]
datab[30] => FPMult:ARITH_GEN:multiply.y[30]
datab[30] => FPAddSub:ARITH_GEN:addsub.y[30]
datab[31] => FPDiv:ARITH_GEN:div.datab[31]
datab[31] => FPMult:ARITH_GEN:multiply.y[31]
datab[31] => FPAddSub:ARITH_GEN:addsub.y[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux0.IN2
op[0] => Mux1.IN2
op[0] => Mux2.IN2
op[0] => Mux3.IN2
op[0] => Mux4.IN2
op[0] => Mux5.IN2
op[0] => Mux6.IN2
op[0] => Mux7.IN2
op[0] => Mux8.IN2
op[0] => Mux9.IN2
op[0] => Mux10.IN2
op[0] => Mux11.IN2
op[0] => Mux12.IN2
op[0] => Mux13.IN2
op[0] => Mux14.IN2
op[0] => Mux15.IN2
op[0] => Mux16.IN2
op[0] => Mux17.IN2
op[0] => Mux18.IN2
op[0] => Mux19.IN2
op[0] => Mux20.IN2
op[0] => Mux21.IN2
op[0] => Mux22.IN2
op[0] => Mux23.IN2
op[0] => Mux24.IN2
op[0] => Mux25.IN2
op[0] => Mux26.IN2
op[0] => Mux27.IN2
op[0] => Mux28.IN2
op[0] => Mux29.IN2
op[0] => Mux30.IN2
op[0] => Mux31.IN2
op[0] => FPAddSub:ARITH_GEN:addsub.opSel[0]
op[0] => Equal0.IN2
op[0] => FloatToInt:CON_GEN:Float2Int.opSel[0]
op[1] => Mux0.IN1
op[1] => Mux1.IN1
op[1] => Mux2.IN1
op[1] => Mux3.IN1
op[1] => Mux4.IN1
op[1] => Mux5.IN1
op[1] => Mux6.IN1
op[1] => Mux7.IN1
op[1] => Mux8.IN1
op[1] => Mux9.IN1
op[1] => Mux10.IN1
op[1] => Mux11.IN1
op[1] => Mux12.IN1
op[1] => Mux13.IN1
op[1] => Mux14.IN1
op[1] => Mux15.IN1
op[1] => Mux16.IN1
op[1] => Mux17.IN1
op[1] => Mux18.IN1
op[1] => Mux19.IN1
op[1] => Mux20.IN1
op[1] => Mux21.IN1
op[1] => Mux22.IN1
op[1] => Mux23.IN1
op[1] => Mux24.IN1
op[1] => Mux25.IN1
op[1] => Mux26.IN1
op[1] => Mux27.IN1
op[1] => Mux28.IN1
op[1] => Mux29.IN1
op[1] => Mux30.IN1
op[1] => Mux31.IN1
op[1] => Equal0.IN1
op[2] => Mux0.IN0
op[2] => Mux1.IN0
op[2] => Mux2.IN0
op[2] => Mux3.IN0
op[2] => Mux4.IN0
op[2] => Mux5.IN0
op[2] => Mux6.IN0
op[2] => Mux7.IN0
op[2] => Mux8.IN0
op[2] => Mux9.IN0
op[2] => Mux10.IN0
op[2] => Mux11.IN0
op[2] => Mux12.IN0
op[2] => Mux13.IN0
op[2] => Mux14.IN0
op[2] => Mux15.IN0
op[2] => Mux16.IN0
op[2] => Mux17.IN0
op[2] => Mux18.IN0
op[2] => Mux19.IN0
op[2] => Mux20.IN0
op[2] => Mux21.IN0
op[2] => Mux22.IN0
op[2] => Mux23.IN0
op[2] => Mux24.IN0
op[2] => Mux25.IN0
op[2] => Mux26.IN0
op[2] => Mux27.IN0
op[2] => Mux28.IN0
op[2] => Mux29.IN0
op[2] => Mux30.IN0
op[2] => Mux31.IN0
op[2] => Equal0.IN0


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div
clk => quot_unbiased_exp[0].CLK
clk => quot_unbiased_exp[1].CLK
clk => quot_unbiased_exp[2].CLK
clk => quot_unbiased_exp[3].CLK
clk => quot_unbiased_exp[4].CLK
clk => quot_unbiased_exp[5].CLK
clk => quot_unbiased_exp[6].CLK
clk => quot_unbiased_exp[7].CLK
clk => quot_unbiased_exp[8].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_step_en.CLK
clk => normalize.CLK
clk => quot_man[0].CLK
clk => quot_man[1].CLK
clk => quot_man[2].CLK
clk => quot_man[3].CLK
clk => quot_man[4].CLK
clk => quot_man[5].CLK
clk => quot_man[6].CLK
clk => quot_man[7].CLK
clk => quot_man[8].CLK
clk => quot_man[9].CLK
clk => quot_man[10].CLK
clk => quot_man[11].CLK
clk => quot_man[12].CLK
clk => quot_man[13].CLK
clk => quot_man[14].CLK
clk => quot_man[15].CLK
clk => quot_man[16].CLK
clk => quot_man[17].CLK
clk => quot_man[18].CLK
clk => quot_man[19].CLK
clk => quot_man[20].CLK
clk => quot_man[21].CLK
clk => quot_man[22].CLK
clk => quot_man[23].CLK
clk => quot_man[24].CLK
clk => quot_exp[0].CLK
clk => quot_exp[1].CLK
clk => quot_exp[2].CLK
clk => quot_exp[3].CLK
clk => quot_exp[4].CLK
clk => quot_exp[5].CLK
clk => quot_exp[6].CLK
clk => quot_exp[7].CLK
clk => quot_sign.CLK
clk => denom_man_x3[0].CLK
clk => denom_man_x3[1].CLK
clk => denom_man_x3[2].CLK
clk => denom_man_x3[3].CLK
clk => denom_man_x3[4].CLK
clk => denom_man_x3[5].CLK
clk => denom_man_x3[6].CLK
clk => denom_man_x3[7].CLK
clk => denom_man_x3[8].CLK
clk => denom_man_x3[9].CLK
clk => denom_man_x3[10].CLK
clk => denom_man_x3[11].CLK
clk => denom_man_x3[12].CLK
clk => denom_man_x3[13].CLK
clk => denom_man_x3[14].CLK
clk => denom_man_x3[15].CLK
clk => denom_man_x3[16].CLK
clk => denom_man_x3[17].CLK
clk => denom_man_x3[18].CLK
clk => denom_man_x3[19].CLK
clk => denom_man_x3[20].CLK
clk => denom_man_x3[21].CLK
clk => denom_man_x3[22].CLK
clk => denom_man_x3[23].CLK
clk => denom_man_x3[24].CLK
clk => denom_man_x3[25].CLK
clk => denom_man[0].CLK
clk => denom_man[1].CLK
clk => denom_man[2].CLK
clk => denom_man[3].CLK
clk => denom_man[4].CLK
clk => denom_man[5].CLK
clk => denom_man[6].CLK
clk => denom_man[7].CLK
clk => denom_man[8].CLK
clk => denom_man[9].CLK
clk => denom_man[10].CLK
clk => denom_man[11].CLK
clk => denom_man[12].CLK
clk => denom_man[13].CLK
clk => denom_man[14].CLK
clk => denom_man[15].CLK
clk => denom_man[16].CLK
clk => denom_man[17].CLK
clk => denom_man[18].CLK
clk => denom_man[19].CLK
clk => denom_man[20].CLK
clk => denom_man[21].CLK
clk => denom_man[22].CLK
clk => denom_man[23].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => quot_unbiased_exp.OUTPUTSELECT
clk_en => pr[25].ENA
clk_en => pr[24].ENA
clk_en => pr[23].ENA
clk_en => pr[22].ENA
clk_en => pr[21].ENA
clk_en => pr[20].ENA
clk_en => pr[19].ENA
clk_en => pr[18].ENA
clk_en => pr[17].ENA
clk_en => pr[16].ENA
clk_en => pr[15].ENA
clk_en => pr[14].ENA
clk_en => pr[13].ENA
clk_en => pr[12].ENA
clk_en => pr[11].ENA
clk_en => pr[10].ENA
clk_en => pr[9].ENA
clk_en => pr[8].ENA
clk_en => pr[7].ENA
clk_en => pr[6].ENA
clk_en => pr[5].ENA
clk_en => pr[4].ENA
clk_en => pr[3].ENA
clk_en => pr[2].ENA
clk_en => pr[1].ENA
clk_en => pr[0].ENA
clk_en => denom_man[23].ENA
clk_en => denom_man[22].ENA
clk_en => denom_man[21].ENA
clk_en => denom_man[20].ENA
clk_en => denom_man[19].ENA
clk_en => denom_man[18].ENA
clk_en => denom_man[17].ENA
clk_en => denom_man[16].ENA
clk_en => denom_man[15].ENA
clk_en => denom_man[14].ENA
clk_en => denom_man[13].ENA
clk_en => denom_man[12].ENA
clk_en => denom_man[11].ENA
clk_en => denom_man[10].ENA
clk_en => denom_man[9].ENA
clk_en => denom_man[8].ENA
clk_en => denom_man[7].ENA
clk_en => denom_man[6].ENA
clk_en => denom_man[5].ENA
clk_en => denom_man[4].ENA
clk_en => denom_man[3].ENA
clk_en => denom_man[2].ENA
clk_en => denom_man[1].ENA
clk_en => denom_man[0].ENA
clk_en => denom_man_x3[25].ENA
clk_en => denom_man_x3[24].ENA
clk_en => denom_man_x3[23].ENA
clk_en => denom_man_x3[22].ENA
clk_en => denom_man_x3[21].ENA
clk_en => denom_man_x3[20].ENA
clk_en => denom_man_x3[19].ENA
clk_en => denom_man_x3[18].ENA
clk_en => denom_man_x3[17].ENA
clk_en => denom_man_x3[16].ENA
clk_en => denom_man_x3[15].ENA
clk_en => denom_man_x3[14].ENA
clk_en => denom_man_x3[13].ENA
clk_en => denom_man_x3[12].ENA
clk_en => denom_man_x3[11].ENA
clk_en => denom_man_x3[10].ENA
clk_en => denom_man_x3[9].ENA
clk_en => denom_man_x3[8].ENA
clk_en => denom_man_x3[7].ENA
clk_en => denom_man_x3[6].ENA
clk_en => denom_man_x3[5].ENA
clk_en => denom_man_x3[4].ENA
clk_en => denom_man_x3[3].ENA
clk_en => denom_man_x3[2].ENA
clk_en => denom_man_x3[1].ENA
clk_en => denom_man_x3[0].ENA
clk_en => quot_sign.ENA
clk_en => quot_exp[7].ENA
clk_en => quot_exp[6].ENA
clk_en => quot_exp[5].ENA
clk_en => quot_exp[4].ENA
clk_en => quot_exp[3].ENA
clk_en => quot_exp[2].ENA
clk_en => quot_exp[1].ENA
clk_en => quot_exp[0].ENA
clk_en => quot_man[24].ENA
clk_en => quot_man[23].ENA
clk_en => quot_man[22].ENA
clk_en => quot_man[21].ENA
clk_en => quot_man[20].ENA
clk_en => quot_man[19].ENA
clk_en => quot_man[18].ENA
clk_en => quot_man[17].ENA
clk_en => quot_man[16].ENA
clk_en => quot_man[15].ENA
clk_en => quot_man[14].ENA
clk_en => quot_man[13].ENA
clk_en => quot_man[12].ENA
clk_en => quot_man[11].ENA
clk_en => quot_man[10].ENA
clk_en => quot_man[9].ENA
clk_en => quot_man[8].ENA
clk_en => quot_man[7].ENA
clk_en => quot_man[6].ENA
clk_en => quot_man[5].ENA
clk_en => quot_man[4].ENA
clk_en => quot_man[3].ENA
clk_en => quot_man[2].ENA
clk_en => quot_man[1].ENA
clk_en => quot_man[0].ENA
clk_en => normalize.ENA
clk_en => div_step_en.ENA
clk_en => div_cnt[3].ENA
clk_en => div_cnt[2].ENA
clk_en => div_cnt[1].ENA
clk_en => div_cnt[0].ENA
reset => div_cnt[0].ACLR
reset => div_cnt[1].ACLR
reset => div_cnt[2].ACLR
reset => div_cnt[3].ACLR
reset => div_step_en.ACLR
reset => normalize.ACLR
reset => quot_man[0].ACLR
reset => quot_man[1].ACLR
reset => quot_man[2].ACLR
reset => quot_man[3].ACLR
reset => quot_man[4].ACLR
reset => quot_man[5].ACLR
reset => quot_man[6].ACLR
reset => quot_man[7].ACLR
reset => quot_man[8].ACLR
reset => quot_man[9].ACLR
reset => quot_man[10].ACLR
reset => quot_man[11].ACLR
reset => quot_man[12].ACLR
reset => quot_man[13].ACLR
reset => quot_man[14].ACLR
reset => quot_man[15].ACLR
reset => quot_man[16].ACLR
reset => quot_man[17].ACLR
reset => quot_man[18].ACLR
reset => quot_man[19].ACLR
reset => quot_man[20].ACLR
reset => quot_man[21].ACLR
reset => quot_man[22].ACLR
reset => quot_man[23].ACLR
reset => quot_man[24].ACLR
reset => quot_exp[0].ACLR
reset => quot_exp[1].ACLR
reset => quot_exp[2].ACLR
reset => quot_exp[3].ACLR
reset => quot_exp[4].ACLR
reset => quot_exp[5].ACLR
reset => quot_exp[6].ACLR
reset => quot_exp[7].ACLR
reset => quot_sign.ACLR
reset => denom_man_x3[0].ACLR
reset => denom_man_x3[1].ACLR
reset => denom_man_x3[2].ACLR
reset => denom_man_x3[3].ACLR
reset => denom_man_x3[4].ACLR
reset => denom_man_x3[5].ACLR
reset => denom_man_x3[6].ACLR
reset => denom_man_x3[7].ACLR
reset => denom_man_x3[8].ACLR
reset => denom_man_x3[9].ACLR
reset => denom_man_x3[10].ACLR
reset => denom_man_x3[11].ACLR
reset => denom_man_x3[12].ACLR
reset => denom_man_x3[13].ACLR
reset => denom_man_x3[14].ACLR
reset => denom_man_x3[15].ACLR
reset => denom_man_x3[16].ACLR
reset => denom_man_x3[17].ACLR
reset => denom_man_x3[18].ACLR
reset => denom_man_x3[19].ACLR
reset => denom_man_x3[20].ACLR
reset => denom_man_x3[21].ACLR
reset => denom_man_x3[22].ACLR
reset => denom_man_x3[23].ACLR
reset => denom_man_x3[24].ACLR
reset => denom_man_x3[25].ACLR
reset => denom_man[0].ACLR
reset => denom_man[1].ACLR
reset => denom_man[2].ACLR
reset => denom_man[3].ACLR
reset => denom_man[4].ACLR
reset => denom_man[5].ACLR
reset => denom_man[6].ACLR
reset => denom_man[7].ACLR
reset => denom_man[8].ACLR
reset => denom_man[9].ACLR
reset => denom_man[10].ACLR
reset => denom_man[11].ACLR
reset => denom_man[12].ACLR
reset => denom_man[13].ACLR
reset => denom_man[14].ACLR
reset => denom_man[15].ACLR
reset => denom_man[16].ACLR
reset => denom_man[17].ACLR
reset => denom_man[18].ACLR
reset => denom_man[19].ACLR
reset => denom_man[20].ACLR
reset => denom_man[21].ACLR
reset => denom_man[22].ACLR
reset => denom_man[23].ACLR
reset => pr[0].ACLR
reset => pr[1].ACLR
reset => pr[2].ACLR
reset => pr[3].ACLR
reset => pr[4].ACLR
reset => pr[5].ACLR
reset => pr[6].ACLR
reset => pr[7].ACLR
reset => pr[8].ACLR
reset => pr[9].ACLR
reset => pr[10].ACLR
reset => pr[11].ACLR
reset => pr[12].ACLR
reset => pr[13].ACLR
reset => pr[14].ACLR
reset => pr[15].ACLR
reset => pr[16].ACLR
reset => pr[17].ACLR
reset => pr[18].ACLR
reset => pr[19].ACLR
reset => pr[20].ACLR
reset => pr[21].ACLR
reset => pr[22].ACLR
reset => pr[23].ACLR
reset => pr[24].ACLR
reset => pr[25].ACLR
reset => quot_unbiased_exp[0].ENA
reset => quot_unbiased_exp[8].ENA
reset => quot_unbiased_exp[7].ENA
reset => quot_unbiased_exp[6].ENA
reset => quot_unbiased_exp[5].ENA
reset => quot_unbiased_exp[4].ENA
reset => quot_unbiased_exp[3].ENA
reset => quot_unbiased_exp[2].ENA
reset => quot_unbiased_exp[1].ENA
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => pr.OUTPUTSELECT
start => quot_sign.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_unbiased_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_exp.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => quot_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => denom_man_x3.OUTPUTSELECT
start => normalize.OUTPUTSELECT
start => div_step_en.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
start => div_cnt.OUTPUTSELECT
dataa[0] => Equal2.IN45
dataa[0] => LessThan0.IN23
dataa[0] => pr.DATAB
dataa[1] => Equal2.IN44
dataa[1] => LessThan0.IN22
dataa[1] => pr.DATAB
dataa[2] => Equal2.IN43
dataa[2] => LessThan0.IN21
dataa[2] => pr.DATAB
dataa[3] => Equal2.IN42
dataa[3] => LessThan0.IN20
dataa[3] => pr.DATAB
dataa[4] => Equal2.IN41
dataa[4] => LessThan0.IN19
dataa[4] => pr.DATAB
dataa[5] => Equal2.IN40
dataa[5] => LessThan0.IN18
dataa[5] => pr.DATAB
dataa[6] => Equal2.IN39
dataa[6] => LessThan0.IN17
dataa[6] => pr.DATAB
dataa[7] => Equal2.IN38
dataa[7] => LessThan0.IN16
dataa[7] => pr.DATAB
dataa[8] => Equal2.IN37
dataa[8] => LessThan0.IN15
dataa[8] => pr.DATAB
dataa[9] => Equal2.IN36
dataa[9] => LessThan0.IN14
dataa[9] => pr.DATAB
dataa[10] => Equal2.IN35
dataa[10] => LessThan0.IN13
dataa[10] => pr.DATAB
dataa[11] => Equal2.IN34
dataa[11] => LessThan0.IN12
dataa[11] => pr.DATAB
dataa[12] => Equal2.IN33
dataa[12] => LessThan0.IN11
dataa[12] => pr.DATAB
dataa[13] => Equal2.IN32
dataa[13] => LessThan0.IN10
dataa[13] => pr.DATAB
dataa[14] => Equal2.IN31
dataa[14] => LessThan0.IN9
dataa[14] => pr.DATAB
dataa[15] => Equal2.IN30
dataa[15] => LessThan0.IN8
dataa[15] => pr.DATAB
dataa[16] => Equal2.IN29
dataa[16] => LessThan0.IN7
dataa[16] => pr.DATAB
dataa[17] => Equal2.IN28
dataa[17] => LessThan0.IN6
dataa[17] => pr.DATAB
dataa[18] => Equal2.IN27
dataa[18] => LessThan0.IN5
dataa[18] => pr.DATAB
dataa[19] => Equal2.IN26
dataa[19] => LessThan0.IN4
dataa[19] => pr.DATAB
dataa[20] => Equal2.IN25
dataa[20] => LessThan0.IN3
dataa[20] => pr.DATAB
dataa[21] => Equal2.IN24
dataa[21] => LessThan0.IN2
dataa[21] => pr.DATAB
dataa[22] => Equal2.IN23
dataa[22] => LessThan0.IN1
dataa[22] => pr.DATAB
dataa[23] => Equal0.IN15
dataa[23] => Equal1.IN15
dataa[23] => Add1.IN16
dataa[24] => Equal0.IN14
dataa[24] => Equal1.IN14
dataa[24] => Add1.IN15
dataa[25] => Equal0.IN13
dataa[25] => Equal1.IN13
dataa[25] => Add1.IN14
dataa[26] => Equal0.IN12
dataa[26] => Equal1.IN12
dataa[26] => Add1.IN13
dataa[27] => Equal0.IN11
dataa[27] => Equal1.IN11
dataa[27] => Add1.IN12
dataa[28] => Equal0.IN10
dataa[28] => Equal1.IN10
dataa[28] => Add1.IN11
dataa[29] => Equal0.IN9
dataa[29] => Equal1.IN9
dataa[29] => Add1.IN10
dataa[30] => Equal0.IN8
dataa[30] => Equal1.IN8
dataa[30] => Add1.IN9
dataa[31] => quot_sign.IN0
datab[0] => Equal5.IN45
datab[0] => Add0.IN46
datab[0] => LessThan0.IN46
datab[0] => denom_man.DATAB
datab[0] => denom_man_x3.DATAB
datab[1] => Equal5.IN44
datab[1] => Add0.IN44
datab[1] => Add0.IN45
datab[1] => LessThan0.IN45
datab[1] => denom_man.DATAB
datab[2] => Equal5.IN43
datab[2] => Add0.IN42
datab[2] => Add0.IN43
datab[2] => LessThan0.IN44
datab[2] => denom_man.DATAB
datab[3] => Equal5.IN42
datab[3] => Add0.IN40
datab[3] => Add0.IN41
datab[3] => LessThan0.IN43
datab[3] => denom_man.DATAB
datab[4] => Equal5.IN41
datab[4] => Add0.IN38
datab[4] => Add0.IN39
datab[4] => LessThan0.IN42
datab[4] => denom_man.DATAB
datab[5] => Equal5.IN40
datab[5] => Add0.IN36
datab[5] => Add0.IN37
datab[5] => LessThan0.IN41
datab[5] => denom_man.DATAB
datab[6] => Equal5.IN39
datab[6] => Add0.IN34
datab[6] => Add0.IN35
datab[6] => LessThan0.IN40
datab[6] => denom_man.DATAB
datab[7] => Equal5.IN38
datab[7] => Add0.IN32
datab[7] => Add0.IN33
datab[7] => LessThan0.IN39
datab[7] => denom_man.DATAB
datab[8] => Equal5.IN37
datab[8] => Add0.IN30
datab[8] => Add0.IN31
datab[8] => LessThan0.IN38
datab[8] => denom_man.DATAB
datab[9] => Equal5.IN36
datab[9] => Add0.IN28
datab[9] => Add0.IN29
datab[9] => LessThan0.IN37
datab[9] => denom_man.DATAB
datab[10] => Equal5.IN35
datab[10] => Add0.IN26
datab[10] => Add0.IN27
datab[10] => LessThan0.IN36
datab[10] => denom_man.DATAB
datab[11] => Equal5.IN34
datab[11] => Add0.IN24
datab[11] => Add0.IN25
datab[11] => LessThan0.IN35
datab[11] => denom_man.DATAB
datab[12] => Equal5.IN33
datab[12] => Add0.IN22
datab[12] => Add0.IN23
datab[12] => LessThan0.IN34
datab[12] => denom_man.DATAB
datab[13] => Equal5.IN32
datab[13] => Add0.IN20
datab[13] => Add0.IN21
datab[13] => LessThan0.IN33
datab[13] => denom_man.DATAB
datab[14] => Equal5.IN31
datab[14] => Add0.IN18
datab[14] => Add0.IN19
datab[14] => LessThan0.IN32
datab[14] => denom_man.DATAB
datab[15] => Equal5.IN30
datab[15] => Add0.IN16
datab[15] => Add0.IN17
datab[15] => LessThan0.IN31
datab[15] => denom_man.DATAB
datab[16] => Equal5.IN29
datab[16] => Add0.IN14
datab[16] => Add0.IN15
datab[16] => LessThan0.IN30
datab[16] => denom_man.DATAB
datab[17] => Equal5.IN28
datab[17] => Add0.IN12
datab[17] => Add0.IN13
datab[17] => LessThan0.IN29
datab[17] => denom_man.DATAB
datab[18] => Equal5.IN27
datab[18] => Add0.IN10
datab[18] => Add0.IN11
datab[18] => LessThan0.IN28
datab[18] => denom_man.DATAB
datab[19] => Equal5.IN26
datab[19] => Add0.IN8
datab[19] => Add0.IN9
datab[19] => LessThan0.IN27
datab[19] => denom_man.DATAB
datab[20] => Equal5.IN25
datab[20] => Add0.IN6
datab[20] => Add0.IN7
datab[20] => LessThan0.IN26
datab[20] => denom_man.DATAB
datab[21] => Equal5.IN24
datab[21] => Add0.IN4
datab[21] => Add0.IN5
datab[21] => LessThan0.IN25
datab[21] => denom_man.DATAB
datab[22] => Equal5.IN23
datab[22] => Add0.IN2
datab[22] => Add0.IN3
datab[22] => LessThan0.IN24
datab[22] => denom_man.DATAB
datab[23] => Equal3.IN15
datab[23] => Equal4.IN15
datab[23] => Add1.IN8
datab[24] => Equal3.IN14
datab[24] => Equal4.IN14
datab[24] => Add1.IN7
datab[25] => Equal3.IN13
datab[25] => Equal4.IN13
datab[25] => Add1.IN6
datab[26] => Equal3.IN12
datab[26] => Equal4.IN12
datab[26] => Add1.IN5
datab[27] => Equal3.IN11
datab[27] => Equal4.IN11
datab[27] => Add1.IN4
datab[28] => Equal3.IN10
datab[28] => Equal4.IN10
datab[28] => Add1.IN3
datab[29] => Equal3.IN9
datab[29] => Equal4.IN9
datab[29] => Add1.IN2
datab[30] => Equal3.IN8
datab[30] => Equal4.IN8
datab[30] => Add1.IN1
datab[31] => quot_sign.IN1
result[0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= quot_sign.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
x[0] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[0]
x[0] => Equal0.IN22
x[1] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[1]
x[1] => Equal0.IN21
x[2] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[2]
x[2] => Equal0.IN20
x[3] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[3]
x[3] => Equal0.IN19
x[4] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[4]
x[4] => Equal0.IN18
x[5] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAB[5]
x[5] => Equal0.IN17
x[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[0]
x[6] => Equal0.IN16
x[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[1]
x[7] => Equal0.IN15
x[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[2]
x[8] => Equal0.IN14
x[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[3]
x[9] => Equal0.IN13
x[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[4]
x[10] => Equal0.IN12
x[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[5]
x[11] => Equal0.IN11
x[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[6]
x[12] => Equal0.IN10
x[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[7]
x[13] => Equal0.IN9
x[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[8]
x[14] => Equal0.IN8
x[15] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[0]
x[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[9]
x[15] => Equal0.IN7
x[16] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[1]
x[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[10]
x[16] => Equal0.IN6
x[17] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[2]
x[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[11]
x[17] => Equal0.IN5
x[18] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[3]
x[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[12]
x[18] => Equal0.IN4
x[19] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[4]
x[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[13]
x[19] => Equal0.IN3
x[20] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[5]
x[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[14]
x[20] => Equal0.IN2
x[21] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[6]
x[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[15]
x[21] => Equal0.IN1
x[22] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAB[7]
x[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAA[16]
x[22] => Equal0.IN0
x[23] => Add2.IN10
x[23] => Equal1.IN7
x[23] => Equal5.IN7
x[24] => Add2.IN9
x[24] => Equal1.IN6
x[24] => Equal5.IN6
x[25] => Add2.IN8
x[25] => Equal1.IN5
x[25] => Equal5.IN5
x[26] => Add2.IN7
x[26] => Equal1.IN4
x[26] => Equal5.IN4
x[27] => Add2.IN6
x[27] => Equal1.IN3
x[27] => Equal5.IN3
x[28] => Add2.IN5
x[28] => Equal1.IN2
x[28] => Equal5.IN2
x[29] => Add2.IN4
x[29] => Equal1.IN1
x[29] => Equal5.IN1
x[30] => Add2.IN3
x[30] => Equal1.IN0
x[30] => Equal5.IN0
x[31] => signR_uid61_fpMulTest_q[0].IN0
y[0] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[0]
y[0] => Equal3.IN22
y[1] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[1]
y[1] => Equal3.IN21
y[2] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[2]
y[2] => Equal3.IN20
y[3] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[3]
y[3] => Equal3.IN19
y[4] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[4]
y[4] => Equal3.IN18
y[5] => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.DATAA[5]
y[5] => Equal3.IN17
y[6] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[0]
y[6] => Equal3.IN16
y[7] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[1]
y[7] => Equal3.IN15
y[8] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[2]
y[8] => Equal3.IN14
y[9] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[3]
y[9] => Equal3.IN13
y[10] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[4]
y[10] => Equal3.IN12
y[11] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[5]
y[11] => Equal3.IN11
y[12] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[6]
y[12] => Equal3.IN10
y[13] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[7]
y[13] => Equal3.IN9
y[14] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[8]
y[14] => Equal3.IN8
y[15] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[0]
y[15] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[9]
y[15] => Equal3.IN7
y[16] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[1]
y[16] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[10]
y[16] => Equal3.IN6
y[17] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[2]
y[17] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[11]
y[17] => Equal3.IN5
y[18] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[3]
y[18] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[12]
y[18] => Equal3.IN4
y[19] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[4]
y[19] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[13]
y[19] => Equal3.IN3
y[20] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[5]
y[20] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[14]
y[20] => Equal3.IN2
y[21] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[6]
y[21] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[15]
y[21] => Equal3.IN1
y[22] => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.DATAA[7]
y[22] => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.DATAB[16]
y[22] => Equal3.IN0
y[23] => Add2.IN18
y[23] => Equal2.IN7
y[23] => Equal4.IN7
y[24] => Add2.IN17
y[24] => Equal2.IN6
y[24] => Equal4.IN6
y[25] => Add2.IN16
y[25] => Equal2.IN5
y[25] => Equal4.IN5
y[26] => Add2.IN15
y[26] => Equal2.IN4
y[26] => Equal4.IN4
y[27] => Add2.IN14
y[27] => Equal2.IN3
y[27] => Equal4.IN3
y[28] => Add2.IN13
y[28] => Equal2.IN2
y[28] => Equal4.IN2
y[29] => Add2.IN12
y[29] => Equal2.IN1
y[29] => Equal4.IN1
y[30] => Add2.IN11
y[30] => Equal2.IN0
y[30] => Equal4.IN0
y[31] => signR_uid61_fpMulTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.clk
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].CLK
clk => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].CLK
clk => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.CLOCK
clk => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.CLOCK
clk => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.clk
clk => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c.aclr
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[0].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[1].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[2].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[3].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[4].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[5].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[6].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[7].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[8].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[9].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[10].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[11].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[12].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[13].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[14].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[15].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[16].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[17].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[18].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[19].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[20].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[21].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[22].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[23].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[24].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[25].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[26].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[27].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[28].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[29].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[30].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[31].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[32].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[33].ACLR
areset => reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34].ACLR
areset => LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component.ACLR
areset => LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component.ACLR
areset => fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a.aclr
areset => fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
dataa[0] => mult_vst:auto_generated.dataa[0]
dataa[1] => mult_vst:auto_generated.dataa[1]
dataa[2] => mult_vst:auto_generated.dataa[2]
dataa[3] => mult_vst:auto_generated.dataa[3]
dataa[4] => mult_vst:auto_generated.dataa[4]
dataa[5] => mult_vst:auto_generated.dataa[5]
dataa[6] => mult_vst:auto_generated.dataa[6]
dataa[7] => mult_vst:auto_generated.dataa[7]
dataa[8] => mult_vst:auto_generated.dataa[8]
datab[0] => mult_vst:auto_generated.datab[0]
datab[1] => mult_vst:auto_generated.datab[1]
datab[2] => mult_vst:auto_generated.datab[2]
datab[3] => mult_vst:auto_generated.datab[3]
datab[4] => mult_vst:auto_generated.datab[4]
datab[5] => mult_vst:auto_generated.datab[5]
sum[0] => ~NO_FANOUT~
aclr => mult_vst:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_vst:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_vst:auto_generated.result[0]
result[1] <= mult_vst:auto_generated.result[1]
result[2] <= mult_vst:auto_generated.result[2]
result[3] <= mult_vst:auto_generated.result[3]
result[4] <= mult_vst:auto_generated.result[4]
result[5] <= mult_vst:auto_generated.result[5]
result[6] <= mult_vst:auto_generated.result[6]
result[7] <= mult_vst:auto_generated.result[7]
result[8] <= mult_vst:auto_generated.result[8]
result[9] <= mult_vst:auto_generated.result[9]
result[10] <= mult_vst:auto_generated.result[10]
result[11] <= mult_vst:auto_generated.result[11]
result[12] <= mult_vst:auto_generated.result[12]
result[13] <= mult_vst:auto_generated.result[13]
result[14] <= mult_vst:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
dataa[0] => mult_0tt:auto_generated.dataa[0]
dataa[1] => mult_0tt:auto_generated.dataa[1]
dataa[2] => mult_0tt:auto_generated.dataa[2]
dataa[3] => mult_0tt:auto_generated.dataa[3]
dataa[4] => mult_0tt:auto_generated.dataa[4]
dataa[5] => mult_0tt:auto_generated.dataa[5]
datab[0] => mult_0tt:auto_generated.datab[0]
datab[1] => mult_0tt:auto_generated.datab[1]
datab[2] => mult_0tt:auto_generated.datab[2]
datab[3] => mult_0tt:auto_generated.datab[3]
datab[4] => mult_0tt:auto_generated.datab[4]
datab[5] => mult_0tt:auto_generated.datab[5]
datab[6] => mult_0tt:auto_generated.datab[6]
datab[7] => mult_0tt:auto_generated.datab[7]
datab[8] => mult_0tt:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => mult_0tt:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_0tt:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_0tt:auto_generated.result[0]
result[1] <= mult_0tt:auto_generated.result[1]
result[2] <= mult_0tt:auto_generated.result[2]
result[3] <= mult_0tt:auto_generated.result[3]
result[4] <= mult_0tt:auto_generated.result[4]
result[5] <= mult_0tt:auto_generated.result[5]
result[6] <= mult_0tt:auto_generated.result[6]
result[7] <= mult_0tt:auto_generated.result[7]
result[8] <= mult_0tt:auto_generated.result[8]
result[9] <= mult_0tt:auto_generated.result[9]
result[10] <= mult_0tt:auto_generated.result[10]
result[11] <= mult_0tt:auto_generated.result[11]
result[12] <= mult_0tt:auto_generated.result[12]
result[13] <= mult_0tt:auto_generated.result[13]
result[14] <= mult_0tt:auto_generated.result[14]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
dataa[0] => mult_50u:auto_generated.dataa[0]
dataa[1] => mult_50u:auto_generated.dataa[1]
dataa[2] => mult_50u:auto_generated.dataa[2]
dataa[3] => mult_50u:auto_generated.dataa[3]
dataa[4] => mult_50u:auto_generated.dataa[4]
dataa[5] => mult_50u:auto_generated.dataa[5]
dataa[6] => mult_50u:auto_generated.dataa[6]
dataa[7] => mult_50u:auto_generated.dataa[7]
dataa[8] => mult_50u:auto_generated.dataa[8]
dataa[9] => mult_50u:auto_generated.dataa[9]
dataa[10] => mult_50u:auto_generated.dataa[10]
dataa[11] => mult_50u:auto_generated.dataa[11]
dataa[12] => mult_50u:auto_generated.dataa[12]
dataa[13] => mult_50u:auto_generated.dataa[13]
dataa[14] => mult_50u:auto_generated.dataa[14]
dataa[15] => mult_50u:auto_generated.dataa[15]
dataa[16] => mult_50u:auto_generated.dataa[16]
dataa[17] => mult_50u:auto_generated.dataa[17]
datab[0] => mult_50u:auto_generated.datab[0]
datab[1] => mult_50u:auto_generated.datab[1]
datab[2] => mult_50u:auto_generated.datab[2]
datab[3] => mult_50u:auto_generated.datab[3]
datab[4] => mult_50u:auto_generated.datab[4]
datab[5] => mult_50u:auto_generated.datab[5]
datab[6] => mult_50u:auto_generated.datab[6]
datab[7] => mult_50u:auto_generated.datab[7]
datab[8] => mult_50u:auto_generated.datab[8]
datab[9] => mult_50u:auto_generated.datab[9]
datab[10] => mult_50u:auto_generated.datab[10]
datab[11] => mult_50u:auto_generated.datab[11]
datab[12] => mult_50u:auto_generated.datab[12]
datab[13] => mult_50u:auto_generated.datab[13]
datab[14] => mult_50u:auto_generated.datab[14]
datab[15] => mult_50u:auto_generated.datab[15]
datab[16] => mult_50u:auto_generated.datab[16]
datab[17] => mult_50u:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
aclr => mult_50u:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_50u:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_50u:auto_generated.result[0]
result[1] <= mult_50u:auto_generated.result[1]
result[2] <= mult_50u:auto_generated.result[2]
result[3] <= mult_50u:auto_generated.result[3]
result[4] <= mult_50u:auto_generated.result[4]
result[5] <= mult_50u:auto_generated.result[5]
result[6] <= mult_50u:auto_generated.result[6]
result[7] <= mult_50u:auto_generated.result[7]
result[8] <= mult_50u:auto_generated.result[8]
result[9] <= mult_50u:auto_generated.result[9]
result[10] <= mult_50u:auto_generated.result[10]
result[11] <= mult_50u:auto_generated.result[11]
result[12] <= mult_50u:auto_generated.result[12]
result[13] <= mult_50u:auto_generated.result[13]
result[14] <= mult_50u:auto_generated.result[14]
result[15] <= mult_50u:auto_generated.result[15]
result[16] <= mult_50u:auto_generated.result[16]
result[17] <= mult_50u:auto_generated.result[17]
result[18] <= mult_50u:auto_generated.result[18]
result[19] <= mult_50u:auto_generated.result[19]
result[20] <= mult_50u:auto_generated.result[20]
result[21] <= mult_50u:auto_generated.result[21]
result[22] <= mult_50u:auto_generated.result[22]
result[23] <= mult_50u:auto_generated.result[23]
result[24] <= mult_50u:auto_generated.result[24]
result[25] <= mult_50u:auto_generated.result[25]
result[26] <= mult_50u:auto_generated.result[26]
result[27] <= mult_50u:auto_generated.result[27]
result[28] <= mult_50u:auto_generated.result[28]
result[29] <= mult_50u:auto_generated.result[29]
result[30] <= mult_50u:auto_generated.result[30]
result[31] <= mult_50u:auto_generated.result[31]
result[32] <= mult_50u:auto_generated.result[32]
result[33] <= mult_50u:auto_generated.result[33]
result[34] <= mult_50u:auto_generated.result[34]
result[35] <= mult_50u:auto_generated.result[35]


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated
aclr => mac_out2.ACLR
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33
result[34] <= mac_out2.DATAOUT34
result[35] <= mac_out2.DATAOUT35


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
x[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAB
x[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAA
x[0] => Add0.IN68
x[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAB
x[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAA
x[1] => Add0.IN67
x[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAB
x[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAA
x[2] => Add0.IN66
x[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAB
x[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAA
x[3] => Add0.IN65
x[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAB
x[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAA
x[4] => Add0.IN64
x[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAB
x[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAA
x[5] => Add0.IN63
x[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAB
x[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAA
x[6] => Add0.IN62
x[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAB
x[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAA
x[7] => Add0.IN61
x[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAB
x[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAA
x[8] => Add0.IN60
x[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAB
x[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAA
x[9] => Add0.IN59
x[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAB
x[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAA
x[10] => Add0.IN58
x[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAB
x[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAA
x[11] => Add0.IN57
x[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAB
x[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAA
x[12] => Add0.IN56
x[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAB
x[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAA
x[13] => Add0.IN55
x[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAB
x[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAA
x[14] => Add0.IN54
x[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAB
x[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAA
x[15] => Add0.IN53
x[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAB
x[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAA
x[16] => Add0.IN52
x[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAB
x[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAA
x[17] => Add0.IN51
x[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAB
x[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAA
x[18] => Add0.IN50
x[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAB
x[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAA
x[19] => Add0.IN49
x[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAB
x[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAA
x[20] => Add0.IN48
x[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAB
x[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAA
x[21] => Add0.IN47
x[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAB
x[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAA
x[22] => Add0.IN46
x[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAB
x[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAA
x[23] => Add0.IN45
x[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAB
x[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAA
x[24] => Add0.IN44
x[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAB
x[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAA
x[25] => Add0.IN43
x[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAB
x[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAA
x[26] => Add0.IN42
x[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAB
x[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAA
x[27] => Add0.IN41
x[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAB
x[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAA
x[28] => Add0.IN40
x[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAB
x[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAA
x[29] => Add0.IN39
x[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAB
x[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAA
x[30] => Add0.IN38
x[31] => sigBBInf_uid131_fpAddSubTest_ieeeAdd_a[0].DATAB
x[31] => sigA_uid56_fpAddSubTest_ieeeAdd_b[0].DATAA
y[0] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[0].DATAA
y[0] => frac_uid27_fpAddSubTest_ieeeAdd_b[0].DATAB
y[0] => Add0.IN37
y[1] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[1].DATAA
y[1] => frac_uid27_fpAddSubTest_ieeeAdd_b[1].DATAB
y[1] => Add0.IN36
y[2] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[2].DATAA
y[2] => frac_uid27_fpAddSubTest_ieeeAdd_b[2].DATAB
y[2] => Add0.IN35
y[3] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[3].DATAA
y[3] => frac_uid27_fpAddSubTest_ieeeAdd_b[3].DATAB
y[3] => Add0.IN34
y[4] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[4].DATAA
y[4] => frac_uid27_fpAddSubTest_ieeeAdd_b[4].DATAB
y[4] => Add0.IN33
y[5] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[5].DATAA
y[5] => frac_uid27_fpAddSubTest_ieeeAdd_b[5].DATAB
y[5] => Add0.IN32
y[6] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[6].DATAA
y[6] => frac_uid27_fpAddSubTest_ieeeAdd_b[6].DATAB
y[6] => Add0.IN31
y[7] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[7].DATAA
y[7] => frac_uid27_fpAddSubTest_ieeeAdd_b[7].DATAB
y[7] => Add0.IN30
y[8] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[8].DATAA
y[8] => frac_uid27_fpAddSubTest_ieeeAdd_b[8].DATAB
y[8] => Add0.IN29
y[9] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[9].DATAA
y[9] => frac_uid27_fpAddSubTest_ieeeAdd_b[9].DATAB
y[9] => Add0.IN28
y[10] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[10].DATAA
y[10] => frac_uid27_fpAddSubTest_ieeeAdd_b[10].DATAB
y[10] => Add0.IN27
y[11] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[11].DATAA
y[11] => frac_uid27_fpAddSubTest_ieeeAdd_b[11].DATAB
y[11] => Add0.IN26
y[12] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[12].DATAA
y[12] => frac_uid27_fpAddSubTest_ieeeAdd_b[12].DATAB
y[12] => Add0.IN25
y[13] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[13].DATAA
y[13] => frac_uid27_fpAddSubTest_ieeeAdd_b[13].DATAB
y[13] => Add0.IN24
y[14] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[14].DATAA
y[14] => frac_uid27_fpAddSubTest_ieeeAdd_b[14].DATAB
y[14] => Add0.IN23
y[15] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[15].DATAA
y[15] => frac_uid27_fpAddSubTest_ieeeAdd_b[15].DATAB
y[15] => Add0.IN22
y[16] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[16].DATAA
y[16] => frac_uid27_fpAddSubTest_ieeeAdd_b[16].DATAB
y[16] => Add0.IN21
y[17] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[17].DATAA
y[17] => frac_uid27_fpAddSubTest_ieeeAdd_b[17].DATAB
y[17] => Add0.IN20
y[18] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[18].DATAA
y[18] => frac_uid27_fpAddSubTest_ieeeAdd_b[18].DATAB
y[18] => Add0.IN19
y[19] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[19].DATAA
y[19] => frac_uid27_fpAddSubTest_ieeeAdd_b[19].DATAB
y[19] => Add0.IN18
y[20] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[20].DATAA
y[20] => frac_uid27_fpAddSubTest_ieeeAdd_b[20].DATAB
y[20] => Add0.IN17
y[21] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[21].DATAA
y[21] => frac_uid27_fpAddSubTest_ieeeAdd_b[21].DATAB
y[21] => Add0.IN16
y[22] => fracXIsZero_uid44_fpAddSubTest_ieeeAdd_a[22].DATAA
y[22] => frac_uid27_fpAddSubTest_ieeeAdd_b[22].DATAB
y[22] => Add0.IN15
y[23] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[0].DATAA
y[23] => exp_uid23_fpAddSubTest_ieeeAdd_b[0].DATAB
y[23] => Add0.IN14
y[24] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[1].DATAA
y[24] => exp_uid23_fpAddSubTest_ieeeAdd_b[1].DATAB
y[24] => Add0.IN13
y[25] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[2].DATAA
y[25] => exp_uid23_fpAddSubTest_ieeeAdd_b[2].DATAB
y[25] => Add0.IN12
y[26] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[3].DATAA
y[26] => exp_uid23_fpAddSubTest_ieeeAdd_b[3].DATAB
y[26] => Add0.IN11
y[27] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[4].DATAA
y[27] => exp_uid23_fpAddSubTest_ieeeAdd_b[4].DATAB
y[27] => Add0.IN10
y[28] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[5].DATAA
y[28] => exp_uid23_fpAddSubTest_ieeeAdd_b[5].DATAB
y[28] => Add0.IN9
y[29] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[6].DATAA
y[29] => exp_uid23_fpAddSubTest_ieeeAdd_b[6].DATAB
y[29] => Add0.IN8
y[30] => expXIsMax_uid42_fpAddSubTest_ieeeAdd_a[7].DATAA
y[30] => exp_uid23_fpAddSubTest_ieeeAdd_b[7].DATAB
y[30] => Add0.IN7
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAA
y[31] => muxSignB_uid9_fpAddSubTest_q[0].DATAB
opSel[0] => muxSignB_uid9_fpAddSubTest_q[0].OUTPUTSELECT
r[0] <= Mux162.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux161.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux160.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux159.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux158.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux157.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux156.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux155.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux154.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux153.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux152.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux151.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux150.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux149.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux148.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux147.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux146.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux145.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux144.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux143.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux142.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux141.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux140.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux139.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux138.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux137.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux136.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux135.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux134.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux133.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux132.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.clk
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].CLK
clk => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].CLK
clk => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].CLK
clk => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].CLK
clk => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].CLK
clk => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.clk
clk => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.clk
clk => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.clk
clk => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.clk
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b.aclr
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => rOvf_uid114_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[1].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[2].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[3].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[4].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[5].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[6].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[7].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[8].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[9].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[10].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[11].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[12].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[13].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[14].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[15].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[16].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[17].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[18].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[19].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[20].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[21].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[22].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[23].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[24].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[25].ACLR
areset => reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[26].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[0].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6].ACLR
areset => reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[2].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[3].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[4].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[5].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[6].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[7].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[8].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[9].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[10].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[11].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[12].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[13].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[14].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[15].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[16].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[17].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[18].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[19].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[20].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[21].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[22].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[23].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[24].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[25].ACLR
areset => oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[26].ACLR
areset => fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b.aclr
areset => fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a.aclr
areset => fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
x[0] => xXorSign_uid7_fxpToFPTest_q[0].IN0
x[1] => xXorSign_uid7_fxpToFPTest_q[1].IN0
x[2] => xXorSign_uid7_fxpToFPTest_q[2].IN0
x[3] => xXorSign_uid7_fxpToFPTest_q[3].IN0
x[4] => xXorSign_uid7_fxpToFPTest_q[4].IN0
x[5] => xXorSign_uid7_fxpToFPTest_q[5].IN0
x[6] => xXorSign_uid7_fxpToFPTest_q[6].IN0
x[7] => xXorSign_uid7_fxpToFPTest_q[7].IN0
x[8] => xXorSign_uid7_fxpToFPTest_q[8].IN0
x[9] => xXorSign_uid7_fxpToFPTest_q[9].IN0
x[10] => xXorSign_uid7_fxpToFPTest_q[10].IN0
x[11] => xXorSign_uid7_fxpToFPTest_q[11].IN0
x[12] => xXorSign_uid7_fxpToFPTest_q[12].IN0
x[13] => xXorSign_uid7_fxpToFPTest_q[13].IN0
x[14] => xXorSign_uid7_fxpToFPTest_q[14].IN0
x[15] => xXorSign_uid7_fxpToFPTest_q[15].IN0
x[16] => xXorSign_uid7_fxpToFPTest_q[16].IN0
x[17] => xXorSign_uid7_fxpToFPTest_q[17].IN0
x[18] => xXorSign_uid7_fxpToFPTest_q[18].IN0
x[19] => xXorSign_uid7_fxpToFPTest_q[19].IN0
x[20] => xXorSign_uid7_fxpToFPTest_q[20].IN0
x[21] => xXorSign_uid7_fxpToFPTest_q[21].IN0
x[22] => xXorSign_uid7_fxpToFPTest_q[22].IN0
x[23] => xXorSign_uid7_fxpToFPTest_q[23].IN0
x[24] => xXorSign_uid7_fxpToFPTest_q[24].IN0
x[25] => xXorSign_uid7_fxpToFPTest_q[25].IN0
x[26] => xXorSign_uid7_fxpToFPTest_q[26].IN0
x[27] => xXorSign_uid7_fxpToFPTest_q[27].IN0
x[28] => xXorSign_uid7_fxpToFPTest_q[28].IN0
x[29] => xXorSign_uid7_fxpToFPTest_q[29].IN0
x[30] => xXorSign_uid7_fxpToFPTest_q[30].IN0
x[31] => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xin[0]
x[31] => xXorSign_uid7_fxpToFPTest_q[30].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[29].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[28].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[27].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[26].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[25].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[24].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[23].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[22].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[21].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[20].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[19].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[18].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[17].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[16].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[15].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[14].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[13].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[12].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[11].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[10].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[9].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[8].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[7].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[6].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[5].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[4].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[3].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[2].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[1].IN1
x[31] => xXorSign_uid7_fxpToFPTest_q[0].IN1
x[31] => Add0.IN34
r[0] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= fracRPostExc_uid25_fxpToFPTest_q.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.xout[0]
clk => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.clk
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].CLK
clk => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].CLK
clk => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].CLK
clk => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.clk
clk => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.clk
clk => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.clk
clk => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.clk
clk => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.clk
areset => fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c.aclr
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[0].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[1].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[2].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[3].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[4].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[5].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[6].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[7].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[8].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[9].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[10].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[11].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[12].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[13].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[14].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[15].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[16].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[17].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[18].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[19].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[20].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[21].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[22].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[23].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[24].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[25].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[26].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[27].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[28].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[29].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[30].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[31].ACLR
areset => reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6].ACLR
areset => reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7].ACLR
areset => fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f.aclr
areset => fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e.aclr
areset => fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b.aclr
areset => fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c.aclr
areset => fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
x[0] => Mux25.IN5
x[0] => Mux26.IN5
x[0] => Mux27.IN5
x[0] => Mux28.IN5
x[1] => Mux24.IN5
x[1] => Mux25.IN4
x[1] => Mux26.IN4
x[1] => Mux27.IN4
x[2] => Mux23.IN5
x[2] => Mux24.IN4
x[2] => Mux25.IN3
x[2] => Mux26.IN3
x[3] => Mux22.IN5
x[3] => Mux23.IN4
x[3] => Mux24.IN3
x[3] => Mux25.IN2
x[4] => Mux21.IN5
x[4] => Mux22.IN4
x[4] => Mux23.IN3
x[4] => Mux24.IN2
x[5] => Mux20.IN5
x[5] => Mux21.IN4
x[5] => Mux22.IN3
x[5] => Mux23.IN2
x[6] => Mux19.IN5
x[6] => Mux20.IN4
x[6] => Mux21.IN3
x[6] => Mux22.IN2
x[7] => Mux18.IN5
x[7] => Mux19.IN4
x[7] => Mux20.IN3
x[7] => Mux21.IN2
x[8] => Mux17.IN5
x[8] => Mux18.IN4
x[8] => Mux19.IN3
x[8] => Mux20.IN2
x[9] => Mux16.IN5
x[9] => Mux17.IN4
x[9] => Mux18.IN3
x[9] => Mux19.IN2
x[10] => Mux15.IN5
x[10] => Mux16.IN4
x[10] => Mux17.IN3
x[10] => Mux18.IN2
x[11] => Mux14.IN5
x[11] => Mux15.IN4
x[11] => Mux16.IN3
x[11] => Mux17.IN2
x[12] => Mux13.IN5
x[12] => Mux14.IN4
x[12] => Mux15.IN3
x[12] => Mux16.IN2
x[13] => Mux12.IN5
x[13] => Mux13.IN4
x[13] => Mux14.IN3
x[13] => Mux15.IN2
x[14] => Mux11.IN5
x[14] => Mux12.IN4
x[14] => Mux13.IN3
x[14] => Mux14.IN2
x[15] => Mux10.IN5
x[15] => Mux11.IN4
x[15] => Mux12.IN3
x[15] => Mux13.IN2
x[16] => Mux9.IN5
x[16] => Mux10.IN4
x[16] => Mux11.IN3
x[16] => Mux12.IN2
x[17] => Mux8.IN5
x[17] => Mux9.IN4
x[17] => Mux10.IN3
x[17] => Mux11.IN2
x[18] => Mux7.IN5
x[18] => Mux8.IN4
x[18] => Mux9.IN3
x[18] => Mux10.IN2
x[19] => Mux6.IN5
x[19] => Mux7.IN4
x[19] => Mux8.IN3
x[19] => Mux9.IN2
x[20] => Mux5.IN5
x[20] => Mux6.IN4
x[20] => Mux7.IN3
x[20] => Mux8.IN2
x[21] => Mux4.IN5
x[21] => Mux5.IN4
x[21] => Mux6.IN3
x[21] => Mux7.IN2
x[22] => Mux3.IN5
x[22] => Mux4.IN4
x[22] => Mux5.IN3
x[22] => Mux6.IN2
x[23] => Add3.IN22
x[23] => Add0.IN5
x[23] => Add2.IN6
x[24] => Add3.IN21
x[24] => Add0.IN10
x[24] => Add2.IN13
x[25] => Add3.IN20
x[25] => Add0.IN4
x[25] => Add2.IN5
x[26] => Add3.IN19
x[26] => Add0.IN3
x[26] => Add2.IN4
x[27] => Add3.IN18
x[27] => Add0.IN2
x[27] => Add2.IN3
x[28] => Add3.IN17
x[28] => Add0.IN9
x[28] => Add2.IN2
x[29] => Add3.IN16
x[29] => Add0.IN8
x[29] => Add2.IN1
x[30] => Add3.IN15
x[30] => Add0.IN1
x[30] => Add2.IN12
x[31] => Mux0.IN4
x[31] => Mux1.IN4
x[31] => xXorSign_uid24_fpToFxPTest_q[31].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[30].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[29].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[28].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[27].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[26].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[25].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[24].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[23].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[22].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[21].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[20].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[19].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[18].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[17].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[16].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[15].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[14].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[13].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[12].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[11].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[10].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[9].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[8].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[7].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[6].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[5].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[4].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[3].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[2].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[1].IN1
x[31] => xXorSign_uid24_fpToFxPTest_q[0].IN1
x[31] => Mux93.IN8
x[31] => Mux94.IN8
x[31] => Add1.IN36
x[31] => Add1.IN34
x[31] => Add1.IN35
r[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
opSel[0] => Mux0.IN5
opSel[0] => Mux1.IN5


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt
x[0] => Add6.IN45
x[0] => fpoint2_multi_dspba_delay:redist2.xin[0]
x[1] => Add6.IN44
x[1] => fpoint2_multi_dspba_delay:redist2.xin[1]
x[2] => Add6.IN43
x[2] => fpoint2_multi_dspba_delay:redist2.xin[2]
x[3] => Add6.IN42
x[3] => fpoint2_multi_dspba_delay:redist2.xin[3]
x[4] => Add6.IN41
x[4] => fpoint2_multi_dspba_delay:redist2.xin[4]
x[5] => Add6.IN40
x[5] => fpoint2_multi_dspba_delay:redist2.xin[5]
x[6] => Add6.IN39
x[6] => fpoint2_multi_dspba_delay:redist2.xin[6]
x[7] => Add6.IN38
x[7] => fpoint2_multi_dspba_delay:redist2.xin[7]
x[8] => Add6.IN37
x[8] => fpoint2_multi_dspba_delay:redist2.xin[8]
x[9] => Add6.IN36
x[9] => fpoint2_multi_dspba_delay:redist2.xin[9]
x[10] => Add6.IN35
x[10] => fpoint2_multi_dspba_delay:redist2.xin[10]
x[11] => Add6.IN34
x[11] => fpoint2_multi_dspba_delay:redist2.xin[11]
x[12] => Add6.IN33
x[12] => fpoint2_multi_dspba_delay:redist2.xin[12]
x[13] => Add6.IN32
x[13] => fpoint2_multi_dspba_delay:redist2.xin[13]
x[14] => Add6.IN31
x[14] => fpoint2_multi_dspba_delay:redist2.xin[14]
x[15] => Add6.IN30
x[15] => fpoint2_multi_dspba_delay:redist2.xin[15]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[0]
x[16] => fpoint2_multi_dspba_delay:redist4.xin[0]
x[16] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[0]
x[16] => Add6.IN52
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[1]
x[17] => fpoint2_multi_dspba_delay:redist4.xin[1]
x[17] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[1]
x[17] => Add6.IN51
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[2]
x[18] => fpoint2_multi_dspba_delay:redist4.xin[2]
x[18] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[2]
x[18] => Add6.IN50
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[3]
x[19] => fpoint2_multi_dspba_delay:redist4.xin[3]
x[19] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[3]
x[19] => Add6.IN49
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[4]
x[20] => fpoint2_multi_dspba_delay:redist4.xin[4]
x[20] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[4]
x[20] => Add6.IN48
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[5]
x[21] => fpoint2_multi_dspba_delay:redist4.xin[5]
x[21] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[5]
x[21] => Add6.IN47
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[6]
x[22] => fpoint2_multi_dspba_delay:redist4.xin[6]
x[22] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[6]
x[22] => Add6.IN46
x[23] => Add3.IN18
x[23] => Add4.IN18
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => expRMux_uid33_fpSqrtTest_q.OUTPUTSELECT
x[23] => Equal0.IN7
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.address_b[7]
x[23] => fpoint2_multi_dspba_delay:redist4.xin[7]
x[23] => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.address_a[7]
x[23] => Equal2.IN7
x[24] => Add3.IN17
x[24] => Add4.IN17
x[24] => Equal0.IN6
x[24] => Equal2.IN6
x[25] => Add3.IN16
x[25] => Add4.IN16
x[25] => Equal0.IN5
x[25] => Equal2.IN5
x[26] => Add3.IN15
x[26] => Add4.IN15
x[26] => Equal0.IN4
x[26] => Equal2.IN4
x[27] => Add3.IN14
x[27] => Add4.IN14
x[27] => Equal0.IN3
x[27] => Equal2.IN3
x[28] => Add3.IN13
x[28] => Add4.IN13
x[28] => Equal0.IN2
x[28] => Equal2.IN2
x[29] => Add3.IN12
x[29] => Add4.IN12
x[29] => Equal0.IN1
x[29] => Equal2.IN1
x[30] => Add3.IN11
x[30] => Add4.IN11
x[30] => Equal0.IN0
x[30] => Equal2.IN0
x[31] => negZero_uid59_fpSqrtTest_q_i[0].IN1
x[31] => minReg_uid44_fpSqrtTest_q[0].IN1
x[31] => minInf_uid45_fpSqrtTest_q[0].IN1
x[31] => Mux0.IN16
x[31] => Mux1.IN16
x[31] => inInfAndNotNeg_uid43_fpSqrtTest_q[0].IN1
r[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= fpoint2_multi_dspba_delay:redist0.xout[0]
clk => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.clk
clk => fracSel_uid49_fpSqrtTest_q[0].CLK
clk => fracSel_uid49_fpSqrtTest_q[1].CLK
clk => redist6_wraddr_q[0].CLK
clk => redist6_wraddr_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[0].CLK
clk => expRMux_uid33_fpSqrtTest_q[1].CLK
clk => expRMux_uid33_fpSqrtTest_q[2].CLK
clk => expRMux_uid33_fpSqrtTest_q[3].CLK
clk => expRMux_uid33_fpSqrtTest_q[4].CLK
clk => expRMux_uid33_fpSqrtTest_q[5].CLK
clk => expRMux_uid33_fpSqrtTest_q[6].CLK
clk => expRMux_uid33_fpSqrtTest_q[7].CLK
clk => redist6_rdcnt_i[0].CLK
clk => redist6_rdcnt_i[1].CLK
clk => redist6_sticky_ena_q[0].CLK
clk => redist6_cmpReg_q[0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].CLK
clk => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].CLK
clk => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].CLK
clk => fpoint2_multi_dspba_delay:redist0.clk
clk => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist2.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist4.clk
clk => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clock0
clk => fpoint2_multi_dspba_delay:redist3.clk
clk => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.clk
clk => fpoint2_multi_dspba_delay:redist5.clk
clk => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock0
clk => altsyncram:redist6_mem_dmem.clock1
clk => fpoint2_multi_dspba_delay:redist1.clk
reset_req => redist6_mem_ab[1].OUTPUTSELECT
reset_req => redist6_mem_ab[0].OUTPUTSELECT
reset_req => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist0.ena
reset_req => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist2.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist4.ena
reset_req => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => fpoint2_multi_dspba_delay:redist3.ena
reset_req => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.ena
reset_req => fpoint2_multi_dspba_delay:redist5.ena
reset_req => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.clocken0
reset_req => redist6_enaAnd_q[0].IN1
reset_req => altsyncram:redist6_mem_dmem.wren_a
reset_req => fpoint2_multi_dspba_delay:redist1.ena
reset_req => redist6_nor_q.IN1
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ENA
reset_req => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ENA
reset_req => redist6_cmpReg_q[0].ENA
reset_req => redist6_rdcnt_i[1].ENA
reset_req => redist6_rdcnt_i[0].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[7].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[6].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[5].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[4].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[3].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[2].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[1].ENA
reset_req => expRMux_uid33_fpSqrtTest_q[0].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[1].ENA
reset_req => fracSel_uid49_fpSqrtTest_q[0].ENA
areset => fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay.aclr
areset => fracSel_uid49_fpSqrtTest_q[0].PRESET
areset => fracSel_uid49_fpSqrtTest_q[1].ACLR
areset => redist6_wraddr_q[0].ACLR
areset => redist6_wraddr_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[0].ACLR
areset => expRMux_uid33_fpSqrtTest_q[1].ACLR
areset => expRMux_uid33_fpSqrtTest_q[2].ACLR
areset => expRMux_uid33_fpSqrtTest_q[3].ACLR
areset => expRMux_uid33_fpSqrtTest_q[4].ACLR
areset => expRMux_uid33_fpSqrtTest_q[5].ACLR
areset => expRMux_uid33_fpSqrtTest_q[6].ACLR
areset => expRMux_uid33_fpSqrtTest_q[7].ACLR
areset => redist6_rdcnt_i[0].PRESET
areset => redist6_rdcnt_i[1].ACLR
areset => redist6_sticky_ena_q[0].ACLR
areset => redist6_cmpReg_q[0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][24].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][25].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][26].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][27].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][28].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][29].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][30].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][31].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][32].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][33].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][34].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][35].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][36].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][37].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_s[0][38].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14].ACLR
areset => prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10].ACLR
areset => prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11].ACLR
areset => fpoint2_multi_dspba_delay:redist0.aclr
areset => altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist2.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist4.aclr
areset => altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem.aclr0
areset => fpoint2_multi_dspba_delay:redist3.aclr
areset => fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay.aclr
areset => fpoint2_multi_dspba_delay:redist5.aclr
areset => altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem.aclr0
areset => altsyncram:redist6_mem_dmem.aclr1
areset => fpoint2_multi_dspba_delay:redist1.aclr


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist0
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_1kt3:auto_generated.address_a[0]
address_a[1] => altsyncram_1kt3:auto_generated.address_a[1]
address_a[2] => altsyncram_1kt3:auto_generated.address_a[2]
address_a[3] => altsyncram_1kt3:auto_generated.address_a[3]
address_a[4] => altsyncram_1kt3:auto_generated.address_a[4]
address_a[5] => altsyncram_1kt3:auto_generated.address_a[5]
address_a[6] => altsyncram_1kt3:auto_generated.address_a[6]
address_a[7] => altsyncram_1kt3:auto_generated.address_a[7]
address_b[0] => altsyncram_1kt3:auto_generated.address_b[0]
address_b[1] => altsyncram_1kt3:auto_generated.address_b[1]
address_b[2] => altsyncram_1kt3:auto_generated.address_b[2]
address_b[3] => altsyncram_1kt3:auto_generated.address_b[3]
address_b[4] => altsyncram_1kt3:auto_generated.address_b[4]
address_b[5] => altsyncram_1kt3:auto_generated.address_b[5]
address_b[6] => altsyncram_1kt3:auto_generated.address_b[6]
address_b[7] => altsyncram_1kt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1kt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1kt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1kt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_1kt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_1kt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_1kt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_1kt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_1kt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_1kt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_1kt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_1kt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_1kt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_1kt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_1kt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_1kt3:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_1kt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_vjt3:auto_generated.address_a[0]
address_a[1] => altsyncram_vjt3:auto_generated.address_a[1]
address_a[2] => altsyncram_vjt3:auto_generated.address_a[2]
address_a[3] => altsyncram_vjt3:auto_generated.address_a[3]
address_a[4] => altsyncram_vjt3:auto_generated.address_a[4]
address_a[5] => altsyncram_vjt3:auto_generated.address_a[5]
address_a[6] => altsyncram_vjt3:auto_generated.address_a[6]
address_a[7] => altsyncram_vjt3:auto_generated.address_a[7]
address_b[0] => altsyncram_vjt3:auto_generated.address_b[0]
address_b[1] => altsyncram_vjt3:auto_generated.address_b[1]
address_b[2] => altsyncram_vjt3:auto_generated.address_b[2]
address_b[3] => altsyncram_vjt3:auto_generated.address_b[3]
address_b[4] => altsyncram_vjt3:auto_generated.address_b[4]
address_b[5] => altsyncram_vjt3:auto_generated.address_b[5]
address_b[6] => altsyncram_vjt3:auto_generated.address_b[6]
address_b[7] => altsyncram_vjt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vjt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_vjt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_vjt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_vjt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_vjt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_vjt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_vjt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_vjt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_vjt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_vjt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_vjt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_vjt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_vjt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_vjt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_vjt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_vjt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_vjt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_vjt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_vjt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_vjt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_vjt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_vjt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_vjt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_vjt3:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_vjt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist3
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xin[8] => delay_signals[1][8].DATAIN
xin[9] => delay_signals[1][9].DATAIN
xin[10] => delay_signals[1][10].DATAIN
xin[11] => delay_signals[1][11].DATAIN
xin[12] => delay_signals[1][12].DATAIN
xin[13] => delay_signals[1][13].DATAIN
xin[14] => delay_signals[1][14].DATAIN
xin[15] => delay_signals[1][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xin[1] => delay_signals[1][1].DATAIN
xin[2] => delay_signals[1][2].DATAIN
xin[3] => delay_signals[1][3].DATAIN
xin[4] => delay_signals[1][4].DATAIN
xin[5] => delay_signals[1][5].DATAIN
xin[6] => delay_signals[1][6].DATAIN
xin[7] => delay_signals[1][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
address_a[0] => altsyncram_mkt3:auto_generated.address_a[0]
address_a[1] => altsyncram_mkt3:auto_generated.address_a[1]
address_a[2] => altsyncram_mkt3:auto_generated.address_a[2]
address_a[3] => altsyncram_mkt3:auto_generated.address_a[3]
address_a[4] => altsyncram_mkt3:auto_generated.address_a[4]
address_a[5] => altsyncram_mkt3:auto_generated.address_a[5]
address_a[6] => altsyncram_mkt3:auto_generated.address_a[6]
address_a[7] => altsyncram_mkt3:auto_generated.address_a[7]
address_b[0] => altsyncram_mkt3:auto_generated.address_b[0]
address_b[1] => altsyncram_mkt3:auto_generated.address_b[1]
address_b[2] => altsyncram_mkt3:auto_generated.address_b[2]
address_b[3] => altsyncram_mkt3:auto_generated.address_b[3]
address_b[4] => altsyncram_mkt3:auto_generated.address_b[4]
address_b[5] => altsyncram_mkt3:auto_generated.address_b[5]
address_b[6] => altsyncram_mkt3:auto_generated.address_b[6]
address_b[7] => altsyncram_mkt3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mkt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_mkt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_mkt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_b[0] <= altsyncram_mkt3:auto_generated.q_b[0]
q_b[1] <= altsyncram_mkt3:auto_generated.q_b[1]
q_b[2] <= altsyncram_mkt3:auto_generated.q_b[2]
q_b[3] <= altsyncram_mkt3:auto_generated.q_b[3]
q_b[4] <= altsyncram_mkt3:auto_generated.q_b[4]
q_b[5] <= altsyncram_mkt3:auto_generated.q_b[5]
q_b[6] <= altsyncram_mkt3:auto_generated.q_b[6]
q_b[7] <= altsyncram_mkt3:auto_generated.q_b[7]
q_b[8] <= altsyncram_mkt3:auto_generated.q_b[8]
q_b[9] <= altsyncram_mkt3:auto_generated.q_b[9]
q_b[10] <= altsyncram_mkt3:auto_generated.q_b[10]
q_b[11] <= altsyncram_mkt3:auto_generated.q_b[11]
q_b[12] <= altsyncram_mkt3:auto_generated.q_b[12]
q_b[13] <= altsyncram_mkt3:auto_generated.q_b[13]
q_b[14] <= altsyncram_mkt3:auto_generated.q_b[14]
q_b[15] <= altsyncram_mkt3:auto_generated.q_b[15]
q_b[16] <= altsyncram_mkt3:auto_generated.q_b[16]
q_b[17] <= altsyncram_mkt3:auto_generated.q_b[17]
q_b[18] <= altsyncram_mkt3:auto_generated.q_b[18]
q_b[19] <= altsyncram_mkt3:auto_generated.q_b[19]
q_b[20] <= altsyncram_mkt3:auto_generated.q_b[20]
q_b[21] <= altsyncram_mkt3:auto_generated.q_b[21]
q_b[22] <= altsyncram_mkt3:auto_generated.q_b[22]
q_b[23] <= altsyncram_mkt3:auto_generated.q_b[23]
q_b[24] <= altsyncram_mkt3:auto_generated.q_b[24]
q_b[25] <= altsyncram_mkt3:auto_generated.q_b[25]
q_b[26] <= altsyncram_mkt3:auto_generated.q_b[26]
q_b[27] <= altsyncram_mkt3:auto_generated.q_b[27]
q_b[28] <= altsyncram_mkt3:auto_generated.q_b[28]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_mkt3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem
wren_a => altsyncram_bto3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bto3:auto_generated.data_a[0]
data_a[1] => altsyncram_bto3:auto_generated.data_a[1]
data_a[2] => altsyncram_bto3:auto_generated.data_a[2]
data_a[3] => altsyncram_bto3:auto_generated.data_a[3]
data_a[4] => altsyncram_bto3:auto_generated.data_a[4]
data_a[5] => altsyncram_bto3:auto_generated.data_a[5]
data_a[6] => altsyncram_bto3:auto_generated.data_a[6]
data_a[7] => altsyncram_bto3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_bto3:auto_generated.address_a[0]
address_a[1] => altsyncram_bto3:auto_generated.address_a[1]
address_b[0] => altsyncram_bto3:auto_generated.address_b[0]
address_b[1] => altsyncram_bto3:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bto3:auto_generated.clock0
clock1 => altsyncram_bto3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_bto3:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_bto3:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_bto3:auto_generated.q_b[0]
q_b[1] <= altsyncram_bto3:auto_generated.q_b[1]
q_b[2] <= altsyncram_bto3:auto_generated.q_b[2]
q_b[3] <= altsyncram_bto3:auto_generated.q_b[3]
q_b[4] <= altsyncram_bto3:auto_generated.q_b[4]
q_b[5] <= altsyncram_bto3:auto_generated.q_b[5]
q_b[6] <= altsyncram_bto3:auto_generated.q_b[6]
q_b[7] <= altsyncram_bto3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_bto3:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|play_gif2|fp_mac:u4|fpoint2_multi:nios_custom_instr_floating_point_2_multi_8|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[4][1].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[4][1].ACLR
ena => delay_signals[4][1].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xin[1] => delay_signals[4][1].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|clock_divider:u5
clk => clk_track.CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
clk => r_reg[2].CLK
clk => r_reg[3].CLK
clk => r_reg[4].CLK
clk => r_reg[5].CLK
clk => r_reg[6].CLK
clk => r_reg[7].CLK
clk => r_reg[8].CLK
clk => r_reg[9].CLK
clk => r_reg[10].CLK
clk => r_reg[11].CLK
clk => r_reg[12].CLK
clk => r_reg[13].CLK
clk => r_reg[14].CLK
clk => r_reg[15].CLK
clk => r_reg[16].CLK
clk => r_reg[17].CLK
clk => r_reg[18].CLK
clk => r_reg[19].CLK
clk => r_reg[20].CLK
clk => r_reg[21].CLK
clk => r_reg[22].CLK
clk => r_reg[23].CLK
clk => r_reg[24].CLK
clk => r_reg[25].CLK
clk => r_reg[26].CLK
clk => r_reg[27].CLK
clk => r_reg[28].CLK
clk => r_reg[29].CLK
clk => r_reg[30].CLK
clk => r_reg[31].CLK
reset => clk_track.ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
reset => r_reg[2].ACLR
reset => r_reg[3].ACLR
reset => r_reg[4].ACLR
reset => r_reg[5].ACLR
reset => r_reg[6].ACLR
reset => r_reg[7].ACLR
reset => r_reg[8].ACLR
reset => r_reg[9].ACLR
reset => r_reg[10].ACLR
reset => r_reg[11].ACLR
reset => r_reg[12].ACLR
reset => r_reg[13].ACLR
reset => r_reg[14].ACLR
reset => r_reg[15].ACLR
reset => r_reg[16].ACLR
reset => r_reg[17].ACLR
reset => r_reg[18].ACLR
reset => r_reg[19].ACLR
reset => r_reg[20].ACLR
reset => r_reg[21].ACLR
reset => r_reg[22].ACLR
reset => r_reg[23].ACLR
reset => r_reg[24].ACLR
reset => r_reg[25].ACLR
reset => r_reg[26].ACLR
reset => r_reg[27].ACLR
reset => r_reg[28].ACLR
reset => r_reg[29].ACLR
reset => r_reg[30].ACLR
reset => r_reg[31].ACLR
clk_out <= clk_track.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|rise_edge_trigger:u6
clk => level_ff.CLK
reset => level_ff.ACLR
level => rise_edge.IN1
level => level_ff.DATAIN
rise_edge <= rise_edge.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|uint_to_float:u7
i_uint8_int[0] => Ram0.RADDR
i_uint8_int[1] => Ram0.RADDR1
i_uint8_int[2] => Ram0.RADDR2
i_uint8_int[3] => Ram0.RADDR3
i_uint8_int[4] => Ram0.RADDR4
i_uint8_int[5] => Ram0.RADDR5
i_uint8_int[6] => Ram0.RADDR6
i_uint8_int[7] => Ram0.RADDR7
o_fp32_hex[0] <= Ram0.DATAOUT
o_fp32_hex[1] <= Ram0.DATAOUT1
o_fp32_hex[2] <= Ram0.DATAOUT2
o_fp32_hex[3] <= Ram0.DATAOUT3
o_fp32_hex[4] <= Ram0.DATAOUT4
o_fp32_hex[5] <= Ram0.DATAOUT5
o_fp32_hex[6] <= Ram0.DATAOUT6
o_fp32_hex[7] <= Ram0.DATAOUT7
o_fp32_hex[8] <= Ram0.DATAOUT8
o_fp32_hex[9] <= Ram0.DATAOUT9
o_fp32_hex[10] <= Ram0.DATAOUT10
o_fp32_hex[11] <= Ram0.DATAOUT11
o_fp32_hex[12] <= Ram0.DATAOUT12
o_fp32_hex[13] <= Ram0.DATAOUT13
o_fp32_hex[14] <= Ram0.DATAOUT14
o_fp32_hex[15] <= Ram0.DATAOUT15
o_fp32_hex[16] <= Ram0.DATAOUT16
o_fp32_hex[17] <= Ram0.DATAOUT17
o_fp32_hex[18] <= Ram0.DATAOUT18
o_fp32_hex[19] <= Ram0.DATAOUT19
o_fp32_hex[20] <= Ram0.DATAOUT20
o_fp32_hex[21] <= Ram0.DATAOUT21
o_fp32_hex[22] <= Ram0.DATAOUT22
o_fp32_hex[23] <= Ram0.DATAOUT23
o_fp32_hex[24] <= Ram0.DATAOUT24
o_fp32_hex[25] <= Ram0.DATAOUT25
o_fp32_hex[26] <= Ram0.DATAOUT26
o_fp32_hex[27] <= Ram0.DATAOUT27
o_fp32_hex[28] <= Ram0.DATAOUT28
o_fp32_hex[29] <= Ram0.DATAOUT29
o_fp32_hex[30] <= Ram0.DATAOUT30
o_fp32_hex[31] <= Ram0.DATAOUT31


|play_gif2|rise_edge_trigger:u8
clk => level_ff.CLK
reset => level_ff.ACLR
level => rise_edge.IN1
level => level_ff.DATAIN
rise_edge <= rise_edge.DB_MAX_OUTPUT_PORT_TYPE


|play_gif2|display_output:display0
in1[0] => Decoder0.IN3
in1[1] => Decoder0.IN2
in1[2] => Decoder0.IN1
in1[3] => Decoder0.IN0
in1[4] => Decoder1.IN3
in1[5] => Decoder1.IN2
in1[6] => Decoder1.IN1
in1[7] => Decoder1.IN0
in2[0] => Decoder2.IN3
in2[1] => Decoder2.IN2
in2[2] => Decoder2.IN1
in2[3] => Decoder2.IN0
in2[4] => Decoder3.IN3
in2[5] => Decoder3.IN2
in2[6] => Decoder3.IN1
in2[7] => Decoder3.IN0
in3[0] => Decoder4.IN3
in3[1] => Decoder4.IN2
in3[2] => Decoder4.IN1
in3[3] => Decoder4.IN0
in3[4] => Decoder5.IN3
in3[5] => Decoder5.IN2
in3[6] => Decoder5.IN1
in3[7] => Decoder5.IN0
in4[0] => ledr[0].DATAIN
in4[1] => ledr[1].DATAIN
in4[2] => ledr[2].DATAIN
in4[3] => ledr[3].DATAIN
in4[4] => ledr[4].DATAIN
in4[5] => ledr[5].DATAIN
in4[6] => ledr[6].DATAIN
in4[7] => ledr[7].DATAIN
seg1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
seg1[7] <= <VCC>
seg2[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
seg2[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
seg2[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
seg2[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
seg2[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
seg2[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
seg2[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
seg2[7] <= <VCC>
seg3[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
seg3[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
seg3[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
seg3[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
seg3[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
seg3[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
seg3[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
seg3[7] <= <VCC>
seg4[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
seg4[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
seg4[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
seg4[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
seg4[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
seg4[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
seg4[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
seg4[7] <= <VCC>
seg5[0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
seg5[1] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
seg5[2] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
seg5[3] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
seg5[4] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
seg5[5] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
seg5[6] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
seg5[7] <= <VCC>
seg6[0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
seg6[1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
seg6[2] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
seg6[3] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
seg6[4] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
seg6[5] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
seg6[6] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
seg6[7] <= <VCC>
ledr[0] <= in4[0].DB_MAX_OUTPUT_PORT_TYPE
ledr[1] <= in4[1].DB_MAX_OUTPUT_PORT_TYPE
ledr[2] <= in4[2].DB_MAX_OUTPUT_PORT_TYPE
ledr[3] <= in4[3].DB_MAX_OUTPUT_PORT_TYPE
ledr[4] <= in4[4].DB_MAX_OUTPUT_PORT_TYPE
ledr[5] <= in4[5].DB_MAX_OUTPUT_PORT_TYPE
ledr[6] <= in4[6].DB_MAX_OUTPUT_PORT_TYPE
ledr[7] <= in4[7].DB_MAX_OUTPUT_PORT_TYPE


