Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 16 12:09:56 2023
| Host         : DESKTOP-AKM15S5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ios_timing_summary_routed.rpt -pb ios_timing_summary_routed.pb -rpx ios_timing_summary_routed.rpx -warn_on_violation
| Design       : ios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.352        0.000                      0                  101        0.159        0.000                      0                  101        3.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             4.352        0.000                      0                  101        0.159        0.000                      0                  101        3.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.962ns (28.651%)  route 2.396ns (71.349%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.111     6.942    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.094 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.780     7.873    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.354     8.227 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.506     8.733    U0/uart_rx_i0/uart_rx_ctl_i0/p_0_in[0]
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.454    13.375    
                         clock uncertainty           -0.035    13.340    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)       -0.255    13.085    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.934ns (29.322%)  route 2.251ns (70.678%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.111     6.942    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.094 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.666     7.759    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.326     8.085 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.475     8.560    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X41Y50         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y50         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    13.110    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.934ns (28.275%)  route 2.369ns (71.725%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.111     6.942    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.094 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.739     7.832    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.326     8.158 r  U0/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.520     8.678    U0/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)       -0.047    13.268    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.940ns (30.926%)  route 2.100ns (69.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.858     6.689    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.841 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.862     7.704    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done__1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.332     8.036 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.415    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    13.110    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.940ns (30.926%)  route 2.100ns (69.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.858     6.689    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.841 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.862     7.704    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done__1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.332     8.036 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.415    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    13.110    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.940ns (30.926%)  route 2.100ns (69.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.858     6.689    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.841 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.862     7.704    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done__1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.332     8.036 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.415    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    13.110    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.940ns (30.926%)  route 2.100ns (69.074%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.858     6.689    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.841 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.862     7.704    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done__1
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.332     8.036 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.379     8.415    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    13.110    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.934ns (28.267%)  route 2.370ns (71.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.111     6.942    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.094 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          1.260     8.353    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X42Y53         LUT5 (Prop_lut5_I1_O)        0.326     8.679 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.679    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.563    12.921    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.079    13.393    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.934ns (30.679%)  route 2.110ns (69.321%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.111     6.942    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.094 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.666     7.759    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.326     8.085 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.334     8.420    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.454    13.375    
                         clock uncertainty           -0.035    13.340    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.205    13.135    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.934ns (30.679%)  route 2.110ns (69.321%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.741     5.375    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           1.111     6.942    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152     7.094 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.666     7.759    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X42Y51         LUT5 (Prop_lut5_I1_O)        0.326     8.085 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.334     8.420    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.564    12.922    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y51         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.454    13.375    
                         clock uncertainty           -0.035    13.340    
    SLICE_X41Y51         FDRE (Setup_fdre_C_CE)      -0.205    13.135    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.135    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.283%)  route 0.110ns (43.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.110     1.717    U0/led_ctl_i0/D[2]
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/led_ctl_i0/CLK
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.076     1.558    U0/led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.126     1.733    U0/led_ctl_i0/rx_data_rdy
    SLICE_X43Y53         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/led_ctl_i0/CLK
    SLICE_X43Y53         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.070     1.552    U0/led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/led_ctl_i0/CLK
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  U0/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=1, routed)           0.082     1.712    U0/led_ctl_i0/char_data[0]
    SLICE_X43Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  U0/led_ctl_i0/led_pipeline_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    U0/led_ctl_i0/led_pipeline_reg[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/led_ctl_i0/CLK
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.091     1.570    U0/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U0/meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.715%)  route 0.139ns (42.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/meta_harden_btn_i0/CLK
    SLICE_X40Y55         FDRE                                         r  U0/meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=4, routed)           0.139     1.746    U0/led_ctl_i0/btn_clk_rx
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.049     1.795 r  U0/led_ctl_i0/led_pipeline_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.795    U0/led_ctl_i0/led_pipeline_reg[3]_i_2_n_0
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/led_ctl_i0/CLK
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.107     1.589    U0/led_ctl_i0/led_pipeline_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U0/meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.195%)  route 0.139ns (42.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/meta_harden_btn_i0/CLK
    SLICE_X40Y55         FDRE                                         r  U0/meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=4, routed)           0.139     1.746    U0/led_ctl_i0/btn_clk_rx
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.791 r  U0/led_ctl_i0/led_pipeline_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U0/led_ctl_i0/led_pipeline_reg[2]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/led_ctl_i0/CLK
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.092     1.574    U0/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.509%)  route 0.169ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.169     1.776    U0/led_ctl_i0/D[1]
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/led_ctl_i0/CLK
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[1]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.076     1.558    U0/led_ctl_i0/char_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X41Y55         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/Q
                         net (fo=5, routed)           0.083     1.677    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.099     1.776 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_0[6]
    SLICE_X41Y55         FDSE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X41Y55         FDSE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y55         FDSE (Hold_fdse_C_D)         0.092     1.558    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U0/meta_harden_btn_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.279%)  route 0.122ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/meta_harden_btn_i0/CLK
    SLICE_X41Y55         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  U0/meta_harden_btn_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.122     1.716    U0/meta_harden_btn_i0/signal_meta_reg_n_0
    SLICE_X40Y55         FDRE                                         r  U0/meta_harden_btn_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/meta_harden_btn_i0/CLK
    SLICE_X40Y55         FDRE                                         r  U0/meta_harden_btn_i0/signal_dst_reg/C
                         clock pessimism             -0.504     1.479    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.017     1.496    U0/meta_harden_btn_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.467    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.149     1.780    U0/uart_rx_i0/uart_rx_ctl_i0/D[5]
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.984    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     1.588    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.246ns (67.152%)  route 0.120ns (32.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.588     1.466    U0/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.120     1.734    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.098     1.832 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[6]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.983    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.120     1.586    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    U0/led_ctl_i0/char_data_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y54    U0/led_ctl_i0/led_pipeline_reg_reg[1]/C



