// Seed: 2196339988
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_1 = ~id_1;
  assign id_2 = id_1;
  reg id_2;
  always @(id_1 or posedge 1) begin
    id_1 <= id_1;
  end
  type_4(
      1, "", 1
  );
endmodule
