Loading plugins phase: Elapsed time ==> 0s.301ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -d CY8C5888LTI-LP097 -s C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.976ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Riaszto.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -dcpsoc3 Riaszto.v -verilog
======================================================================

======================================================================
Compiling:  Riaszto.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -dcpsoc3 Riaszto.v -verilog
======================================================================

======================================================================
Compiling:  Riaszto.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -dcpsoc3 -verilog Riaszto.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 13 14:47:46 2021


======================================================================
Compiling:  Riaszto.v
Program  :   vpp
Options  :    -yv2 -q10 Riaszto.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 13 14:47:46 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Riaszto.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Riaszto.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -dcpsoc3 -verilog Riaszto.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 13 14:47:47 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\codegentemp\Riaszto.ctl'.
Linking 'C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\codegentemp\Riaszto.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Riaszto.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -dcpsoc3 -verilog Riaszto.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 13 14:47:47 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\codegentemp\Riaszto.ctl'.
Linking 'C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\codegentemp\Riaszto.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\UART:BUART:reset_sr\
	Net_628
	Net_624
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_621
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	Net_85
	Net_554
	Net_561
	\PWM_BACKLIGHT:Net_114\
	Net_581
	Net_589
	\PWM_BEEPER:Net_114\
	\UART_GSM:BUART:reset_sr\
	\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_632
	\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_GSM:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_GSM:BUART:sRX:MODULE_10:lt\
	\UART_GSM:BUART:sRX:MODULE_10:eq\
	\UART_GSM:BUART:sRX:MODULE_10:gt\
	\UART_GSM:BUART:sRX:MODULE_10:gte\
	\UART_GSM:BUART:sRX:MODULE_10:lte\


Deleted 66 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__ROW1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__ROW2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__ROW3_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__ROW4_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__COL1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__COL2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__COL3_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__COL4_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__SDAT_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__SCLK_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_289\ to zero
Aliasing tmpOE__SS_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_RADAR:vp_ctl_0\ to zero
Aliasing \ADC_SAR_RADAR:vp_ctl_2\ to zero
Aliasing \ADC_SAR_RADAR:vn_ctl_1\ to zero
Aliasing \ADC_SAR_RADAR:vn_ctl_3\ to zero
Aliasing \ADC_SAR_RADAR:vp_ctl_1\ to zero
Aliasing \ADC_SAR_RADAR:vp_ctl_3\ to zero
Aliasing \ADC_SAR_RADAR:vn_ctl_0\ to zero
Aliasing \ADC_SAR_RADAR:vn_ctl_2\ to zero
Aliasing \ADC_SAR_RADAR:soc\ to zero
Aliasing \ADC_SAR_RADAR:Net_383\ to zero
Aliasing tmpOE__RADAR_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_80 to zero
Aliasing \Timer:Net_260\ to zero
Aliasing \Timer:Net_102\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__REED_RELAY_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__BACKLIGHT_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_BACKLIGHT:Net_113\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_555 to zero
Aliasing \PWM_BEEPER:Net_113\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_582 to zero
Aliasing tmpOE__BEEPER_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \ADC_SAR_PR:vp_ctl_0\ to zero
Aliasing \ADC_SAR_PR:vp_ctl_2\ to zero
Aliasing \ADC_SAR_PR:vn_ctl_1\ to zero
Aliasing \ADC_SAR_PR:vn_ctl_3\ to zero
Aliasing \ADC_SAR_PR:vp_ctl_1\ to zero
Aliasing \ADC_SAR_PR:vp_ctl_3\ to zero
Aliasing \ADC_SAR_PR:vn_ctl_0\ to zero
Aliasing \ADC_SAR_PR:vn_ctl_2\ to zero
Aliasing \ADC_SAR_PR:soc\ to zero
Aliasing \ADC_SAR_PR:Net_383\ to zero
Aliasing tmpOE__PHRES_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_GSM:BUART:tx_hd_send_break\ to zero
Aliasing \UART_GSM:BUART:HalfDuplexSend\ to zero
Aliasing \UART_GSM:BUART:FinalParityType_1\ to zero
Aliasing \UART_GSM:BUART:FinalParityType_0\ to zero
Aliasing \UART_GSM:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_GSM:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_GSM:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_GSM:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_GSM:BUART:tx_status_6\ to zero
Aliasing \UART_GSM:BUART:tx_status_5\ to zero
Aliasing \UART_GSM:BUART:tx_status_4\ to zero
Aliasing \UART_GSM:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODIN6_1\ to \UART_GSM:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODIN6_0\ to \UART_GSM:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODIN7_1\ to \UART_GSM:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODIN7_0\ to \UART_GSM:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_GSM:BUART:rx_status_1\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \VDAC8:Net_83\ to zero
Aliasing \VDAC8:Net_81\ to zero
Aliasing \VDAC8:Net_82\ to zero
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \UART_GSM:BUART:reset_reg\\D\ to zero
Aliasing \UART_GSM:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire tmpOE__ROW1_net_0[27] = one[24]
Removing Lhs of wire tmpOE__ROW2_net_0[33] = one[24]
Removing Lhs of wire tmpOE__ROW3_net_0[39] = one[24]
Removing Lhs of wire tmpOE__ROW4_net_0[45] = one[24]
Removing Lhs of wire tmpOE__COL1_net_0[51] = one[24]
Removing Lhs of wire tmpOE__COL2_net_0[57] = one[24]
Removing Lhs of wire tmpOE__COL3_net_0[63] = one[24]
Removing Lhs of wire tmpOE__COL4_net_0[69] = one[24]
Removing Lhs of wire tmpOE__SDAT_1_net_0[75] = one[24]
Removing Lhs of wire tmpOE__SCLK_1_net_0[81] = one[24]
Removing Rhs of wire \SPIM:Net_276\[87] = \SPIM:Net_288\[88]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[92] = \SPIM:BSPIM:dpcounter_one\[93]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[94] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[95] = \SPIM:Net_244\[96]
Removing Rhs of wire \SPIM:Net_244\[96] = \SPIM:Net_161\[189]
Removing Rhs of wire Net_8[100] = \SPIM:BSPIM:mosi_reg\[101]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[123] = \SPIM:BSPIM:dpMOSI_fifo_empty\[124]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[125] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[126]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[127] = \SPIM:BSPIM:load_rx_data\[92]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[129] = \SPIM:BSPIM:dpMISO_fifo_full\[130]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[131] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[132]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[134] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[135] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[136] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[137] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[138] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[139] = zero[8]
Removing Rhs of wire \SPIM:Net_294\[149] = \SPIM:BSPIM:control_0\[148]
Removing Lhs of wire \SPIM:Net_273\[150] = zero[8]
Removing Lhs of wire \SPIM:tmpOE__cy_bufoe_2_net_0\[191] = \SPIM:Net_294\[149]
Removing Lhs of wire \SPIM:Net_289\[192] = zero[8]
Removing Lhs of wire tmpOE__SS_net_0[194] = one[24]
Removing Lhs of wire \UART:Net_61\[201] = \UART:Net_9\[200]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[205] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[206] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[207] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[208] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[209] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[210] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[211] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[212] = zero[8]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[224] = \UART:BUART:tx_bitclk_dp\[260]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[270] = \UART:BUART:tx_counter_dp\[261]
Removing Lhs of wire \UART:BUART:tx_status_6\[271] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[272] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[273] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[275] = \UART:BUART:tx_fifo_empty\[238]
Removing Lhs of wire \UART:BUART:tx_status_3\[277] = \UART:BUART:tx_fifo_notfull\[237]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[337] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[345] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[356]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[347] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[357]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[348] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[373]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[349] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[387]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[350] = MODIN1_1[351]
Removing Rhs of wire MODIN1_1[351] = \UART:BUART:pollcount_1\[343]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[352] = MODIN1_0[353]
Removing Rhs of wire MODIN1_0[353] = \UART:BUART:pollcount_0\[346]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[359] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[360] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[361] = MODIN1_1[351]
Removing Lhs of wire MODIN2_1[362] = MODIN1_1[351]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[363] = MODIN1_0[353]
Removing Lhs of wire MODIN2_0[364] = MODIN1_0[353]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[365] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[366] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[367] = MODIN1_1[351]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[368] = MODIN1_0[353]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[369] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[370] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[375] = MODIN1_1[351]
Removing Lhs of wire MODIN3_1[376] = MODIN1_1[351]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[377] = MODIN1_0[353]
Removing Lhs of wire MODIN3_0[378] = MODIN1_0[353]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[379] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[380] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[381] = MODIN1_1[351]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[382] = MODIN1_0[353]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[383] = one[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[384] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[391] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[392] = \UART:BUART:rx_parity_error_status\[393]
Removing Rhs of wire \UART:BUART:rx_status_3\[394] = \UART:BUART:rx_stop_bit_error\[395]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[405] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[454]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[409] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[476]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[410] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[411] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[412] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[413] = MODIN4_6[414]
Removing Rhs of wire MODIN4_6[414] = \UART:BUART:rx_count_6\[332]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[415] = MODIN4_5[416]
Removing Rhs of wire MODIN4_5[416] = \UART:BUART:rx_count_5\[333]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[417] = MODIN4_4[418]
Removing Rhs of wire MODIN4_4[418] = \UART:BUART:rx_count_4\[334]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[419] = MODIN4_3[420]
Removing Rhs of wire MODIN4_3[420] = \UART:BUART:rx_count_3\[335]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[421] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[422] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[423] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[424] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[425] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[426] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[427] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[428] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[429] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[430] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[431] = MODIN4_6[414]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[432] = MODIN4_5[416]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[433] = MODIN4_4[418]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[434] = MODIN4_3[420]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[435] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[436] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[437] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[438] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[439] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[440] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[441] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[456] = \UART:BUART:rx_postpoll\[291]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[457] = \UART:BUART:rx_parity_bit\[408]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[458] = \UART:BUART:rx_postpoll\[291]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[459] = \UART:BUART:rx_parity_bit\[408]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[460] = \UART:BUART:rx_postpoll\[291]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[461] = \UART:BUART:rx_parity_bit\[408]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[463] = one[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[464] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[462]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[465] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[462]
Removing Lhs of wire tmpOE__Rx_1_net_0[487] = one[24]
Removing Lhs of wire tmpOE__Tx_1_net_0[492] = one[24]
Removing Lhs of wire \ADC_SAR_RADAR:vp_ctl_0\[502] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vp_ctl_2\[503] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vn_ctl_1\[504] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vn_ctl_3\[505] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vp_ctl_1\[506] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vp_ctl_3\[507] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vn_ctl_0\[508] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:vn_ctl_2\[509] = zero[8]
Removing Rhs of wire \ADC_SAR_RADAR:Net_188\[513] = \ADC_SAR_RADAR:Net_221\[514]
Removing Lhs of wire \ADC_SAR_RADAR:soc\[520] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:Net_383\[546] = zero[8]
Removing Lhs of wire tmpOE__RADAR_net_0[548] = one[24]
Removing Lhs of wire Net_80[555] = zero[8]
Removing Lhs of wire \Timer:Net_260\[557] = zero[8]
Removing Lhs of wire \Timer:Net_266\[558] = one[24]
Removing Rhs of wire Net_84[562] = \Timer:Net_57\[561]
Removing Lhs of wire \Timer:Net_102\[564] = one[24]
Removing Lhs of wire tmpOE__REED_RELAY_net_0[567] = one[24]
Removing Lhs of wire tmpOE__BACKLIGHT_net_0[573] = one[24]
Removing Rhs of wire Net_558[574] = \PWM_BACKLIGHT:Net_57\[584]
Removing Lhs of wire \PWM_BACKLIGHT:Net_107\[581] = zero[8]
Removing Lhs of wire \PWM_BACKLIGHT:Net_113\[582] = one[24]
Removing Lhs of wire Net_555[588] = zero[8]
Removing Lhs of wire \PWM_BEEPER:Net_107\[593] = zero[8]
Removing Lhs of wire \PWM_BEEPER:Net_113\[594] = one[24]
Removing Rhs of wire Net_585[598] = \PWM_BEEPER:Net_57\[596]
Removing Lhs of wire Net_582[601] = zero[8]
Removing Lhs of wire tmpOE__BEEPER_net_0[605] = one[24]
Removing Lhs of wire \ADC_SAR_PR:vp_ctl_0\[615] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vp_ctl_2\[616] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vn_ctl_1\[617] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vn_ctl_3\[618] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vp_ctl_1\[619] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vp_ctl_3\[620] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vn_ctl_0\[621] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:vn_ctl_2\[622] = zero[8]
Removing Rhs of wire \ADC_SAR_PR:Net_188\[626] = \ADC_SAR_PR:Net_221\[627]
Removing Lhs of wire \ADC_SAR_PR:soc\[633] = zero[8]
Removing Lhs of wire \ADC_SAR_PR:Net_383\[659] = zero[8]
Removing Lhs of wire tmpOE__PHRES_net_0[661] = one[24]
Removing Lhs of wire tmpOE__Tx_2_net_0[667] = one[24]
Removing Rhs of wire Net_641[674] = \UART_GSM:BUART:tx_interrupt_out\[694]
Removing Rhs of wire Net_636[678] = \UART_GSM:BUART:rx_interrupt_out\[695]
Removing Lhs of wire \UART_GSM:Net_61\[679] = \UART_GSM:Net_9\[676]
Removing Lhs of wire \UART_GSM:BUART:tx_hd_send_break\[683] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:HalfDuplexSend\[684] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:FinalParityType_1\[685] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:FinalParityType_0\[686] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:FinalAddrMode_2\[687] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:FinalAddrMode_1\[688] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:FinalAddrMode_0\[689] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:tx_ctrl_mark\[690] = zero[8]
Removing Rhs of wire \UART_GSM:BUART:tx_bitclk_enable_pre\[699] = \UART_GSM:BUART:tx_bitclk_dp\[735]
Removing Lhs of wire \UART_GSM:BUART:tx_counter_tc\[745] = \UART_GSM:BUART:tx_counter_dp\[736]
Removing Lhs of wire \UART_GSM:BUART:tx_status_6\[746] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:tx_status_5\[747] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:tx_status_4\[748] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:tx_status_1\[750] = \UART_GSM:BUART:tx_fifo_empty\[713]
Removing Lhs of wire \UART_GSM:BUART:tx_status_3\[752] = \UART_GSM:BUART:tx_fifo_notfull\[712]
Removing Lhs of wire \UART_GSM:BUART:rx_count7_bit8_wire\[812] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[820] = \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[831]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[822] = \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[832]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[823] = \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[848]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[824] = \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[862]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[825] = \UART_GSM:BUART:sRX:s23Poll:MODIN5_1\[826]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODIN5_1\[826] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[827] = \UART_GSM:BUART:sRX:s23Poll:MODIN5_0\[828]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODIN5_0\[828] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[834] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[835] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[836] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODIN6_1\[837] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[838] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODIN6_0\[839] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[840] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[841] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[842] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[843] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[844] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[845] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[850] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODIN7_1\[851] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[852] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODIN7_0\[853] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[854] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[855] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[856] = \UART_GSM:BUART:pollcount_1\[818]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[857] = \UART_GSM:BUART:pollcount_0\[821]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[858] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[859] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:rx_status_1\[866] = zero[8]
Removing Rhs of wire \UART_GSM:BUART:rx_status_2\[867] = \UART_GSM:BUART:rx_parity_error_status\[868]
Removing Rhs of wire \UART_GSM:BUART:rx_status_3\[869] = \UART_GSM:BUART:rx_stop_bit_error\[870]
Removing Lhs of wire \UART_GSM:BUART:sRX:cmp_vv_vv_MODGEN_9\[880] = \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_0\[929]
Removing Lhs of wire \UART_GSM:BUART:sRX:cmp_vv_vv_MODGEN_10\[884] = \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xneq\[951]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_6\[885] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_5\[886] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_4\[887] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_3\[888] = \UART_GSM:BUART:sRX:MODIN8_6\[889]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODIN8_6\[889] = \UART_GSM:BUART:rx_count_6\[807]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_2\[890] = \UART_GSM:BUART:sRX:MODIN8_5\[891]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODIN8_5\[891] = \UART_GSM:BUART:rx_count_5\[808]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_1\[892] = \UART_GSM:BUART:sRX:MODIN8_4\[893]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODIN8_4\[893] = \UART_GSM:BUART:rx_count_4\[809]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_0\[894] = \UART_GSM:BUART:sRX:MODIN8_3\[895]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODIN8_3\[895] = \UART_GSM:BUART:rx_count_3\[810]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_6\[896] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_5\[897] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_4\[898] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_3\[899] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_2\[900] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_1\[901] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_0\[902] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_6\[903] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_5\[904] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_4\[905] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_3\[906] = \UART_GSM:BUART:rx_count_6\[807]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_2\[907] = \UART_GSM:BUART:rx_count_5\[808]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_1\[908] = \UART_GSM:BUART:rx_count_4\[809]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_0\[909] = \UART_GSM:BUART:rx_count_3\[810]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_6\[910] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_5\[911] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_4\[912] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_3\[913] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_2\[914] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_1\[915] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_0\[916] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:newa_0\[931] = \UART_GSM:BUART:rx_postpoll\[766]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:newb_0\[932] = \UART_GSM:BUART:rx_parity_bit\[883]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:dataa_0\[933] = \UART_GSM:BUART:rx_postpoll\[766]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:datab_0\[934] = \UART_GSM:BUART:rx_parity_bit\[883]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[935] = \UART_GSM:BUART:rx_postpoll\[766]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[936] = \UART_GSM:BUART:rx_parity_bit\[883]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[938] = one[24]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[939] = \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[937]
Removing Lhs of wire \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[940] = \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[937]
Removing Lhs of wire tmpOE__Rx_2_net_0[962] = one[24]
Removing Lhs of wire \VDAC8:Net_83\[967] = zero[8]
Removing Lhs of wire \VDAC8:Net_81\[968] = zero[8]
Removing Lhs of wire \VDAC8:Net_82\[969] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[973] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[979] = zero[8]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[981] = \SPIM:BSPIM:load_rx_data\[92]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[982] = \SPIM:BSPIM:mosi_from_dp\[107]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[985] = zero[8]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1000] = \UART:BUART:rx_bitclk_pre\[326]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1009] = \UART:BUART:rx_parity_error_pre\[403]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1010] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:reset_reg\\D\[1014] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:rx_bitclk\\D\[1029] = \UART_GSM:BUART:rx_bitclk_pre\[801]
Removing Lhs of wire \UART_GSM:BUART:rx_parity_error_pre\\D\[1038] = \UART_GSM:BUART:rx_parity_error_pre\[878]
Removing Lhs of wire \UART_GSM:BUART:rx_break_status\\D\[1039] = zero[8]

------------------------------------------------------
Aliased 0 equations, 286 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_GSM:BUART:rx_addressmatch\' (cost = 0):
\UART_GSM:BUART:rx_addressmatch\ <= (\UART_GSM:BUART:rx_addressmatch2\
	OR \UART_GSM:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:rx_bitclk_pre\' (cost = 1):
\UART_GSM:BUART:rx_bitclk_pre\ <= ((not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not \UART_GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_GSM:BUART:rx_bitclk_pre16x\ <= ((not \UART_GSM:BUART:rx_count_2\ and \UART_GSM:BUART:rx_count_1\ and \UART_GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:rx_poll_bit1\' (cost = 1):
\UART_GSM:BUART:rx_poll_bit1\ <= ((not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and \UART_GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:rx_poll_bit2\' (cost = 1):
\UART_GSM:BUART:rx_poll_bit2\ <= ((not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not \UART_GSM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:pollingrange\' (cost = 4):
\UART_GSM:BUART:pollingrange\ <= ((not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_GSM:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_GSM:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_GSM:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_GSM:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_GSM:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_GSM:BUART:rx_count_6\ and not \UART_GSM:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_GSM:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_GSM:BUART:rx_count_6\ and not \UART_GSM:BUART:rx_count_4\)
	OR (not \UART_GSM:BUART:rx_count_6\ and not \UART_GSM:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_GSM:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_GSM:BUART:rx_count_6\ and not \UART_GSM:BUART:rx_count_4\)
	OR (not \UART_GSM:BUART:rx_count_6\ and not \UART_GSM:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_GSM:BUART:pollcount_1\ and not \UART_GSM:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_GSM:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_GSM:BUART:pollcount_0\ and \UART_GSM:BUART:pollcount_1\)
	OR (not \UART_GSM:BUART:pollcount_1\ and \UART_GSM:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_48 and MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_48 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_48 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_48 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_48 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:rx_postpoll\' (cost = 72):
\UART_GSM:BUART:rx_postpoll\ <= (\UART_GSM:BUART:pollcount_1\
	OR (Net_633 and \UART_GSM:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_GSM:BUART:pollcount_1\ and not Net_633 and not \UART_GSM:BUART:rx_parity_bit\)
	OR (not \UART_GSM:BUART:pollcount_1\ and not \UART_GSM:BUART:pollcount_0\ and not \UART_GSM:BUART:rx_parity_bit\)
	OR (\UART_GSM:BUART:pollcount_1\ and \UART_GSM:BUART:rx_parity_bit\)
	OR (Net_633 and \UART_GSM:BUART:pollcount_0\ and \UART_GSM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_GSM:BUART:pollcount_1\ and not Net_633 and not \UART_GSM:BUART:rx_parity_bit\)
	OR (not \UART_GSM:BUART:pollcount_1\ and not \UART_GSM:BUART:pollcount_0\ and not \UART_GSM:BUART:rx_parity_bit\)
	OR (\UART_GSM:BUART:pollcount_1\ and \UART_GSM:BUART:rx_parity_bit\)
	OR (Net_633 and \UART_GSM:BUART:pollcount_0\ and \UART_GSM:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 65 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART_GSM:BUART:rx_status_0\ to zero
Aliasing \UART_GSM:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_GSM:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_GSM:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_GSM:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[290] = \UART:BUART:rx_bitclk\[338]
Removing Lhs of wire \UART:BUART:rx_status_0\[389] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[398] = zero[8]
Removing Lhs of wire \ADC_SAR_RADAR:Net_188\[513] = \ADC_SAR_RADAR:Net_385\[511]
Removing Lhs of wire \ADC_SAR_PR:Net_188\[626] = \ADC_SAR_PR:Net_385\[624]
Removing Rhs of wire \UART_GSM:BUART:rx_bitclk_enable\[765] = \UART_GSM:BUART:rx_bitclk\[813]
Removing Lhs of wire \UART_GSM:BUART:rx_status_0\[864] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:rx_status_6\[873] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[992] = \UART:BUART:tx_ctrl_mark_last\[281]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1004] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1005] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1007] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1008] = \UART:BUART:rx_markspace_pre\[402]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1013] = \UART:BUART:rx_parity_bit\[408]
Removing Lhs of wire \UART_GSM:BUART:tx_ctrl_mark_last\\D\[1021] = \UART_GSM:BUART:tx_ctrl_mark_last\[756]
Removing Lhs of wire \UART_GSM:BUART:rx_markspace_status\\D\[1033] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:rx_parity_error_status\\D\[1034] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:rx_addr_match_status\\D\[1036] = zero[8]
Removing Lhs of wire \UART_GSM:BUART:rx_markspace_pre\\D\[1037] = \UART_GSM:BUART:rx_markspace_pre\[877]
Removing Lhs of wire \UART_GSM:BUART:rx_parity_bit\\D\[1042] = \UART_GSM:BUART:rx_parity_bit\[883]

------------------------------------------------------
Aliased 0 equations, 20 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_48 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_48 and not MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_GSM:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_GSM:BUART:rx_parity_bit\ and Net_633 and \UART_GSM:BUART:pollcount_0\)
	OR (not \UART_GSM:BUART:pollcount_1\ and not \UART_GSM:BUART:pollcount_0\ and \UART_GSM:BUART:rx_parity_bit\)
	OR (not \UART_GSM:BUART:pollcount_1\ and not Net_633 and \UART_GSM:BUART:rx_parity_bit\)
	OR (not \UART_GSM:BUART:rx_parity_bit\ and \UART_GSM:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj" -dcpsoc3 Riaszto.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.233ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 13 May 2021 14:47:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\David\Documents\PSoC Creator\Keypadtest\Riaszto.cydsn\Riaszto.cyprj -d CY8C5888LTI-LP097 Riaszto.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GSM:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_GSM:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GSM:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_GSM:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GSM:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_PR_theACLK'. Fanout=2, Signal=\ADC_SAR_PR:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_RADAR_theACLK'. Fanout=2, Signal=\ADC_SAR_RADAR:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'UART_GSM_IntClock'. Fanout=1, Signal=\UART_GSM:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'pwn1_clk'. Fanout=1, Signal=Net_135
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_78
    Digital Clock 5: Automatic-assigning  clock 'beeper_clk'. Fanout=1, Signal=Net_578
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_GSM:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_GSM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_GSM_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_GSM:BUART:rx_parity_bit\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_GSM:BUART:rx_address_detected\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_GSM:BUART:rx_parity_error_pre\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_GSM:BUART:rx_markspace_pre\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_GSM:BUART:rx_state_1\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:rx_state_1\ (fanout=8)

    Removing \UART_GSM:BUART:tx_parity_bit\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_GSM:BUART:tx_mark\, Duplicate of \UART_GSM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GSM:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ROW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW1(0)__PA ,
            pad => ROW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW2(0)__PA ,
            pad => ROW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW3(0)__PA ,
            pad => ROW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ROW4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ROW4(0)__PA ,
            pad => ROW4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL1(0)__PA ,
            pad => COL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL2(0)__PA ,
            pad => COL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL3(0)__PA ,
            pad => COL3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = COL4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => COL4(0)__PA ,
            pad => COL4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDAT_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDAT_1(0)__PA ,
            oe => \SPIM:Net_294\ ,
            fb => \SPIM:Net_244\ ,
            pin_input => Net_8 ,
            pad => SDAT_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            pin_input => Net_25 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_48 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_52 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RADAR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RADAR(0)__PA ,
            analog_term => Net_77 ,
            pad => RADAR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = REED_RELAY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REED_RELAY(0)__PA ,
            pad => REED_RELAY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BACKLIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BACKLIGHT(0)__PA ,
            pin_input => Net_558 ,
            pad => BACKLIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BEEPER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BEEPER(0)__PA ,
            pin_input => Net_585 ,
            pad => BEEPER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PHRES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHRES(0)__PA ,
            analog_term => Net_593 ,
            pad => PHRES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_637 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_633 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_52, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_48 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_637, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:txn\
        );
        Output = Net_637 (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\
            + !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_state_2\
        );
        Output = \UART_GSM:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_fifo_empty\ * \UART_GSM:BUART:tx_state_2\
        );
        Output = \UART_GSM:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:tx_fifo_notfull\
        );
        Output = \UART_GSM:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\
        );
        Output = \UART_GSM:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_GSM:BUART:pollcount_1\
            + Net_633 * \UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GSM:BUART:rx_load_fifo\ * \UART_GSM:BUART:rx_fifofull\
        );
        Output = \UART_GSM:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GSM:BUART:rx_fifonotempty\ * 
              \UART_GSM:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GSM:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_8, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_8 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_8 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_11, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_11
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_11
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_11
        );
        Output = Net_11 (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_48 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_48 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_48 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_48 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_48 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_48 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_48 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GSM:BUART:txn\ * \UART_GSM:BUART:tx_state_1\ * 
              !\UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:txn\ * \UART_GSM:BUART:tx_state_2\
            + !\UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_shift_out\ * !\UART_GSM:BUART:tx_state_2\
            + !\UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_state_2\ * !\UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_shift_out\ * !\UART_GSM:BUART:tx_state_2\ * 
              !\UART_GSM:BUART:tx_counter_dp\ * \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_GSM:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_counter_dp\ * \UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:tx_state_0\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_GSM:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GSM:BUART:tx_fifo_empty\
            + !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_fifo_empty\ * !\UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_fifo_empty\ * \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_0\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GSM:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_state_2\ * \UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_counter_dp\ * \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GSM:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_state_2\
            + !\UART_GSM:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GSM:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_GSM:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_GSM:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * 
              !\UART_GSM:BUART:rx_state_3\ * \UART_GSM:BUART:rx_state_2\ * 
              !\UART_GSM:BUART:pollcount_1\ * !Net_633
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * 
              !\UART_GSM:BUART:rx_state_3\ * \UART_GSM:BUART:rx_state_2\ * 
              !\UART_GSM:BUART:pollcount_1\ * !\UART_GSM:BUART:pollcount_0\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GSM:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_GSM:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_GSM:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_2\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !Net_633 * 
              \UART_GSM:BUART:rx_last\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GSM:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              !\UART_GSM:BUART:rx_count_0\
        );
        Output = \UART_GSM:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_GSM:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\
        );
        Output = \UART_GSM:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              !\UART_GSM:BUART:pollcount_1\ * Net_633 * 
              \UART_GSM:BUART:pollcount_0\
            + !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              \UART_GSM:BUART:pollcount_1\ * !Net_633
            + !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              \UART_GSM:BUART:pollcount_1\ * !\UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_GSM:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              !Net_633 * \UART_GSM:BUART:pollcount_0\
            + !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              Net_633 * !\UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_GSM:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:pollcount_1\ * 
              !Net_633
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:pollcount_1\ * 
              !\UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_GSM:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633
        );
        Output = \UART_GSM:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => \SPIM:Net_244\ ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000010010000000001001000010000000000101100000000010010000000000000001001000000000000100100000011111111000000001111111111111111000000000010001001001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GSM:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_GSM:Net_9\ ,
            cs_addr_2 => \UART_GSM:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_GSM:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_GSM:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_GSM:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_GSM:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_GSM:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_GSM:Net_9\ ,
            cs_addr_0 => \UART_GSM:BUART:counter_load_not\ ,
            ce0_reg => \UART_GSM:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_GSM:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GSM:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_GSM:Net_9\ ,
            cs_addr_2 => \UART_GSM:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_GSM:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_GSM:BUART:rx_bitclk_enable\ ,
            route_si => \UART_GSM:BUART:rx_postpoll\ ,
            f0_load => \UART_GSM:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_GSM:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_GSM:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GSM:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_GSM:Net_9\ ,
            status_3 => \UART_GSM:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_GSM:BUART:tx_status_2\ ,
            status_1 => \UART_GSM:BUART:tx_fifo_empty\ ,
            status_0 => \UART_GSM:BUART:tx_status_0\ ,
            interrupt => Net_641 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GSM:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_GSM:Net_9\ ,
            status_5 => \UART_GSM:BUART:rx_status_5\ ,
            status_4 => \UART_GSM:BUART:rx_status_4\ ,
            status_3 => \UART_GSM:BUART:rx_status_3\ ,
            interrupt => Net_636 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SPIM:BSPIM:BidirMode:CtrlReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            control_7 => \SPIM:BSPIM:control_7\ ,
            control_6 => \SPIM:BSPIM:control_6\ ,
            control_5 => \SPIM:BSPIM:control_5\ ,
            control_4 => \SPIM:BSPIM:control_4\ ,
            control_3 => \SPIM:BSPIM:control_3\ ,
            control_2 => \SPIM:BSPIM:control_2\ ,
            control_1 => \SPIM:BSPIM:control_1\ ,
            control_0 => \SPIM:Net_294\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_GSM:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_GSM:Net_9\ ,
            load => \UART_GSM:BUART:rx_counter_load\ ,
            count_6 => \UART_GSM:BUART:rx_count_6\ ,
            count_5 => \UART_GSM:BUART:rx_count_5\ ,
            count_4 => \UART_GSM:BUART:rx_count_4\ ,
            count_3 => \UART_GSM:BUART:rx_count_3\ ,
            count_2 => \UART_GSM:BUART:rx_count_2\ ,
            count_1 => \UART_GSM:BUART:rx_count_1\ ,
            count_0 => \UART_GSM:BUART:rx_count_0\ ,
            tc => \UART_GSM:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_RADAR:IRQ\
        PORT MAP (
            interrupt => Net_73 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_84 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_PR:IRQ\
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_GSM:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_641 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_GSM:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_636 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   62 :  130 :  192 : 32.29 %
  Unique P-terms              :  121 :  263 :  384 : 31.51 %
  Total P-terms               :  144 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.241ms
Tech Mapping phase: Elapsed time ==> 0s.315ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : BACKLIGHT(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : BEEPER(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : COL1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : COL2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : COL3(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : COL4(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PHRES(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : RADAR(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : REED_RELAY(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : ROW1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ROW2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : ROW3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ROW4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCLK_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDAT_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_2_SIOREF_0 (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_PR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_PR:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_RADAR:ADC_SAR\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(2)][IoId=(7)] : BACKLIGHT(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : BEEPER(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : COL1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : COL2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : COL3(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : COL4(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PHRES(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : RADAR(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : REED_RELAY(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : ROW1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ROW2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : ROW3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ROW4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCLK_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDAT_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_2_SIOREF_0 (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_PR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_PR:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_RADAR:ADC_SAR\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.833ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_593 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: Net_77 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_646 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_sio_p12_23
    sio_p12_23
  }
  Net: \ADC_SAR_PR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_PR:Net_209\ {
  }
  Net: \ADC_SAR_PR:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_SAR_RADAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_RADAR:Net_209\ {
  }
  Net: \VDAC8:Net_77\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_593
  agl5_x_sar_0_vplus                               -> Net_593
  agl5                                             -> Net_593
  agl5_x_agr5                                      -> Net_593
  agr5                                             -> Net_593
  agr5_x_p3_1                                      -> Net_593
  p3_1                                             -> Net_593
  sar_1_vplus                                      -> Net_77
  agr7_x_sar_1_vplus                               -> Net_77
  agr7                                             -> Net_77
  agr7_x_p3_3                                      -> Net_77
  p3_3                                             -> Net_77
  vidac_2_vout                                     -> Net_646
  agl4_x_vidac_2_vout                              -> Net_646
  agl4                                             -> Net_646
  agl4_x_sio_p12_23                                -> Net_646
  sio_p12_23                                       -> Net_646
  sar_0_vrefhi                                     -> \ADC_SAR_PR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_PR:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_PR:Net_126\
  sar_1_vref                                       -> \ADC_SAR_PR:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_PR:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_PR:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_PR:Net_235\
  common_sar_vref_vdda/2                           -> \ADC_SAR_PR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_PR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_PR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_PR:Net_235\
  sar_0_vref                                       -> \ADC_SAR_PR:Net_235\
  sar_1_vrefhi                                     -> \ADC_SAR_RADAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_RADAR:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_RADAR:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.54
                   Pterms :            5.19
               Macrocells :            2.38
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      11.00 :       4.43
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_48 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_48 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_48 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_48 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_48 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_48 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_48 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_48 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              !\UART_GSM:BUART:pollcount_1\ * Net_633 * 
              \UART_GSM:BUART:pollcount_0\
            + !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              \UART_GSM:BUART:pollcount_1\ * !Net_633
            + !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              \UART_GSM:BUART:pollcount_1\ * !\UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GSM:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              !Net_633 * \UART_GSM:BUART:pollcount_0\
            + !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              Net_633 * !\UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_633
        );
        Output = \UART_GSM:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_GSM:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_GSM:Net_9\ ,
        status_5 => \UART_GSM:BUART:rx_status_5\ ,
        status_4 => \UART_GSM:BUART:rx_status_4\ ,
        status_3 => \UART_GSM:BUART:rx_status_3\ ,
        interrupt => Net_636 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_GSM:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:rx_count_2\ * !\UART_GSM:BUART:rx_count_1\ * 
              !\UART_GSM:BUART:rx_count_0\
        );
        Output = \UART_GSM:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GSM:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GSM:BUART:rx_fifonotempty\ * 
              \UART_GSM:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GSM:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GSM:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GSM:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GSM:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_GSM:BUART:pollcount_1\
            + Net_633 * \UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GSM:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_GSM:Net_9\ ,
        cs_addr_2 => \UART_GSM:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_GSM:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_GSM:BUART:rx_bitclk_enable\ ,
        route_si => \UART_GSM:BUART:rx_postpoll\ ,
        f0_load => \UART_GSM:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_GSM:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_GSM:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_GSM:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_GSM:Net_9\ ,
        load => \UART_GSM:BUART:rx_counter_load\ ,
        count_6 => \UART_GSM:BUART:rx_count_6\ ,
        count_5 => \UART_GSM:BUART:rx_count_5\ ,
        count_4 => \UART_GSM:BUART:rx_count_4\ ,
        count_3 => \UART_GSM:BUART:rx_count_3\ ,
        count_2 => \UART_GSM:BUART:rx_count_2\ ,
        count_1 => \UART_GSM:BUART:rx_count_1\ ,
        count_0 => \UART_GSM:BUART:rx_count_0\ ,
        tc => \UART_GSM:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * 
              !\UART_GSM:BUART:rx_state_3\ * \UART_GSM:BUART:rx_state_2\ * 
              !\UART_GSM:BUART:pollcount_1\ * !Net_633
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * 
              !\UART_GSM:BUART:rx_state_3\ * \UART_GSM:BUART:rx_state_2\ * 
              !\UART_GSM:BUART:pollcount_1\ * !\UART_GSM:BUART:pollcount_0\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_GSM:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GSM:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_2\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !Net_633 * 
              \UART_GSM:BUART:rx_last\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_52, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GSM:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\
        );
        Output = \UART_GSM:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GSM:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:pollcount_1\ * 
              !Net_633
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:pollcount_1\ * 
              !\UART_GSM:BUART:pollcount_0\
        );
        Output = \UART_GSM:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * 
              \UART_GSM:BUART:rx_bitclk_enable\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_5\
            + !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              \UART_GSM:BUART:rx_state_0\ * !\UART_GSM:BUART:rx_state_3\ * 
              !\UART_GSM:BUART:rx_state_2\ * !\UART_GSM:BUART:rx_count_6\ * 
              !\UART_GSM:BUART:rx_count_4\
        );
        Output = \UART_GSM:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_GSM:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GSM:BUART:tx_ctrl_mark_last\ * 
              !\UART_GSM:BUART:rx_state_0\ * \UART_GSM:BUART:rx_state_3\ * 
              \UART_GSM:BUART:rx_state_2\
        );
        Output = \UART_GSM:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SPIM:BSPIM:BidirMode:CtrlReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        control_7 => \SPIM:BSPIM:control_7\ ,
        control_6 => \SPIM:BSPIM:control_6\ ,
        control_5 => \SPIM:BSPIM:control_5\ ,
        control_4 => \SPIM:BSPIM:control_4\ ,
        control_3 => \SPIM:BSPIM:control_3\ ,
        control_2 => \SPIM:BSPIM:control_2\ ,
        control_1 => \SPIM:BSPIM:control_1\ ,
        control_0 => \SPIM:Net_294\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_8, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_8 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_8 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_11
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_11
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_11
        );
        Output = Net_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => \SPIM:Net_244\ ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000010010000000001001000010000000000101100000000010010000000000000001001000000000000100100000011111111000000001111111111111111000000000010001001001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_state_2\
            + !\UART_GSM:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GSM:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_GSM:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_counter_dp\ * \UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:tx_state_0\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GSM:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_GSM:Net_9\ ,
        cs_addr_2 => \UART_GSM:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_GSM:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_GSM:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_GSM:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_GSM:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_GSM:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_637, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:txn\
        );
        Output = Net_637 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GSM:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GSM:BUART:rx_load_fifo\ * \UART_GSM:BUART:rx_fifofull\
        );
        Output = \UART_GSM:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_GSM:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GSM:BUART:txn\ * \UART_GSM:BUART:tx_state_1\ * 
              !\UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:txn\ * \UART_GSM:BUART:tx_state_2\
            + !\UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_shift_out\ * !\UART_GSM:BUART:tx_state_2\
            + !\UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_state_2\ * !\UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_shift_out\ * !\UART_GSM:BUART:tx_state_2\ * 
              !\UART_GSM:BUART:tx_counter_dp\ * \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_GSM:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:tx_fifo_notfull\
        );
        Output = \UART_GSM:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_GSM:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_GSM:Net_9\ ,
        status_3 => \UART_GSM:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_GSM:BUART:tx_status_2\ ,
        status_1 => \UART_GSM:BUART:tx_fifo_empty\ ,
        status_0 => \UART_GSM:BUART:tx_status_0\ ,
        interrupt => Net_641 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_state_2\ * \UART_GSM:BUART:tx_bitclk\
            + \UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_counter_dp\ * \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GSM:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\
            + !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_state_2\
        );
        Output = \UART_GSM:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GSM:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_fifo_empty\ * \UART_GSM:BUART:tx_state_2\
        );
        Output = \UART_GSM:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_GSM:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GSM:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GSM:BUART:tx_fifo_empty\
            + !\UART_GSM:BUART:tx_state_1\ * !\UART_GSM:BUART:tx_state_0\ * 
              !\UART_GSM:BUART:tx_fifo_empty\ * !\UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_1\ * \UART_GSM:BUART:tx_state_0\ * 
              \UART_GSM:BUART:tx_bitclk_enable_pre\ * 
              \UART_GSM:BUART:tx_fifo_empty\ * \UART_GSM:BUART:tx_state_2\
            + \UART_GSM:BUART:tx_state_0\ * !\UART_GSM:BUART:tx_state_2\ * 
              \UART_GSM:BUART:tx_bitclk\
        );
        Output = \UART_GSM:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_GSM:Net_9\ ,
        cs_addr_0 => \UART_GSM:BUART:counter_load_not\ ,
        ce0_reg => \UART_GSM:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_GSM:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_PR:IRQ\
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_RADAR:IRQ\
        PORT MAP (
            interrupt => Net_73 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_GSM:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_636 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_GSM:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_641 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_84 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ROW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW1(0)__PA ,
        pad => ROW1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ROW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW2(0)__PA ,
        pad => ROW2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ROW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW3(0)__PA ,
        pad => ROW3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ROW4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ROW4(0)__PA ,
        pad => ROW4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BACKLIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BACKLIGHT(0)__PA ,
        pin_input => Net_558 ,
        pad => BACKLIGHT(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = COL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL1(0)__PA ,
        pad => COL1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PHRES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHRES(0)__PA ,
        analog_term => Net_593 ,
        pad => PHRES(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RADAR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RADAR(0)__PA ,
        analog_term => Net_77 ,
        pad => RADAR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BEEPER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BEEPER(0)__PA ,
        pin_input => Net_585 ,
        pad => BEEPER(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_633 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        pin_input => Net_25 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDAT_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDAT_1(0)__PA ,
        oe => \SPIM:Net_294\ ,
        fb => \SPIM:Net_244\ ,
        pin_input => Net_8 ,
        pad => SDAT_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_637 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = COL2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL2(0)__PA ,
        pad => COL2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = COL3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL3(0)__PA ,
        pad => COL3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = COL4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => COL4(0)__PA ,
        pad => COL4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_48 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_52 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = REED_RELAY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REED_RELAY(0)__PA ,
        pad => REED_RELAY(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPIM:Net_276\ ,
            dclk_0 => \SPIM:Net_276_local\ ,
            aclk_glb_0 => \ADC_SAR_PR:Net_385\ ,
            aclk_0 => \ADC_SAR_PR:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_PR:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_PR:Net_381_local\ ,
            aclk_glb_1 => \ADC_SAR_RADAR:Net_385\ ,
            aclk_1 => \ADC_SAR_RADAR:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_RADAR:Net_381\ ,
            clk_a_dig_1 => \ADC_SAR_RADAR:Net_381_local\ ,
            dclk_glb_1 => \UART_GSM:Net_9\ ,
            dclk_1 => \UART_GSM:Net_9_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_135 ,
            dclk_3 => Net_135_local ,
            dclk_glb_4 => Net_78 ,
            dclk_4 => Net_78_local ,
            dclk_glb_5 => Net_578 ,
            dclk_5 => Net_578_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_BACKLIGHT:PWMHW\
        PORT MAP (
            clock => Net_135 ,
            enable => __ONE__ ,
            tc => \PWM_BACKLIGHT:Net_63\ ,
            cmp => Net_558 ,
            irq => \PWM_BACKLIGHT:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_BEEPER:PWMHW\
        PORT MAP (
            clock => Net_578 ,
            enable => __ONE__ ,
            tc => \PWM_BEEPER:Net_63\ ,
            cmp => Net_585 ,
            irq => \PWM_BEEPER:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_78 ,
            enable => __ONE__ ,
            tc => \Timer:Net_51\ ,
            cmp => \Timer:Net_261\ ,
            irq => Net_84 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8:viDAC8\
        PORT MAP (
            vout => Net_646 ,
            iout => \VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_PR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_PR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_PR:ADC_SAR\
        PORT MAP (
            vplus => Net_593 ,
            vminus => \ADC_SAR_PR:Net_126\ ,
            ext_pin => \ADC_SAR_PR:Net_209\ ,
            vrefhi_out => \ADC_SAR_PR:Net_126\ ,
            vref => \ADC_SAR_PR:Net_235\ ,
            clock => \ADC_SAR_PR:Net_385\ ,
            pump_clock => \ADC_SAR_PR:Net_385\ ,
            irq => \ADC_SAR_PR:Net_252\ ,
            next => Net_599 ,
            data_out_udb_11 => \ADC_SAR_PR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_PR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_PR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_PR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_PR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_PR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_PR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_PR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_PR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_PR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_PR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_PR:Net_207_0\ ,
            eof_udb => Net_596 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_RADAR:ADC_SAR\
        PORT MAP (
            vplus => Net_77 ,
            vminus => \ADC_SAR_RADAR:Net_126\ ,
            ext_pin => \ADC_SAR_RADAR:Net_209\ ,
            vrefhi_out => \ADC_SAR_RADAR:Net_126\ ,
            vref => \ADC_SAR_PR:Net_235\ ,
            clock => \ADC_SAR_RADAR:Net_385\ ,
            pump_clock => \ADC_SAR_RADAR:Net_385\ ,
            irq => \ADC_SAR_RADAR:Net_252\ ,
            next => Net_76 ,
            data_out_udb_11 => \ADC_SAR_RADAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_RADAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_RADAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_RADAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_RADAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_RADAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_RADAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_RADAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_RADAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_RADAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_RADAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_RADAR:Net_207_0\ ,
            eof_udb => Net_73 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+--------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |            SS(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          ROW1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          ROW2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          ROW3(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          ROW4(0) | 
-----+-----+-------+-----------+------------------+------------------+--------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |     BACKLIGHT(0) | In(Net_558)
-----+-----+-------+-----------+------------------+------------------+--------------------------------------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |          COL1(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |         PHRES(0) | Analog(Net_593)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         RADAR(0) | Analog(Net_77)
     |   6 |     * |      NONE |         CMOS_OUT |        BEEPER(0) | In(Net_585)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |          Rx_2(0) | FB(Net_633)
-----+-----+-------+-----------+------------------+------------------+--------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |        SCLK_1(0) | In(Net_25)
     |   1 |     * |      NONE |         CMOS_OUT |        SDAT_1(0) | FB(\SPIM:Net_244\), In(Net_8), OE(\SPIM:Net_294\)
     |   2 |     * |      NONE |         CMOS_OUT |          Tx_2(0) | In(Net_637)
     |   3 |     * |      NONE |    RES_PULL_DOWN |          COL2(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |          COL3(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN |          COL4(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_48)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_52)
-----+-----+-------+-----------+------------------+------------------+--------------------------------------------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |    REED_RELAY(0) | 
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.113ms
Digital Placement phase: Elapsed time ==> 1s.752ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Riaszto_r.vh2" --pcf-path "Riaszto.pco" --des-name "Riaszto" --dsf-path "Riaszto.dsf" --sdc-path "Riaszto.sdc" --lib-path "Riaszto_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.147ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Riaszto_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.565ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.473ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.474ms
API generation phase: Elapsed time ==> 1s.540ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
