/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  reg [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(in_data[48] ? celloutsig_0_3z[3] : celloutsig_0_3z[0]);
  assign celloutsig_1_0z = !(in_data[182] ? in_data[190] : in_data[137]);
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_1z[4] : celloutsig_1_3z);
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_1z[3];
  assign celloutsig_1_4z = celloutsig_1_2z | celloutsig_1_1z[1];
  assign celloutsig_1_5z = celloutsig_1_3z | celloutsig_1_1z[4];
  assign celloutsig_0_2z = celloutsig_0_1z[2] | celloutsig_0_0z;
  reg [4:0] _07_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_3z;
  assign out_data[4:0] = _07_;
  assign celloutsig_0_6z = { in_data[7:1], celloutsig_0_5z, celloutsig_0_0z } == { in_data[27:26], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_13z = { in_data[145:137], celloutsig_1_12z } == { celloutsig_1_1z[5:1], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[91:78] === in_data[72:59];
  assign celloutsig_0_9z = { celloutsig_0_7z[9:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z } === in_data[29:8];
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z } === { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_8z = { in_data[42:37], celloutsig_0_0z, celloutsig_0_2z } > { celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_7z = { in_data[27:17], celloutsig_0_5z } * { in_data[24:21], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_6z = celloutsig_1_1z[3:1] * { celloutsig_1_1z[6:5], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_0z ? { celloutsig_1_2z, 1'h1, celloutsig_1_3z } : { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = ~ in_data[12:9];
  assign celloutsig_1_1z = ~ { in_data[168:163], celloutsig_1_0z };
  assign celloutsig_1_12z = & { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[148:147] };
  assign celloutsig_1_19z = & { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[172:136] };
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_4z;
  assign celloutsig_1_2z = ^ { in_data[180:177], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = ^ in_data[150:146];
  assign celloutsig_1_10z = ^ { celloutsig_1_1z[4:1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = ^ { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_16z };
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_3z = in_data[50:46];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
