{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 09:14:18 2006 " "Info: Processing started: Tue Aug 29 09:14:18 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdptr_g\[5\] memory tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|altsyncram_td11:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[9\] 175.07 MHz 5.712 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 175.07 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdptr_g\[5\]\" and destination memory \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|altsyncram_td11:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[9\]\" (period= 5.712 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.448 ns + Longest register memory " "Info: + Longest register to memory delay is 5.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdptr_g\[5\] 1 REG LCFF_X18_Y10_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 3; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdptr_g\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.512 ns) 0.909 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdempty_eq_comp_aeb_int~79 2 COMB LCCOMB_X18_Y10_N26 1 " "Info: 2: + IC(0.397 ns) + CELL(0.512 ns) = 0.909 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdempty_eq_comp_aeb_int~79'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.909 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.322 ns) 2.106 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdempty_eq_comp_aeb_int~82 3 COMB LCCOMB_X18_Y8_N2 2 " "Info: 3: + IC(0.875 ns) + CELL(0.322 ns) = 2.106 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdempty_eq_comp_aeb_int~82'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.197 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.178 ns) 3.151 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X19_Y7_N0 28 " "Info: 4: + IC(0.867 ns) + CELL(0.178 ns) = 3.151 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 28; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.045 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.684 ns) 5.448 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|altsyncram_td11:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[9\] 5 MEM M4K_X11_Y10 1 " "Info: 5: + IC(1.613 ns) + CELL(0.684 ns) = 5.448 ns; Loc. = M4K_X11_Y10; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|altsyncram_td11:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.297 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/altsyncram_72f1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 31.13 % ) " "Info: Total cell delay = 1.696 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.752 ns ( 68.87 % ) " "Info: Total interconnect delay = 3.752 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.448 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.448 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } { 0.000ns 0.397ns 0.875ns 0.867ns 1.613ns } { 0.000ns 0.512ns 0.322ns 0.178ns 0.684ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.053 ns - Smallest " "Info: - Smallest clock skew is 0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.617 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 182 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 182; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.724 ns) 2.617 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|altsyncram_td11:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[9\] 3 MEM M4K_X11_Y10 1 " "Info: 3: + IC(0.707 ns) + CELL(0.724 ns) = 2.617 ns; Loc. = M4K_X11_Y10; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|altsyncram_td11:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.431 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/altsyncram_72f1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 68.02 % ) " "Info: Total cell delay = 1.780 ns ( 68.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 31.98 % ) " "Info: Total interconnect delay = 0.837 ns ( 31.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.617 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.617 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } { 0.000ns 0.000ns 0.130ns 0.707ns } { 0.000ns 1.056ns 0.000ns 0.724ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.564 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 182 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 182; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.602 ns) 2.564 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdptr_g\[5\] 3 REG LCFF_X18_Y10_N13 3 " "Info: 3: + IC(0.776 ns) + CELL(0.602 ns) = 2.564 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 3; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|rdptr_g\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.378 ns" { IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.66 % ) " "Info: Total cell delay = 1.658 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } { 0.000ns 0.000ns 0.130ns 0.776ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.617 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.617 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } { 0.000ns 0.000ns 0.130ns 0.707ns } { 0.000ns 1.056ns 0.000ns 0.724ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } { 0.000ns 0.000ns 0.130ns 0.776ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/altsyncram_72f1.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.448 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.448 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } { 0.000ns 0.397ns 0.875ns 0.867ns 1.613ns } { 0.000ns 0.512ns 0.322ns 0.178ns 0.684ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.617 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.617 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9] } { 0.000ns 0.000ns 0.130ns 0.707ns } { 0.000ns 1.056ns 0.000ns 0.724ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.564 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.564 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5] } { 0.000ns 0.000ns 0.130ns 0.776ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\] register tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[11\] 178.54 MHz 5.601 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 178.54 MHz between source register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\]\" and destination register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[11\]\" (period= 5.601 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.362 ns + Longest register register " "Info: + Longest register to register delay is 5.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\] 1 REG LCFF_X19_Y10_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.521 ns) 1.499 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~87 2 COMB LCCOMB_X19_Y8_N6 1 " "Info: 2: + IC(0.978 ns) + CELL(0.521 ns) = 1.499 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~87'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.178 ns) 2.550 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~88 3 COMB LCCOMB_X19_Y10_N30 2 " "Info: 3: + IC(0.873 ns) + CELL(0.178 ns) = 2.550 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~88'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.051 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 3.026 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|op_1~259 4 COMB LCCOMB_X19_Y10_N0 124 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 3.026 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 124; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|op_1~259'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.476 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.495 ns) 3.834 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|parity~COUT 5 COMB LCCOMB_X19_Y10_N2 2 " "Info: 5: + IC(0.313 ns) + CELL(0.495 ns) = 3.834 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.808 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.914 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera0~COUT 6 COMB LCCOMB_X19_Y10_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.914 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.994 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera1~COUT 7 COMB LCCOMB_X19_Y10_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.994 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.074 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera2~COUT 8 COMB LCCOMB_X19_Y10_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.074 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.154 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera3~COUT 9 COMB LCCOMB_X19_Y10_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.154 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.234 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera4~COUT 10 COMB LCCOMB_X19_Y10_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.234 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.408 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera5~COUT 11 COMB LCCOMB_X19_Y10_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 4.408 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.488 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera6~COUT 12 COMB LCCOMB_X19_Y10_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.488 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.568 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera7~COUT 13 COMB LCCOMB_X19_Y10_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.568 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.648 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera8~COUT 14 COMB LCCOMB_X19_Y10_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.648 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera8~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.728 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera9~COUT 15 COMB LCCOMB_X19_Y10_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.728 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera9~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.808 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera10~COUT 16 COMB LCCOMB_X19_Y10_N24 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 4.808 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera10~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.266 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera11 17 COMB LCCOMB_X19_Y10_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 5.266 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|countera11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11 } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.362 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[11\] 18 REG LCFF_X19_Y10_N27 4 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 5.362 ns; Loc. = LCFF_X19_Y10_N27; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 54.08 % ) " "Info: Total cell delay = 2.900 ns ( 54.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 45.92 % ) " "Info: Total interconnect delay = 2.462 ns ( 45.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.362 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.362 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.978ns 0.873ns 0.298ns 0.313ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.359 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 195 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.602 ns) 3.359 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[11\] 2 REG LCFF_X19_Y10_N27 4 " "Info: 2: + IC(1.823 ns) + CELL(0.602 ns) = 3.359 ns; Loc. = LCFF_X19_Y10_N27; Fanout = 4; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[11\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.425 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.73 % ) " "Info: Total cell delay = 1.536 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 54.27 % ) " "Info: Total interconnect delay = 1.823 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.359 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 195 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.602 ns) 3.359 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\] 2 REG LCFF_X19_Y10_N13 13 " "Info: 2: + IC(1.823 ns) + CELL(0.602 ns) = 3.359 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.425 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.73 % ) " "Info: Total cell delay = 1.536 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 54.27 % ) " "Info: Total interconnect delay = 1.823 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.362 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.362 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.978ns 0.873ns 0.298ns 0.313ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "WRITE_FX2FIFO FLAGB IFCLK 5.665 ns register " "Info: tsu for register \"WRITE_FX2FIFO\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 5.665 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.243 ns + Longest pin register " "Info: + Longest pin to register delay is 8.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.206 ns) + CELL(0.178 ns) 7.287 ns Selector1~16 2 COMB LCCOMB_X19_Y7_N6 1 " "Info: 2: + IC(6.206 ns) + CELL(0.178 ns) = 7.287 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 1; COMB Node = 'Selector1~16'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.384 ns" { FLAGB Selector1~16 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 8.147 ns Selector1~17 3 COMB LCCOMB_X19_Y7_N20 1 " "Info: 3: + IC(0.315 ns) + CELL(0.545 ns) = 8.147 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'Selector1~17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.860 ns" { Selector1~16 Selector1~17 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.243 ns WRITE_FX2FIFO 4 REG LCFF_X19_Y7_N21 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.243 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'WRITE_FX2FIFO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 20.89 % ) " "Info: Total cell delay = 1.722 ns ( 20.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.521 ns ( 79.11 % ) " "Info: Total interconnect delay = 6.521 ns ( 79.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.243 ns" { FLAGB Selector1~16 Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.243 ns" { FLAGB FLAGB~combout Selector1~16 Selector1~17 WRITE_FX2FIFO } { 0.000ns 0.000ns 6.206ns 0.315ns 0.000ns } { 0.000ns 0.903ns 0.178ns 0.545ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.540 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 182 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 182; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.602 ns) 2.540 ns WRITE_FX2FIFO 3 REG LCFF_X19_Y7_N21 4 " "Info: 3: + IC(0.752 ns) + CELL(0.602 ns) = 2.540 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'WRITE_FX2FIFO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.354 ns" { IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.28 % ) " "Info: Total cell delay = 1.658 ns ( 65.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 34.72 % ) " "Info: Total interconnect delay = 0.882 ns ( 34.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl WRITE_FX2FIFO } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.243 ns" { FLAGB Selector1~16 Selector1~17 WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.243 ns" { FLAGB FLAGB~combout Selector1~16 Selector1~17 WRITE_FX2FIFO } { 0.000ns 0.000ns 6.206ns 0.315ns 0.000ns } { 0.000ns 0.903ns 0.178ns 0.545ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl WRITE_FX2FIFO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl WRITE_FX2FIFO } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\] 12.767 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\]\" is 12.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.359 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 195 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.602 ns) 3.359 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\] 2 REG LCFF_X19_Y10_N13 13 " "Info: 2: + IC(1.823 ns) + CELL(0.602 ns) = 3.359 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.425 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.73 % ) " "Info: Total cell delay = 1.536 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 54.27 % ) " "Info: Total interconnect delay = 1.823 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.131 ns + Longest register pin " "Info: + Longest register to pin delay is 9.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\] 1 REG LCFF_X19_Y10_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|a_graycounter_r27:wrptr_gp\|power_modified_counter_values\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "db/a_graycounter_r27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/a_graycounter_r27.tdf" 102 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.521 ns) 1.499 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~87 2 COMB LCCOMB_X19_Y8_N6 1 " "Info: 2: + IC(0.978 ns) + CELL(0.521 ns) = 1.499 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~87'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.178 ns) 2.550 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~88 3 COMB LCCOMB_X19_Y10_N30 2 " "Info: 3: + IC(0.873 ns) + CELL(0.178 ns) = 2.550 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~88'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.051 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.322 ns) 3.750 ns tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X19_Y9_N6 2 " "Info: 4: + IC(0.878 ns) + CELL(0.322 ns) = 3.750 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo\|dcfifo:dcfifo_component\|dcfifo_mfb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_mfb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/db/dcfifo_mfb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(3.066 ns) 9.131 ns GPIO2 5 PIN PIN_68 0 " "Info: 5: + IC(2.315 ns) + CELL(3.066 ns) = 9.131 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.381 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 44.76 % ) " "Info: Total cell delay = 4.087 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.044 ns ( 55.24 % ) " "Info: Total interconnect delay = 5.044 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.131 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.131 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.978ns 0.873ns 0.878ns 2.315ns } { 0.000ns 0.521ns 0.178ns 0.322ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.359 ns" { ENC_CLK tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.359 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.131 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.131 ns" { tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88 tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 0.978ns 0.873ns 0.878ns 2.315ns } { 0.000ns 0.521ns 0.178ns 0.322ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.721 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.782 ns) + CELL(3.036 ns) 10.721 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.782 ns) + CELL(3.036 ns) = 10.721 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.818 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 36.74 % ) " "Info: Total cell delay = 3.939 ns ( 36.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.782 ns ( 63.26 % ) " "Info: Total interconnect delay = 6.782 ns ( 63.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.721 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.721 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.782ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[0\] DA\[0\] ENC_CLK -3.313 ns register " "Info: th for register \"ADC\[0\]\" (data pin = \"DA\[0\]\", clock pin = \"ENC_CLK\") is -3.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.487 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 195 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.602 ns) 3.487 ns ADC\[0\] 2 REG LCFF_X19_Y7_N25 1 " "Info: 2: + IC(1.951 ns) + CELL(0.602 ns) = 3.487 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 1; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.553 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.05 % ) " "Info: Total cell delay = 1.536 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.951 ns ( 55.95 % ) " "Info: Total interconnect delay = 1.951 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.487 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.487 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 59 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns DA\[0\] 1 PIN PIN_180 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.899 ns) + CELL(0.178 ns) 6.990 ns ADC\[0\]~feeder 2 COMB LCCOMB_X19_Y7_N24 1 " "Info: 2: + IC(5.899 ns) + CELL(0.178 ns) = 6.990 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'ADC\[0\]~feeder'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.077 ns" { DA[0] ADC[0]~feeder } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.086 ns ADC\[0\] 3 REG LCFF_X19_Y7_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.086 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 1; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { ADC[0]~feeder ADC[0] } "NODE_NAME" } } { "ozy_eval.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/LTC2208EVAL_OZY/ozy_eval.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 16.75 % ) " "Info: Total cell delay = 1.187 ns ( 16.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.899 ns ( 83.25 % ) " "Info: Total interconnect delay = 5.899 ns ( 83.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.086 ns" { DA[0] ADC[0]~feeder ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.086 ns" { DA[0] DA[0]~combout ADC[0]~feeder ADC[0] } { 0.000ns 0.000ns 5.899ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.487 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.487 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.086 ns" { DA[0] ADC[0]~feeder ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.086 ns" { DA[0] DA[0]~combout ADC[0]~feeder ADC[0] } { 0.000ns 0.000ns 5.899ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 09:14:18 2006 " "Info: Processing ended: Tue Aug 29 09:14:18 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
