<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p802" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_802{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_802{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_802{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_802{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_802{left:80px;bottom:878px;letter-spacing:0.16px;}
#t6_802{left:145px;bottom:878px;letter-spacing:0.1px;word-spacing:0.01px;}
#t7_802{left:145px;bottom:850px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_802{left:145px;bottom:821px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t9_802{left:232px;bottom:821px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ta_802{left:232px;bottom:805px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tb_802{left:232px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_802{left:232px;bottom:759px;letter-spacing:-0.12px;word-spacing:0.03px;}
#td_802{left:232px;bottom:736px;letter-spacing:-0.11px;word-spacing:0.05px;}
#te_802{left:453px;bottom:736px;letter-spacing:-0.17px;word-spacing:0.07px;}
#tf_802{left:512px;bottom:736px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tg_802{left:232px;bottom:719px;letter-spacing:-0.11px;word-spacing:0.02px;}
#th_802{left:232px;bottom:696px;letter-spacing:-0.14px;word-spacing:0.05px;}
#ti_802{left:145px;bottom:667px;letter-spacing:-0.1px;word-spacing:0.05px;}
#tj_802{left:232px;bottom:667px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_802{left:232px;bottom:644px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tl_802{left:232px;bottom:621px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tm_802{left:232px;bottom:598px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tn_802{left:232px;bottom:581px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#to_802{left:145px;bottom:552px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#tp_802{left:232px;bottom:552px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tq_802{left:232px;bottom:530px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tr_802{left:232px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ts_802{left:232px;bottom:484px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tt_802{left:232px;bottom:467px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_802{left:232px;bottom:450px;letter-spacing:-0.09px;}
#tv_802{left:232px;bottom:427px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tw_802{left:145px;bottom:398px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tx_802{left:232px;bottom:398px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_802{left:232px;bottom:381px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tz_802{left:232px;bottom:358px;letter-spacing:-0.12px;}
#t10_802{left:232px;bottom:335px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t11_802{left:232px;bottom:313px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t12_802{left:145px;bottom:285px;letter-spacing:-0.11px;}
#t13_802{left:524px;bottom:286px;letter-spacing:-0.01px;}
#t14_802{left:625px;bottom:286px;letter-spacing:-0.06px;}
#t15_802{left:672px;bottom:285px;}
#t16_802{left:145px;bottom:258px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_802{left:539px;bottom:258px;letter-spacing:-0.23px;word-spacing:0.08px;}
#t18_802{left:630px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.02px;}

.s1_802{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_802{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_802{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_802{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_802{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s6_802{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_802{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts802" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg802Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg802" style="-webkit-user-select: none;"><object width="825" height="990" data="802/802.svg" type="image/svg+xml" id="pdf802" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_802" class="t s1_802">Caches and Write Buffers </span>
<span id="t2_802" class="t s2_802">B6-18 </span><span id="t3_802" class="t s1_802">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_802" class="t s2_802">ARM DDI 0100I </span>
<span id="t5_802" class="t s3_802">B6.6.4 </span><span id="t6_802" class="t s3_802">Register 1: cache and write buffer control bits </span>
<span id="t7_802" class="t s4_802">The following bits in register 1 of the System Control Coprocessor control caches and write buffers: </span>
<span id="t8_802" class="t s5_802">C (bit[2]) </span><span id="t9_802" class="t s4_802">If a unified cache is used, this is the enable/disable bit for the unified cache. If separate </span>
<span id="ta_802" class="t s4_802">caches are used, this is the enable/disable bit for the data cache. In either case: </span>
<span id="tb_802" class="t s4_802">0 = Cache disabled </span>
<span id="tc_802" class="t s4_802">1 = Cache enabled. </span>
<span id="td_802" class="t s4_802">If the cache is not implemented, this bit </span><span id="te_802" class="t s6_802">reads as 0 </span><span id="tf_802" class="t s4_802">(RAZ) and ignores writes. If the cache </span>
<span id="tg_802" class="t s4_802">is implemented, it must be possible to disable it by setting this bit to 0. </span>
<span id="th_802" class="t s4_802">The C bit must reset to 0. Behavior prior to ARMv6 might differ. </span>
<span id="ti_802" class="t s5_802">W (bit[3]) </span><span id="tj_802" class="t s4_802">This is the enable/disable bit for the write buffer: </span>
<span id="tk_802" class="t s4_802">0 = Write buffer disabled </span>
<span id="tl_802" class="t s4_802">1 = Write buffer enabled. </span>
<span id="tm_802" class="t s4_802">If a unified cache is used or the instruction cache is not implemented, this bit RAZ and </span>
<span id="tn_802" class="t s4_802">ignores writes. If the write buffer cannot be disabled, this bit reads as one and ignores writes. </span>
<span id="to_802" class="t s5_802">I (bit[12]) </span><span id="tp_802" class="t s4_802">If separate caches are used, this is the enable/disable bit for the instruction cache: </span>
<span id="tq_802" class="t s4_802">0 = Cache disabled </span>
<span id="tr_802" class="t s4_802">1 = Cache enabled. </span>
<span id="ts_802" class="t s4_802">If a unified cache is used or the instruction cache is not implemented, this bit RAZ and </span>
<span id="tt_802" class="t s4_802">ignores writes. If the instruction cache is implemented, it must be possible to disable it by </span>
<span id="tu_802" class="t s4_802">setting this bit to 0. </span>
<span id="tv_802" class="t s4_802">The I bit must reset to 0. Behavior prior to ARMv6 might differ. </span>
<span id="tw_802" class="t s5_802">RR (bit[14]) </span><span id="tx_802" class="t s4_802">If the cache allows the use of an alternative replacement strategy that has a more easily </span>
<span id="ty_802" class="t s4_802">predictable worst-case performance, this bit selects it: </span>
<span id="tz_802" class="t s4_802">0 = Normal replacement strategy (for example, random replacement) </span>
<span id="t10_802" class="t s4_802">1 = Predictable strategy (for example, round-robin replacement). </span>
<span id="t11_802" class="t s4_802">The RR bit must reset to 0. Behavior prior to ARMv6 might differ. </span>
<span id="t12_802" class="t s4_802">The replacement strategy associated with each value of the RR bit is </span><span id="t13_802" class="t s7_802">IMPLEMENTATION </span><span id="t14_802" class="t s7_802">DEFINED</span><span id="t15_802" class="t s4_802">. </span>
<span id="t16_802" class="t s4_802">For a full description of the System Control Coprocessor register 1, see </span><span id="t17_802" class="t s6_802">Control register </span><span id="t18_802" class="t s4_802">on page B3-12. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
