#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 22 18:53:26 2019
# Process ID: 19816
# Current directory: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4456 C:\Users\Jonat\Documents\GitHub\3Ugers3Semester\hdmi-in.xpr
# Log file: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/vivado.log
# Journal file: C:/Users/Jonat/Documents/GitHub/3Ugers3Semester\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/manniche/Documents/GitHub/3Ugers3Semester' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_dvi2rgb_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_axi_dynclk_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_rgb2vga_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_xlconcat_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_axi_gpio_btn_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_axi_gpio_led_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_axi_gpio_sw_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_axi_gpio_video_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_axi_vdma_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_proc_sys_reset_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_rst_processing_system7_0_100M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_rst_processing_system7_0_150M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_v_axi4s_vid_out_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_v_tc_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_v_tc_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_v_vid_in_axi4s_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_xbar_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_s00_regslice_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_s00_data_fifo_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_s01_regslice_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_auto_us_df_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_m00_data_fifo_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_m00_regslice_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_auto_pc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'hdmi_in_auto_pc_1_synth_1' not found
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.ipdefs/repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDK/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_in.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_in_axi_gpio_sw_0
hdmi_in_rst_processing_system7_0_150M_0
hdmi_in_axi_gpio_btn_0
hdmi_in_axi_gpio_video_0
hdmi_in_axi_gpio_led_0
hdmi_in_processing_system7_0_0
hdmi_in_proc_sys_reset_0_0
hdmi_in_dvi2rgb_0_0
hdmi_in_rst_processing_system7_0_100M_0
hdmi_in_Nunchuck_0_0

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 819.023 ; gain = 205.129
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/Doodlemon_SDK -hwspec C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk/hdmi_in_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/Doodlemon_SDK -hwspec C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.sdk/hdmi_in_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- Jaycobehehe:user:Nunchuck:1.0 - Nunchuck_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/aPixelClkLckd(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Successfully read diagram <hdmi_in> from BD file <C:/Users/Jonat/Documents/GitHub/3Ugers3Semester/hdmi-in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.152 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 22 18:58:20 2019...
