INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/testbench/testbench.srcs/sources_1/new/tb_hit_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hit_handler'
