# Memory-Design
Design of 4X4 16-bit SRAM Memory Array Using Cadence Virtuoso tool.

## About
The project involves the design of a 4X4 16-bit SRAM Memory Array using *Cadence Virtuoso* built using *GPDK 180nm* Technology.

## Introduction
![alt text](![Screenshot 2024-03-31 180933](https://github.com/KeerthanaUmesh/Memory-Design/assets/147648970/9175fdc4-f7d1-447b-a8e4-ab09ba930b1a))
