Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 19:32:35 2024
| Host         : ECE-PHO115-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    93          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (188)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 93 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (188)
--------------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.582        0.000                      0                  190        0.241        0.000                      0                  190        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.582        0.000                      0                  190        0.241        0.000                      0                  190        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.934ns (23.887%)  route 2.976ns (76.113%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.640     5.243    debEN/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  debEN/button_reg/Q
                         net (fo=27, routed)          1.370     7.069    ltrD/clean_en
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.152     7.221 r  ltrD/last_inserted_position[0]_i_2/O
                         net (fo=3, routed)           0.846     8.067    ltrD/last_inserted_position[0]_i_2_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.326     8.393 r  ltrD/letter2[5]_i_1/O
                         net (fo=6, routed)           0.759     9.153    ltrD/letter2[5]_i_1_n_0
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.940    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X33Y88         FDSE (Setup_fdse_C_S)       -0.429    14.734    ltrD/letter2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.934ns (23.887%)  route 2.976ns (76.113%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.640     5.243    debEN/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  debEN/button_reg/Q
                         net (fo=27, routed)          1.370     7.069    ltrD/clean_en
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.152     7.221 r  ltrD/last_inserted_position[0]_i_2/O
                         net (fo=3, routed)           0.846     8.067    ltrD/last_inserted_position[0]_i_2_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.326     8.393 r  ltrD/letter2[5]_i_1/O
                         net (fo=6, routed)           0.759     9.153    ltrD/letter2[5]_i_1_n_0
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.940    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[2]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X33Y88         FDSE (Setup_fdse_C_S)       -0.429    14.734    ltrD/letter2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/last_inserted_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.397ns (32.420%)  route 2.912ns (67.580%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.239    ltrD/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.478     5.717 f  ltrD/flagDel_reg/Q
                         net (fo=7, routed)           1.072     6.789    ltrD/flagDel
    SLICE_X34Y88         LUT3 (Prop_lut3_I2_O)        0.323     7.112 f  ltrD/current_position[1]_i_2/O
                         net (fo=4, routed)           0.704     7.816    ltrD/current_position[1]_i_2_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.348     8.164 r  ltrD/last_inserted_position[0]_i_4/O
                         net (fo=1, routed)           0.407     8.571    ltrD/last_inserted_position[0]_i_4_n_0
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.124     8.695 r  ltrD/last_inserted_position[0]_i_3/O
                         net (fo=1, routed)           0.729     9.424    ltrD/last_inserted_position[0]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.548 r  ltrD/last_inserted_position[0]_i_1/O
                         net (fo=1, routed)           0.000     9.548    ltrD/last_inserted_position[0]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  ltrD/last_inserted_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.938    ltrD/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  ltrD/last_inserted_position_reg[0]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X34Y87         FDRE (Setup_fdre_C_D)        0.079    15.282    ltrD/last_inserted_position_reg[0]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.934ns (25.362%)  route 2.749ns (74.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.640     5.243    debEN/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  debEN/button_reg/Q
                         net (fo=27, routed)          1.370     7.069    ltrD/clean_en
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.152     7.221 r  ltrD/last_inserted_position[0]_i_2/O
                         net (fo=3, routed)           0.846     8.067    ltrD/last_inserted_position[0]_i_2_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.326     8.393 r  ltrD/letter2[5]_i_1/O
                         net (fo=6, routed)           0.532     8.925    ltrD/letter2[5]_i_1_n_0
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.516    14.939    ltrD/clk_IBUF_BUFG
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[3]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X31Y87         FDSE (Setup_fdse_C_S)       -0.429    14.733    ltrD/letter2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.934ns (25.362%)  route 2.749ns (74.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.640     5.243    debEN/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  debEN/button_reg/Q
                         net (fo=27, routed)          1.370     7.069    ltrD/clean_en
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.152     7.221 r  ltrD/last_inserted_position[0]_i_2/O
                         net (fo=3, routed)           0.846     8.067    ltrD/last_inserted_position[0]_i_2_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.326     8.393 r  ltrD/letter2[5]_i_1/O
                         net (fo=6, routed)           0.532     8.925    ltrD/letter2[5]_i_1_n_0
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.516    14.939    ltrD/clk_IBUF_BUFG
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[4]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X31Y87         FDSE (Setup_fdse_C_S)       -0.429    14.733    ltrD/letter2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 debEN/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.934ns (25.362%)  route 2.749ns (74.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.640     5.243    debEN/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  debEN/button_reg/Q
                         net (fo=27, routed)          1.370     7.069    ltrD/clean_en
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.152     7.221 r  ltrD/last_inserted_position[0]_i_2/O
                         net (fo=3, routed)           0.846     8.067    ltrD/last_inserted_position[0]_i_2_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.326     8.393 r  ltrD/letter2[5]_i_1/O
                         net (fo=6, routed)           0.532     8.925    ltrD/letter2[5]_i_1_n_0
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.516    14.939    ltrD/clk_IBUF_BUFG
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[5]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X31Y87         FDSE (Setup_fdse_C_S)       -0.429    14.733    ltrD/letter2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.952ns (24.395%)  route 2.950ns (75.605%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debDEL/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  debDEL/counter_reg[2]/Q
                         net (fo=2, routed)           0.959     6.656    debDEL/counter_reg[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  debDEL/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.224    debDEL/counter[0]_i_9__0_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.348 r  debDEL/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.440     7.788    debDEL/counter[0]_i_8__0_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.441     8.353    debDEL/counter[0]_i_4__0_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  debDEL/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.667     9.143    debDEL/counter
    SLICE_X39Y96         FDRE                                         r  debDEL/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X39Y96         FDRE                                         r  debDEL/counter_reg[20]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X39Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.952ns (24.396%)  route 2.950ns (75.604%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debDEL/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  debDEL/counter_reg[2]/Q
                         net (fo=2, routed)           0.959     6.656    debDEL/counter_reg[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  debDEL/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.224    debDEL/counter[0]_i_9__0_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.348 r  debDEL/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.440     7.788    debDEL/counter[0]_i_8__0_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.441     8.353    debDEL/counter[0]_i_4__0_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  debDEL/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.666     9.143    debDEL/counter
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[16]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.952ns (24.396%)  route 2.950ns (75.604%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debDEL/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  debDEL/counter_reg[2]/Q
                         net (fo=2, routed)           0.959     6.656    debDEL/counter_reg[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  debDEL/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.224    debDEL/counter[0]_i_9__0_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.348 r  debDEL/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.440     7.788    debDEL/counter[0]_i_8__0_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.441     8.353    debDEL/counter[0]_i_4__0_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  debDEL/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.666     9.143    debDEL/counter
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[17]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 debDEL/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.952ns (24.396%)  route 2.950ns (75.604%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.638     5.241    debDEL/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  debDEL/counter_reg[2]/Q
                         net (fo=2, routed)           0.959     6.656    debDEL/counter_reg[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  debDEL/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.224    debDEL/counter[0]_i_9__0_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.348 r  debDEL/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.440     7.788    debDEL/counter[0]_i_8__0_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.912 f  debDEL/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.441     8.353    debDEL/counter[0]_i_4__0_n_0
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  debDEL/counter[0]_i_2__0/O
                         net (fo=21, routed)          0.666     9.143    debDEL/counter
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518    14.941    debDEL/clk_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[18]/C
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.976    debDEL/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  5.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 debDEL/button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/flagDel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (51.996%)  route 0.151ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debDEL/clk_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  debDEL/button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debDEL/button_reg/Q
                         net (fo=10, routed)          0.151     1.803    ltrD/clean_del
    SLICE_X34Y87         FDRE                                         r  ltrD/flagDel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.002    ltrD/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  ltrD/flagDel_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.060     1.561    ltrD/flagDel_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debDEL/clk_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debDEL/counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.746    debDEL/counter_reg[19]
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  debDEL/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    debDEL/counter_reg[16]_i_1__0_n_4
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    debDEL/clk_IBUF_BUFG
    SLICE_X39Y95         FDRE                                         r  debDEL/counter_reg[19]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    debDEL/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debDEL/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  debDEL/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  debDEL/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.747    debDEL/counter_reg[7]
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  debDEL/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.855    debDEL/counter_reg[4]_i_1__0_n_4
    SLICE_X39Y92         FDRE                                         r  debDEL/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debDEL/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  debDEL/counter_reg[7]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.105     1.591    debDEL/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debDEL/clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  debDEL/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debDEL/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.749    debDEL/counter_reg[11]
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  debDEL/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.857    debDEL/counter_reg[8]_i_1__0_n_4
    SLICE_X39Y93         FDRE                                         r  debDEL/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    debDEL/clk_IBUF_BUFG
    SLICE_X39Y93         FDRE                                         r  debDEL/counter_reg[11]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.105     1.592    debDEL/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debDEL/clk_IBUF_BUFG
    SLICE_X39Y94         FDRE                                         r  debDEL/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  debDEL/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.749    debDEL/counter_reg[15]
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  debDEL/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.857    debDEL/counter_reg[12]_i_1__0_n_4
    SLICE_X39Y94         FDRE                                         r  debDEL/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    debDEL/clk_IBUF_BUFG
    SLICE_X39Y94         FDRE                                         r  debDEL/counter_reg[15]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.105     1.592    debDEL/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debDEL/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  debDEL/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    debDEL/counter_reg[3]
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  debDEL/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.856    debDEL/counter_reg[0]_i_3__0_n_4
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debDEL/clk_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  debDEL/counter_reg[3]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.105     1.591    debDEL/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debDEL/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debDEL/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.486    debDEL/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  debDEL/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  debDEL/counter_reg[4]/Q
                         net (fo=2, routed)           0.114     1.741    debDEL/counter_reg[4]
    SLICE_X39Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  debDEL/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.856    debDEL/counter_reg[4]_i_1__0_n_7
    SLICE_X39Y92         FDRE                                         r  debDEL/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debDEL/clk_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  debDEL/counter_reg[4]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.105     1.591    debDEL/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debEN/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.569     1.488    debEN/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  debEN/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.778    debEN/counter_reg[18]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  debEN/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    debEN/counter_reg[16]_i_1_n_5
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    debEN/clk_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  debEN/counter_reg[18]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.134     1.622    debEN/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debEN/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  debEN/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debEN/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.778    debEN/counter_reg[10]
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  debEN/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    debEN/counter_reg[8]_i_1_n_5
    SLICE_X38Y95         FDRE                                         r  debEN/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    debEN/clk_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  debEN/counter_reg[10]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.134     1.621    debEN/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debEN/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debEN/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    debEN/clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  debEN/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debEN/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.778    debEN/counter_reg[2]
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  debEN/counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.888    debEN/counter_reg[0]_i_3_n_5
    SLICE_X38Y93         FDRE                                         r  debEN/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    debEN/clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  debEN/counter_reg[2]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.134     1.621    debEN/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y89    debDEL/button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y91    debDEL/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y93    debDEL/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y93    debDEL/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y94    debDEL/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y94    debDEL/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y94    debDEL/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y91    debDEL/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y91    debDEL/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y93    debDEL/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y93    debDEL/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y89    debDEL/button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y91    debDEL/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y91    debDEL/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y93    debDEL/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y93    debDEL/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.422ns  (logic 9.706ns (35.395%)  route 17.716ns (64.605%))
  Logic Levels:           28  (CARRY4=13 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[6]/C
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/heightPos_reg[6]/Q
                         net (fo=139, routed)         3.612     4.068    vga_con/heightPos_reg[6]
    SLICE_X49Y89         LUT5 (Prop_lut5_I3_O)        0.124     4.192 r  vga_con/y0_carry__0_i_2/O
                         net (fo=6, routed)           1.269     5.461    vga_con/y0_carry__0_i_2_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I0_O)        0.124     5.585 r  vga_con/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.585    vga_con/y0_carry__0_i_6_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.983 r  vga_con/y0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.983    vga_con/y0_carry__0_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.097 r  vga_con/y0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.097    vga_con/y0_carry__1_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.254 r  vga_con/y0_carry__2/CO[1]
                         net (fo=30, routed)          1.093     7.347    vga_con/y0_carry__2_n_2
    SLICE_X43Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.144 r  vga_con/y0__188_carry__5_i_7/CO[2]
                         net (fo=4, routed)           0.208     8.352    vga_con/y0__188_carry__5_i_7_n_1
    SLICE_X42Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.149 r  vga_con/y0__188_carry__5_i_8/CO[2]
                         net (fo=3, routed)           0.351     9.500    vga_con/y0__188_carry__5_i_8_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.294 f  vga_con/y0__188_carry__6_i_9/CO[2]
                         net (fo=34, routed)          1.621    11.916    vga_con/y0__188_carry__6_i_9_n_1
    SLICE_X44Y96         LUT3 (Prop_lut3_I1_O)        0.339    12.255 r  vga_con/y0__188_carry__9_i_1/O
                         net (fo=19, routed)          1.279    13.534    vga_con/y0__188_carry__9_i_1_n_0
    SLICE_X44Y95         LUT4 (Prop_lut4_I0_O)        0.327    13.861 r  vga_con/y0__188_carry__10_i_3/O
                         net (fo=1, routed)           0.000    13.861    vga_con/y0__188_carry__10_i_3_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.441 r  vga_con/y0__188_carry__10/O[2]
                         net (fo=2, routed)           0.784    15.225    vga_con/y0__188_carry__10_n_5
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.331    15.556 r  vga_con/y0__324_carry__7_i_1/O
                         net (fo=2, routed)           0.690    16.246    vga_con/y0__324_carry__7_i_1_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.327    16.573 r  vga_con/y0__324_carry__7_i_5/O
                         net (fo=1, routed)           0.000    16.573    vga_con/y0__324_carry__7_i_5_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.974 r  vga_con/y0__324_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.974    vga_con/y0__324_carry__7_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.197 r  vga_con/y0__324_carry__8/O[0]
                         net (fo=3, routed)           0.834    18.031    vga_con/y0__324_carry__8_n_7
    SLICE_X46Y95         LUT2 (Prop_lut2_I0_O)        0.299    18.330 r  vga_con/y0__433_carry__4_i_1/O
                         net (fo=1, routed)           0.000    18.330    vga_con/y0__433_carry__4_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.706 r  vga_con/y0__433_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.706    vga_con/y0__433_carry__4_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.925 r  vga_con/y0__433_carry__5/O[0]
                         net (fo=3, routed)           0.826    19.751    vga_con/y0__433_carry__5_n_7
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.295    20.046 r  vga_con/y0__519_carry__5_i_3/O
                         net (fo=1, routed)           0.569    20.614    vga_con/y0__519_carry__5_i_3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.121 r  vga_con/y0__519_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.121    vga_con/y0__519_carry__5_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.278 r  vga_con/y0__519_carry__6/CO[1]
                         net (fo=8, routed)           1.655    22.933    vga_con/y0__519_carry__6_n_2
    SLICE_X37Y90         LUT5 (Prop_lut5_I1_O)        0.357    23.290 r  vga_con/char_i_67/O
                         net (fo=4, routed)           1.520    24.810    vga_con/char_i_67_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I3_O)        0.332    25.142 r  vga_con/char_i_60/O
                         net (fo=1, routed)           1.006    26.148    vga_con/char_i_60_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I0_O)        0.124    26.272 r  vga_con/char_i_35/O
                         net (fo=1, routed)           0.000    26.272    vga_con/char_i_35_n_0
    SLICE_X34Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    26.481 r  vga_con/char_reg_i_14/O
                         net (fo=1, routed)           0.399    26.880    vga_con/char_reg_i_14_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.297    27.177 r  vga_con/char_i_4/O
                         net (fo=1, routed)           0.000    27.177    vga_con/char_i_4_n_0
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I1_O)      0.245    27.422 r  vga_con/char_reg_i_1/O
                         net (fo=1, routed)           0.000    27.422    vga_con/char1_out
    SLICE_X37Y91         FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 4.140ns (47.948%)  route 4.495ns (52.052%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_4/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           4.495     4.914    vga_r_reg[0]_lopt_replica_4_1
    A6                   OBUF (Prop_obuf_I_O)         3.721     8.635 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.635    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.002ns (46.863%)  route 4.538ns (53.137%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_3/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           4.538     4.994    vga_r_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.540 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.540    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.129ns (48.427%)  route 4.397ns (51.573%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           4.397     4.816    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.710     8.527 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.527    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.065ns (48.109%)  route 4.385ns (51.891%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.385     4.903    vga_b_reg[0]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     8.450 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.450    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.428ns  (logic 4.140ns (49.127%)  route 4.287ns (50.873%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_6/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           4.287     4.706    vga_r_reg[0]_lopt_replica_6_1
    B4                   OBUF (Prop_obuf_I_O)         3.721     8.428 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.428    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.069ns (48.356%)  route 4.346ns (51.644%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  vga_b_reg[0]_lopt_replica_2/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.346     4.864    vga_b_reg[0]_lopt_replica_2_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     8.415 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.415    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 4.070ns (48.368%)  route 4.344ns (51.632%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  vga_b_reg[0]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[0]/Q
                         net (fo=1, routed)           4.344     4.862    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     8.414 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.414    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 3.994ns (47.557%)  route 4.405ns (52.443%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.405     4.861    vga_r_reg[0]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     8.399 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.399    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 4.145ns (49.455%)  route 4.236ns (50.545%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_5/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vga_r_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           4.236     4.655    vga_r_reg[0]_lopt_replica_5_1
    A3                   OBUF (Prop_obuf_I_O)         3.726     8.381 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.381    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[4]/C
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[4]/Q
                         net (fo=33, routed)          0.121     0.262    vga_con/heightPos_reg[4]
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  vga_con/heightPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_con/p_0_in__0[6]
    SLICE_X40Y84         FDRE                                         r  vga_con/heightPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.300%)  route 0.157ns (45.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[2]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[2]/Q
                         net (fo=17, routed)          0.157     0.298    vga_con/widthPos_reg[2]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  vga_con/widthPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.343    vga_con/p_0_in[6]
    SLICE_X40Y87         FDRE                                         r  vga_con/widthPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[8]/C
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[8]/Q
                         net (fo=116, routed)         0.159     0.300    vga_con/heightPos_reg[8]
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.345 r  vga_con/heightPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.345    vga_con/p_0_in__0[9]
    SLICE_X42Y85         FDRE                                         r  vga_con/heightPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[7]/C
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[7]/Q
                         net (fo=10, routed)          0.170     0.311    vga_con/widthPos_reg[7]
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  vga_con/widthPos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vga_con/widthPos[7]_i_1_n_0
    SLICE_X39Y87         FDRE                                         r  vga_con/widthPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.199%)  route 0.156ns (42.801%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[9]/C
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  vga_con/heightPos_reg[9]/Q
                         net (fo=107, routed)         0.156     0.320    vga_con/heightPos_reg[9]
    SLICE_X42Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  vga_con/heightPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vga_con/heightPos[2]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  vga_con/heightPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.487%)  route 0.182ns (49.513%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[8]/C
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[8]/Q
                         net (fo=9, routed)           0.182     0.323    vga_con/widthPos_reg[8]
    SLICE_X39Y87         LUT4 (Prop_lut4_I3_O)        0.045     0.368 r  vga_con/widthPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.368    vga_con/p_0_in[9]
    SLICE_X39Y87         FDRE                                         r  vga_con/widthPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[0]/C
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[0]/Q
                         net (fo=44, routed)          0.185     0.326    vga_con/heightPos_reg[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  vga_con/heightPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_con/heightPos[1]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  vga_con/heightPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[1]/C
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[1]/Q
                         net (fo=15, routed)          0.192     0.333    vga_con/widthPos_reg[1]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.042     0.375 r  vga_con/widthPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    vga_con/p_0_in[1]
    SLICE_X39Y86         FDRE                                         r  vga_con/widthPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.931%)  route 0.194ns (51.069%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=11, routed)          0.194     0.335    vga_con/widthPos_reg[0]
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  vga_con/widthPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.380    vga_con/p_0_in[8]
    SLICE_X39Y88         FDRE                                         r  vga_con/widthPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[0]/C
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_con/heightPos_reg[0]/Q
                         net (fo=44, routed)          0.196     0.337    vga_con/heightPos_reg[0]
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.045     0.382 r  vga_con/heightPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    vga_con/heightPos[0]_i_1_n_0
    SLICE_X40Y86         FDRE                                         r  vga_con/heightPos_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrD/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 0.766ns (19.973%)  route 3.069ns (80.027%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.637     5.240    ltrD/clk_IBUF_BUFG
    SLICE_X30Y87         FDSE                                         r  ltrD/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.518     5.758 r  ltrD/letter1_reg[3]/Q
                         net (fo=1, routed)           0.933     6.691    ltrD/letter1[3]
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.815 r  ltrD/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.830     7.644    ltrD/bmap[2][1]_i_6_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.307     9.075    vga_con/E[0]
    SLICE_X33Y92         FDRE                                         r  vga_con/bmap_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[9][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 0.766ns (19.973%)  route 3.069ns (80.027%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.637     5.240    ltrD/clk_IBUF_BUFG
    SLICE_X30Y87         FDSE                                         r  ltrD/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.518     5.758 r  ltrD/letter1_reg[3]/Q
                         net (fo=1, routed)           0.933     6.691    ltrD/letter1[3]
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.815 r  ltrD/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.830     7.644    ltrD/bmap[2][1]_i_6_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.307     9.075    vga_con/E[0]
    SLICE_X33Y92         FDRE                                         r  vga_con/bmap_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.641ns  (logic 0.737ns (20.239%)  route 2.904ns (79.761%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.239    ltrD/clk_IBUF_BUFG
    SLICE_X33Y86         FDSE                                         r  ltrD/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDSE (Prop_fdse_C_Q)         0.456     5.695 f  ltrD/letter3_reg[0]/Q
                         net (fo=1, routed)           0.573     6.268    ltrD/letter3[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.392 f  ltrD/bmap[2][1]_i_7/O
                         net (fo=58, routed)          2.331     8.723    ltrD/bmap[2][1]_i_7_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I0_O)        0.157     8.880 r  ltrD/bmap[4][1]_i_1/O
                         net (fo=1, routed)           0.000     8.880    vga_con/bmap_reg[4][0]_0[5]
    SLICE_X34Y91         FDRE                                         r  vga_con/bmap_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 0.733ns (20.230%)  route 2.890ns (79.770%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.239    ltrD/clk_IBUF_BUFG
    SLICE_X33Y86         FDSE                                         r  ltrD/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDSE (Prop_fdse_C_Q)         0.456     5.695 r  ltrD/letter3_reg[0]/Q
                         net (fo=1, routed)           0.573     6.268    ltrD/letter3[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.392 r  ltrD/bmap[2][1]_i_7/O
                         net (fo=58, routed)          2.317     8.709    ltrD/bmap[2][1]_i_7_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.153     8.862 r  ltrD/bmap[6][4]_i_1/O
                         net (fo=1, routed)           0.000     8.862    vga_con/bmap_reg[6][2]_0[1]
    SLICE_X34Y91         FDRE                                         r  vga_con/bmap_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.608ns  (logic 0.704ns (19.510%)  route 2.904ns (80.490%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.239    ltrD/clk_IBUF_BUFG
    SLICE_X33Y86         FDSE                                         r  ltrD/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDSE (Prop_fdse_C_Q)         0.456     5.695 r  ltrD/letter3_reg[0]/Q
                         net (fo=1, routed)           0.573     6.268    ltrD/letter3[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.392 r  ltrD/bmap[2][1]_i_7/O
                         net (fo=58, routed)          2.331     8.723    ltrD/bmap[2][1]_i_7_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I2_O)        0.124     8.847 r  ltrD/bmap[3][5]_i_1/O
                         net (fo=1, routed)           0.000     8.847    vga_con/bmap_reg[3][0]_0[1]
    SLICE_X34Y91         FDRE                                         r  vga_con/bmap_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 0.704ns (19.586%)  route 2.890ns (80.414%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.239    ltrD/clk_IBUF_BUFG
    SLICE_X33Y86         FDSE                                         r  ltrD/letter3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDSE (Prop_fdse_C_Q)         0.456     5.695 r  ltrD/letter3_reg[0]/Q
                         net (fo=1, routed)           0.573     6.268    ltrD/letter3[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.392 r  ltrD/bmap[2][1]_i_7/O
                         net (fo=58, routed)          2.317     8.709    ltrD/bmap[2][1]_i_7_n_0
    SLICE_X34Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.833 r  ltrD/bmap[2][1]_i_2/O
                         net (fo=1, routed)           0.000     8.833    vga_con/D[5]
    SLICE_X34Y91         FDRE                                         r  vga_con/bmap_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.567ns  (logic 0.766ns (21.474%)  route 2.801ns (78.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.637     5.240    ltrD/clk_IBUF_BUFG
    SLICE_X30Y87         FDSE                                         r  ltrD/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.518     5.758 r  ltrD/letter1_reg[3]/Q
                         net (fo=1, routed)           0.933     6.691    ltrD/letter1[3]
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.815 r  ltrD/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.830     7.644    ltrD/bmap[2][1]_i_6_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.038     8.807    vga_con/E[0]
    SLICE_X37Y92         FDRE                                         r  vga_con/bmap_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.567ns  (logic 0.766ns (21.474%)  route 2.801ns (78.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.637     5.240    ltrD/clk_IBUF_BUFG
    SLICE_X30Y87         FDSE                                         r  ltrD/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.518     5.758 r  ltrD/letter1_reg[3]/Q
                         net (fo=1, routed)           0.933     6.691    ltrD/letter1[3]
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.815 r  ltrD/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.830     7.644    ltrD/bmap[2][1]_i_6_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.038     8.807    vga_con/E[0]
    SLICE_X37Y92         FDRE                                         r  vga_con/bmap_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 0.766ns (21.602%)  route 2.780ns (78.398%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.637     5.240    ltrD/clk_IBUF_BUFG
    SLICE_X30Y87         FDSE                                         r  ltrD/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.518     5.758 r  ltrD/letter1_reg[3]/Q
                         net (fo=1, routed)           0.933     6.691    ltrD/letter1[3]
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.815 r  ltrD/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.830     7.644    ltrD/bmap[2][1]_i_6_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.017     8.786    vga_con/E[0]
    SLICE_X34Y93         FDRE                                         r  vga_con/bmap_reg[10][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 0.766ns (21.602%)  route 2.780ns (78.398%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.637     5.240    ltrD/clk_IBUF_BUFG
    SLICE_X30Y87         FDSE                                         r  ltrD/letter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDSE (Prop_fdse_C_Q)         0.518     5.758 r  ltrD/letter1_reg[3]/Q
                         net (fo=1, routed)           0.933     6.691    ltrD/letter1[3]
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.815 r  ltrD/bmap[2][1]_i_6/O
                         net (fo=58, routed)          0.830     7.644    ltrD/bmap[2][1]_i_6_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.768 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          1.017     8.786    vga_con/E[0]
    SLICE_X34Y93         FDRE                                         r  vga_con/bmap_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.231ns (49.479%)  route 0.236ns (50.521%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 f  ltrD/letter1_reg[5]/Q
                         net (fo=1, routed)           0.051     1.679    ltrD/letter1[5]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.724 f  ltrD/bmap[2][1]_i_8/O
                         net (fo=2, routed)           0.185     1.909    ltrD/bmap[2][1]_i_8_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  ltrD/bmap[8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.954    vga_con/bmap_reg[8][2]_0[3]
    SLICE_X34Y90         FDRE                                         r  vga_con/bmap_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.231ns (44.352%)  route 0.290ns (55.648%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrD/letter1_reg[0]/Q
                         net (fo=1, routed)           0.053     1.681    ltrD/letter1[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.726 r  ltrD/bmap[2][1]_i_7/O
                         net (fo=58, routed)          0.237     1.963    ltrD/bmap[2][1]_i_7_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.045     2.008 r  ltrD/bmap[11][4]_i_1/O
                         net (fo=1, routed)           0.000     2.008    vga_con/bmap_reg[11][0]_0[1]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.234ns (44.670%)  route 0.290ns (55.330%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrD/letter1_reg[0]/Q
                         net (fo=1, routed)           0.053     1.681    ltrD/letter1[0]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.726 r  ltrD/bmap[2][1]_i_7/O
                         net (fo=58, routed)          0.237     1.963    ltrD/bmap[2][1]_i_7_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I3_O)        0.048     2.011 r  ltrD/bmap[8][4]_i_1/O
                         net (fo=1, routed)           0.000     2.011    vga_con/bmap_reg[8][2]_0[2]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.231ns (41.663%)  route 0.323ns (58.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrD/letter1_reg[5]/Q
                         net (fo=1, routed)           0.051     1.679    ltrD/letter1[5]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.724 r  ltrD/bmap[2][1]_i_8/O
                         net (fo=2, routed)           0.181     1.905    ltrD/bmap[2][1]_i_8_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.092     2.042    vga_con/E[0]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[11][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.231ns (41.663%)  route 0.323ns (58.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrD/letter1_reg[5]/Q
                         net (fo=1, routed)           0.051     1.679    ltrD/letter1[5]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.724 r  ltrD/bmap[2][1]_i_8/O
                         net (fo=2, routed)           0.181     1.905    ltrD/bmap[2][1]_i_8_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.092     2.042    vga_con/E[0]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.231ns (41.663%)  route 0.323ns (58.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrD/letter1_reg[5]/Q
                         net (fo=1, routed)           0.051     1.679    ltrD/letter1[5]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.724 r  ltrD/bmap[2][1]_i_8/O
                         net (fo=2, routed)           0.181     1.905    ltrD/bmap[2][1]_i_8_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.092     2.042    vga_con/E[0]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[8][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.231ns (41.663%)  route 0.323ns (58.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  ltrD/letter1_reg[5]/Q
                         net (fo=1, routed)           0.051     1.679    ltrD/letter1[5]
    SLICE_X33Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.724 r  ltrD/bmap[2][1]_i_8/O
                         net (fo=2, routed)           0.181     1.905    ltrD/bmap[2][1]_i_8_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  ltrD/bmap[2][1]_i_1/O
                         net (fo=57, routed)          0.092     2.042    vga_con/E[0]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[6][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.231ns (41.656%)  route 0.324ns (58.344%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.569     1.488    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  ltrD/letter2_reg[1]/Q
                         net (fo=1, routed)           0.098     1.727    ltrD/letter2[1]
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.772 r  ltrD/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.226     1.998    ltrD/bmap[2][1]_i_3_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I2_O)        0.045     2.043 r  ltrD/bmap[6][2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    vga_con/bmap_reg[6][2]_0[3]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[7][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.231ns (41.656%)  route 0.324ns (58.344%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.569     1.488    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  ltrD/letter2_reg[1]/Q
                         net (fo=1, routed)           0.098     1.727    ltrD/letter2[1]
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.772 r  ltrD/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.226     1.998    ltrD/bmap[2][1]_i_3_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.045     2.043 r  ltrD/bmap[7][2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    vga_con/bmap_reg[7][2]_0[3]
    SLICE_X35Y89         FDRE                                         r  vga_con/bmap_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.231ns (40.982%)  route 0.333ns (59.018%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.569     1.488    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  ltrD/letter2_reg[1]/Q
                         net (fo=1, routed)           0.098     1.727    ltrD/letter2[1]
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.772 r  ltrD/bmap[2][1]_i_3/O
                         net (fo=58, routed)          0.235     2.007    ltrD/bmap[2][1]_i_3_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I3_O)        0.045     2.052 r  ltrD/bmap[4][2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    vga_con/bmap_reg[4][0]_0[4]
    SLICE_X37Y89         FDRE                                         r  vga_con/bmap_reg[4][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter2_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.008ns  (logic 1.955ns (32.545%)  route 4.052ns (67.455%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.761     4.239    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT5 (Prop_lut5_I3_O)        0.152     4.391 r  ltrD/g0_b0/O
                         net (fo=3, routed)           0.960     5.350    ltrD/g0_b0_n_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.326     5.676 r  ltrD/letter2[0]_i_1/O
                         net (fo=1, routed)           0.331     6.008    ltrD/letter2[0]_i_1_n_0
    SLICE_X33Y87         FDSE                                         r  ltrD/letter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.516     4.939    ltrD/clk_IBUF_BUFG
    SLICE_X33Y87         FDSE                                         r  ltrD/letter2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrD/last_inserted_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.858ns (31.573%)  route 4.026ns (68.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=12, routed)          2.891     4.377    ltrD/reset_IBUF
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.124     4.501 r  ltrD/last_inserted_position[0]_i_4/O
                         net (fo=1, routed)           0.407     4.908    ltrD/last_inserted_position[0]_i_4_n_0
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.124     5.032 r  ltrD/last_inserted_position[0]_i_3/O
                         net (fo=1, routed)           0.729     5.760    ltrD/last_inserted_position[0]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.884 r  ltrD/last_inserted_position[0]_i_1/O
                         net (fo=1, routed)           0.000     5.884    ltrD/last_inserted_position[0]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  ltrD/last_inserted_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    ltrD/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  ltrD/last_inserted_position_reg[0]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter3_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.718ns  (logic 1.961ns (34.299%)  route 3.757ns (65.701%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.763     4.241    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.152     4.393 r  ltrD/g0_b1/O
                         net (fo=3, routed)           0.993     5.386    ltrD/g0_b1_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.332     5.718 r  ltrD/letter3[1]_i_1/O
                         net (fo=1, routed)           0.000     5.718    ltrD/letter3[1]_i_1_n_0
    SLICE_X32Y89         FDSE                                         r  ltrD/letter3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.941    ltrD/clk_IBUF_BUFG
    SLICE_X32Y89         FDSE                                         r  ltrD/letter3_reg[1]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 1.955ns (34.432%)  route 3.723ns (65.568%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.761     4.239    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT5 (Prop_lut5_I3_O)        0.152     4.391 r  ltrD/g0_b0/O
                         net (fo=3, routed)           0.962     5.352    ltrD/g0_b0_n_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.326     5.678 r  ltrD/letter3[0]_i_1/O
                         net (fo=1, routed)           0.000     5.678    ltrD/letter3[0]_i_1_n_0
    SLICE_X33Y86         FDSE                                         r  ltrD/letter3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    ltrD/clk_IBUF_BUFG
    SLICE_X33Y86         FDSE                                         r  ltrD/letter3_reg[0]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.961ns (35.270%)  route 3.599ns (64.730%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.763     4.241    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.152     4.393 r  ltrD/g0_b1/O
                         net (fo=3, routed)           0.836     5.228    ltrD/g0_b1_n_0
    SLICE_X31Y88         LUT5 (Prop_lut5_I0_O)        0.332     5.560 r  ltrD/letter1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.560    ltrD/letter1[1]_i_1_n_0
    SLICE_X31Y88         FDSE                                         r  ltrD/letter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517     4.940    ltrD/clk_IBUF_BUFG
    SLICE_X31Y88         FDSE                                         r  ltrD/letter1_reg[1]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter3_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.439ns  (logic 1.725ns (31.716%)  route 3.714ns (68.284%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.763     4.241    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.124     4.365 r  ltrD/g0_b5/O
                         net (fo=3, routed)           0.951     5.315    ltrD/g0_b5_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.439 r  ltrD/letter3[5]_i_3/O
                         net (fo=1, routed)           0.000     5.439    ltrD/letter3[5]_i_3_n_0
    SLICE_X35Y87         FDSE                                         r  ltrD/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515     4.938    ltrD/clk_IBUF_BUFG
    SLICE_X35Y87         FDSE                                         r  ltrD/letter3_reg[5]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.725ns (31.763%)  route 3.706ns (68.237%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.761     4.239    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.124     4.363 r  ltrD/g0_b2/O
                         net (fo=3, routed)           0.945     5.307    ltrD/g0_b2_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     5.431 r  ltrD/letter3[2]_i_1/O
                         net (fo=1, routed)           0.000     5.431    ltrD/letter3[2]_i_1_n_0
    SLICE_X32Y89         FDSE                                         r  ltrD/letter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.518     4.941    ltrD/clk_IBUF_BUFG
    SLICE_X32Y89         FDSE                                         r  ltrD/letter3_reg[2]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.638ns (30.479%)  route 3.736ns (69.521%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  en_IBUF_inst/O
                         net (fo=3, routed)           2.480     3.968    debEN/en_IBUF
    SLICE_X36Y94         LUT2 (Prop_lut2_I0_O)        0.150     4.118 r  debEN/counter[0]_i_1/O
                         net (fo=21, routed)          1.256     5.374    debEN/counter[0]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  debEN/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.519     4.942    debEN/clk_IBUF_BUFG
    SLICE_X38Y98         FDRE                                         r  debEN/counter_reg[20]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.725ns (32.316%)  route 3.613ns (67.684%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.761     4.239    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.124     4.363 r  ltrD/g0_b2/O
                         net (fo=3, routed)           0.852     5.214    ltrD/g0_b2_n_0
    SLICE_X33Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.338 r  ltrD/letter2[2]_i_1/O
                         net (fo=1, routed)           0.000     5.338    ltrD/letter2[2]_i_1_n_0
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517     4.940    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[2]/C

Slack:                    inf
  Source:                 switch_input[3]
                            (input port)
  Destination:            ltrD/letter2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.987ns (37.230%)  route 3.350ns (62.770%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  switch_input[3] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  switch_input_IBUF[3]_inst/O
                         net (fo=7, routed)           2.763     4.241    ltrD/switch_input_IBUF[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.152     4.393 r  ltrD/g0_b1/O
                         net (fo=3, routed)           0.587     4.979    ltrD/g0_b1_n_0
    SLICE_X33Y88         LUT5 (Prop_lut5_I0_O)        0.358     5.337 r  ltrD/letter2[1]_i_1/O
                         net (fo=1, routed)           0.000     5.337    ltrD/letter2[1]_i_1_n_0
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517     4.940    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrD/letter2_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.343ns (30.227%)  route 0.792ns (69.773%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=4, routed)           0.731     0.984    ltrD/switch_input_IBUF[2]
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.029 r  ltrD/g0_b5/O
                         net (fo=3, routed)           0.061     1.090    ltrD/g0_b5_n_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.135 r  ltrD/letter2[5]_i_3/O
                         net (fo=1, routed)           0.000     1.135    ltrD/letter2[5]_i_3_n_0
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrD/clk_IBUF_BUFG
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ltrD/last_inserted_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.299ns (25.124%)  route 0.890ns (74.876%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=12, routed)          0.890     1.143    ltrD/reset_IBUF
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.188 r  ltrD/last_inserted_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.188    ltrD/last_inserted_position[1]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  ltrD/last_inserted_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  ltrD/last_inserted_position_reg[1]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrD/letter1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.343ns (27.717%)  route 0.894ns (72.283%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=4, routed)           0.731     0.984    ltrD/switch_input_IBUF[2]
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.029 r  ltrD/g0_b5/O
                         net (fo=3, routed)           0.164     1.192    ltrD/g0_b5_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.237 r  ltrD/letter1[5]_i_3/O
                         net (fo=1, routed)           0.000     1.237    ltrD/letter1[5]_i_3_n_0
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[5]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            debDEL/button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.280ns (22.466%)  route 0.968ns (77.534%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  del_IBUF_inst/O
                         net (fo=3, routed)           0.968     1.203    debDEL/del_IBUF
    SLICE_X34Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.248 r  debDEL/button_i_1__0/O
                         net (fo=1, routed)           0.000     1.248    debDEL/button_i_1__0_n_0
    SLICE_X34Y89         FDRE                                         r  debDEL/button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.839     2.004    debDEL/clk_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  debDEL/button_reg/C

Slack:                    inf
  Source:                 switch_input[4]
                            (input port)
  Destination:            ltrD/letter2_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.305ns (24.007%)  route 0.966ns (75.993%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch_input[4] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_input_IBUF[4]_inst/O
                         net (fo=7, routed)           0.966     1.227    ltrD/switch_input_IBUF[4]
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.272 r  ltrD/letter2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.272    ltrD/letter2[4]_i_1_n_0
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrD/clk_IBUF_BUFG
    SLICE_X31Y87         FDSE                                         r  ltrD/letter2_reg[4]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrD/letter1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.343ns (26.497%)  route 0.951ns (73.503%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=4, routed)           0.730     0.983    ltrD/switch_input_IBUF[2]
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.028 r  ltrD/g0_b2/O
                         net (fo=3, routed)           0.222     1.249    ltrD/g0_b2_n_0
    SLICE_X32Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.294 r  ltrD/letter1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.294    ltrD/letter1[2]_i_1_n_0
    SLICE_X32Y88         FDSE                                         r  ltrD/letter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X32Y88         FDSE                                         r  ltrD/letter1_reg[2]/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrD/letter1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.408ns (31.478%)  route 0.888ns (68.522%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=4, routed)           0.730     0.983    ltrD/switch_input_IBUF[2]
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.048     1.031 r  ltrD/g0_b0/O
                         net (fo=3, routed)           0.158     1.189    ltrD/g0_b0_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I0_O)        0.107     1.296 r  ltrD/letter1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.296    ltrD/letter1[0]_i_1_n_0
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     2.003    ltrD/clk_IBUF_BUFG
    SLICE_X32Y87         FDSE                                         r  ltrD/letter1_reg[0]/C

Slack:                    inf
  Source:                 switch_input[4]
                            (input port)
  Destination:            ltrD/letter3_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.305ns (23.485%)  route 0.995ns (76.515%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  switch_input[4] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  switch_input_IBUF[4]_inst/O
                         net (fo=7, routed)           0.995     1.255    ltrD/switch_input_IBUF[4]
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.300 r  ltrD/letter3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.300    ltrD/letter3[4]_i_1_n_0
    SLICE_X32Y89         FDSE                                         r  ltrD/letter3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X32Y89         FDSE                                         r  ltrD/letter3_reg[4]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            debEN/button_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.301ns (22.752%)  route 1.021ns (77.248%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  en_IBUF_inst/O
                         net (fo=3, routed)           1.021     1.276    debEN/en_IBUF
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.321 r  debEN/button_i_1/O
                         net (fo=1, routed)           0.000     1.321    debEN/button_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.841     2.006    debEN/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  debEN/button_reg/C

Slack:                    inf
  Source:                 switch_input[2]
                            (input port)
  Destination:            ltrD/letter2_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.415ns (30.816%)  route 0.932ns (69.184%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switch_input[2] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  switch_input_IBUF[2]_inst/O
                         net (fo=4, routed)           0.731     0.984    ltrD/switch_input_IBUF[2]
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.049     1.033 r  ltrD/g0_b1/O
                         net (fo=3, routed)           0.201     1.233    ltrD/g0_b1_n_0
    SLICE_X33Y88         LUT5 (Prop_lut5_I0_O)        0.113     1.346 r  ltrD/letter2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.346    ltrD/letter2[1]_i_1_n_0
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X33Y88         FDSE                                         r  ltrD/letter2_reg[1]/C





