// Seed: 3066302215
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    output tri id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri0 id_13,
    output wor id_14,
    output wire id_15,
    input supply0 id_16,
    input tri1 id_17,
    input uwire id_18
);
  assign id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1
    , id_28,
    output tri id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wire id_5,
    output wor id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    output uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15
    , id_29,
    input wor id_16,
    input supply0 id_17,
    input wand id_18,
    output wor id_19,
    input tri1 id_20,
    output tri1 id_21,
    output wand id_22,
    input tri0 id_23,
    input tri0 id_24,
    output wand id_25,
    input wand id_26
);
  always disable id_30;
  wire id_31;
  wire id_32;
  module_0(
      id_14,
      id_23,
      id_10,
      id_16,
      id_9,
      id_5,
      id_4,
      id_13,
      id_7,
      id_12,
      id_14,
      id_9,
      id_0,
      id_5,
      id_8,
      id_6,
      id_5,
      id_26,
      id_23
  );
  supply0 id_33 = 1'b0;
  wire id_34;
  wire id_35;
endmodule
