<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Sequential Signal Assignment</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<a href="sel_s_a.html"><img border=0 src="../../images/left.gif" align=left></a>
<a href="subt_dec.html"><img border=0 src="../../images/right.gif"align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Sequential Signal Assignment</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Sequential statement</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Process<br>Procedure</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>signal_name <= expression;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>signal_name <= expression after delay;</PRE></TD>
</TR>
</TABLE><P>
</DIV>


<DIV ALIGN=CENTER>
See LRM section 8.3

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=100%>
<TR>
<TD colspan=2>A sequential signal assignment takes effect only when the process
suspends. If there is more than one assignment to the same signal before
suspension, the last one executed takes effect:
</TD>
</TR>
<TR>
<TD valign=top><pre>process (A, B, SEL)
begin
  Z <= B;
  if SEL='1' then
    Z <= A;
  end if;
end process;</pre></TD>
<TD>An equivalent process:
<pre>process (A, B, SEL)
begin
  if SEL='1' then
    Z <= A;
  else
    Z <= B;
  end if;
end process;</pre></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>If a signal which has assignments to it within a process is also in
the sensitivity list, it may cause the process to be reactivated:
<PRE>architecture EX1 of V is
  signal A,B,M,N,Y,Z : integer;
begin
  process (A, B, M, N) 
  begin
    M <= A;
    N <= B;
    Z <= M + N;
    M <= 2*A;
    Y <= M + N;
  end process;
end EX1;</PRE>
In this architecture, the signals Y and Z will both get the same value
(2*A + B) because even though two assignments to the signal M are
executed, the first will always be superceded by the second</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=75%>
<TR>
<TD COLSPAN=2>A sequential signal assignment may have a delay:
<PRE>process (A,B)
begin
  SUM   <= A xor B after 1.7 ns;
  CARRY <= A and B after 1.2 ns;
end process;
</PRE></TD>
</TR>
<TR>
<TD valign=top>The rules about what happpens when a delayed signal assignment is
subsequently overridden are complex: see the LRM section 8.3.1 or "A
VHDL Primer" by Jayaram Bhasker, section 4.14</TD>
<TD valign=top>A delayed sequential signal assignment does <b>not</b> suspend the
process or procedure for the time specified. The assignment is
<B>scheduled</b> to occur after the specified time, and any further
sequential statements are executed immediately</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Sequential signal assignments are generally synthesisable, providing
they use types and operators acceptable to the synthesis tool. Delays
are usually ignored.
<p>
All signals with assignments to them within a "clocked process" will
become the outputs of registers in the synthesised design.
<p>
Signals driven by a "combinational process" will be inferred as the
outputs of combinational logic <b>but</b> a signal which is assigned
only under certain conditions may infer a latch. Assignment to 'Z' will
normally generate tri-state drivers. assignment to 'X' may not be
supported.
</TD>
</TR>
</TABLE><P>
</DIV>



<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In VHDL-93, any signal assignment statement may have an optional label:
<pre>label: signal_name <= expression;</pre>
A delayed signal assignment with inertial delay may be explicitly
preceded by the keyword <b>inertial</b>. It may also have a <b>reject
time</b> specified. This is the minimum "pulse width" to be propagated,
if different from the inertial delay:
<pre>output <= <b>reject</b> 2 ns <b>inertial</b> input <b>after</b> 10 ns;</pre>

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="sel_s_a.html"><img border=0 src="../../images/left.gif"></a>
<a href="index.html"><img border=0 src="../../images/up.gif"></a>
<a href="subt_dec.html"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
