{"metadata":{"kernelspec":{"name":"scala","display_name":"Scala","language":"scala"},"language_info":{"name":"scala","version":"2.12.10","mimetype":"text/x-scala","file_extension":".scala","nbconvert_exporter":"script","codemirror_mode":"text/x-scala"}},"nbformat_minor":5,"nbformat":4,"cells":[{"cell_type":"markdown","source":"## Setup\nThe following cell downloads the dependencies needed for Chisel. **Run this cell now**.","metadata":{},"id":"66090598"},{"cell_type":"code","source":"val path = System.getProperty(\"user.dir\") + \"/source/load-ivy.sc\"\ninterp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"14cdae80"},{"cell_type":"markdown","source":"Following statements are needed to import Chisel. **Run this cell now** before running any future code blocks.","metadata":{},"id":"1aa70820"},{"cell_type":"code","source":"import chisel3._\nimport chisel3.util._\nimport chisel3.tester._\nimport chisel3.tester.RawTester.test\nimport dotvisualizer._","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"b7fd2fc3"},{"cell_type":"markdown","source":"Import Asynchronous Controller Generator (ACG)","metadata":{},"id":"6d2f8f2e"},{"cell_type":"code","source":"// ***************************************\n// Asynchronous Handshake Channel\n// ***************************************\nclass HS_IO extends Bundle{\n  val Req: Bool = Input(Bool())\n  val Ack: Bool = Output(Bool())\n}\n\n// ***************************************\n// Asynchronous Handshake Channel with Data\n// ***************************************\nclass HS_Data(val WIDTH: Int) extends Bundle{\n  val HS = new HS_IO\n  val Data: UInt = Input(UInt(WIDTH.W))\n}\n\n// ***************************************\n// Delay Element for Simulation\n// ***************************************\nclass DelayElement(val DelayValue: Int) extends BlackBox(Map(\"DelayValue\" -> DelayValue)) {\n  require(DelayValue >= 0)\n  val io = IO(new Bundle {\n    val I: Bool = Input(Bool())\n    val Z: Bool = Output(Bool())\n  })\n}\n\n// ***************************************\n// MrGo unit. For more information about MrGo please refers to\n// M. Roncken et al., \"How to think about self-timed systems,\"\n// ***************************************\nclass MrGo extends BlackBox{\n  val io = IO(new Bundle {\n    val fire: Bool = Input(Bool())\n    val En: Bool = Input(Bool())\n    val Out: Bool = Output(Bool())\n  })\n}\n\n// ***************************************\n// Asynchronous Controller Generator\n// ***************************************\nclass ACG(val Para: Map[String, Any]) extends RawModule{\n\n  // Get Parameters\n  private val InNum: Int = Para.getOrElse(\"InNum\", 0).asInstanceOf[Int]\n  private val OutNum: Int = Para.getOrElse(\"OutNum\", 0).asInstanceOf[Int]\n  private val InEnFF: Int = Para.getOrElse(\"InEnFF\", 0).asInstanceOf[Int]\n  private val OutEnFF: Int = Para.getOrElse(\"OutEnFF\", 0).asInstanceOf[Int]\n  private val InitFull: Seq[Int] = Para.getOrElse(\"InitFull\", Seq.fill(OutNum)(0)).asInstanceOf[Seq[Int]]\n  private val MrGoEn: Int = Para.getOrElse(\"MrGoEn\", 0).asInstanceOf[Int]\n  private val InPLB: Seq[Int] = Para.getOrElse(\"InPLB\", Seq.fill(InNum - 1)(0)).asInstanceOf[Seq[Int]]\n  private val OutPLB: Seq[Int] = Para.getOrElse(\"OutPLB\", Seq.fill(OutNum - 1)(0)).asInstanceOf[Seq[Int]]\n\n  // Check Parameters\n  require(InNum >= 0, s\"[UAC] InNum must be >= 0\")\n  require(OutNum >= 0, s\"[UAC] OutNum must be >= 0\")\n  require(InNum+OutNum > 0, s\"[UAC] InNum+OutNum must be > 0\")\n  require(InEnFF==0 || InEnFF==1, s\"[UAC] InEnFF must be 0 or 1\")\n  require(OutEnFF==0 || OutEnFF==1, s\"[UAC] OutEnFF must be 0 or 1\")\n  require(MrGoEn==0 || MrGoEn==1, s\"[UAC] OutEnFF must be 0 or 1\")\n  require(InPLB.forall(x => x == 0 || x == 1), \"InPLB must contain only 0 or 1\")\n  require(OutPLB.forall(x => x == 0 || x == 1), \"OutPLB must contain only 0 or 1\")\n\n  // Create ports\n  val In: Vec[HS_IO] = if (InNum != 0) IO(Vec(InNum, new HS_IO())) else Vec(InNum, new HS_IO())\n  val Out: Vec[HS_IO] = if (OutNum != 0) IO(Vec(OutNum, Flipped(new HS_IO()))) else Vec(OutNum, Flipped(new HS_IO()))\n  val InEn: Vec[Bool] = if (InEnFF != 0) IO(Input(Vec(InNum, Bool()))) else Vec(InNum, Bool())\n  val OutEn: Vec[Bool] = if (OutEnFF != 0) IO(Input(Vec(OutNum, Bool()))) else Vec(OutNum, Bool())\n  val fire_o: Clock = IO(Output(Clock()))\n  val Start: Bool = if (InNum == 0) IO(Input(Bool())) else false.B\n  val go: Bool = if (MrGoEn != 0) IO(Input(Bool())) else Bool()\n  val reset: Bool = IO(Input(Bool()))\n\n  // Implementing input links\n  private def input_links(HS: HS_IO, InEn: Bool, fire: Bool):Bool = {\n    val req_tmp = Wire(Bool())\n    val Dreq = Module(new DelayElement(5))\n    Dreq.io.I := HS.Req\n    req_tmp := Dreq.io.Z\n    AsyncClock(fire.asClock, reset){\n      val ff = RegInit(false.B)\n      if (InEnFF == 1) {\n        ff := Mux(InEn, HS.Req, HS.Ack)\n      } else {\n        ff := HS.Req\n      }\n      HS.Ack := ff\n    }\n    HS.Ack ^ req_tmp\n  }\n\n  // Implementing output links\n  private def output_links(HS: HS_IO, OutEn: Bool, init: Int, fire: Bool):Bool = {\n    AsyncClock(fire.asClock, reset){\n      val ff = RegInit(init.asUInt)\n      if (OutEnFF == 1) {\n        ff := Mux(OutEn, !HS.Ack, HS.Req)\n      } else {\n        ff := !HS.Ack\n      }\n      HS.Req := ff\n    }\n    !(HS.Ack ^ HS.Req)\n  }\n\n  // Implementing joint\n  private def joint(full: Bool, empty: Bool, go: Bool): Bool = {\n    val fire_and = full && empty\n    val Dfire = Module(new DelayElement(1))\n    if (MrGoEn == 1) {\n      val MrGo = Module(new MrGo()).io\n      MrGo.fire := fire_and\n      MrGo.En := !go\n      Dfire.io.I := MrGo.Out\n    } else {\n      Dfire.io.I := fire_and\n    }\n    Dfire.io.Z\n  }\n\n  //Implementing Input Parameterized logic block\n  private val full: Bool = (0 until InNum).foldLeft(Start)((ResFull, idx) => {\n    val wire_PRO = Wire(Bool())\n    if (idx == 0) {\n      if (InNum == 0) {\n        wire_PRO := ResFull\n      } else {\n        wire_PRO := ResFull || input_links(In(idx), InEn(idx), fire_o.asBool)\n      }\n\n    }else if(InPLB(idx - 1) == 1){\n      wire_PRO := ResFull || input_links(In(idx), InEn(idx), fire_o.asBool)\n    } else {\n      wire_PRO := ResFull && input_links(In(idx), InEn(idx), fire_o.asBool)\n    }\n    wire_PRO\n  })\n\n  //Implementing Output Parameterized logic block\n  private val empty: Bool = (0 until OutNum).foldLeft(true.B)((ResEmpty, idx) => {\n    val wire_PRO = Wire(Bool())\n    if (idx == 0) {\n      if (OutNum == 0) {\n        wire_PRO := ResEmpty\n      } else {\n        wire_PRO := ResEmpty && output_links(Out(idx), OutEn(idx), InitFull(idx), fire_o.asBool)\n      }\n    }else if(OutPLB(idx - 1) == 1){\n      wire_PRO := ResEmpty || output_links(Out(idx), OutEn(idx), InitFull(idx), fire_o.asBool)\n    } else {\n      wire_PRO := ResEmpty && output_links(Out(idx), OutEn(idx), InitFull(idx), fire_o.asBool)\n    }\n    wire_PRO\n  })\n\n  //Create asynchronous clock\n  fire_o := joint(full, empty, go).asClock\n}\n\nobject AsyncClock {\n  /** Creates a new asynchronous clock and reset scope\n   *\n   * @param Aclock the new asynchronous Clock\n   * @param reset the new asynchronous Reset\n   * @param block the block of code to run with new implicit asynchronous Clock and Reset\n   */\n  def apply[T](Aclock: Clock, reset: Bool)(block: => T): T = {\n    withClockAndReset(Aclock, reset.asAsyncReset) {\n      block\n    }\n  }\n}","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"4031572b"},{"cell_type":"markdown","source":"## Example 1: InNum and OutNum","metadata":{},"id":"466cabc1"},{"cell_type":"markdown","source":"### Example 1.1: Click with one input link and one output link","metadata":{},"id":"84d18180"},{"cell_type":"code","source":"println(getVerilog(new ACG(Map(\n    \"InNum\" -> 1,\n    \"OutNum\" -> 1\n  ))))","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"76d981d9"},{"cell_type":"markdown","source":"### Example 2.1: Click with two input links and three output links","metadata":{},"id":"06022d33"},{"cell_type":"code","source":"println(getVerilog(new ACG(Map(\n    \"InNum\" -> 2,\n    \"OutNum\" -> 3\n  ))))","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"68ee5550"},{"cell_type":"markdown","source":"### Example 2.2: Sink Click with one input links","metadata":{},"id":"6b646971"},{"cell_type":"code","source":"println(getVerilog(new ACG(Map(\n    \"InNum\" -> 1,\n    \"OutNum\" -> 0\n  ))))","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"d0392524"},{"cell_type":"markdown","source":"## First Async-Chisel module: FIFO","metadata":{},"id":"08ed2476"},{"cell_type":"code","source":"// ***************************************\n// Simple FIFO: Out = In\n// ***************************************\nclass FIFO extends RawModule{\n  val io = IO(new Bundle{\n    val In = new HS_Data(8)\n    val Out = Flipped(new HS_Data(8))\n    val reset = Input(Bool())\n  })\n\n  private val ACG = Module(new ACG(Map(\n    \"InNum\" -> 1,\n    \"OutNum\" -> 1\n  )))\n\n  ACG.In(0) <> io.In.HS\n  ACG.Out(0) <> io.Out.HS\n  ACG.reset := io.reset\n\n  AsyncClock(ACG.fire_o, io.reset){\n    io.Out.Data := RegNext(io.In.Data)\n  }\n}\nprintln(getVerilog(new FIFO()))","metadata":{"trusted":true,"tags":[]},"execution_count":null,"outputs":[],"id":"bc15cb4d"},{"cell_type":"code","source":"","metadata":{},"execution_count":null,"outputs":[],"id":"8c118e99-db8c-46f8-9e24-4a9e998db12a"}]}