// Seed: 1479651722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2
  );
endmodule
module module_2 ();
  tri1 id_1, id_2, id_3;
  tri1 id_4;
  ;
  assign id_4 = 1;
  logic id_5;
  assign id_2 = -1 !=? 1 + -1;
  assign id_3 = 1;
endmodule
