

================================================================
== Vitis HLS Report for 'scaleCompute_17_42_20_48_16_2_s'
================================================================
* Date:           Mon Nov 16 16:18:48 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.773 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     123|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      22|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|       0|     145|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |       0|   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_34ns_42s_74_1_1_U13  |mul_34ns_42s_74_1_1  |        0|   4|  0|  22|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   4|  0|  22|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ret_V_1_fu_62_p2  |     +    |   0|  0|  81|          74|          55|
    |ret_V_fu_42_p2    |    or    |   0|  0|  42|          42|          22|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 123|         116|          77|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | scaleCompute<17, 42, 20, 48, 16, 2> | return value |
|ap_return  | out |   42| ap_ctrl_hs | scaleCompute<17, 42, 20, 48, 16, 2> | return value |
|currindex  |  in |   20|   ap_none  |              currindex              |    scalar    |
|inscale    |  in |   34|   ap_none  |               inscale               |    scalar    |
+-----------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%inscale_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %inscale" [source/xf_resize_nn_bilinear.hpp:184]   --->   Operation 2 'read' 'inscale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%currindex_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %currindex" [source/xf_resize_nn_bilinear.hpp:184]   --->   Operation 3 'read' 'currindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %currindex_read, i22"   --->   Operation 4 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_V = or i42 %lhs_V, i42"   --->   Operation 5 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i42 %ret_V"   --->   Operation 6 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i34 %inscale_read"   --->   Operation 7 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (4.26ns)   --->   "%r_V = mul i74 %zext_ln1118, i74 %sext_ln1118"   --->   Operation 8 'mul' 'r_V' <Predicate = true> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.50ns)   --->   "%ret_V_1 = add i74 %r_V, i74"   --->   Operation 9 'add' 'ret_V_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ind_pre_V_write_assign = partselect i42 @_ssdm_op_PartSelect.i42.i74.i32.i32, i74 %ret_V_1, i32, i32"   --->   Operation 10 'partselect' 'ind_pre_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln197 = ret i42 %ind_pre_V_write_assign" [source/xf_resize_nn_bilinear.hpp:197]   --->   Operation 11 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ currindex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inscale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inscale_read           (read          ) [ 00]
currindex_read         (read          ) [ 00]
lhs_V                  (bitconcatenate) [ 00]
ret_V                  (or            ) [ 00]
sext_ln1118            (sext          ) [ 00]
zext_ln1118            (zext          ) [ 00]
r_V                    (mul           ) [ 00]
ret_V_1                (add           ) [ 00]
ind_pre_V_write_assign (partselect    ) [ 00]
ret_ln197              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="currindex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currindex"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inscale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inscale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i34"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i20.i22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i74.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="inscale_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="34" slack="0"/>
<pin id="24" dir="0" index="1" bw="34" slack="0"/>
<pin id="25" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inscale_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="currindex_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="20" slack="0"/>
<pin id="30" dir="0" index="1" bw="20" slack="0"/>
<pin id="31" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currindex_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="lhs_V_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="42" slack="0"/>
<pin id="36" dir="0" index="1" bw="20" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="ret_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="42" slack="0"/>
<pin id="44" dir="0" index="1" bw="42" slack="0"/>
<pin id="45" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sext_ln1118_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="42" slack="0"/>
<pin id="50" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="zext_ln1118_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="34" slack="0"/>
<pin id="54" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="r_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="34" slack="0"/>
<pin id="58" dir="0" index="1" bw="42" slack="0"/>
<pin id="59" dir="1" index="2" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ret_V_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="74" slack="0"/>
<pin id="64" dir="0" index="1" bw="54" slack="0"/>
<pin id="65" dir="1" index="2" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ind_pre_V_write_assign_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="42" slack="0"/>
<pin id="70" dir="0" index="1" bw="74" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="0" index="3" bw="8" slack="0"/>
<pin id="73" dir="1" index="4" bw="42" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ind_pre_V_write_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="28" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="42" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="22" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="48" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="68" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaleCompute<17, 42, 20, 48, 16, 2> : currindex | {1 }
	Port: scaleCompute<17, 42, 20, 48, 16, 2> : inscale | {1 }
  - Chain level:
	State 1
		ret_V : 1
		sext_ln1118 : 1
		r_V : 2
		ret_V_1 : 3
		ind_pre_V_write_assign : 4
		ret_ln197 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    add   |         ret_V_1_fu_62        |    0    |    0    |    81   |
|----------|------------------------------|---------|---------|---------|
|    mul   |           r_V_fu_56          |    4    |    0    |    22   |
|----------|------------------------------|---------|---------|---------|
|   read   |    inscale_read_read_fu_22   |    0    |    0    |    0    |
|          |   currindex_read_read_fu_28  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|          lhs_V_fu_34         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    or    |          ret_V_fu_42         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln1118_fu_48      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln1118_fu_52      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect| ind_pre_V_write_assign_fu_68 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   103   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |   103  |
+-----------+--------+--------+--------+
