============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2019  03:59:40 am
  Module:                 rv32i_core
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 rv32i_core
  1 u_branch_add_83_52_Y_u_branch_add_82_43 ( add_unsigned_31015 ) 
  1 u_branch_add_95_35 ( add_unsigned_31011 ) 
  1 u_decode_u_regfile ( register_file ) 
  1 u_exe_u_alu_top_u_shift_sll_91_51_Y_u_exe_u_alu_top_u_shift_sll_83_36 ( shift_left_vlog_unsigned_30998 ) 
  1 u_exe_u_alu_top_u_shift_srl_86_36 ( shift_right_vlog_unsigned_30674 ) 
  1 u_if_u_btb_add_66_33_Y_u_if_add_84_34 ( add_unsigned_287 ) 
  1 u_mem_u_datamem ( data_mem_top ) 
     2 u_mem ( data_memory ) 
