$date
	Wed Jul 31 11:57:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 16 ! out [15:0] $end
$var reg 1 " en $end
$var reg 4 # in [3:0] $end
$var integer 32 $ k [31:0] $end
$scope module dut $end
$var wire 1 " en $end
$var wire 4 % in [3:0] $end
$var reg 16 & out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
bx $
bx #
1"
b0 !
$end
#10
b1 !
b1 &
b0 #
b0 %
b0 $
0"
#20
b10 !
b10 &
b1 #
b1 %
b1 $
#30
b100 !
b100 &
b10 #
b10 %
b10 $
#40
b1000 !
b1000 &
b11 #
b11 %
b11 $
#50
b10000 !
b10000 &
b100 #
b100 %
b100 $
#60
b100000 !
b100000 &
b101 #
b101 %
b101 $
#70
b1000000 !
b1000000 &
b110 #
b110 %
b110 $
#80
b10000000 !
b10000000 &
b111 #
b111 %
b111 $
#90
b100000000 !
b100000000 &
b1000 #
b1000 %
b1000 $
#100
b1000000000 !
b1000000000 &
b1001 #
b1001 %
b1001 $
#110
b10000000000 !
b10000000000 &
b1010 #
b1010 %
b1010 $
#120
b100000000000 !
b100000000000 &
b1011 #
b1011 %
b1011 $
#130
b1000000000000 !
b1000000000000 &
b1100 #
b1100 %
b1100 $
#140
b10000000000000 !
b10000000000000 &
b1101 #
b1101 %
b1101 $
#150
b100000000000000 !
b100000000000000 &
b1110 #
b1110 %
b1110 $
#160
b1000000000000000 !
b1000000000000000 &
b1111 #
b1111 %
b1111 $
#170
b10000 $
