irq_set_chip_and_handler	,	F_11
parent	,	V_49
IRQF_TRIGGER_RISING	,	V_27
virq	,	V_37
__iomem	,	T_1
hwirq	,	V_10
vt8500_irq_init	,	F_17
vt8500_irq_set_type	,	F_7
hw	,	V_38
edge	,	V_11
dctr	,	V_12
u32	,	T_3
VT8500_ICPC_IRQ	,	V_31
vt8500_irq_map	,	F_10
IRQF_TRIGGER_HIGH	,	V_20
irq_domain	,	V_35
VT8500_INTC_MAX	,	V_51
priv	,	V_4
vt8500_handle_irq	,	F_13
irq_domain_add_linear	,	F_20
stat_reg	,	V_8
pt_regs	,	V_41
VT8500_ICDC	,	V_14
handle_domain_irq	,	F_16
"%s: Unable to add irq domain!\n"	,	L_3
node	,	V_48
of_irq_count	,	F_23
flow_type	,	V_17
readl_relaxed	,	F_14
__func__	,	V_52
domain	,	V_5
VT8500_INT_DISABLE	,	V_33
pr_err	,	F_18
irq_of_parse_and_map	,	F_24
vt8500_irq_chip	,	V_39
vt8500_init_irq_hw	,	F_9
irq_data	,	V_1
status	,	V_13
VT8500_TRIGGER_HIGH	,	V_21
np	,	V_50
__exception_irq_entry	,	T_6
handle_level_irq	,	V_23
"%s: Interrupt controllers &gt; VT8500_INTC_MAX\n"	,	L_1
VT8500_TRIGGER_FALLING	,	V_25
device_node	,	V_47
"vt8500-irq: Enabled slave-&gt;parent interrupts\n"	,	L_6
VT8500_ICPC_FIQ	,	V_32
out	,	V_53
"%s: Unable to map IO memory\n"	,	L_2
"%s: Incorrect IRQ map for slaved controller\n"	,	L_5
IRQF_TRIGGER_LOW	,	V_18
irqnr	,	V_44
irq_hw_number_t	,	T_5
__irq_set_handler_locked	,	F_8
ICPC_ROTATE	,	V_30
host_data	,	V_6
vt8500_irq_data	,	V_3
vt8500_irq_domain_ops	,	V_54
IRQF_VALID	,	V_40
handle_edge_irq	,	V_26
stat	,	V_43
set_handle_irq	,	F_21
u8	,	T_2
readl	,	F_3
vt8500_irq_unmask	,	F_6
d	,	V_2
vt8500_irq_mask	,	F_1
writel	,	F_4
intc	,	V_46
pr_info	,	F_22
h	,	V_36
irq	,	V_22
i	,	V_29
active_cnt	,	V_45
regs	,	V_42
writeb	,	F_5
set_irq_flags	,	F_12
VT8500_INT_ENABLE	,	V_16
BIT	,	F_15
EINVAL	,	V_19
enable_irq	,	F_25
VT8500_TRIGGER_RISING	,	V_28
VT8500_EDGE	,	V_15
IRQF_TRIGGER_FALLING	,	V_24
__init	,	T_4
of_iomap	,	F_19
readb	,	F_2
"vt8500-irq: Added interrupt controller\n"	,	L_4
VT8500_ICIS	,	V_9
base	,	V_7
ICDC_IRQ	,	V_34
