# 100DaysOfVerilog


## Day1: Basic Logic Gates in Verilog
This project implements all fundamental logic gates using Verilog and simulates them with a testbench.

###  Gates Implemented

- AND
- NAND
- OR
- NOR
- NOT (only for `a`)
- XOR
- XNOR

### Sample Output
a b | AND NAND OR NOR NOT_a XOR XNOR
0 0 |  0    1   0   1     1    0    1
0 1 |  0    1   1   0     1    1    0
1 0 |  0    1   1   0     0    1    0
1 1 |  1    0   1   0     0    0    1
