Info (10281): Verilog HDL Declaration information at alt_qdr_fsm_no_ifdef_params.sv(42): object "init_fail" differs only in case from object "INIT_FAIL" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/alt_qdr_fsm_no_ifdef_params.sv Line: 42
Info (10281): Verilog HDL Declaration information at alt_qdr_fsm_no_ifdef_params.sv(41): object "init_complete" differs only in case from object "INIT_COMPLETE" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/alt_qdr_fsm_no_ifdef_params.sv Line: 41
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_SLAVE_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/QDRII_SLAVE_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at rw_manager_core.sv(76): object "RATE" differs only in case from object "rate" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/rw_manager_core.sv Line: 76
Warning (10268): Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_SLAVE/QDRII_SLAVE/sequencer_phy_mgr.sv Line: 398
Info (10281): Verilog HDL Declaration information at alt_qdr_fsm_no_ifdef_params.sv(42): object "init_fail" differs only in case from object "INIT_FAIL" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/alt_qdr_fsm_no_ifdef_params.sv Line: 42
Info (10281): Verilog HDL Declaration information at alt_qdr_fsm_no_ifdef_params.sv(41): object "init_complete" differs only in case from object "INIT_COMPLETE" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/alt_qdr_fsm_no_ifdef_params.sv Line: 41
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_MASTER_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/QDRII_MASTER_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at rw_manager_core.sv(76): object "RATE" differs only in case from object "rate" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/rw_manager_core.sv Line: 76
Warning (10268): Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_MASTER/QDRII_MASTER/sequencer_phy_mgr.sv Line: 398
Info (10281): Verilog HDL Declaration information at alt_qdr_fsm_no_ifdef_params.sv(42): object "init_fail" differs only in case from object "INIT_FAIL" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/alt_qdr_fsm_no_ifdef_params.sv Line: 42
Info (10281): Verilog HDL Declaration information at alt_qdr_fsm_no_ifdef_params.sv(41): object "init_complete" differs only in case from object "INIT_COMPLETE" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/alt_qdr_fsm_no_ifdef_params.sv Line: 41
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at QDRII_D_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/QDRII_D_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at rw_manager_core.sv(76): object "RATE" differs only in case from object "rate" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/rw_manager_core.sv Line: 76
Warning (10268): Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/QDRII_x4_Test_550MHz/QDRII_x4/QDRII_D/QDRII_D/sequencer_phy_mgr.sv Line: 398
