Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jan 27 15:35:59 2025
| Host         : csews205 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fms_timing_summary_routed.rpt -pb fms_timing_summary_routed.pb -rpx fms_timing_summary_routed.rpx -warn_on_violation
| Design       : fms
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.839ns  (logic 3.171ns (65.515%)  route 1.669ns (34.485%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  z_reg/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  z_reg/Q
                         net (fo=1, routed)           1.669     2.187    z_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.653     4.839 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     4.839    z
    V10                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.764ns  (logic 1.075ns (38.868%)  route 1.690ns (61.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=5, routed)           1.094     2.045    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.124     2.169 r  z_i_1/O
                         net (fo=1, routed)           0.596     2.764    p_0_in
    SLICE_X0Y6           FDRE                                         r  z_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 1.080ns (46.441%)  route 1.245ns (53.559%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  in_IBUF_inst/O
                         net (fo=5, routed)           1.245     2.201    in_IBUF
    SLICE_X0Y6           LUT5 (Prop_lut5_I1_O)        0.124     2.325 r  z_i_2/O
                         net (fo=1, routed)           0.000     2.325    z_i_2_n_0
    SLICE_X0Y6           FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_curr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 1.080ns (52.188%)  route 0.989ns (47.813%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  in_IBUF_inst/O
                         net (fo=5, routed)           0.989     1.945    in_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.124     2.069 r  FSM_sequential_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.069    FSM_sequential_curr[1]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_curr_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 1.080ns (52.289%)  route 0.985ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  in_IBUF_inst/O
                         net (fo=5, routed)           0.985     1.941    in_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.124     2.065 r  FSM_sequential_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.065    next__0[0]
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_curr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.064ns  (logic 1.075ns (52.072%)  route 0.989ns (47.928%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  in_IBUF_inst/O
                         net (fo=5, routed)           0.989     1.945    in_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I0_O)        0.119     2.064 r  FSM_sequential_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.064    FSM_sequential_curr[2]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_curr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.059ns  (logic 1.074ns (52.150%)  route 0.985ns (47.850%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  in_IBUF_inst/O
                         net (fo=5, routed)           0.985     1.941    in_IBUF
    SLICE_X1Y6           LUT5 (Prop_lut5_I1_O)        0.118     2.059 r  FSM_sequential_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.059    next__0[3]
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.951ns (51.167%)  route 0.907ns (48.833%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.858    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.951ns (51.167%)  route 0.907ns (48.833%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.858    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.951ns (51.167%)  route 0.907ns (48.833%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.907     1.858    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_sequential_curr_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_reg[0]/Q
                         net (fo=5, routed)           0.109     0.250    curr[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  z_i_2/O
                         net (fo=1, routed)           0.000     0.295    z_i_2_n_0
    SLICE_X0Y6           FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_curr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_sequential_curr_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_curr_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    curr[0]
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.042     0.361 r  FSM_sequential_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.361    next__0[3]
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_curr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_sequential_curr_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    curr[0]
    SLICE_X1Y6           LUT5 (Prop_lut5_I1_O)        0.045     0.364 r  FSM_sequential_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    next__0[0]
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_curr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.506%)  route 0.180ns (49.494%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_sequential_curr_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    curr[0]
    SLICE_X1Y6           LUT5 (Prop_lut5_I3_O)        0.043     0.364 r  FSM_sequential_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    FSM_sequential_curr[2]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_curr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  FSM_sequential_curr_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_curr_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    curr[0]
    SLICE_X1Y6           LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  FSM_sequential_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    FSM_sequential_curr[1]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  FSM_sequential_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.179ns (33.447%)  route 0.357ns (66.553%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.357     0.537    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.179ns (33.447%)  route 0.357ns (66.553%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.357     0.537    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.179ns (33.447%)  route 0.357ns (66.553%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.357     0.537    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_curr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.179ns (33.447%)  route 0.357ns (66.553%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.357     0.537    rst_IBUF
    SLICE_X1Y6           FDCE                                         f  FSM_sequential_curr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            z_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.224ns (26.935%)  route 0.609ns (73.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=5, routed)           0.412     0.592    rst_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.637 r  z_i_1/O
                         net (fo=1, routed)           0.197     0.833    p_0_in
    SLICE_X0Y6           FDRE                                         r  z_reg/CE
  -------------------------------------------------------------------    -------------------





