/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [7:0] _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [12:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = ~(celloutsig_0_40z[0] & celloutsig_0_30z);
  assign celloutsig_1_11z = ~(_00_ & in_data[135]);
  assign celloutsig_1_18z = ~(celloutsig_1_6z[7] & celloutsig_1_17z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_9z[2] & celloutsig_0_1z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_7z[1] & celloutsig_0_14z[0]);
  assign celloutsig_0_4z = !(in_data[4] ? celloutsig_0_1z[2] : celloutsig_0_1z[0]);
  assign celloutsig_0_60z = !(celloutsig_0_51z ? celloutsig_0_26z[6] : celloutsig_0_40z[0]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z[5]);
  assign celloutsig_0_15z = !(celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_1z[1]);
  assign celloutsig_0_21z = !(celloutsig_0_8z ? celloutsig_0_20z[12] : celloutsig_0_10z);
  assign celloutsig_0_22z = !(celloutsig_0_17z[1] ? celloutsig_0_1z[0] : _02_);
  assign celloutsig_0_5z = ~(_03_ | celloutsig_0_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_4z[3]);
  assign celloutsig_1_12z = ~(celloutsig_1_9z | celloutsig_1_6z[8]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z | celloutsig_0_1z[2]);
  assign celloutsig_0_0z = in_data[18] ^ in_data[42];
  assign celloutsig_1_0z = in_data[110] ^ in_data[107];
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_0_19z = celloutsig_0_8z ^ _04_;
  reg [3:0] _27_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _27_ <= 4'h0;
    else _27_ <= { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _06_[3:1], _00_ } = _27_;
  reg [3:0] _28_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 4'h0;
    else _28_ <= celloutsig_0_6z[11:8];
  assign { _07_[3], _01_, _07_[1], _02_ } = _28_;
  reg [7:0] _29_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 8'h00;
    else _29_ <= { in_data[39:35], celloutsig_0_1z };
  assign { _05_[7:5], _03_, _05_[3:2], _04_, _05_[0] } = _29_;
  assign celloutsig_1_1z = { in_data[157:142], celloutsig_1_0z } & { in_data[151:136], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_6z[10:7], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z } & celloutsig_1_1z[11:5];
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z } & { celloutsig_0_3z[6], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_6z[5], celloutsig_0_1z } & { celloutsig_0_13z[2], celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_7z[10:9], celloutsig_0_3z } > { celloutsig_0_27z[4:1], celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_24z };
  assign celloutsig_0_8z = celloutsig_0_7z[11:6] > { _05_[7:5], _03_, _05_[3], celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[68:64], celloutsig_0_0z } > celloutsig_0_6z[8:3];
  assign celloutsig_0_18z = { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_15z } > celloutsig_0_6z[11:6];
  assign celloutsig_0_61z = { celloutsig_0_20z[8:1], celloutsig_0_24z } <= { celloutsig_0_26z[5:2], _07_[3], _01_, _07_[1], _02_, celloutsig_0_24z };
  assign celloutsig_1_5z = { in_data[177:163], celloutsig_1_2z } <= celloutsig_1_1z[15:0];
  assign celloutsig_1_8z = { celloutsig_1_6z[10:6], celloutsig_1_6z[7], celloutsig_1_6z[4:0] } <= in_data[119:109];
  assign celloutsig_0_3z = _05_[7] ? { celloutsig_0_1z, celloutsig_0_0z, 1'h1, _05_[6:5], _03_, _05_[3:2], _04_, _05_[0] } : in_data[82:71];
  assign celloutsig_0_1z = in_data[48] ? in_data[76:74] : in_data[31:29];
  assign celloutsig_0_20z = celloutsig_0_15z ? { celloutsig_0_6z[5], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z } : { celloutsig_0_6z[1:0], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_9z = celloutsig_0_1z << { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_3z[6:4], celloutsig_0_8z, _07_[3], _01_, _07_[1], _02_ } << { celloutsig_0_7z[11:5], celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_13z[1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_21z } << { _05_[7:5], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_27z = { _05_[0], celloutsig_0_18z, celloutsig_0_13z } << { celloutsig_0_13z[2:1], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_40z = { celloutsig_0_20z[12:11], celloutsig_0_11z } - { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_1_4z = in_data[159:155] - in_data[121:117];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } - { celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_17z = celloutsig_1_4z[4:1] - { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_6z[6:3], _05_[7:5], _03_, _05_[3:2], _04_, _05_[0] } - in_data[45:34];
  assign celloutsig_1_19z = { celloutsig_1_14z[4:0], celloutsig_1_18z } - in_data[151:146];
  assign { celloutsig_1_6z[8], celloutsig_1_6z[3:0], celloutsig_1_6z[6], celloutsig_1_6z[10:9], celloutsig_1_6z[7], celloutsig_1_6z[4] } = { celloutsig_1_5z, _06_[3:1], _00_, celloutsig_1_2z, celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_4z[2], _06_[3:1], _00_, celloutsig_1_2z, celloutsig_1_4z[4:3], celloutsig_1_5z, celloutsig_1_2z };
  assign { _05_[4], _05_[1] } = { _03_, _04_ };
  assign _06_[0] = _00_;
  assign { _07_[2], _07_[0] } = { _01_, _02_ };
  assign celloutsig_1_6z[5] = celloutsig_1_6z[7];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
