#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 12 14:44:12 2020
# Process ID: 19620
# Current directory: C:/Users/77060/Desktop/COD-exp/monocycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18660 C:\Users\77060\Desktop\COD-exp\monocycle\monocycle.xpr
# Log file: C:/Users/77060/Desktop/COD-exp/monocycle/vivado.log
# Journal file: C:/Users/77060/Desktop/COD-exp/monocycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 724.961 ; gain = 94.570
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.memory_type {dual_port_ram}] [get_ips RAM]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v w ]
add_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v w ]
add_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v w ]
add_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v w ]
add_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v
update_compile_order -fileset sources_1
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v w ]
add_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run RAM_synth_1
launch_runs RAM_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
[Tue May 12 20:53:42 2020] Launched RAM_synth_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/RAM_synth_1/runme.log
wait_on_run RAM_synth_1
[Tue May 12 20:53:42 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:53:48 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:53:53 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:53:58 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:54:08 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:54:18 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:54:28 2020] Waiting for RAM_synth_1 to finish...
[Tue May 12 20:54:38 2020] Waiting for RAM_synth_1 to finish...

*** Running vivado
    with args -log RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RAM.tcl -notrace
Command: synth_design -top RAM -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 698.754 ; gain = 177.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAM' [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/synth/RAM.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: RAM.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/synth/RAM.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'RAM' (4#1) [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/synth/RAM.vhd:71]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port i_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_srst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 768.988 ; gain = 247.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 768.988 ; gain = 247.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 768.988 ; gain = 247.699
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/RAM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/RAM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 859.270 ; gain = 10.719
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/RAM_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                                                | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | Implied   | 256 x 32             | RAM128X1D x 64   | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                                                | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | Implied   | 256 x 32             | RAM128X1D x 64   | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 859.270 ; gain = 337.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT2      |     2|
|2     |LUT3      |    64|
|3     |RAM128X1D |    64|
|4     |FDRE      |    64|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   194|
|2     |  U0                              |dist_mem_gen_v8_0_13       |   194|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_13_synth |   194|
|4     |      \gen_dp_ram.dpram_inst      |dpram                      |   194|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 870.516 ; gain = 258.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 870.516 ; gain = 349.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 887.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 887.348 ; gain = 625.453
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 887.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/RAM_synth_1/RAM.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP RAM, cache-ID = 85678dfcf97e8e65
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 887.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/RAM_synth_1/RAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAM_utilization_synth.rpt -pb RAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 20:54:33 2020...
[Tue May 12 20:54:38 2020] RAM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 809.203 ; gain = 0.000
reset_run ROM_synth_1
launch_runs ROM_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM'...
[Tue May 12 20:54:39 2020] Launched ROM_synth_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/ROM_synth_1/runme.log
wait_on_run ROM_synth_1
[Tue May 12 20:54:39 2020] Waiting for ROM_synth_1 to finish...
[Tue May 12 20:54:44 2020] Waiting for ROM_synth_1 to finish...
[Tue May 12 20:54:49 2020] Waiting for ROM_synth_1 to finish...
[Tue May 12 20:54:54 2020] Waiting for ROM_synth_1 to finish...
[Tue May 12 20:55:04 2020] Waiting for ROM_synth_1 to finish...
[Tue May 12 20:55:14 2020] Waiting for ROM_synth_1 to finish...
[Tue May 12 20:55:24 2020] Waiting for ROM_synth_1 to finish...

*** Running vivado
    with args -log ROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ROM.tcl -notrace
Command: synth_design -top ROM -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 699.449 ; gain = 177.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ROM' [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/synth/ROM.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: ROM.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/synth/ROM.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/synth/ROM.vhd:66]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 773.590 ; gain = 251.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 773.590 ; gain = 251.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 773.590 ; gain = 251.879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/ROM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/ROM_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/ROM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/ROM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 807.078 ; gain = 11.395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 807.078 ; gain = 285.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 807.078 ; gain = 285.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/ROM_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 807.078 ; gain = 285.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 807.078 ; gain = 285.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 807.078 ; gain = 285.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                            | Depth x Width | Implemented As | 
+-------------------------+-------------------------------------------------------+---------------+----------------+
|dist_mem_gen_v8_0_13_rom | rom[255]                                              | 256x18        | LUT            | 
|dist_mem_gen_v8_0_13     | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[255] | 256x18        | LUT            | 
+-------------------------+-------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 849.246 ; gain = 327.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 849.246 ; gain = 327.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 859.199 ; gain = 337.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     3|
|3     |LUT5 |     1|
|4     |LUT6 |    15|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |    21|
|2     |  U0                              |dist_mem_gen_v8_0_13       |    21|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_13_synth |    21|
|4     |      \gen_rom.rom_inst           |dist_mem_gen_v8_0_13_rom   |    21|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 875.020 ; gain = 319.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 875.020 ; gain = 353.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 894.910 ; gain = 603.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/ROM_synth_1/ROM.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ROM, cache-ID = 960b8b89560a434a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/ROM_synth_1/ROM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ROM_utilization_synth.rpt -pb ROM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 20:55:19 2020...
[Tue May 12 20:55:24 2020] ROM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 809.203 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.816 ; gain = 173.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:51]
ERROR: [Synth 8-6156] failed synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1255.570 ; gain = 213.723
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1255.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:51]
ERROR: [Synth 8-6156] failed synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1261.949 ; gain = 6.379
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1286.320 ; gain = 19.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:51]
ERROR: [Synth 8-6156] failed synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.320 ; gain = 19.820
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1293.309 ; gain = 6.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
INFO: [Synth 8-6157] synthesizing module 'refresh' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:43]
INFO: [Synth 8-6155] done synthesizing module 'refresh' (3#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_num' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MUX_num' (4#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (5#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
ERROR: [Synth 8-685] variable 'an' should not be used in output port connection [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:88]
ERROR: [Synth 8-6156] failed synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.309 ; gain = 6.988
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1294.215 ; gain = 0.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
INFO: [Synth 8-6157] synthesizing module 'refresh' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:43]
INFO: [Synth 8-6155] done synthesizing module 'refresh' (3#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_num' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MUX_num' (4#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (5#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
ERROR: [Synth 8-685] variable 'an' should not be used in output port connection [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:88]
ERROR: [Synth 8-6156] failed synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.215 ; gain = 0.906
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1294.930 ; gain = 0.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
INFO: [Synth 8-6157] synthesizing module 'refresh' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:43]
INFO: [Synth 8-6155] done synthesizing module 'refresh' (3#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_num' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MUX_num' (4#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (5#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Debug_Unit' (6#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'm_rf_addr' does not match port width (1) of module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (7#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (8#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (9#1) [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (10#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (11#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v:23]
	Parameter add bound to: 6'b000000 
	Parameter addi bound to: 6'b001000 
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter j bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (12#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu' (13#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7023] instance 'ALU' of module 'alu' has 7 connections declared, but only 5 given [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:72]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (14#1) [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (15#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'm_rf_addr' does not match port width (8) of module 'cpu' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:61]
INFO: [Synth 8-6155] done synthesizing module 'dbu_top' (16#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.930 ; gain = 0.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.363 ; gain = 7.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1301.363 ; gain = 7.148
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/ROM.dcp' for cell 'cpu/IM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'cpu/DM'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1443.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1443.793 ; gain = 149.578
42 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1443.793 ; gain = 149.578
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v w ]
add_files -fileset sim_1 C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/77060/Desktop/COD-exp/monocycle/tb_cpu_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/77060/Desktop/COD-exp/monocycle/tb_cpu_behav.wcfg
set_property top tb_dbu_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
export_ip_user_files -of_objects [get_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM.xci] -directory C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.ip_user_files -ipstatic_source_dir C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.cache/compile_simlib/modelsim} {questa=C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.cache/compile_simlib/questa} {riviera=C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.cache/compile_simlib/riviera} {activehdl=C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_rf_addr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'm_rf_addr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/xsim.dir/tb_dbu_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/xsim.dir/tb_dbu_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 12 22:18:07 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 12 22:18:07 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1465.098 ; gain = 0.000
save_wave_config {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
set_property xsim.view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_cpu_behav.wcfg C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.902 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_rf_addr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'm_rf_addr' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:61]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1467.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1467.902 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1467.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1467.902 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
restart
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Common 17-344] 'restart' was cancelled
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
run all
run: Time (s): cpu = 00:06:30 ; elapsed = 00:06:22 . Memory (MB): peak = 2276.453 ; gain = 0.000
save_wave_config {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: : "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: : "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.453 ; gain = 0.000
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.453 ; gain = 0.000
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
save_wave_config {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu_top
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in register_file with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2276.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu_top' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debug_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (1#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
INFO: [Synth 8-6157] synthesizing module 'refresh' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:43]
INFO: [Synth 8-6155] done synthesizing module 'refresh' (2#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_num' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-226] default block is never used [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MUX_num' (3#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (4#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Debug_Unit' (5#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (7#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (8#1) [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (9#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:57]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:62]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v:23]
	Parameter add bound to: 6'b000000 
	Parameter addi bound to: 6'b001000 
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter j bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (11#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-7023] instance 'ALU' of module 'alu' has 7 connections declared, but only 5 given [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:71]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (13#1) [C:/Users/77060/Desktop/COD-exp/monocycle/.Xil/Vivado-19620-LAPTOP-A473LDFT/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (14#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu_top' (15#1) [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.453 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2276.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/ROM.dcp' for cell 'cpu/IM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'cpu/DM'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.453 ; gain = 0.000
40 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.453 ; gain = 0.000
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.453 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_cpu.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_cpu.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: : "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.453 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 830 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 133
save_wave_config {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 790 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 131
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.453 ; gain = 0.000
current_wave_config {tb_dbu_top_behav.wcfg}
tb_dbu_top_behav.wcfg
add_wave {{/tb_dbu_top/u_dbu_top/dbu/segment/refresh}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 790 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 131
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed May 13 00:44:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/synth_1/runme.log
[Wed May 13 00:44:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed May 13 00:45:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dbu_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_dbu_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/Debug_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debug_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/MUX_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/signal_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dbu_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
"xelab -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e1e17177cbd64e0baaff85361395c828 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_dbu_top_behav xil_defaultlib.tb_dbu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'dbu_ra' [C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sources_1/new/cpu.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUX_num
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.Debug_Unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.ADD
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_top
Compiling module xil_defaultlib.tb_dbu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_dbu_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dbu_top_behav -key {Behavioral:sim_1:Functional:tb_dbu_top} -tclbatch {tb_dbu_top.tcl} -view {C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/77060/Desktop/COD-exp/monocycle/tb_dbu_top_behav.wcfg
source tb_dbu_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 790 ns : File "C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/sim_1/new/tb_dbu_top.v" Line 131
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2276.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dbu_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2276.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed May 13 01:12:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed May 13 01:13:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed May 13 01:15:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.runs/impl_1/runme.log
file mkdir C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/constrs_1
file mkdir C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/constrs_1/new
close [ open C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/constrs_1/new/monocycle.xdc w ]
add_files -fileset constrs_1 C:/Users/77060/Desktop/COD-exp/monocycle/monocycle.srcs/constrs_1/new/monocycle.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 13 01:22:35 2020...
