{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 16:51:14 2019 " "Info: Processing started: Wed Dec 11 16:51:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EPM240T100C3 " "Info: Automatically selected device EPM240T100C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Info: Device EPM570T100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[0\] " "Info: Pin outX\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outX[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[1\] " "Info: Pin outX\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outX[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[2\] " "Info: Pin outX\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outX[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[3\] " "Info: Pin outX\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outX[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[0\] " "Info: Pin outY\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outY[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[1\] " "Info: Pin outY\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outY[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[2\] " "Info: Pin outY\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outY[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[3\] " "Info: Pin outY\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outY[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 4 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[0\] " "Info: Pin outZ\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outZ[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[1\] " "Info: Pin outZ\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outZ[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[2\] " "Info: Pin outZ\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outZ[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[3\] " "Info: Pin outZ\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outZ[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 5 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[0\] " "Info: Pin outULA\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outULA[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[1\] " "Info: Pin outULA\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outULA[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[2\] " "Info: Pin outULA\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outULA[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outULA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outULA\[3\] " "Info: Pin outULA\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outULA[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 6 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outULA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tX\[0\] " "Info: Pin tX\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tX[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 7 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tX\[1\] " "Info: Pin tX\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tX[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 7 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tY\[0\] " "Info: Pin tY\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tY[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tY\[1\] " "Info: Pin tY\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tY[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tZ\[0\] " "Info: Pin tZ\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tZ[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tZ\[1\] " "Info: Pin tZ\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tZ[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tULA " "Info: Pin tULA not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { tULA } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 10 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tULA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[0\] " "Info: Pin outPC\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outPC[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[1\] " "Info: Pin outPC\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outPC[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[2\] " "Info: Pin outPC\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outPC[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[3\] " "Info: Pin outPC\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { outPC[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[0\] " "Info: Pin memoryValue\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryValue[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 12 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryValue[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[1\] " "Info: Pin memoryValue\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryValue[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 12 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryValue[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[2\] " "Info: Pin memoryValue\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryValue[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 12 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryValue[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryValue\[3\] " "Info: Pin memoryValue\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryValue[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 12 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryValue[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[0\] " "Info: Pin memoryFunction\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryFunction[0] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryFunction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[1\] " "Info: Pin memoryFunction\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryFunction[1] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryFunction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[2\] " "Info: Pin memoryFunction\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryFunction[2] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryFunction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memoryFunction\[3\] " "Info: Pin memoryFunction\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { memoryFunction[3] } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoryFunction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UC:blockUC\|Decoder0~0 Global clock " "Info: Automatically promoted signal \"UC:blockUC\|Decoder0~0\" to use Global clock" {  } { { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Memory:blockMemory\|Mux5~0 Global clock " "Info: Automatically promoted signal \"Memory:blockMemory\|Mux5~0\" to use Global clock" {  } { { "Memory.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 0 35 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 0 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.869 ns register pin " "Info: Estimated most critical path is register to pin delay of 3.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:blockUC\|tULA 1 REG LAB_X5_Y1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y1; Fanout = 6; REG Node = 'UC:blockUC\|tULA'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:blockUC|tULA } "NODE_NAME" } } { "UC.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.571 ns) 0.988 ns ULA:blockULA\|out\[2\]~2 2 COMB LAB_X6_Y1 1 " "Info: 2: + IC(0.417 ns) + CELL(0.571 ns) = 0.988 ns; Loc. = LAB_X6_Y1; Fanout = 1; COMB Node = 'ULA:blockULA\|out\[2\]~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { UC:blockUC|tULA ULA:blockULA|out[2]~2 } "NODE_NAME" } } { "ULA.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/ULA.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(1.454 ns) 3.869 ns outULA\[2\] 3 PIN PIN_12 0 " "Info: 3: + IC(1.427 ns) + CELL(1.454 ns) = 3.869 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'outULA\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { ULA:blockULA|out[2]~2 outULA[2] } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 52.34 % ) " "Info: Total cell delay = 2.025 ns ( 52.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 47.66 % ) " "Info: Total interconnect delay = 1.844 ns ( 47.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.869 ns" { UC:blockUC|tULA ULA:blockULA|out[2]~2 outULA[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/output_files/CPU.fit.smsg " "Info: Generated suppressed messages file E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/output_files/CPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 16:51:15 2019 " "Info: Processing ended: Wed Dec 11 16:51:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
