<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SUP_170</h1></br><li>7.4.2.18 SYR_SUP_170: verify outcome</br></li><li>7.4.2.18.1 Description</br></li><li>7.4.2.18.1.0-1 Brief description:</br></li><li>7.4.2.18.1.0-2 This Use-case will finally check the correctness of stored software/data. Prime reason is detection of undetected data-transfer-errors and/or malfunction of flash-memory.
The flashed data/software will be checked using a CRC-Algorithm. In case of success this data/software will be assumed/marked “valid” internally and becomes active after next CCU-reset. The hash-value is checked against BWM’s certificate (RSA)  for authentication.

Related UDS Services:
- RoutineControl CheckMemory
- RoutineControl SetGWRouting
- ECUReset

This Use-Case covers “offshore” memory (in PIC / DSP) in same style and implements all needed communication between system-cpu and offshore-cpus.
</br></li><li>7.4.2.18.1.0-3 Preconditions: flash process has been finished</br></li><li>7.4.2.18.1.0-4 Trigger: external device (EDIABAS)</br></li><li>7.4.2.18.1.0-5 Input data: none </br></li><li>7.4.2.18.1.0-6 Description of behaviour: data will be checked for consistency</br></li><li>7.4.2.18.1.0-7 Timing Requirements: none</br></li><li>7.4.2.18.1.0-8 Output data:result of check (PASSED/FAILED)</br></li><li>7.4.2.18.1.0-9 Postconditions: none</br></li><li>7.4.2.18.1.0-10 Descriptions of exceptions: none</br></li><li>7.4.2.18.1.0-11 Dependencies and interactions: none</br></li><li>7.4.2.18.2 Differences to CRS</br></li><li>7.4.2.18.2.0-1 none</br></li><li>7.4.2.18.3 Questions and Answers</br></li><li>7.4.2.18.3.0-1 none</br></li>