{"signal": 
	[
    {"name": "clk",               "wave": "p.|."},
    {"name": "state",             "wave": "==|.", "data": ["WAIT_ADDR", "WAIT_DATA                            "]},
    {"name": "read_req",          "wave": "1x|."},
    {"name": "pc",                "wave": "=x|.", "data": ["A0", "A1", "A2"]},
    {"name": "saved_pc",	      "wave": "x.|.", "data": ["A0", "A1", "A2"]},
    {"name": "addr_sel",          "wave": "0.|."},
    {"name": "addr_valid",        "wave": "1x|."},
    {"name": "addr_ready",        "wave": "1x|."},
    {"name": "data_valid",        "wave": "0.|1"},
    {"name": "data_ready",        "wave": "01|."},
    {"name": "data = cache_out",  "wave": "x.|=", "data": ["L0"]},
    {"name": "read_done",         "wave": "0.|1"},
 	],
  
  "config": {"hscale": 3}
}
