#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 19 10:17:46 2024
# Process ID: 7152
# Current directory: C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper.vdi
# Journal file: C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ECE532/m2_mod_dsp/pre_processing/pre_processing'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/ip_repo/AXI_I2S_driver_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532/fft_project/fft_packed_II'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 413.680 ; gain = 31.281
Command: link_design -top design_1_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_FFT_wrapper_0_0/design_1_FFT_wrapper_0_0.dcp' for cell 'design_1_i/FFT_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_i2s_0_0/design_1_i2s_0_0.dcp' for cell 'design_1_i/i2s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mic_storage_0_1/design_1_mic_storage_0_1.dcp' for cell 'design_1_i/mic_storage_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_one_reg_0_0/design_1_one_reg_0_0.dcp' for cell 'design_1_i/one_reg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_playback_ctrl_0_0/design_1_playback_ctrl_0_0.dcp' for cell 'design_1_i/playback_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_spi_controller_0_0/design_1_spi_controller_0_0.dcp' for cell 'design_1_i/spi_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_2/design_1_axi_iic_0_2.dcp' for cell 'design_1_i/I2S_audio/axi_iic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp' for cell 'design_1_i/i2c_cap_btn/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 3882 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.492 ; gain = 619.074
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_iic_0/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_iic_0/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/i2c_cap_btn/axi_cap_btn_gpio/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_2/design_1_axi_iic_0_2_board.xdc] for cell 'design_1_i/I2S_audio/axi_iic_1/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_2/design_1_axi_iic_0_2_board.xdc] for cell 'design_1_i/I2S_audio/axi_iic_1/U0'
Parsing XDC File [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt_playback_mode'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swt_playback_mode'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vadj_en[0]'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vadj_en[0]'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[0]'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[0]'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[1]'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'set_vadj[1]'. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/constraints/microblaze.xdc]
Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1525.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1696 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1564 instances

37 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1525.395 ; gain = 1111.715
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1525.395 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "06fc8d3be0d80af2".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1719.992 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2ec63cd2f

Time (s): cpu = 00:00:06 ; elapsed = 00:02:00 . Memory (MB): peak = 1719.992 ; gain = 194.598

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 204b9a09e

Time (s): cpu = 00:00:07 ; elapsed = 00:02:02 . Memory (MB): peak = 1719.992 ; gain = 194.598
INFO: [Opt 31-389] Phase Retarget created 195 cells and removed 313 cells
INFO: [Opt 31-1021] In phase Retarget, 283 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 148b6d035

Time (s): cpu = 00:00:08 ; elapsed = 00:02:02 . Memory (MB): peak = 1719.992 ; gain = 194.598
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 127 cells
INFO: [Opt 31-1021] In phase Constant propagation, 262 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 137cab190

Time (s): cpu = 00:00:09 ; elapsed = 00:02:03 . Memory (MB): peak = 1719.992 ; gain = 194.598
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 694 cells
INFO: [Opt 31-1021] In phase Sweep, 1124 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/spi_controller_0/inst/serial_clock_reg_0_BUFG_inst to drive 59 load(s) on clock net serial_clock_OBUF
INFO: [Opt 31-194] Inserted BUFG design_1_i/i2s_0/inst/bclk_reg_0_BUFG_inst to drive 53 load(s) on clock net i2s_bclk_OBUF
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1659c9f93

Time (s): cpu = 00:00:10 ; elapsed = 00:02:05 . Memory (MB): peak = 1719.992 ; gain = 194.598
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2981bfade

Time (s): cpu = 00:00:12 ; elapsed = 00:02:06 . Memory (MB): peak = 1719.992 ; gain = 194.598
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 282dce1e7

Time (s): cpu = 00:00:12 ; elapsed = 00:02:07 . Memory (MB): peak = 1719.992 ; gain = 194.598
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             195  |             313  |                                            283  |
|  Constant propagation         |              35  |             127  |                                            262  |
|  Sweep                        |               0  |             694  |                                           1124  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1719.992 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24e5f0a43

Time (s): cpu = 00:00:12 ; elapsed = 00:02:07 . Memory (MB): peak = 1719.992 ; gain = 194.598

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1719.992 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24e5f0a43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1719.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:02:09 . Memory (MB): peak = 1719.992 ; gain = 194.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1719.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1719.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1719.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1719.992 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e416ab75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1719.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1719.992 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4098cb08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.156 ; gain = 23.164

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d76cfa48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d76cfa48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.289 ; gain = 298.297
Phase 1 Placer Initialization | Checksum: d76cfa48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a8a42025

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2018.289 ; gain = 298.297
Phase 2 Global Placement | Checksum: 16595d287

Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16595d287

Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e6ae8b97

Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d8adcf49

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121bd6f3e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d9f24893

Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1acb40d7a

Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2268829d2

Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2268829d2

Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13039dfdb

Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2018.289 ; gain = 298.297
Phase 3 Detail Placement | Checksum: 13039dfdb

Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 2018.289 ; gain = 298.297

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1231ca2dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/FFT_wrapper_0/inst/FFT/addr_gen/rdata_A_data_I_real1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1231ca2dd

Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2026.973 ; gain = 306.980
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.003. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a6037c7e

Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 2026.973 ; gain = 306.980
Phase 4.1 Post Commit Optimization | Checksum: 1a6037c7e

Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 2026.973 ; gain = 306.980

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a6037c7e

Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 2026.973 ; gain = 306.980

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a6037c7e

Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2026.973 ; gain = 306.980

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2026.973 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ee5f0b5c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2026.973 ; gain = 306.980
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ee5f0b5c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2026.973 ; gain = 306.980
Ending Placer Task | Checksum: 18fd394f6

Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2026.973 ; gain = 306.980
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:30 . Memory (MB): peak = 2026.973 ; gain = 306.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2026.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2026.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2026.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2026.973 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: df2be749 ConstDB: 0 ShapeSum: b0a7adad RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1e138f2a2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 2204.277 ; gain = 171.879
Post Restoration Checksum: NetGraph: e7b8a233 NumContArr: f980506f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e138f2a2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2231.500 ; gain = 199.102

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e138f2a2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.547 ; gain = 208.148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e138f2a2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:45 . Memory (MB): peak = 2240.547 ; gain = 208.148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 152121366

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 2313.965 ; gain = 281.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.987 | TNS=-151.190| WHS=-0.309 | THS=-1314.313|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 17f852c97

Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 2360.625 ; gain = 328.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.987 | TNS=-145.498| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1159d43dd

Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 2360.625 ; gain = 328.227
Phase 2 Router Initialization | Checksum: fdbc1152

Time (s): cpu = 00:01:09 ; elapsed = 00:01:01 . Memory (MB): peak = 2360.625 ; gain = 328.227

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e43842d1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3620
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.301 | TNS=-576.420| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 118f16a9e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:41 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.301 | TNS=-576.420| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a2499396

Time (s): cpu = 00:01:56 ; elapsed = 00:01:41 . Memory (MB): peak = 2446.562 ; gain = 414.164
Phase 4 Rip-up And Reroute | Checksum: 2a2499396

Time (s): cpu = 00:01:56 ; elapsed = 00:01:41 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 117398b57

Time (s): cpu = 00:01:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 117398b57

Time (s): cpu = 00:01:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2446.562 ; gain = 414.164
Phase 5 Delay and Skew Optimization | Checksum: 117398b57

Time (s): cpu = 00:01:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 79e1d79c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 2446.562 ; gain = 414.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.214 | TNS=-522.415| WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 5f6fb969

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 2446.562 ; gain = 414.164
Phase 6 Post Hold Fix | Checksum: 5f6fb969

Time (s): cpu = 00:02:00 ; elapsed = 00:01:45 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.73054 %
  Global Horizontal Routing Utilization  = 4.70968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 6f0a48ef

Time (s): cpu = 00:02:01 ; elapsed = 00:01:45 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6f0a48ef

Time (s): cpu = 00:02:01 ; elapsed = 00:01:45 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8efc32f4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:47 . Memory (MB): peak = 2446.562 ; gain = 414.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.214 | TNS=-522.415| WHS=0.028  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 8efc32f4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:47 . Memory (MB): peak = 2446.562 ; gain = 414.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:02 ; elapsed = 00:01:47 . Memory (MB): peak = 2446.562 ; gain = 414.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2446.562 ; gain = 419.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2446.562 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2446.562 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2446.562 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2446.562 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/ECE532/GITHUB_PRO/ECE532-project/Trumpet_project/project_1/project_1.runs/nexys_video/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3216.469 ; gain = 769.906
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3250.277 ; gain = 33.809
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 10:24:49 2024...
