set ::env(PROJECT_NAME) generic_fifo_sc_b
set ::env(DESIGN_TOP) generic_fifo_sc_b
set ::env(DESIGN_DIR) ./memory_core/generic_fifo_sc_b/rtl/verilog
set ::env(TOP_VERILOG) ./memory_core/generic_fifo_sc_b/rtl/verilog/generic_fifo_sc_b.v
