#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014c26b0ca30 .scope module, "tb_top_serial_bcd" "tb_top_serial_bcd" 2 2;
 .timescale -9 -12;
v0000014c26b84e50_0 .var "btn_press", 0 0;
v0000014c26b84ef0_0 .net "busy", 0 0, v0000014c26c38310_0;  1 drivers
v0000014c26b84f90_0 .var "clk", 0 0;
v0000014c26b87410_0 .net "data", 0 0, v0000014c26b857b0_0;  1 drivers
v0000014c26b86f10_0 .net "data_enable", 0 0, v0000014c26b17740_0;  1 drivers
v0000014c26b875f0_0 .net "done", 0 0, v0000014c26b85350_0;  1 drivers
v0000014c26b87b90_0 .var "is_op1", 0 0;
v0000014c26b87f50_0 .var "is_op2", 0 0;
v0000014c26b874b0_0 .var "is_res", 0 0;
v0000014c26b87190_0 .var "op1", 15 0;
v0000014c26b86e70_0 .var "op2", 15 0;
v0000014c26b87690_0 .var "res", 15 0;
v0000014c26b87c30_0 .var "rst", 0 0;
S_0000014c26b259d0 .scope module, "dut" "top_serial_bcd" 2 11, 3 32 0, S_0000014c26b0ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "btn_press";
    .port_info 3 /INPUT 1 "is_op1";
    .port_info 4 /INPUT 1 "is_op2";
    .port_info 5 /INPUT 1 "is_res";
    .port_info 6 /INPUT 16 "op1";
    .port_info 7 /INPUT 16 "op2";
    .port_info 8 /INPUT 16 "res";
    .port_info 9 /OUTPUT 1 "data";
    .port_info 10 /OUTPUT 1 "data_enable";
    .port_info 11 /OUTPUT 1 "busy";
    .port_info 12 /OUTPUT 1 "done";
L_0000014c28500088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c26b85170_0 .net/2u *"_ivl_0", 15 0, L_0000014c28500088;  1 drivers
v0000014c26b849f0_0 .net *"_ivl_2", 15 0, L_0000014c26b88630;  1 drivers
v0000014c26b84b30_0 .net *"_ivl_4", 15 0, L_0000014c26b87cd0;  1 drivers
v0000014c26b848b0_0 .net "btn_press", 0 0, v0000014c26b84e50_0;  1 drivers
v0000014c26b850d0_0 .net "busy", 0 0, v0000014c26c38310_0;  alias, 1 drivers
v0000014c26b84950_0 .net "clk", 0 0, v0000014c26b84f90_0;  1 drivers
v0000014c26b85710_0 .net "data", 0 0, v0000014c26b857b0_0;  alias, 1 drivers
v0000014c26b84bd0_0 .net "data_enable", 0 0, v0000014c26b17740_0;  alias, 1 drivers
v0000014c26b852b0_0 .net "data_no_serial", 15 0, L_0000014c26b86d30;  1 drivers
v0000014c26b853f0_0 .net "done", 0 0, v0000014c26b85350_0;  alias, 1 drivers
v0000014c26b84c70_0 .net "is_op1", 0 0, v0000014c26b87b90_0;  1 drivers
v0000014c26b84d10_0 .net "is_op2", 0 0, v0000014c26b87f50_0;  1 drivers
v0000014c26b85490_0 .net "is_res", 0 0, v0000014c26b874b0_0;  1 drivers
v0000014c26b85530_0 .net "op1", 15 0, v0000014c26b87190_0;  1 drivers
v0000014c26b84db0_0 .net "op2", 15 0, v0000014c26b86e70_0;  1 drivers
v0000014c26b85670_0 .net "res", 15 0, v0000014c26b87690_0;  1 drivers
v0000014c26b855d0_0 .net "reset", 0 0, v0000014c26b87c30_0;  1 drivers
L_0000014c26b88630 .functor MUXZ 16, L_0000014c28500088, v0000014c26b87190_0, v0000014c26b87b90_0, C4<>;
L_0000014c26b87cd0 .functor MUXZ 16, L_0000014c26b88630, v0000014c26b86e70_0, v0000014c26b87f50_0, C4<>;
L_0000014c26b86d30 .functor MUXZ 16, L_0000014c26b87cd0, v0000014c26b87690_0, v0000014c26b874b0_0, C4<>;
S_0000014c26b25b60 .scope module, "pulse_gen" "pulse_delay_extend" 3 59, 3 107 0, S_0000014c26b259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pulse_in";
    .port_info 3 /OUTPUT 1 "pulse_out";
P_0000014c26c38d30 .param/l "M" 0 3 108, +C4<00000000000000000000000000000010>;
P_0000014c26c38d68 .param/l "N" 0 3 109, +C4<00000000000000000000000000010010>;
v0000014c26b0bc70_0 .net "clk", 0 0, v0000014c26b84f90_0;  alias, 1 drivers
v0000014c26c388d0_0 .var "delay_cnt", 1 0;
v0000014c26b25cf0_0 .var "delaying", 0 0;
v0000014c26b25d90_0 .var "extending", 0 0;
v0000014c26b176a0_0 .net "pulse_in", 0 0, v0000014c26b84e50_0;  alias, 1 drivers
v0000014c26b17740_0 .var "pulse_out", 0 0;
v0000014c26b177e0_0 .net "rst", 0 0, v0000014c26b87c30_0;  alias, 1 drivers
v0000014c26b17880_0 .var "width_cnt", 4 0;
E_0000014c26b0e0a0 .event posedge, v0000014c26b0bc70_0;
S_0000014c26b17920 .scope module, "serial_tx" "simple_serial_tx" 3 67, 3 189 0, S_0000014c26b259d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "data_to_show";
    .port_info 4 /OUTPUT 1 "serial_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
v0000014c26c38270_0 .var "bit_count", 4 0;
v0000014c26c38310_0 .var "busy", 0 0;
v0000014c26c383b0_0 .net "clk", 0 0, v0000014c26b84f90_0;  alias, 1 drivers
v0000014c26c38450_0 .net "data_to_show", 15 0, L_0000014c26b86d30;  alias, 1 drivers
v0000014c26b85350_0 .var "done", 0 0;
v0000014c26b84a90_0 .net "enable", 0 0, v0000014c26b17740_0;  alias, 1 drivers
v0000014c26b85030_0 .net "reset", 0 0, v0000014c26b87c30_0;  alias, 1 drivers
v0000014c26b857b0_0 .var "serial_out", 0 0;
v0000014c26b85210_0 .var "shift_reg", 15 0;
    .scope S_0000014c26b25b60;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014c26c388d0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014c26b17880_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b25cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b25d90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000014c26b25b60;
T_1 ;
    %wait E_0000014c26b0e0a0;
    %load/vec4 v0000014c26b177e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014c26c388d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014c26b17880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b25cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b25d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b17740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014c26b176a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v0000014c26b25cf0_0;
    %nor/r;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000014c26b25d90_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c26b25cf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014c26c388d0_0, 0;
T_1.2 ;
    %load/vec4 v0000014c26b25cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000014c26c388d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b25cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c26b25d90_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000014c26b17880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c26b17740_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000014c26c388d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000014c26c388d0_0, 0;
T_1.9 ;
T_1.6 ;
    %load/vec4 v0000014c26b25d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000014c26b17880_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b25d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b17740_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000014c26b17880_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000014c26b17880_0, 0;
T_1.13 ;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014c26b17920;
T_2 ;
    %wait E_0000014c26b0e0a0;
    %load/vec4 v0000014c26b85030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26c38310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b85350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014c26c38270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b857b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014c26b85210_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000014c26b84a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000014c26c38310_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000014c26c38450_0;
    %assign/vec4 v0000014c26b85210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c26c38310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b85350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014c26c38270_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000014c26c38310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000014c26b85210_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000014c26b857b0_0, 0;
    %load/vec4 v0000014c26b85210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000014c26b85210_0, 0;
    %load/vec4 v0000014c26c38270_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000014c26c38270_0, 0;
    %load/vec4 v0000014c26c38270_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26c38310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c26b85350_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c26b85350_0, 0;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014c26b0ca30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b84f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b87c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b87b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b87f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b874b0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000014c26b87190_0, 0, 16;
    %pushi/vec4 31110, 0, 16;
    %store/vec4 v0000014c26b86e70_0, 0, 16;
    %pushi/vec4 26000, 0, 16;
    %store/vec4 v0000014c26b87690_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0000014c26b0ca30;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000014c26b84f90_0;
    %inv;
    %store/vec4 v0000014c26b84f90_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014c26b0ca30;
T_5 ;
    %vpi_call 2 24 "$dumpfile", "tb_top_serial_bcd.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014c26b0ca30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b87c30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b87c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b87b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b87b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b87f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b87f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b874b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c26b84e50_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_top.v";
    "top_serial_bcd.v";
