$date
	Sat Oct 14 10:13:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder2to4_tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " en $end
$var reg 2 # s [1:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$scope module uut $end
$var wire 1 " en $end
$var wire 2 & s [1:0] $end
$var reg 4 ' y [3:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#20
b1 #
b1 &
b1 %
#40
b10 #
b10 &
b10 %
#60
b11 #
b11 &
b11 %
#80
b1 !
b1 '
b100 (
b0 #
b0 &
1"
b1 $
b0 %
#100
b100 (
b10 !
b10 '
b1 #
b1 &
b1 %
#120
b100 (
b100 !
b100 '
b10 #
b10 &
b10 %
#140
b100 (
b1000 !
b1000 '
b11 #
b11 &
b11 %
#160
b10 $
b100 %
