

================================================================
== Vivado HLS Report for 'unpack_sig'
================================================================
* Date:           Wed Mar 27 17:16:42 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.707|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2568|  2568|       642|          -|          -|     4|    no    |
        | + Loop 1.1  |   640|   640|         5|          -|          -|   128|    no    |
        |- Loop 2     |     ?|     ?|         ?|          -|          -|     5|    no    |
        | + Loop 2.1  |   256|   256|         1|          -|          -|   256|    no    |
        | + Loop 2.2  |     ?|     ?|         3|          -|          -|     ?|    no    |
        |- Loop 3     |   256|   256|         1|          -|          -|   256|    no    |
        |- Loop 4     |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 5     |   576|   576|        18|          -|          -|    32|    no    |
        | + Loop 5.1  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	8  / (tmp)
3 --> 
	4  / (!tmp_i)
	2  / (tmp_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond)
	13  / (exitcond)
9 --> 
	9  / (!tmp_3)
	10  / (tmp_3)
10 --> 
	11  / true
11 --> 
	12  / (tmp_11)
	8  / (!tmp_11)
12 --> 
	10  / true
13 --> 
	13  / (!tmp_2)
	14  / (tmp_2)
14 --> 
	15  / (!tmp_10)
	16  / (tmp_10)
15 --> 
	14  / true
16 --> 
	17  / (!tmp_20)
17 --> 
	18  / (!tmp_23)
	16  / (tmp_23)
18 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %polyz_unpack.exit" [packing.c:216]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_5, %polyz_unpack.exit.loopexit ]"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -4" [packing.c:216]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.34ns)   --->   "%i_5 = add i3 %i, 1" [packing.c:216]   --->   Operation 23 'add' 'i_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader10.preheader, label %1" [packing.c:216]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i3 %i to i2" [packing.c:216]   --->   Operation 25 'trunc' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i2.i7(i2 %tmp_1, i2 %tmp_1, i7 0)" [packing.c:217]   --->   Operation 26 'bitconcatenate' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = zext i11 %tmp_9 to i12" [poly.c:615->packing.c:217]   --->   Operation 27 'zext' 'tmp_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %2" [poly.c:618->packing.c:217]   --->   Operation 28 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %.preheader10" [packing.c:226]   --->   Operation 29 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.27>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_i = phi i8 [ 0, %1 ], [ %i_10, %3 ]"   --->   Operation 30 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_i_cast1 = zext i8 %i_i to i10" [poly.c:618->packing.c:217]   --->   Operation 31 'zext' 'i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.24ns)   --->   "%tmp_i = icmp eq i8 %i_i, -128" [poly.c:618->packing.c:217]   --->   Operation 32 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 33 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.71ns)   --->   "%i_10 = add i8 %i_i, 1" [poly.c:618->packing.c:217]   --->   Operation 34 'add' 'i_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %polyz_unpack.exit.loopexit, label %3" [poly.c:618->packing.c:217]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i8 %i_i to i7" [poly.c:618->packing.c:217]   --->   Operation 36 'trunc' 'tmp_5' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_i = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_5, i2 0)" [poly.c:619->packing.c:217]   --->   Operation 37 'bitconcatenate' 'p_shl_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i9 %p_shl_i to i10" [poly.c:619->packing.c:217]   --->   Operation 38 'zext' 'p_shl_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%tmp_i_20 = add i10 %i_i_cast1, %p_shl_i_cast" [poly.c:619->packing.c:217]   --->   Operation 39 'add' 'tmp_i_20' <Predicate = (!tmp_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_42_i_cast = zext i10 %tmp_i_20 to i12" [poly.c:619->packing.c:217]   --->   Operation 40 'zext' 'tmp_42_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "%sum5_i = add i12 %tmp_42_i_cast, %tmp_cast" [poly.c:619->packing.c:217]   --->   Operation 41 'add' 'sum5_i' <Predicate = (!tmp_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sum5_i_cast = zext i12 %sum5_i to i64" [poly.c:619->packing.c:217]   --->   Operation 42 'zext' 'sum5_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sig_addr_4 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum5_i_cast" [poly.c:619->packing.c:217]   --->   Operation 43 'getelementptr' 'sig_addr_4' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%sig_load_4 = load i8* %sig_addr_4, align 1" [poly.c:619->packing.c:217]   --->   Operation 44 'load' 'sig_load_4' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %polyz_unpack.exit"   --->   Operation 45 'br' <Predicate = (tmp_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 46 [1/2] (2.77ns)   --->   "%sig_load_4 = load i8* %sig_addr_4, align 1" [poly.c:619->packing.c:217]   --->   Operation 46 'load' 'sig_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_4 : Operation 47 [1/1] (1.74ns)   --->   "%tmp_45_i = add i10 1, %tmp_i_20" [poly.c:620->packing.c:217]   --->   Operation 47 'add' 'tmp_45_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_46_i_cast = zext i10 %tmp_45_i to i12" [poly.c:620->packing.c:217]   --->   Operation 48 'zext' 'tmp_46_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "%sum7_i = add i12 %tmp_46_i_cast, %tmp_cast" [poly.c:620->packing.c:217]   --->   Operation 49 'add' 'sum7_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum7_i_cast = zext i12 %sum7_i to i64" [poly.c:620->packing.c:217]   --->   Operation 50 'zext' 'sum7_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sig_addr_5 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum7_i_cast" [poly.c:620->packing.c:217]   --->   Operation 51 'getelementptr' 'sig_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%sig_load_5 = load i8* %sig_addr_5, align 1" [poly.c:620->packing.c:217]   --->   Operation 52 'load' 'sig_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_4 : Operation 53 [1/1] (1.74ns)   --->   "%tmp_47_i = add i10 2, %tmp_i_20" [poly.c:621->packing.c:217]   --->   Operation 53 'add' 'tmp_47_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_48_i_cast = zext i10 %tmp_47_i to i12" [poly.c:621->packing.c:217]   --->   Operation 54 'zext' 'tmp_48_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "%sum9_i = add i12 %tmp_48_i_cast, %tmp_cast" [poly.c:621->packing.c:217]   --->   Operation 55 'add' 'sum9_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sum9_i_cast = zext i12 %sum9_i to i64" [poly.c:621->packing.c:217]   --->   Operation 56 'zext' 'sum9_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sig_addr_6 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum9_i_cast" [poly.c:621->packing.c:217]   --->   Operation 57 'getelementptr' 'sig_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.77ns)   --->   "%sig_load_6 = load i8* %sig_addr_6, align 1" [poly.c:621->packing.c:217]   --->   Operation 58 'load' 'sig_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 59 [1/2] (2.77ns)   --->   "%sig_load_5 = load i8* %sig_addr_5, align 1" [poly.c:620->packing.c:217]   --->   Operation 59 'load' 'sig_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_5 : Operation 60 [1/2] (2.77ns)   --->   "%sig_load_6 = load i8* %sig_addr_6, align 1" [poly.c:621->packing.c:217]   --->   Operation 60 'load' 'sig_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i8 %sig_load_6 to i4" [poly.c:621->packing.c:217]   --->   Operation 61 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.74ns)   --->   "%tmp_54_i = add i10 3, %tmp_i_20" [poly.c:624->packing.c:217]   --->   Operation 62 'add' 'tmp_54_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_55_i_cast = zext i10 %tmp_54_i to i12" [poly.c:624->packing.c:217]   --->   Operation 63 'zext' 'tmp_55_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.76ns)   --->   "%sum_i = add i12 %tmp_55_i_cast, %tmp_cast" [poly.c:624->packing.c:217]   --->   Operation 64 'add' 'sum_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i12 %sum_i to i64" [poly.c:624->packing.c:217]   --->   Operation 65 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sig_addr_7 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum_i_cast" [poly.c:624->packing.c:217]   --->   Operation 66 'getelementptr' 'sig_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (2.77ns)   --->   "%sig_load_7 = load i8* %sig_addr_7, align 1" [poly.c:624->packing.c:217]   --->   Operation 67 'load' 'sig_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_5 : Operation 68 [1/1] (1.74ns)   --->   "%tmp_59_i = add i10 4, %tmp_i_20" [poly.c:625->packing.c:217]   --->   Operation 68 'add' 'tmp_59_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_60_i_cast = zext i10 %tmp_59_i to i12" [poly.c:625->packing.c:217]   --->   Operation 69 'zext' 'tmp_60_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.76ns)   --->   "%sum1_i = add i12 %tmp_60_i_cast, %tmp_cast" [poly.c:625->packing.c:217]   --->   Operation 70 'add' 'sum1_i' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sum1_i_cast = zext i12 %sum1_i to i64" [poly.c:625->packing.c:217]   --->   Operation 71 'zext' 'sum1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sig_addr_8 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum1_i_cast" [poly.c:625->packing.c:217]   --->   Operation 72 'getelementptr' 'sig_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.77ns)   --->   "%sig_load_8 = load i8* %sig_addr_8, align 1" [poly.c:625->packing.c:217]   --->   Operation 73 'load' 'sig_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 6.70>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i7.i1(i3 %i, i7 %tmp_5, i1 false)" [packing.c:216]   --->   Operation 74 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_18 = zext i11 %tmp_13 to i64" [poly.c:619->packing.c:217]   --->   Operation 75 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_18" [poly.c:619->packing.c:217]   --->   Operation 76 'getelementptr' 'z_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2_i = call i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8(i4 %tmp_19, i8 %sig_load_5, i8 %sig_load_4)" [poly.c:621->packing.c:217]   --->   Operation 77 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_50_i_cast = zext i20 %tmp_2_i to i21" [poly.c:623->packing.c:217]   --->   Operation 78 'zext' 'tmp_50_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (2.77ns)   --->   "%sig_load_7 = load i8* %sig_addr_7, align 1" [poly.c:624->packing.c:217]   --->   Operation 79 'load' 'sig_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_6 : Operation 80 [1/2] (2.77ns)   --->   "%sig_load_8 = load i8* %sig_addr_8, align 1" [poly.c:625->packing.c:217]   --->   Operation 80 'load' 'sig_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_6 : Operation 81 [1/1] (1.92ns)   --->   "%tmp_64_i = sub i21 523775, %tmp_50_i_cast" [poly.c:627->packing.c:217]   --->   Operation 81 'sub' 'tmp_64_i' <Predicate = true> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_66_i)   --->   "%tmp_64_i_cast = sext i21 %tmp_64_i to i25" [poly.c:627->packing.c:217]   --->   Operation 82 'sext' 'tmp_64_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_66_i)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_64_i, i32 20)" [poly.c:628->packing.c:217]   --->   Operation 83 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_66_i)   --->   "%tmp_65_i_cast_cast = select i1 %tmp_34, i25 8380417, i25 0" [poly.c:628->packing.c:217]   --->   Operation 84 'select' 'tmp_65_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (2.01ns) (out node of the LUT)   --->   "%tmp_66_i = add i25 %tmp_65_i_cast_cast, %tmp_64_i_cast" [poly.c:628->packing.c:217]   --->   Operation 85 'add' 'tmp_66_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_66_i_cast = sext i25 %tmp_66_i to i32" [poly.c:628->packing.c:217]   --->   Operation 86 'sext' 'tmp_66_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (2.77ns)   --->   "store i32 %tmp_66_i_cast, i32* %z_vec_coeffs_addr, align 4" [poly.c:628->packing.c:217]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 6.70>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = shl i8 %i_i, 1" [poly.c:619->packing.c:217]   --->   Operation 88 'shl' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_51_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %sig_load_6, i32 4, i32 7)" [poly.c:623->packing.c:217]   --->   Operation 89 'partselect' 'tmp_51_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_21 = zext i4 %tmp_51_i to i8" [poly.c:623->packing.c:217]   --->   Operation 90 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_52_i = or i8 %tmp_7, 1" [poly.c:623->packing.c:217]   --->   Operation 91 'or' 'tmp_52_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 %tmp_52_i)" [packing.c:216]   --->   Operation 92 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_33 = zext i11 %tmp_24 to i64" [poly.c:623->packing.c:217]   --->   Operation 93 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_33" [poly.c:623->packing.c:217]   --->   Operation 94 'getelementptr' 'z_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_57_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %sig_load_7, i4 0)" [poly.c:624->packing.c:217]   --->   Operation 95 'bitconcatenate' 'tmp_57_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %tmp_21)" [poly.c:623->packing.c:217]   --->   Operation 96 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_12 = or i12 %tmp_6, %tmp_57_i" [poly.c:623->packing.c:217]   --->   Operation 97 'or' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_63_i = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %sig_load_8, i12 %tmp_12)" [poly.c:625->packing.c:217]   --->   Operation 98 'bitconcatenate' 'tmp_63_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_67_i)   --->   "%tmp_63_i_cast = zext i20 %tmp_63_i to i21" [poly.c:625->packing.c:217]   --->   Operation 99 'zext' 'tmp_63_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.92ns) (out node of the LUT)   --->   "%tmp_67_i = sub i21 523775, %tmp_63_i_cast" [poly.c:629->packing.c:217]   --->   Operation 100 'sub' 'tmp_67_i' <Predicate = true> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_69_i)   --->   "%tmp_67_i_cast = sext i21 %tmp_67_i to i25" [poly.c:629->packing.c:217]   --->   Operation 101 'sext' 'tmp_67_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_69_i)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_67_i, i32 20)" [poly.c:630->packing.c:217]   --->   Operation 102 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_69_i)   --->   "%tmp_68_i_cast_cast = select i1 %tmp_35, i25 8380417, i25 0" [poly.c:630->packing.c:217]   --->   Operation 103 'select' 'tmp_68_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (2.01ns) (out node of the LUT)   --->   "%tmp_69_i = add i25 %tmp_68_i_cast_cast, %tmp_67_i_cast" [poly.c:630->packing.c:217]   --->   Operation 104 'add' 'tmp_69_i' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_69_i_cast = sext i25 %tmp_69_i to i32" [poly.c:630->packing.c:217]   --->   Operation 105 'sext' 'tmp_69_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.77ns)   --->   "store i32 %tmp_69_i_cast, i32* %z_vec_coeffs_addr_1, align 4" [poly.c:630->packing.c:217]   --->   Operation 106 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [poly.c:618->packing.c:217]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.35>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ %i_8, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 108 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%j = phi i8 [ %sig_load, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]" [packing.c:226]   --->   Operation 109 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j to i32" [packing.c:226]   --->   Operation 110 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.00ns)   --->   "%exitcond = icmp eq i3 %i_1, -3" [packing.c:222]   --->   Operation 111 'icmp' 'exitcond' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 112 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.34ns)   --->   "%i_8 = add i3 %i_1, 1" [packing.c:222]   --->   Operation 113 'add' 'i_8' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader7.preheader, label %.preheader9.preheader" [packing.c:222]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_1, i8 0)" [packing.c:222]   --->   Operation 115 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13_cast1 = zext i11 %tmp_8 to i12" [packing.c:223]   --->   Operation 116 'zext' 'tmp_13_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.35ns)   --->   "br label %.preheader9" [packing.c:223]   --->   Operation 117 'br' <Predicate = (!exitcond)> <Delay = 1.35>
ST_8 : Operation 118 [1/1] (1.35ns)   --->   "br label %.preheader7" [packing.c:234]   --->   Operation 118 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 9 <SV = 3> <Delay = 4.53>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%j1 = phi i9 [ %j_3, %4 ], [ 0, %.preheader9.preheader ]"   --->   Operation 119 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.34ns)   --->   "%tmp_3 = icmp eq i9 %j1, -256" [packing.c:223]   --->   Operation 120 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 121 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.73ns)   --->   "%j_3 = add i9 %j1, 1" [packing.c:223]   --->   Operation 122 'add' 'j_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader8.preheader, label %4" [packing.c:223]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i9 %j1 to i12" [packing.c:224]   --->   Operation 124 'zext' 'tmp_7_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (1.76ns)   --->   "%tmp_36 = add i12 %tmp_13_cast1, %tmp_7_cast" [packing.c:224]   --->   Operation 125 'add' 'tmp_36' <Predicate = (!tmp_3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i12 %tmp_36 to i64" [packing.c:224]   --->   Operation 126 'zext' 'tmp_38_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_38_cast" [packing.c:224]   --->   Operation 127 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (2.77ns)   --->   "store i1 false, i1* %h_vec_coeffs_addr, align 1" [packing.c:224]   --->   Operation 128 'store' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader9" [packing.c:223]   --->   Operation 129 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %i_1)" [packing.c:226]   --->   Operation 130 'bitconcatenate' 'tmp_s' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i6 %tmp_s to i7" [packing.c:226]   --->   Operation 131 'sext' 'tmp_5_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%sum = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -12, i7 %tmp_5_cast)" [packing.c:226]   --->   Operation 132 'bitconcatenate' 'sum' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%sum2_cast = zext i12 %sum to i64" [packing.c:226]   --->   Operation 133 'zext' 'sum2_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%sig_addr_1 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum2_cast" [packing.c:226]   --->   Operation 134 'getelementptr' 'sig_addr_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.35ns)   --->   "br label %.preheader8" [packing.c:226]   --->   Operation 135 'br' <Predicate = (tmp_3)> <Delay = 1.35>

State 10 <SV = 4> <Delay = 2.77>
ST_10 : Operation 136 [2/2] (2.77ns)   --->   "%sig_load = load i8* %sig_addr_1, align 1" [packing.c:226]   --->   Operation 136 'load' 'sig_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>

State 11 <SV = 5> <Delay = 4.88>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%j_1 = phi i32 [ %j_4, %5 ], [ %j_cast, %.preheader8.preheader ]"   --->   Operation 137 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/2] (2.77ns)   --->   "%sig_load = load i8* %sig_addr_1, align 1" [packing.c:226]   --->   Operation 138 'load' 'sig_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%k = zext i8 %sig_load to i32" [packing.c:226]   --->   Operation 139 'zext' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (2.11ns)   --->   "%tmp_11 = icmp ult i32 %j_1, %k" [packing.c:226]   --->   Operation 140 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %5, label %.preheader10.loopexit" [packing.c:226]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i32 %j_1 to i14" [packing.c:226]   --->   Operation 142 'trunc' 'tmp_38' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.80ns)   --->   "%sum4 = add i14 2560, %tmp_38" [packing.c:226]   --->   Operation 143 'add' 'sum4' <Predicate = (tmp_11)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%sum4_cast = sext i14 %sum4 to i64" [packing.c:226]   --->   Operation 144 'sext' 'sum4_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%sig_addr_3 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum4_cast" [packing.c:227]   --->   Operation 145 'getelementptr' 'sig_addr_3' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (2.77ns)   --->   "%sig_load_2 = load i8* %sig_addr_3, align 1" [packing.c:227]   --->   Operation 146 'load' 'sig_load_2' <Predicate = (tmp_11)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_11 : Operation 147 [1/1] (2.18ns)   --->   "%j_4 = add i32 1, %j_1" [packing.c:226]   --->   Operation 147 'add' 'j_4' <Predicate = (tmp_11)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 148 'br' <Predicate = (!tmp_11)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 5.54>
ST_12 : Operation 149 [1/2] (2.77ns)   --->   "%sig_load_2 = load i8* %sig_addr_3, align 1" [packing.c:227]   --->   Operation 149 'load' 'sig_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_1, i8 %sig_load_2)" [packing.c:222]   --->   Operation 150 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_40 = zext i11 %tmp_39 to i64" [packing.c:227]   --->   Operation 151 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr_1 = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_40" [packing.c:227]   --->   Operation 152 'getelementptr' 'h_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (2.77ns)   --->   "store i1 true, i1* %h_vec_coeffs_addr_1, align 1" [packing.c:227]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader8" [packing.c:226]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.77>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_6, %6 ], [ 0, %.preheader7.preheader ]"   --->   Operation 155 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (1.34ns)   --->   "%tmp_2 = icmp eq i9 %i_2, -256" [packing.c:234]   --->   Operation 156 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 157 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.73ns)   --->   "%i_6 = add i9 %i_2, 1" [packing.c:234]   --->   Operation 158 'add' 'i_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader6.preheader, label %6" [packing.c:234]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = zext i9 %i_2 to i64" [packing.c:235]   --->   Operation 160 'zext' 'tmp_4' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_4" [packing.c:235]   --->   Operation 161 'getelementptr' 'c_coeffs_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (2.77ns)   --->   "store i23 0, i23* %c_coeffs_addr, align 4" [packing.c:235]   --->   Operation 162 'store' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader7" [packing.c:234]   --->   Operation 163 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (1.35ns)   --->   "br label %.preheader6" [packing.c:238]   --->   Operation 164 'br' <Predicate = (tmp_2)> <Delay = 1.35>

State 14 <SV = 4> <Delay = 4.55>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ %i_7, %7 ], [ 0, %.preheader6.preheader ]"   --->   Operation 165 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%signs = phi i64 [ %signs_1, %7 ], [ 0, %.preheader6.preheader ]"   --->   Operation 166 'phi' 'signs' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.21ns)   --->   "%tmp_10 = icmp eq i4 %i_3, -8" [packing.c:238]   --->   Operation 167 'icmp' 'tmp_10' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 168 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (1.49ns)   --->   "%i_7 = add i4 %i_3, 1" [packing.c:238]   --->   Operation 169 'add' 'i_7' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %.preheader5.preheader, label %7" [packing.c:238]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %i_3)" [packing.c:239]   --->   Operation 171 'bitconcatenate' 'tmp_30' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i6 %tmp_30 to i12" [packing.c:239]   --->   Operation 172 'zext' 'tmp_13_cast' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (1.77ns)   --->   "%sum6 = add i12 -1435, %tmp_13_cast" [packing.c:239]   --->   Operation 173 'add' 'sum6' <Predicate = (!tmp_10)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%sum6_cast = zext i12 %sum6 to i64" [packing.c:239]   --->   Operation 174 'zext' 'sum6_cast' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%sig_addr = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum6_cast" [packing.c:239]   --->   Operation 175 'getelementptr' 'sig_addr' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_14 : Operation 176 [2/2] (2.77ns)   --->   "%sig_load_1 = load i8* %sig_addr, align 1" [packing.c:239]   --->   Operation 176 'load' 'sig_load_1' <Predicate = (!tmp_10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%mask = alloca i64"   --->   Operation 177 'alloca' 'mask' <Predicate = (tmp_10)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (1.35ns)   --->   "store i64 1, i64* %mask"   --->   Operation 178 'store' <Predicate = (tmp_10)> <Delay = 1.35>
ST_14 : Operation 179 [1/1] (1.35ns)   --->   "br label %.preheader5" [packing.c:242]   --->   Operation 179 'br' <Predicate = (tmp_10)> <Delay = 1.35>

State 15 <SV = 5> <Delay = 5.19>
ST_15 : Operation 180 [1/2] (2.77ns)   --->   "%sig_load_1 = load i8* %sig_addr, align 1" [packing.c:239]   --->   Operation 180 'load' 'sig_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_15 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_14 = zext i8 %sig_load_1 to i64" [packing.c:239]   --->   Operation 181 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_37 = trunc i4 %i_3 to i3" [packing.c:238]   --->   Operation 182 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_15 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_37, i3 0)" [packing.c:239]   --->   Operation 183 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_16 = zext i6 %tmp_15 to i64" [packing.c:239]   --->   Operation 184 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node signs_1)   --->   "%tmp_17 = shl i64 %tmp_14, %tmp_16" [packing.c:239]   --->   Operation 185 'shl' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (2.42ns) (out node of the LUT)   --->   "%signs_1 = or i64 %tmp_17, %signs" [packing.c:239]   --->   Operation 186 'or' 'signs_1' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader6" [packing.c:238]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.77>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%i_4 = phi i6 [ 0, %.preheader5.preheader ], [ %i_9, %.preheader5.loopexit ]"   --->   Operation 188 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (1.22ns)   --->   "%tmp_20 = icmp eq i6 %i_4, -32" [packing.c:242]   --->   Operation 189 'icmp' 'tmp_20' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 190 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (1.60ns)   --->   "%i_9 = add i6 %i_4, 1" [packing.c:242]   --->   Operation 191 'add' 'i_9' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %10, label %.preheader.preheader" [packing.c:242]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i6 %i_4 to i12" [packing.c:242]   --->   Operation 193 'zext' 'tmp_21_cast' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (1.77ns)   --->   "%sum8 = add i12 -1435, %tmp_21_cast" [packing.c:242]   --->   Operation 194 'add' 'sum8' <Predicate = (!tmp_20)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%sum8_cast = zext i12 %sum8 to i64" [packing.c:242]   --->   Operation 195 'zext' 'sum8_cast' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%sig_addr_2 = getelementptr [6101 x i8]* %sig, i64 0, i64 %sum8_cast" [packing.c:244]   --->   Operation 196 'getelementptr' 'sig_addr_2' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i6 %i_4 to i5" [packing.c:242]   --->   Operation 197 'trunc' 'tmp_41' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_41, i3 0)" [packing.c:245]   --->   Operation 198 'bitconcatenate' 'tmp_22' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (1.35ns)   --->   "br label %.preheader" [packing.c:243]   --->   Operation 199 'br' <Predicate = (!tmp_20)> <Delay = 1.35>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "ret void" [packing.c:250]   --->   Operation 200 'ret' <Predicate = (tmp_20)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.77>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%j_2 = phi i4 [ 0, %.preheader.preheader ], [ %j_5, %.preheader.backedge ]"   --->   Operation 201 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%j_2_cast2 = zext i4 %j_2 to i8" [packing.c:243]   --->   Operation 202 'zext' 'j_2_cast2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.21ns)   --->   "%tmp_23 = icmp eq i4 %j_2, -8" [packing.c:243]   --->   Operation 203 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 204 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (1.49ns)   --->   "%j_5 = add i4 %j_2, 1" [packing.c:243]   --->   Operation 205 'add' 'j_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.preheader5.loopexit, label %8" [packing.c:243]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [2/2] (2.77ns)   --->   "%sig_load_3 = load i8* %sig_addr_2, align 1" [packing.c:244]   --->   Operation 207 'load' 'sig_load_3' <Predicate = (!tmp_23)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 208 'br' <Predicate = (tmp_23)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 5.72>
ST_18 : Operation 209 [1/2] (2.77ns)   --->   "%sig_load_3 = load i8* %sig_addr_2, align 1" [packing.c:244]   --->   Operation 209 'load' 'sig_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_18 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_25 = shl i8 1, %j_2_cast2" [packing.c:244]   --->   Operation 210 'shl' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_26 = and i8 %tmp_25, %sig_load_3" [packing.c:244]   --->   Operation 211 'and' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (1.88ns) (out node of the LUT)   --->   "%tmp_27 = icmp eq i8 %tmp_26, 0" [packing.c:244]   --->   Operation 212 'icmp' 'tmp_27' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %.preheader.backedge, label %9" [packing.c:244]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%mask_load = load i64* %mask" [packing.c:246]   --->   Operation 214 'load' 'mask_load' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_28 = and i64 %mask_load, %signs" [packing.c:245]   --->   Operation 215 'and' 'tmp_28' <Predicate = (!tmp_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (2.34ns) (out node of the LUT)   --->   "%tmp_29 = icmp ne i64 %tmp_28, 0" [packing.c:245]   --->   Operation 216 'icmp' 'tmp_29' <Predicate = (!tmp_27)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (1.71ns)   --->   "%tmp_31 = add i8 %tmp_22, %j_2_cast2" [packing.c:245]   --->   Operation 217 'add' 'tmp_31' <Predicate = (!tmp_27)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_32 = zext i8 %tmp_31 to i64" [packing.c:245]   --->   Operation 218 'zext' 'tmp_32' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%c_coeffs_addr_1 = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_32" [packing.c:245]   --->   Operation 219 'getelementptr' 'c_coeffs_addr_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.61ns)   --->   "%tmp_30_cast_cast_cas = select i1 %tmp_29, i23 -8192, i23 1" [packing.c:245]   --->   Operation 220 'select' 'tmp_30_cast_cast_cas' <Predicate = (!tmp_27)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (2.77ns)   --->   "store i23 %tmp_30_cast_cast_cas, i23* %c_coeffs_addr_1, align 4" [packing.c:245]   --->   Operation 221 'store' <Predicate = (!tmp_27)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%mask_1 = shl i64 %mask_load, 1" [packing.c:246]   --->   Operation 222 'shl' 'mask_1' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (1.35ns)   --->   "store i64 %mask_1, i64* %mask" [packing.c:246]   --->   Operation 223 'store' <Predicate = (!tmp_27)> <Delay = 1.35>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [packing.c:247]   --->   Operation 224 'br' <Predicate = (!tmp_27)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', packing.c:216) [7]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:618->packing.c:217) [18]  (1.35 ns)

 <State 3>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:618->packing.c:217) [18]  (0 ns)
	'add' operation ('tmp_i_20', poly.c:619->packing.c:217) [28]  (1.73 ns)
	'add' operation ('sum5_i', poly.c:619->packing.c:217) [30]  (1.76 ns)
	'getelementptr' operation ('sig_addr_4', poly.c:619->packing.c:217) [32]  (0 ns)
	'load' operation ('sig_load_4', poly.c:619->packing.c:217) on array 'sig' [33]  (2.77 ns)

 <State 4>: 6.29ns
The critical path consists of the following:
	'add' operation ('tmp_45_i', poly.c:620->packing.c:217) [38]  (1.75 ns)
	'add' operation ('sum7_i', poly.c:620->packing.c:217) [40]  (1.76 ns)
	'getelementptr' operation ('sig_addr_5', poly.c:620->packing.c:217) [42]  (0 ns)
	'load' operation ('sig_load_5', poly.c:620->packing.c:217) on array 'sig' [43]  (2.77 ns)

 <State 5>: 6.29ns
The critical path consists of the following:
	'add' operation ('tmp_54_i', poly.c:624->packing.c:217) [59]  (1.75 ns)
	'add' operation ('sum_i', poly.c:624->packing.c:217) [61]  (1.76 ns)
	'getelementptr' operation ('sig_addr_7', poly.c:624->packing.c:217) [63]  (0 ns)
	'load' operation ('sig_load_7', poly.c:624->packing.c:217) on array 'sig' [64]  (2.77 ns)

 <State 6>: 6.71ns
The critical path consists of the following:
	'sub' operation ('tmp_64_i', poly.c:627->packing.c:217) [76]  (1.93 ns)
	'add' operation ('tmp_66_i', poly.c:628->packing.c:217) [80]  (2.01 ns)
	'store' operation (poly.c:628->packing.c:217) of variable 'tmp_66_i_cast', poly.c:628->packing.c:217 on array 'z_vec_coeffs' [82]  (2.77 ns)

 <State 7>: 6.71ns
The critical path consists of the following:
	'or' operation ('tmp_12', poly.c:623->packing.c:217) [73]  (0 ns)
	'sub' operation ('tmp_67_i', poly.c:629->packing.c:217) [83]  (1.93 ns)
	'add' operation ('tmp_69_i', poly.c:630->packing.c:217) [87]  (2.01 ns)
	'store' operation (poly.c:630->packing.c:217) of variable 'tmp_69_i_cast', poly.c:630->packing.c:217 on array 'z_vec_coeffs' [89]  (2.77 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', packing.c:223) [108]  (1.35 ns)

 <State 9>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packing.c:223) [108]  (0 ns)
	'add' operation ('tmp_36', packing.c:224) [115]  (1.76 ns)
	'getelementptr' operation ('h_vec_coeffs_addr', packing.c:224) [117]  (0 ns)
	'store' operation (packing.c:224) of constant 0 on array 'h_vec_coeffs' [118]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('sig_load', packing.c:226) on array 'sig' [129]  (2.77 ns)

 <State 11>: 4.88ns
The critical path consists of the following:
	'load' operation ('sig_load', packing.c:226) on array 'sig' [129]  (2.77 ns)
	'icmp' operation ('tmp_11', packing.c:226) [131]  (2.11 ns)

 <State 12>: 5.54ns
The critical path consists of the following:
	'load' operation ('sig_load_2', packing.c:227) on array 'sig' [138]  (2.77 ns)
	'getelementptr' operation ('h_vec_coeffs_addr_1', packing.c:227) [141]  (0 ns)
	'store' operation (packing.c:227) of constant 1 on array 'h_vec_coeffs' [142]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:234) [150]  (0 ns)
	'getelementptr' operation ('c_coeffs_addr', packing.c:235) [157]  (0 ns)
	'store' operation (packing.c:235) of constant 0 on array 'c_coeffs' [158]  (2.77 ns)

 <State 14>: 4.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:238) [163]  (0 ns)
	'add' operation ('sum6', packing.c:239) [172]  (1.78 ns)
	'getelementptr' operation ('sig_addr', packing.c:239) [174]  (0 ns)
	'load' operation ('sig_load_1', packing.c:239) on array 'sig' [175]  (2.77 ns)

 <State 15>: 5.19ns
The critical path consists of the following:
	'load' operation ('sig_load_1', packing.c:239) on array 'sig' [175]  (2.77 ns)
	'shl' operation ('tmp_17', packing.c:239) [180]  (0 ns)
	'or' operation ('signs', packing.c:239) [181]  (2.42 ns)

 <State 16>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:242) [188]  (0 ns)
	'add' operation ('sum8', packing.c:242) [195]  (1.78 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('sig_load_3', packing.c:244) on array 'sig' [209]  (2.77 ns)

 <State 18>: 5.73ns
The critical path consists of the following:
	'load' operation ('mask_load', packing.c:246) on local variable 'mask' [215]  (0 ns)
	'and' operation ('tmp_28', packing.c:245) [216]  (0 ns)
	'icmp' operation ('tmp_29', packing.c:245) [217]  (2.34 ns)
	'select' operation ('tmp_30_cast_cast_cas', packing.c:245) [221]  (0.616 ns)
	'store' operation (packing.c:245) of variable 'tmp_30_cast_cast_cas', packing.c:245 on array 'c_coeffs' [222]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
