Simulator report for Mega_Dominskyi_SM
Sun Nov 29 13:30:26 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 66 nodes     ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                           ;               ;
; Vector input source                                                                        ; D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Mega_Domiskyi_SM/Mega_Dominskyi_SM.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                            ; On            ;
; Check outputs                                                                              ; Off                                                                                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                           ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 66           ;
; Total output ports checked                          ; 66           ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 66           ;
; Total output ports with no 1-value coverage         ; 66           ;
; Total output ports with no 0-value coverage         ; 66           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |Mega_Dominskyi_SM|out_s1                                                                                          ; |Mega_Dominskyi_SM|out_s1                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|in_z                                                                                            ; |Mega_Dominskyi_SM|in_z                                                                                            ; out              ;
; |Mega_Dominskyi_SM|in_x1                                                                                           ; |Mega_Dominskyi_SM|in_x1                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x2                                                                                           ; |Mega_Dominskyi_SM|in_x2                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x3                                                                                           ; |Mega_Dominskyi_SM|in_x3                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x4                                                                                           ; |Mega_Dominskyi_SM|in_x4                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x5                                                                                           ; |Mega_Dominskyi_SM|in_x5                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x6                                                                                           ; |Mega_Dominskyi_SM|in_x6                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x7                                                                                           ; |Mega_Dominskyi_SM|in_x7                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x8                                                                                           ; |Mega_Dominskyi_SM|in_x8                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y1                                                                                           ; |Mega_Dominskyi_SM|in_y1                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y2                                                                                           ; |Mega_Dominskyi_SM|in_y2                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y3                                                                                           ; |Mega_Dominskyi_SM|in_y3                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y4                                                                                           ; |Mega_Dominskyi_SM|in_y4                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y5                                                                                           ; |Mega_Dominskyi_SM|in_y5                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y6                                                                                           ; |Mega_Dominskyi_SM|in_y6                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y7                                                                                           ; |Mega_Dominskyi_SM|in_y7                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y8                                                                                           ; |Mega_Dominskyi_SM|in_y8                                                                                           ; out              ;
; |Mega_Dominskyi_SM|out_s2                                                                                          ; |Mega_Dominskyi_SM|out_s2                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s3                                                                                          ; |Mega_Dominskyi_SM|out_s3                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s4                                                                                          ; |Mega_Dominskyi_SM|out_s4                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s5                                                                                          ; |Mega_Dominskyi_SM|out_s5                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s6                                                                                          ; |Mega_Dominskyi_SM|out_s6                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s7                                                                                          ; |Mega_Dominskyi_SM|out_s7                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_z1                                                                                          ; |Mega_Dominskyi_SM|out_z1                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s8                                                                                          ; |Mega_Dominskyi_SM|out_s8                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~0  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~0  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~1  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~1  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~2  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~2  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~3  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~3  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~4  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~4  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~5  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~5  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~6  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~6  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~7  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~7  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~8  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~8  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~9  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~9  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~10 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~10 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~11 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~11 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~12 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~12 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~13 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~13 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~14 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~14 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~15 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~15 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~16 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~16 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~17 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~17 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~18 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~18 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~19 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~19 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~20 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~20 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~21 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~21 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~22 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~22 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~23 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~23 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~24 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~24 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~25 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~25 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~26 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~26 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~27 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~27 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~28 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~28 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~29 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~29 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~30 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~30 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~31 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~31 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~32 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~32 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~33 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~33 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~34 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~34 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~35 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~35 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~36 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~36 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~37 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~37 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~38 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~38 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~39 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~39 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |Mega_Dominskyi_SM|out_s1                                                                                          ; |Mega_Dominskyi_SM|out_s1                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|in_z                                                                                            ; |Mega_Dominskyi_SM|in_z                                                                                            ; out              ;
; |Mega_Dominskyi_SM|in_x1                                                                                           ; |Mega_Dominskyi_SM|in_x1                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x2                                                                                           ; |Mega_Dominskyi_SM|in_x2                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x3                                                                                           ; |Mega_Dominskyi_SM|in_x3                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x4                                                                                           ; |Mega_Dominskyi_SM|in_x4                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x5                                                                                           ; |Mega_Dominskyi_SM|in_x5                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x6                                                                                           ; |Mega_Dominskyi_SM|in_x6                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x7                                                                                           ; |Mega_Dominskyi_SM|in_x7                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_x8                                                                                           ; |Mega_Dominskyi_SM|in_x8                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y1                                                                                           ; |Mega_Dominskyi_SM|in_y1                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y2                                                                                           ; |Mega_Dominskyi_SM|in_y2                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y3                                                                                           ; |Mega_Dominskyi_SM|in_y3                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y4                                                                                           ; |Mega_Dominskyi_SM|in_y4                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y5                                                                                           ; |Mega_Dominskyi_SM|in_y5                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y6                                                                                           ; |Mega_Dominskyi_SM|in_y6                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y7                                                                                           ; |Mega_Dominskyi_SM|in_y7                                                                                           ; out              ;
; |Mega_Dominskyi_SM|in_y8                                                                                           ; |Mega_Dominskyi_SM|in_y8                                                                                           ; out              ;
; |Mega_Dominskyi_SM|out_s2                                                                                          ; |Mega_Dominskyi_SM|out_s2                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s3                                                                                          ; |Mega_Dominskyi_SM|out_s3                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s4                                                                                          ; |Mega_Dominskyi_SM|out_s4                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s5                                                                                          ; |Mega_Dominskyi_SM|out_s5                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s6                                                                                          ; |Mega_Dominskyi_SM|out_s6                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s7                                                                                          ; |Mega_Dominskyi_SM|out_s7                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_z1                                                                                          ; |Mega_Dominskyi_SM|out_z1                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|out_s8                                                                                          ; |Mega_Dominskyi_SM|out_s8                                                                                          ; pin_out          ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~0  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~0  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~1  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~1  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~2  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~2  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~3  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~3  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~4  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~4  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~5  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~5  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~6  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~6  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~7  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~7  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~8  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~8  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~9  ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~9  ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~10 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~10 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~11 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~11 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~12 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~12 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~13 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~13 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~14 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~14 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~15 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~15 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~16 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~16 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~17 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~17 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~18 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~18 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~19 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~19 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~20 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~20 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~21 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~21 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~22 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~22 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~23 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~23 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~24 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~24 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~25 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~25 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~26 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~26 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~27 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~27 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~28 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~28 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~29 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~29 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~30 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~30 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~31 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~31 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~32 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~32 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~33 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~33 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~34 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~34 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~35 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~35 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~36 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~36 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~37 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~37 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~38 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~38 ; out0             ;
; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~39 ; |Mega_Dominskyi_SM|Mega_Dominskyi_SM_Sum:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_1ei:auto_generated|op_1~39 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 29 13:30:26 2020
Info: Command: quartus_sim --simulation_results_format=VWF Mega_Dominskyi_SM -c Mega_Dominskyi_SM
Info (324025): Using vector source file "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab4/Mega_Domiskyi_SM/Mega_Dominskyi_SM.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       0.00 %
Info (328052): Number of transitions in simulation is 0
Info (324045): Vector file Mega_Dominskyi_SM.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4446 megabytes
    Info: Processing ended: Sun Nov 29 13:30:26 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


