INFO: [VRFC 10-163] Analyzing VHDL file "C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.ip_user_files/bd/design_2/ip/design_2_rst_ps7_0_100M_0/sim/design_2_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_rst_ps7_0_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.ip_user_files/bd/design_2/ip/design_2_axi_dma_0_0/sim/design_2_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_2_axi_dma_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Docs/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.ip_user_files/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/sim/bd_ebcc_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_ebcc_psr_aclk_0
