0.6
2018.3
Dec  7 2018
00:33:28
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v,1639034914,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,StreamFifo;array_adder;atom_adder;bp_fpga_top;buff2conv;cbuff_top;config_top;conv_buff;conv_mem;conv_mux;conv_top;cvt_stream2uint;dataType_cvt_in;dma2buff;dmaReadCtrl;dmaWriteCtrl;dma_read;fp_acc;fp_acc_1;fp_acc_10;fp_acc_11;fp_acc_12;fp_acc_13;fp_acc_14;fp_acc_15;fp_acc_16;fp_acc_17;fp_acc_18;fp_acc_19;fp_acc_2;fp_acc_20;fp_acc_21;fp_acc_22;fp_acc_23;fp_acc_24;fp_acc_25;fp_acc_26;fp_acc_27;fp_acc_28;fp_acc_29;fp_acc_3;fp_acc_30;fp_acc_31;fp_acc_32;fp_acc_33;fp_acc_34;fp_acc_35;fp_acc_36;fp_acc_37;fp_acc_38;fp_acc_39;fp_acc_4;fp_acc_40;fp_acc_41;fp_acc_42;fp_acc_43;fp_acc_44;fp_acc_45;fp_acc_46;fp_acc_47;fp_acc_48;fp_acc_49;fp_acc_5;fp_acc_50;fp_acc_51;fp_acc_52;fp_acc_53;fp_acc_54;fp_acc_55;fp_acc_56;fp_acc_57;fp_acc_58;fp_acc_59;fp_acc_6;fp_acc_60;fp_acc_61;fp_acc_62;fp_acc_63;fp_acc_7;fp_acc_8;fp_acc_9;fp_adder;fp_multiply;mac_acc_array;mac_acc_atom;mac_acc_atom_1;mac_acc_atom_2;mac_acc_atom_3;mac_acc_atom_4;mac_acc_atom_5;mac_acc_atom_6;mac_acc_atom_7;mac_acc_unit;mac_acc_unit_1;mac_acc_unit_10;mac_acc_unit_11;mac_acc_unit_12;mac_acc_unit_13;mac_acc_unit_14;mac_acc_unit_15;mac_acc_unit_16;mac_acc_unit_17;mac_acc_unit_18;mac_acc_unit_19;mac_acc_unit_2;mac_acc_unit_20;mac_acc_unit_21;mac_acc_unit_22;mac_acc_unit_23;mac_acc_unit_24;mac_acc_unit_25;mac_acc_unit_26;mac_acc_unit_27;mac_acc_unit_28;mac_acc_unit_29;mac_acc_unit_3;mac_acc_unit_30;mac_acc_unit_31;mac_acc_unit_32;mac_acc_unit_33;mac_acc_unit_34;mac_acc_unit_35;mac_acc_unit_36;mac_acc_unit_37;mac_acc_unit_38;mac_acc_unit_39;mac_acc_unit_4;mac_acc_unit_40;mac_acc_unit_41;mac_acc_unit_42;mac_acc_unit_43;mac_acc_unit_44;mac_acc_unit_45;mac_acc_unit_46;mac_acc_unit_47;mac_acc_unit_48;mac_acc_unit_49;mac_acc_unit_5;mac_acc_unit_50;mac_acc_unit_51;mac_acc_unit_52;mac_acc_unit_53;mac_acc_unit_54;mac_acc_unit_55;mac_acc_unit_56;mac_acc_unit_57;mac_acc_unit_58;mac_acc_unit_59;mac_acc_unit_6;mac_acc_unit_60;mac_acc_unit_61;mac_acc_unit_62;mac_acc_unit_63;mac_acc_unit_7;mac_acc_unit_8;mac_acc_unit_9,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/enumdefine.v,1633787849,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v,,,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_array_8.v,1632918477,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v,,mac_array_8,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v,1632920918,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/tb/mac_array_tb.v,,mac_atom_8,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd,1638864144,vhdl,,,,design_1_axi_apb_bridge_0_0,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v,1638864144,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/sim/design_1.v,,design_1_clk_wiz_1_1,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v,1638864143,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v,,design_1_clk_wiz_1_1_clk_wiz,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd,1638864142,vhdl,,,,design_1_dlmb_bram_if_cntlr_1,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd,1638864142,vhdl,,,,design_1_dlmb_v10_1,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd,1638864142,vhdl,,,,design_1_ilmb_bram_if_cntlr_1,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd,1638864142,vhdl,,,,design_1_ilmb_v10_1,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_lmb_bram_1/sim/design_1_lmb_bram_1.v,1638864143,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v,,design_1_lmb_bram_1,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_mdm_1_1/sim/design_1_mdm_1_1.vhd,1638864143,vhdl,,,,design_1_mdm_1_1,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1638864142,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/sim/design_1_rst_clk_wiz_1_100M_1.vhd,1638864144,vhdl,,,,design_1_rst_clk_wiz_1_100m_1,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.ip_user_files/bd/design_1/sim/design_1.v,1638864142,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v,,design_1;microblaze_0_local_memory_imp_1K0VQXK,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/conv_tb.v,1634636849,verilog,,,,conv_tb,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb.v,1638884996,verilog,,,,tb,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb_acc.v,1633602729,verilog,,,,tb_acc,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1638864142,verilog,,D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sim_1/new/tb.v,,design_1_wrapper,,,../../../../../../SpinalTemplateSbt-master/VerilogHDL;../../../../nvdla_bp.srcs/sources_1/bd/design_1/ipshared/85a3;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../nvdla_bp.srcs/sources_1/ip/ddr4_0/rtl/ip_top,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_adder_bb/sim/fp_adder_bb.vhd,1633587856,vhdl,,,,fp_adder_bb,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi/sim/fp_multi.vhd,1632917163,vhdl,,,,fp_multi,,,,,,,,
D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.srcs/sources_1/ip/fp_multi_bb/sim/fp_multi_bb.vhd,1633789896,vhdl,,,,fp_multi_bb,,,,,,,,
