/*
 *  XERIS/APEX System I
 *  Autonomous Poly Executive
 *
 *  Release 1
 *
 *  Copyright (C) 2016, Richard Wai
 *  ALL RIGHTS RESERVED.
 */

/*
 *  m_(arch)_def.h
 *
 *  Architecture-specific Low-level defitionions
 *  Universal for all devices of the family
 */

#ifndef __XERIS_H_M_avr5_DEF
#define __XERIS_H_M_avr5_DEF 0.1

/* CPU */
#define r_SREG  0x3f    // status register
#define r_SPH   0x3e    // Stack pointer
#define r_SPL   0x3d
#define r_SMCR  0x33    // Sleep Mode Ctrl

#endif
