Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 02:43:00 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     69          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (245)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line49/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line49/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: singlePulser/d_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/data_in_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/transmitter/sent_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.092        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.092        0.000                      0                   68        0.263        0.000                      0                   68        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.148ns (39.610%)  route 3.275ns (60.390%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.504    uart/baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.148ns (39.610%)  route 3.275ns (60.390%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.504    uart/baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.148ns (39.610%)  route 3.275ns (60.390%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.504    uart/baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.148ns (39.610%)  route 3.275ns (60.390%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.101    10.504    uart/baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.148ns (40.540%)  route 3.150ns (59.460%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.977    10.380    uart/baudrate_gen/clear
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.148ns (40.540%)  route 3.150ns (59.460%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.977    10.380    uart/baudrate_gen/clear
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.148ns (40.540%)  route 3.150ns (59.460%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.977    10.380    uart/baudrate_gen/clear
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.148ns (40.540%)  route 3.150ns (59.460%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.977    10.380    uart/baudrate_gen/clear
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.148ns (40.648%)  route 3.136ns (59.352%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    10.366    uart/baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    14.784    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.148ns (40.648%)  route 3.136ns (59.352%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.081    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.079    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.674    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.791    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.908    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.025    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 f  uart/baudrate_gen/counter_reg[0]_i_15/O[3]
                         net (fo=1, routed)           0.835     8.174    uart/baudrate_gen/counter_reg[0]_i_15_n_4
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.307     8.481 f  uart/baudrate_gen/counter[0]_i_5/O
                         net (fo=1, routed)           0.797     9.279    uart/baudrate_gen/counter[0]_i_5_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.403 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.963    10.366    uart/baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.443    14.784    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  4.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.559     1.442    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    uart/baudrate_gen/counter_reg[3]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.954    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[11]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.829     1.956    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[31]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.560     1.443    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[7]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.829     1.956    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.444    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[15]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.957    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.444    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[19]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.957    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.444    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[23]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.830     1.957    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    nolabel_line49/genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  nolabel_line49/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  nolabel_line49/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.776    nolabel_line49/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X59Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  nolabel_line49/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line49/genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  nolabel_line49/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.852     1.979    nolabel_line49/genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  nolabel_line49/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.091     1.558    nolabel_line49/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.168     1.755    uart/baudrate_gen/baud
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  uart/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart/baudrate_gen/baud_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.091     1.537    uart/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y5    ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y8    ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y8    ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y8    ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y8    ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y8    ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y8    ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    ALU/ALU_Result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    ALU/ALU_Result_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y5    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y5    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y8    ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y8    ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y5    ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y5    ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y8    ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y8    ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y8    ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.785ns  (logic 10.203ns (41.167%)  route 14.582ns (58.833%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.846    16.572    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    16.696 f  binary2DIG/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.149    16.845    binary2DIG/seg_OBUF[6]_inst_i_35_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.969 f  binary2DIG/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.942    17.912    binary2DIG/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.036 r  binary2DIG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.825    18.861    binary2DIG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.152    19.013 r  binary2DIG/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017    21.030    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    24.785 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.785    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.465ns  (logic 10.175ns (41.591%)  route 14.290ns (58.409%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.846    16.572    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    16.696 f  binary2DIG/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.149    16.845    binary2DIG/seg_OBUF[6]_inst_i_35_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.969 f  binary2DIG/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.942    17.912    binary2DIG/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.036 r  binary2DIG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833    18.869    binary2DIG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.146    19.015 r  binary2DIG/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.716    20.732    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    24.465 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.465    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.411ns  (logic 9.931ns (40.680%)  route 14.481ns (59.320%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.846    16.572    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    16.696 f  binary2DIG/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.149    16.845    binary2DIG/seg_OBUF[6]_inst_i_35_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.969 f  binary2DIG/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.942    17.912    binary2DIG/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.036 r  binary2DIG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.888    18.924    binary2DIG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124    19.048 r  binary2DIG/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.853    20.901    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.411 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.411    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.381ns  (logic 9.955ns (40.832%)  route 14.426ns (59.168%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.846    16.572    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    16.696 f  binary2DIG/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.149    16.845    binary2DIG/seg_OBUF[6]_inst_i_35_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.969 f  binary2DIG/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.942    17.912    binary2DIG/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.036 r  binary2DIG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833    18.869    binary2DIG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124    18.993 r  binary2DIG/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852    20.846    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.381 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.381    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.189ns  (logic 9.956ns (41.158%)  route 14.233ns (58.842%))
  Logic Levels:           23  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.846    16.572    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.124    16.696 f  binary2DIG/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.149    16.845    binary2DIG/seg_OBUF[6]_inst_i_35_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.969 f  binary2DIG/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.942    17.912    binary2DIG/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    18.036 r  binary2DIG/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.825    18.861    binary2DIG/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124    18.985 r  binary2DIG/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668    20.653    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    24.189 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.189    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.107ns  (logic 10.030ns (41.608%)  route 14.077ns (58.392%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.829    16.556    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.680 r  binary2DIG/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.172    17.852    binary2DIG/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.976 r  binary2DIG/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.595    18.571    binary2DIG/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.150    18.721 r  binary2DIG/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678    20.399    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    24.107 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.107    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.880ns  (logic 9.816ns (41.104%)  route 14.065ns (58.896%))
  Logic Levels:           22  (CARRY4=9 LDCE=1 LUT3=2 LUT4=5 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          LDCE                         0.000     0.000 r  binary2DIG/data_reg[5]/G
    SLICE_X57Y4          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  binary2DIG/data_reg[5]/Q
                         net (fo=26, routed)          1.657     2.419    binary2DIG/data_reg_n_0_[5]
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.969 r  binary2DIG/D20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.969    binary2DIG/D20_carry__1_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.086 r  binary2DIG/D20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.086    binary2DIG/D20_carry__2_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.305 r  binary2DIG/D20_carry__3/O[0]
                         net (fo=3, routed)           0.999     4.304    binary2DIG/D20_carry__3_n_7
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.323     4.627 f  binary2DIG/D20__52_carry__2_i_9/O
                         net (fo=2, routed)           1.002     5.629    binary2DIG/D20__52_carry__2_i_9_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.332     5.961 r  binary2DIG/D20__52_carry__2_i_1/O
                         net (fo=2, routed)           0.771     6.732    binary2DIG/D20__52_carry__2_i_1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.856 r  binary2DIG/D20__52_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.856    binary2DIG/D20__52_carry__2_i_5_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.257 r  binary2DIG/D20__52_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    binary2DIG/D20__52_carry__2_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  binary2DIG/D20__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.371    binary2DIG/D20__52_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.593 r  binary2DIG/D20__52_carry__4/O[0]
                         net (fo=8, routed)           0.947     8.540    binary2DIG/D20__52_carry__4_n_7
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.324     8.864 r  binary2DIG/D20__108_carry__0_i_4/O
                         net (fo=2, routed)           1.005     9.869    binary2DIG/D20__108_carry__0_i_4_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.355    10.224 r  binary2DIG/D20__108_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.224    binary2DIG/D20__108_carry__0_i_8_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.832 r  binary2DIG/D20__108_carry__0/O[3]
                         net (fo=3, routed)           0.844    11.677    binary2DIG/D20__108_carry__0_n_4
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.307    11.984 r  binary2DIG/D20__138_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.984    binary2DIG/D20__138_carry__1_i_6_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.382 r  binary2DIG/D20__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.382    binary2DIG/D20__138_carry__1_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.653 r  binary2DIG/D20__138_carry__2/CO[0]
                         net (fo=8, routed)           1.563    14.216    binary2DIG/D20__138_carry__2_n_3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.373    14.589 f  binary2DIG/seg_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           1.014    15.603    binary2DIG/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124    15.727 r  binary2DIG/seg_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.829    16.556    binary2DIG/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.680 r  binary2DIG/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.172    17.852    binary2DIG/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.976 r  binary2DIG/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.595    18.571    binary2DIG/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.695 r  binary2DIG/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.666    20.361    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.880 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.880    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.982ns  (logic 4.403ns (40.088%)  route 6.580ns (59.912%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[6]/G
    SLICE_X60Y5          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  inputControl/B_reg_reg[6]/Q
                         net (fo=21, routed)          1.615     2.240    inputControl/data_in_reg[2][5]
    SLICE_X56Y9          LUT6 (Prop_lut6_I4_O)        0.124     2.364 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.676     3.040    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.289     7.453    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.982 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.982    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.149ns  (logic 3.974ns (39.154%)  route 6.175ns (60.846%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           6.175     6.631    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.149 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    10.149    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 1.456ns (17.091%)  route 7.064ns (82.909%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          7.064     8.520    uart/receiver/D[0]
    SLICE_X62Y5          FDRE                                         r  uart/receiver/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X62Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    uart/data_out[2]
    SLICE_X63Y5          FDRE                                         r  uart/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.094     0.258    uart/transmitter/count_reg[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.303 r  uart/transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    uart/transmitter/p_0_in__0[5]
    SLICE_X61Y15         FDRE                                         r  uart/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.170     0.311    uart/data_out[3]
    SLICE_X64Y5          FDRE                                         r  uart/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inputControl/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.203ns (62.363%)  route 0.123ns (37.637%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          LDCE                         0.000     0.000 r  inputControl/state_reg[1]/G
    SLICE_X61Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/state_reg[1]/Q
                         net (fo=20, routed)          0.123     0.281    uart/Q[1]
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.326 r  uart/state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    inputControl/state_reg[1]_i_5[1]
    SLICE_X61Y5          LDCE                                         r  inputControl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.573%)  route 0.143ns (43.427%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE                         0.000     0.000 r  uart/receiver/count_reg[2]/C
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[2]/Q
                         net (fo=8, routed)           0.143     0.284    uart/receiver/count_reg[2]
    SLICE_X61Y0          LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    uart/receiver/p_0_in[5]
    SLICE_X61Y0          FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.620%)  route 0.155ns (45.380%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE                         0.000     0.000 r  uart/transmitter/temp_reg[7]/C
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.155     0.296    uart/transmitter/data7
    SLICE_X65Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  uart/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.341    uart/transmitter/bit_out_i_3_n_0
    SLICE_X65Y12         FDRE                                         r  uart/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line49/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  nolabel_line49/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line49/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line49/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X65Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line49/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line49/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X65Y16         FDRE                                         r  nolabel_line49/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/genblk1[2].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line49/genblk1[2].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  nolabel_line49/genblk1[2].fDiv/clkDiv_reg/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line49/genblk1[2].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line49/genblk1[2].fDiv/clkDiv_reg_0
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line49/genblk1[2].fDiv/clkDiv_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line49/genblk1[2].fDiv/clkDiv_i_1__1_n_0
    SLICE_X61Y21         FDRE                                         r  nolabel_line49/genblk1[2].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line49/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  nolabel_line49/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line49/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line49/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line49/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line49/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X61Y20         FDRE                                         r  nolabel_line49/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line49/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  nolabel_line49/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line49/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line49/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X63Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line49/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line49/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X63Y20         FDRE                                         r  nolabel_line49/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU/ALU_Result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.473ns  (logic 0.642ns (25.958%)  route 1.831ns (74.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.571     5.092    ALU/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  ALU/ALU_Result_reg[3]/Q
                         net (fo=1, routed)           0.810     6.420    inputControl/data_reg[15][3]
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.544 r  inputControl/data_reg[3]_i_1/O
                         net (fo=1, routed)           1.021     7.566    binary2DIG/D[3]
    SLICE_X56Y6          LDCE                                         r  binary2DIG/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.251ns  (logic 0.580ns (25.771%)  route 1.671ns (74.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.571     5.092    ALU/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  ALU/ALU_Result_reg[2]/Q
                         net (fo=1, routed)           0.860     6.409    inputControl/data_reg[15][2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.533 r  inputControl/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.810     7.343    binary2DIG/D[2]
    SLICE_X55Y6          LDCE                                         r  binary2DIG/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 0.605ns (28.357%)  route 1.529ns (71.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.570     5.091    ALU/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  ALU/ALU_Result_reg[9]/Q
                         net (fo=1, routed)           0.772     6.319    inputControl/data_reg[15][9]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.149     6.468 r  inputControl/data_reg[9]_i_1/O
                         net (fo=1, routed)           0.757     7.225    binary2DIG/D[9]
    SLICE_X54Y10         LDCE                                         r  binary2DIG/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.095ns  (logic 0.604ns (28.834%)  route 1.491ns (71.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.571     5.092    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  ALU/ALU_Result_reg[7]/Q
                         net (fo=1, routed)           0.846     6.394    inputControl/data_reg[15][7]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.148     6.542 r  inputControl/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.645     7.187    binary2DIG/D[7]
    SLICE_X54Y9          LDCE                                         r  binary2DIG/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.029ns  (logic 0.580ns (28.581%)  route 1.449ns (71.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.570     5.091    ALU/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  ALU/ALU_Result_reg[8]/Q
                         net (fo=1, routed)           1.116     6.663    inputControl/data_reg[15][8]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.124     6.787 r  inputControl/data_reg[8]_i_1/O
                         net (fo=1, routed)           0.333     7.121    binary2DIG/D[8]
    SLICE_X54Y10         LDCE                                         r  binary2DIG/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.987ns  (logic 0.670ns (33.712%)  route 1.317ns (66.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.570     5.091    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[13]/Q
                         net (fo=1, routed)           0.793     6.402    inputControl/data_reg[15][13]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.152     6.554 r  inputControl/data_reg[13]_i_1/O
                         net (fo=1, routed)           0.524     7.079    binary2DIG/D[13]
    SLICE_X54Y10         LDCE                                         r  binary2DIG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.968ns  (logic 0.580ns (29.477%)  route 1.388ns (70.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.571     5.092    ALU/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  ALU/ALU_Result_reg[1]/Q
                         net (fo=1, routed)           0.845     6.394    inputControl/data_reg[15][1]
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.518 r  inputControl/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.542     7.060    binary2DIG/D[1]
    SLICE_X55Y6          LDCE                                         r  binary2DIG/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.801ns  (logic 0.664ns (36.876%)  route 1.137ns (63.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.570     5.091    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[11]/Q
                         net (fo=1, routed)           0.803     6.412    inputControl/data_reg[15][11]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.146     6.558 r  inputControl/data_reg[11]_i_1/O
                         net (fo=1, routed)           0.333     6.892    binary2DIG/D[11]
    SLICE_X56Y10         LDCE                                         r  binary2DIG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.778ns  (logic 0.642ns (36.099%)  route 1.136ns (63.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.570     5.091    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[12]/Q
                         net (fo=1, routed)           0.615     6.225    inputControl/data_reg[15][12]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.349 r  inputControl/data_reg[12]_i_1/O
                         net (fo=1, routed)           0.521     6.870    binary2DIG/D[12]
    SLICE_X54Y10         LDCE                                         r  binary2DIG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.725ns  (logic 0.580ns (33.628%)  route 1.145ns (66.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.571     5.092    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=1, routed)           1.145     6.693    inputControl/data_reg[15][0]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.817 r  inputControl/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.817    binary2DIG/D[0]
    SLICE_X54Y9          LDCE                                         r  binary2DIG/data_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU/ALU_Result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.451    ALU/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  ALU/ALU_Result_reg[6]/Q
                         net (fo=1, routed)           0.050     1.665    inputControl/data_reg[15][6]
    SLICE_X57Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.710 r  inputControl/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.710    binary2DIG/D[6]
    SLICE_X57Y4          LDCE                                         r  binary2DIG/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.451    ALU/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  ALU/ALU_Result_reg[5]/Q
                         net (fo=1, routed)           0.135     1.750    inputControl/data_reg[15][5]
    SLICE_X57Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  inputControl/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    binary2DIG/D[5]
    SLICE_X57Y4          LDCE                                         r  binary2DIG/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.209ns (44.996%)  route 0.255ns (55.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.450    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ALU/ALU_Result_reg[10]/Q
                         net (fo=1, routed)           0.143     1.757    inputControl/data_reg[15][10]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  inputControl/data_reg[10]_i_1/O
                         net (fo=1, routed)           0.112     1.915    binary2DIG/D[10]
    SLICE_X56Y10         LDCE                                         r  binary2DIG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.058%)  route 0.265ns (55.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.565     1.448    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ALU/ALU_Result_reg[14]/Q
                         net (fo=1, routed)           0.149     1.762    inputControl/data_reg[15][14]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  inputControl/data_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     1.923    binary2DIG/D[14]
    SLICE_X54Y9          LDCE                                         r  binary2DIG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.208ns (42.695%)  route 0.279ns (57.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.565     1.448    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ALU/ALU_Result_reg[15]/Q
                         net (fo=1, routed)           0.279     1.891    inputControl/data_reg[15][15]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.044     1.935 r  inputControl/data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.935    binary2DIG/D[15]
    SLICE_X54Y9          LDCE                                         r  binary2DIG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.211%)  route 0.374ns (66.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.566     1.449    ALU/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  ALU/ALU_Result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ALU/ALU_Result_reg[4]/Q
                         net (fo=1, routed)           0.158     1.748    inputControl/data_reg[15][4]
    SLICE_X53Y6          LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  inputControl/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.216     2.009    binary2DIG/D[4]
    SLICE_X54Y6          LDCE                                         r  binary2DIG/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.209ns (35.944%)  route 0.372ns (64.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.450    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ALU/ALU_Result_reg[12]/Q
                         net (fo=1, routed)           0.200     1.814    inputControl/data_reg[15][12]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  inputControl/data_reg[12]_i_1/O
                         net (fo=1, routed)           0.172     2.032    binary2DIG/D[12]
    SLICE_X54Y10         LDCE                                         r  binary2DIG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.327%)  route 0.408ns (68.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.568     1.451    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=1, routed)           0.408     2.000    inputControl/data_reg[15][0]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.045 r  inputControl/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.045    binary2DIG/D[0]
    SLICE_X54Y9          LDCE                                         r  binary2DIG/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.208ns (34.631%)  route 0.393ns (65.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.450    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  ALU/ALU_Result_reg[11]/Q
                         net (fo=1, routed)           0.279     1.893    inputControl/data_reg[15][11]
    SLICE_X56Y9          LUT3 (Prop_lut3_I0_O)        0.044     1.937 r  inputControl/data_reg[11]_i_1/O
                         net (fo=1, routed)           0.113     2.051    binary2DIG/D[11]
    SLICE_X56Y10         LDCE                                         r  binary2DIG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.208ns (31.638%)  route 0.449ns (68.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.565     1.448    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ALU/ALU_Result_reg[13]/Q
                         net (fo=1, routed)           0.275     1.887    inputControl/data_reg[15][13]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.044     1.931 r  inputControl/data_reg[13]_i_1/O
                         net (fo=1, routed)           0.174     2.106    binary2DIG/D[13]
    SLICE_X54Y10         LDCE                                         r  binary2DIG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.659ns  (logic 17.665ns (41.409%)  route 24.994ns (58.591%))
  Logic Levels:           70  (CARRY4=52 LDCE=1 LUT1=1 LUT2=8 LUT3=7 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.639    26.605    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.729 r  inputControl/ALU_Result0__359_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.729    ALU/ALU_Result0__413_carry__0_i_3[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.279 r  ALU/ALU_Result0__359_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.279    ALU/ALU_Result0__359_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  ALU/ALU_Result0__359_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.393    ALU/ALU_Result0__359_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.507 r  ALU/ALU_Result0__359_carry__2/CO[3]
                         net (fo=28, routed)          2.025    29.532    inputControl/ALU_Result_reg[14]_i_4_0[5]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.124    29.656 r  inputControl/ALU_Result0__413_carry_i_4/O
                         net (fo=1, routed)           0.000    29.656    ALU/ALU_Result0__467_carry_i_4_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.206 r  ALU/ALU_Result0__413_carry/CO[3]
                         net (fo=1, routed)           0.000    30.206    ALU/ALU_Result0__413_carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.320 r  ALU/ALU_Result0__413_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.320    ALU/ALU_Result0__413_carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.434 r  ALU/ALU_Result0__413_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.434    ALU/ALU_Result0__413_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  ALU/ALU_Result0__413_carry__2/CO[3]
                         net (fo=28, routed)          1.531    32.079    inputControl/ALU_Result_reg[14]_i_4_0[4]
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.124    32.203 r  inputControl/ALU_Result0__467_carry_i_5/O
                         net (fo=1, routed)           0.000    32.203    ALU/ALU_Result0__521_carry_i_4_0[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.735 r  ALU/ALU_Result0__467_carry/CO[3]
                         net (fo=1, routed)           0.000    32.735    ALU/ALU_Result0__467_carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.849 r  ALU/ALU_Result0__467_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.849    ALU/ALU_Result0__467_carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  ALU/ALU_Result0__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.963    ALU/ALU_Result0__467_carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.077 r  ALU/ALU_Result0__467_carry__2/CO[3]
                         net (fo=28, routed)          1.963    35.040    inputControl/ALU_Result_reg[14]_i_4_0[3]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.124    35.164 r  inputControl/ALU_Result0__521_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.164    ALU/ALU_Result0__575_carry__0_i_3[1]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.714 r  ALU/ALU_Result0__521_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.714    ALU/ALU_Result0__521_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.828 r  ALU/ALU_Result0__521_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.828    ALU/ALU_Result0__521_carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.942 r  ALU/ALU_Result0__521_carry__2/CO[3]
                         net (fo=28, routed)          1.539    37.481    inputControl/ALU_Result_reg[14]_i_4_0[2]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.124    37.605 r  inputControl/ALU_Result0__575_carry_i_4/O
                         net (fo=1, routed)           0.000    37.605    ALU/ALU_Result0__628_carry_i_4_0[1]
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.155 r  ALU/ALU_Result0__575_carry/CO[3]
                         net (fo=1, routed)           0.000    38.155    ALU/ALU_Result0__575_carry_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.269 r  ALU/ALU_Result0__575_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.269    ALU/ALU_Result0__575_carry__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  ALU/ALU_Result0__575_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.383    ALU/ALU_Result0__575_carry__1_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  ALU/ALU_Result0__575_carry__2/CO[3]
                         net (fo=28, routed)          1.876    40.373    inputControl/ALU_Result_reg[14]_i_4_0[1]
    SLICE_X62Y0          LUT3 (Prop_lut3_I0_O)        0.124    40.497 r  inputControl/ALU_Result0__628_carry_i_4/O
                         net (fo=1, routed)           0.000    40.497    ALU/ALU_Result0__628_carry__0_1[1]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.047 r  ALU/ALU_Result0__628_carry/CO[3]
                         net (fo=1, routed)           0.000    41.047    ALU/ALU_Result0__628_carry_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.161 r  ALU/ALU_Result0__628_carry__0/CO[3]
                         net (fo=1, routed)           0.000    41.161    ALU/ALU_Result0__628_carry__0_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.275 r  ALU/ALU_Result0__628_carry__1/CO[3]
                         net (fo=1, routed)           0.000    41.275    ALU/ALU_Result0__628_carry__1_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.389 r  ALU/ALU_Result0__628_carry__2/CO[3]
                         net (fo=1, routed)           1.147    42.535    inputControl/ALU_Result_reg[14]_i_4_0[0]
    SLICE_X57Y5          LUT4 (Prop_lut4_I0_O)        0.124    42.659 r  inputControl/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    42.659    ALU/D[0]
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.453     4.794    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[0]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        40.159ns  (logic 16.649ns (41.458%)  route 23.510ns (58.542%))
  Logic Levels:           65  (CARRY4=48 LDCE=1 LUT1=1 LUT2=8 LUT3=6 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.639    26.605    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.729 r  inputControl/ALU_Result0__359_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.729    ALU/ALU_Result0__413_carry__0_i_3[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.279 r  ALU/ALU_Result0__359_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.279    ALU/ALU_Result0__359_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  ALU/ALU_Result0__359_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.393    ALU/ALU_Result0__359_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.507 r  ALU/ALU_Result0__359_carry__2/CO[3]
                         net (fo=28, routed)          2.025    29.532    inputControl/ALU_Result_reg[14]_i_4_0[5]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.124    29.656 r  inputControl/ALU_Result0__413_carry_i_4/O
                         net (fo=1, routed)           0.000    29.656    ALU/ALU_Result0__467_carry_i_4_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.206 r  ALU/ALU_Result0__413_carry/CO[3]
                         net (fo=1, routed)           0.000    30.206    ALU/ALU_Result0__413_carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.320 r  ALU/ALU_Result0__413_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.320    ALU/ALU_Result0__413_carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.434 r  ALU/ALU_Result0__413_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.434    ALU/ALU_Result0__413_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  ALU/ALU_Result0__413_carry__2/CO[3]
                         net (fo=28, routed)          1.531    32.079    inputControl/ALU_Result_reg[14]_i_4_0[4]
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.124    32.203 r  inputControl/ALU_Result0__467_carry_i_5/O
                         net (fo=1, routed)           0.000    32.203    ALU/ALU_Result0__521_carry_i_4_0[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.735 r  ALU/ALU_Result0__467_carry/CO[3]
                         net (fo=1, routed)           0.000    32.735    ALU/ALU_Result0__467_carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.849 r  ALU/ALU_Result0__467_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.849    ALU/ALU_Result0__467_carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  ALU/ALU_Result0__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.963    ALU/ALU_Result0__467_carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.077 r  ALU/ALU_Result0__467_carry__2/CO[3]
                         net (fo=28, routed)          1.963    35.040    inputControl/ALU_Result_reg[14]_i_4_0[3]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.124    35.164 r  inputControl/ALU_Result0__521_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.164    ALU/ALU_Result0__575_carry__0_i_3[1]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.714 r  ALU/ALU_Result0__521_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.714    ALU/ALU_Result0__521_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.828 r  ALU/ALU_Result0__521_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.828    ALU/ALU_Result0__521_carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.942 r  ALU/ALU_Result0__521_carry__2/CO[3]
                         net (fo=28, routed)          1.539    37.481    inputControl/ALU_Result_reg[14]_i_4_0[2]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.124    37.605 r  inputControl/ALU_Result0__575_carry_i_4/O
                         net (fo=1, routed)           0.000    37.605    ALU/ALU_Result0__628_carry_i_4_0[1]
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.155 r  ALU/ALU_Result0__575_carry/CO[3]
                         net (fo=1, routed)           0.000    38.155    ALU/ALU_Result0__575_carry_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.269 r  ALU/ALU_Result0__575_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.269    ALU/ALU_Result0__575_carry__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.383 r  ALU/ALU_Result0__575_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.383    ALU/ALU_Result0__575_carry__1_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.497 r  ALU/ALU_Result0__575_carry__2/CO[3]
                         net (fo=28, routed)          1.538    40.035    inputControl/ALU_Result_reg[14]_i_4_0[1]
    SLICE_X55Y4          LUT5 (Prop_lut5_I2_O)        0.124    40.159 r  inputControl/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    40.159    ALU/D[1]
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.452     4.793    ALU/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.150ns  (logic 15.633ns (40.978%)  route 22.517ns (59.022%))
  Logic Levels:           60  (CARRY4=44 LDCE=1 LUT1=1 LUT2=8 LUT3=5 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.639    26.605    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.729 r  inputControl/ALU_Result0__359_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.729    ALU/ALU_Result0__413_carry__0_i_3[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.279 r  ALU/ALU_Result0__359_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.279    ALU/ALU_Result0__359_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  ALU/ALU_Result0__359_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.393    ALU/ALU_Result0__359_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.507 r  ALU/ALU_Result0__359_carry__2/CO[3]
                         net (fo=28, routed)          2.025    29.532    inputControl/ALU_Result_reg[14]_i_4_0[5]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.124    29.656 r  inputControl/ALU_Result0__413_carry_i_4/O
                         net (fo=1, routed)           0.000    29.656    ALU/ALU_Result0__467_carry_i_4_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.206 r  ALU/ALU_Result0__413_carry/CO[3]
                         net (fo=1, routed)           0.000    30.206    ALU/ALU_Result0__413_carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.320 r  ALU/ALU_Result0__413_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.320    ALU/ALU_Result0__413_carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.434 r  ALU/ALU_Result0__413_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.434    ALU/ALU_Result0__413_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  ALU/ALU_Result0__413_carry__2/CO[3]
                         net (fo=28, routed)          1.531    32.079    inputControl/ALU_Result_reg[14]_i_4_0[4]
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.124    32.203 r  inputControl/ALU_Result0__467_carry_i_5/O
                         net (fo=1, routed)           0.000    32.203    ALU/ALU_Result0__521_carry_i_4_0[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.735 r  ALU/ALU_Result0__467_carry/CO[3]
                         net (fo=1, routed)           0.000    32.735    ALU/ALU_Result0__467_carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.849 r  ALU/ALU_Result0__467_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.849    ALU/ALU_Result0__467_carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  ALU/ALU_Result0__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.963    ALU/ALU_Result0__467_carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.077 r  ALU/ALU_Result0__467_carry__2/CO[3]
                         net (fo=28, routed)          1.963    35.040    inputControl/ALU_Result_reg[14]_i_4_0[3]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.124    35.164 r  inputControl/ALU_Result0__521_carry__0_i_3/O
                         net (fo=1, routed)           0.000    35.164    ALU/ALU_Result0__575_carry__0_i_3[1]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.714 r  ALU/ALU_Result0__521_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.714    ALU/ALU_Result0__521_carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.828 r  ALU/ALU_Result0__521_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.828    ALU/ALU_Result0__521_carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.942 r  ALU/ALU_Result0__521_carry__2/CO[3]
                         net (fo=28, routed)          2.084    38.026    inputControl/ALU_Result_reg[14]_i_4_0[2]
    SLICE_X55Y4          LUT5 (Prop_lut5_I2_O)        0.124    38.150 r  inputControl/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    38.150    ALU/D[2]
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.452     4.793    ALU/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        34.944ns  (logic 14.731ns (42.156%)  route 20.213ns (57.844%))
  Logic Levels:           56  (CARRY4=41 LDCE=1 LUT1=1 LUT2=8 LUT3=4 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.639    26.605    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.729 r  inputControl/ALU_Result0__359_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.729    ALU/ALU_Result0__413_carry__0_i_3[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.279 r  ALU/ALU_Result0__359_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.279    ALU/ALU_Result0__359_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  ALU/ALU_Result0__359_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.393    ALU/ALU_Result0__359_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.507 r  ALU/ALU_Result0__359_carry__2/CO[3]
                         net (fo=28, routed)          2.025    29.532    inputControl/ALU_Result_reg[14]_i_4_0[5]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.124    29.656 r  inputControl/ALU_Result0__413_carry_i_4/O
                         net (fo=1, routed)           0.000    29.656    ALU/ALU_Result0__467_carry_i_4_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.206 r  ALU/ALU_Result0__413_carry/CO[3]
                         net (fo=1, routed)           0.000    30.206    ALU/ALU_Result0__413_carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.320 r  ALU/ALU_Result0__413_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.320    ALU/ALU_Result0__413_carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.434 r  ALU/ALU_Result0__413_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.434    ALU/ALU_Result0__413_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  ALU/ALU_Result0__413_carry__2/CO[3]
                         net (fo=28, routed)          1.531    32.079    inputControl/ALU_Result_reg[14]_i_4_0[4]
    SLICE_X62Y8          LUT3 (Prop_lut3_I0_O)        0.124    32.203 r  inputControl/ALU_Result0__467_carry_i_5/O
                         net (fo=1, routed)           0.000    32.203    ALU/ALU_Result0__521_carry_i_4_0[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.735 r  ALU/ALU_Result0__467_carry/CO[3]
                         net (fo=1, routed)           0.000    32.735    ALU/ALU_Result0__467_carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.849 r  ALU/ALU_Result0__467_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.849    ALU/ALU_Result0__467_carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.963 r  ALU/ALU_Result0__467_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.963    ALU/ALU_Result0__467_carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.077 r  ALU/ALU_Result0__467_carry__2/CO[3]
                         net (fo=28, routed)          1.744    34.820    inputControl/ALU_Result_reg[14]_i_4_0[3]
    SLICE_X56Y4          LUT5 (Prop_lut5_I2_O)        0.124    34.944 r  inputControl/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    34.944    ALU/D[3]
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.453     4.794    ALU/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[3]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.109ns  (logic 13.733ns (42.769%)  route 18.376ns (57.231%))
  Logic Levels:           51  (CARRY4=37 LDCE=1 LUT1=1 LUT2=8 LUT3=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.639    26.605    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.729 r  inputControl/ALU_Result0__359_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.729    ALU/ALU_Result0__413_carry__0_i_3[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.279 r  ALU/ALU_Result0__359_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.279    ALU/ALU_Result0__359_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  ALU/ALU_Result0__359_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.393    ALU/ALU_Result0__359_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.507 r  ALU/ALU_Result0__359_carry__2/CO[3]
                         net (fo=28, routed)          2.025    29.532    inputControl/ALU_Result_reg[14]_i_4_0[5]
    SLICE_X63Y8          LUT3 (Prop_lut3_I0_O)        0.124    29.656 r  inputControl/ALU_Result0__413_carry_i_4/O
                         net (fo=1, routed)           0.000    29.656    ALU/ALU_Result0__467_carry_i_4_0[1]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.206 r  ALU/ALU_Result0__413_carry/CO[3]
                         net (fo=1, routed)           0.000    30.206    ALU/ALU_Result0__413_carry_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.320 r  ALU/ALU_Result0__413_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.320    ALU/ALU_Result0__413_carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.434 r  ALU/ALU_Result0__413_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.434    ALU/ALU_Result0__413_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  ALU/ALU_Result0__413_carry__2/CO[3]
                         net (fo=28, routed)          1.437    31.985    inputControl/ALU_Result_reg[14]_i_4_0[4]
    SLICE_X53Y6          LUT5 (Prop_lut5_I2_O)        0.124    32.109 r  inputControl/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    32.109    ALU/D[4]
    SLICE_X53Y6          FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.452     4.793    ALU/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  ALU/ALU_Result_reg[4]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.887ns  (logic 12.717ns (42.550%)  route 17.170ns (57.450%))
  Logic Levels:           46  (CARRY4=33 LDCE=1 LUT1=1 LUT2=8 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.639    26.605    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.729 r  inputControl/ALU_Result0__359_carry__0_i_3/O
                         net (fo=1, routed)           0.000    26.729    ALU/ALU_Result0__413_carry__0_i_3[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.279 r  ALU/ALU_Result0__359_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.279    ALU/ALU_Result0__359_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  ALU/ALU_Result0__359_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.393    ALU/ALU_Result0__359_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.507 r  ALU/ALU_Result0__359_carry__2/CO[3]
                         net (fo=28, routed)          2.256    29.763    inputControl/ALU_Result_reg[14]_i_4_0[5]
    SLICE_X56Y4          LUT5 (Prop_lut5_I2_O)        0.124    29.887 r  inputControl/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    29.887    ALU/D[5]
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.453     4.794    ALU/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[5]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.584ns  (logic 11.815ns (44.444%)  route 14.769ns (55.556%))
  Logic Levels:           42  (CARRY4=30 LDCE=1 LUT1=1 LUT2=8 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.764    24.293    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.417 r  inputControl/ALU_Result0__308_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.417    ALU/ALU_Result_reg[6]_0[1]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.967 r  ALU/ALU_Result0__308_carry__2/CO[3]
                         net (fo=28, routed)          1.493    26.460    inputControl/ALU_Result_reg[14]_i_4_0[6]
    SLICE_X56Y4          LUT5 (Prop_lut5_I2_O)        0.124    26.584 r  inputControl/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    26.584    ALU/D[6]
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.453     4.794    ALU/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  ALU/ALU_Result_reg[6]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.792ns  (logic 11.141ns (46.827%)  route 12.651ns (53.173%))
  Logic Levels:           40  (CARRY4=29 LDCE=1 LUT1=1 LUT2=7 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          0.950    21.326    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.310    21.636 r  inputControl/ALU_Result0__308_carry_i_16/O
                         net (fo=1, routed)           0.000    21.636    inputControl/ALU_Result0__308_carry_i_16_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.186 r  inputControl/ALU_Result0__308_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.186    inputControl/ALU_Result0__308_carry_i_2_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.300 r  inputControl/ALU_Result0__308_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.300    inputControl/ALU_Result0__308_carry__0_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  inputControl/ALU_Result0__308_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.414    inputControl/ALU_Result0__308_carry_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  inputControl/ALU_Result0__308_carry_i_1/CO[3]
                         net (fo=27, routed)          1.140    23.668    inputControl/ALU_Result[13]_i_4[0]
    SLICE_X57Y5          LUT5 (Prop_lut5_I2_O)        0.124    23.792 r  inputControl/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    23.792    ALU/D[7]
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.453     4.794    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[7]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.930ns  (logic 10.125ns (46.170%)  route 11.805ns (53.830%))
  Logic Levels:           35  (CARRY4=25 LDCE=1 LUT1=1 LUT2=6 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.376    19.051    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.329    19.380 r  inputControl/ALU_Result0__308_carry_i_25/O
                         net (fo=1, routed)           0.000    19.380    inputControl/ALU_Result0__308_carry_i_25_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.913 r  inputControl/ALU_Result0__308_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.913    inputControl/ALU_Result0__308_carry_i_12_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.030 r  inputControl/ALU_Result0__308_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.030    inputControl/ALU_Result0__308_carry__0_i_6_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.147 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.147    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.376 r  inputControl/ALU_Result_reg[8]_i_3/CO[2]
                         net (fo=25, routed)          1.244    21.620    inputControl/ALU_Result[13]_i_4[1]
    SLICE_X53Y7          LUT5 (Prop_lut5_I2_O)        0.310    21.930 r  inputControl/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    21.930    ALU/D[8]
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451     4.792    ALU/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[8]/C

Slack:                    inf
  Source:                 inputControl/B_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.258ns  (logic 8.819ns (45.793%)  route 10.439ns (54.207%))
  Logic Levels:           30  (CARRY4=21 LDCE=1 LUT1=1 LUT2=5 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          LDCE                         0.000     0.000 r  inputControl/B_reg_reg[2]/G
    SLICE_X58Y5          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  inputControl/B_reg_reg[2]/Q
                         net (fo=21, routed)          2.255     2.814    inputControl/data_in_reg[2][1]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.124     2.938 r  inputControl/ALU_Result0_carry_i_9/O
                         net (fo=1, routed)           0.000     2.938    ALU/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.470 r  ALU/ALU_Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.470    ALU/ALU_Result0_carry_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.627 r  ALU/ALU_Result0_carry__0/CO[1]
                         net (fo=11, routed)          1.056     4.684    inputControl/ALU_Result_reg[14]_i_4_0[8]
    SLICE_X55Y8          LUT2 (Prop_lut2_I1_O)        0.329     5.013 r  inputControl/ALU_Result[14]_i_12/O
                         net (fo=1, routed)           0.000     5.013    inputControl/ALU_Result[14]_i_12_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.563 r  inputControl/ALU_Result_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.563    ALU/CO[0]
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.677 r  ALU/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.677    ALU/ALU_Result_reg[14]_i_3_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.948 r  ALU/ALU_Result_reg[14]_i_2/CO[0]
                         net (fo=13, routed)          1.300     7.248    inputControl/ALU_Result_reg[14]_i_4_0[7]
    SLICE_X55Y5          LUT2 (Prop_lut2_I1_O)        0.373     7.621 r  inputControl/ALU_Result[13]_i_13/O
                         net (fo=1, routed)           0.000     7.621    inputControl/ALU_Result[13]_i_13_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.171 r  inputControl/ALU_Result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.171    inputControl/ALU_Result_reg[13]_i_5_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.285    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.442 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=15, routed)          1.305     9.748    inputControl/ALU_Result[13]_i_4[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    10.077 r  inputControl/ALU_Result[12]_i_10/O
                         net (fo=1, routed)           0.000    10.077    inputControl/ALU_Result[12]_i_10_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.610 r  inputControl/ALU_Result_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.610    inputControl/ALU_Result_reg[12]_i_4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.839 r  inputControl/ALU_Result_reg[12]_i_3/CO[2]
                         net (fo=17, routed)          0.914    11.752    inputControl/ALU_Result[13]_i_4[4]
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.310    12.062 r  inputControl/ALU_Result[11]_i_15/O
                         net (fo=1, routed)           0.000    12.062    inputControl/ALU_Result[11]_i_15_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.612 r  inputControl/ALU_Result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.612    inputControl/ALU_Result_reg[11]_i_7_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.726 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.726    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.840 r  inputControl/ALU_Result_reg[11]_i_2/CO[3]
                         net (fo=19, routed)          1.414    14.255    inputControl/ALU_Result0[11]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.124    14.379 r  inputControl/ALU_Result0__308_carry_i_34/O
                         net (fo=1, routed)           0.000    14.379    inputControl/ALU_Result0__308_carry_i_34_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.929 r  inputControl/ALU_Result0__308_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.929    inputControl/ALU_Result0__308_carry_i_26_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.043 r  inputControl/ALU_Result_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.043    inputControl/ALU_Result_reg[10]_i_4_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.157 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.157    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.428 r  inputControl/ALU_Result_reg[10]_i_2/CO[0]
                         net (fo=21, routed)          0.939    16.367    inputControl/ALU_Result[13]_i_4[3]
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.373    16.740 r  inputControl/ALU_Result0__308_carry_i_30/O
                         net (fo=1, routed)           0.000    16.740    inputControl/ALU_Result0__308_carry_i_30_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.290 r  inputControl/ALU_Result0__308_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.290    inputControl/ALU_Result0__308_carry_i_21_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  inputControl/ALU_Result0__308_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.404    inputControl/ALU_Result0__308_carry__0_i_11_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.518    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.675 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=23, routed)          1.255    18.929    inputControl/ALU_Result[13]_i_4[2]
    SLICE_X53Y7          LUT5 (Prop_lut5_I2_O)        0.329    19.258 r  inputControl/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    19.258    ALU/D[9]
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.451     4.792    ALU/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  ALU/ALU_Result_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.203ns (39.669%)  route 0.309ns (60.331%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/G
    SLICE_X58Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=41, routed)          0.309     0.467    inputControl/data_in_reg[1][0]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.045     0.512 r  inputControl/ALU_Result[11]_i_1/O
                         net (fo=1, routed)           0.000     0.512    ALU/D[11]
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[11]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.203ns (37.275%)  route 0.342ns (62.725%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/G
    SLICE_X58Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=17, routed)          0.342     0.500    ALU/ALU_Result_reg[14]_0[1]
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.545 r  ALU/ALU_Result[14]_i_1/O
                         net (fo=1, routed)           0.000     0.545    ALU/ALU_Result[14]_i_1_n_0
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[14]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.203ns (34.075%)  route 0.393ns (65.925%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/G
    SLICE_X58Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=41, routed)          0.393     0.551    inputControl/data_in_reg[1][0]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.045     0.596 r  inputControl/ALU_Result[12]_i_1/O
                         net (fo=1, routed)           0.000     0.596    ALU/D[12]
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[12]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.203ns (33.987%)  route 0.394ns (66.013%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/G
    SLICE_X58Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=41, routed)          0.394     0.552    inputControl/data_in_reg[1][0]
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.045     0.597 r  inputControl/ALU_Result[10]_i_1/O
                         net (fo=1, routed)           0.000     0.597    ALU/D[10]
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    ALU/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  ALU/ALU_Result_reg[10]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.203ns (32.397%)  route 0.424ns (67.603%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/G
    SLICE_X58Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=17, routed)          0.424     0.582    inputControl/data_in_reg[1][1]
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.627 r  inputControl/ALU_Result[13]_i_1/O
                         net (fo=1, routed)           0.000     0.627    ALU/D[13]
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[13]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.203ns (32.346%)  route 0.425ns (67.654%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/G
    SLICE_X58Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=17, routed)          0.425     0.583    ALU/ALU_Result_reg[14]_0[1]
    SLICE_X54Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.628 r  ALU/ALU_Result[15]_i_1/O
                         net (fo=1, routed)           0.000     0.628    ALU/ALU_Result[15]_i_1_n_0
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     1.963    ALU/clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  ALU/ALU_Result_reg[15]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.203ns (29.493%)  route 0.485ns (70.507%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/G
    SLICE_X58Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=17, routed)          0.485     0.643    inputControl/data_in_reg[1][1]
    SLICE_X57Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.688 r  inputControl/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000     0.688    ALU/D[7]
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     1.964    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[7]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.203ns (27.892%)  route 0.525ns (72.108%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/G
    SLICE_X58Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=41, routed)          0.525     0.683    inputControl/data_in_reg[1][0]
    SLICE_X55Y4          LUT5 (Prop_lut5_I3_O)        0.045     0.728 r  inputControl/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.728    ALU/D[1]
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     1.964    ALU/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[1]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.203ns (26.386%)  route 0.566ns (73.614%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/G
    SLICE_X58Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=41, routed)          0.566     0.724    inputControl/data_in_reg[1][0]
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.045     0.769 r  inputControl/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.769    ALU/D[0]
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     1.964    ALU/clk_IBUF_BUFG
    SLICE_X57Y5          FDRE                                         r  ALU/ALU_Result_reg[0]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.203ns (25.848%)  route 0.582ns (74.152%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          LDCE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/G
    SLICE_X58Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=17, routed)          0.582     0.740    inputControl/data_in_reg[1][1]
    SLICE_X55Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.785 r  inputControl/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000     0.785    ALU/D[2]
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.837     1.964    ALU/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  ALU/ALU_Result_reg[2]/C





