sa1   NC   U3/ZN
sa0   NC   U3/INP
sa0   NC   SCAN_MODE
sa1   NC   pll_bypass
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U4/QN
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U4/IN3
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U4/IN1
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U4/IN2
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U2/ZN
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U2/INP
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U4/IN2
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U2/ZN
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U2/INP
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U4/IN1
sa1   NC   occ_snps_pll_controller/U6/ZN
sa0   NC   occ_snps_pll_controller/U6/INP
sa1   NC   occ_snps_pll_controller/U2/U2/IN2
sa0   NC   occ_snps_pll_controller/U2/U2/IN4
sa0   NC   occ_snps_pll_controller/U2/U2/IN3
sa1   NC   occ_snps_pll_controller/U3/U2/IN4
sa1   NC   occ_snps_pll_controller/U2/U2/IN3
sa1   NC   occ_snps_pll_controller/U3/U2/IN1
sa0   NC   clk
sa1   NC   clk
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U4/ZN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U4/INP
sa0   NC   pll_reset
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U4/ZN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U4/INP
sa1   NC   pll_reset
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U1/QN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U4/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U1/QN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U1/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U1/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U4/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U1/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U1/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U4/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U4/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U4/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U4/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U7/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U7/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U7/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U2/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U2/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U7/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U2/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U2/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/QN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U2/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/QN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U2/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/IN3
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U3/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U7/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U7/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U5/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U5/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U5/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U5/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U5/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/add_124/U5/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U8/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U8/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U8/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U8/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U8/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U8/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[0]/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U6/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U6/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U6/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U6/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U6/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U6/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[1]/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/\count_int_reg[2]/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U4/ZN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U4/INP
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U4/ZN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U4/INP
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/IN3
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/U5/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U10/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U10/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U10/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U10/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U10/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U10/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U2/ZN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U2/INP
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U2/ZN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U2/INP
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U3/ZN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U3/INP
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U3/ZN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U3/INP
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U4/ZN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U4/INP
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U4/ZN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U4/INP
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U11/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U11/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U11/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN3
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U11/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U8/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U6/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U6/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U6/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/IN3
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN4
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U6/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U9/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U7/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U7/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U7/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U7/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U10/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U8/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U8/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U8/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U8/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_decode_i/U11/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN4
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN3
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U_or_tree_i/U1/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U6/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U11/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U8/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U7/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U6/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U7/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U8/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U11/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/IN3
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/pipeline_or_tree_l_reg/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/IN3
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U9/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U3/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U3/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U3/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U3/QN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U3/IN2
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U3/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/QN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/QN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_0_l_reg/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/D
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/D
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_1_l_reg/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/Q
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/load_n_meta_2_l_reg/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U5/ZN
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U5/INP
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/U5/ZN
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/U5/INP
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U3/Q
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U3/IN2
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U3/IN1
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/Q
sa0   NC   occ_snps_pll_controller/U_gf_mux_0/U1/IN1
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/slow_clk_enable_l_reg/Q
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U3/IN1
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U1/IN2
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U1/IN1
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U3/Q
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U1/Q
sa1   NC   occ_snps_pll_controller/U_gf_mux_0/U3/IN2
sa1   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/Q
sa0   NC   occ_snps_pll_controller/U_clk_control_i_0/fast_clk_enable_l_reg/Q
