

================================================================
== Vitis HLS Report for 'aes_return_Pipeline_subBytes_label0_subBytes_label7'
================================================================
* Date:           Fri Jun 17 13:14:53 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.355 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.760 us|  0.760 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- subBytes_label0_subBytes_label7  |       17|       17|         3|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten7"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7" [src/aes.cpp:187]   --->   Operation 13 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%icmp_ln187 = icmp_eq  i5 %indvar_flatten7_load, i5 16" [src/aes.cpp:187]   --->   Operation 15 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln187_1 = add i5 %indvar_flatten7_load, i5 1" [src/aes.cpp:187]   --->   Operation 16 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.preheader, void %_ZL8subBytesPA4_i.exit32.exitStub" [src/aes.cpp:187]   --->   Operation 17 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [src/aes.cpp:188]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [src/aes.cpp:187]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln187 = add i3 %i_load, i3 1" [src/aes.cpp:187]   --->   Operation 20 'add' 'add_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln188 = icmp_eq  i3 %j_load, i3 4" [src/aes.cpp:188]   --->   Operation 21 'icmp' 'icmp_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.20ns)   --->   "%select_ln187 = select i1 %icmp_ln188, i3 0, i3 %j_load" [src/aes.cpp:187]   --->   Operation 22 'select' 'select_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.20ns)   --->   "%select_ln187_1 = select i1 %icmp_ln188, i3 %add_ln187, i3 %i_load" [src/aes.cpp:187]   --->   Operation 23 'select' 'select_ln187_1' <Predicate = (!icmp_ln187)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i3 %select_ln187_1" [src/aes.cpp:189]   --->   Operation 24 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_160_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln189, i2 0" [src/aes.cpp:189]   --->   Operation 25 'bitconcatenate' 'tmp_160_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %select_ln187" [src/aes.cpp:189]   --->   Operation 26 'zext' 'zext_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln189 = add i4 %tmp_160_cast, i4 %zext_ln189" [src/aes.cpp:189]   --->   Operation 27 'add' 'add_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i4 %add_ln189" [src/aes.cpp:189]   --->   Operation 28 'zext' 'zext_ln189_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pArray_addr = getelementptr i32 %pArray, i64 0, i64 %zext_ln189_1" [src/aes.cpp:189]   --->   Operation 29 'getelementptr' 'pArray_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%pArray_load = load i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 30 'load' 'pArray_load' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%add_ln188 = add i3 %select_ln187, i3 1" [src/aes.cpp:188]   --->   Operation 31 'add' 'add_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln187 = store i5 %add_ln187_1, i5 %indvar_flatten7" [src/aes.cpp:187]   --->   Operation 32 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln187 = store i3 %select_ln187_1, i3 %i" [src/aes.cpp:187]   --->   Operation 33 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln188 = store i3 %add_ln188, i3 %j" [src/aes.cpp:188]   --->   Operation 34 'store' 'store_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 35 [1/2] (0.67ns)   --->   "%pArray_load = load i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 35 'load' 'pArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %pArray_load" [src/aes.cpp:57]   --->   Operation 36 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %trunc_ln57" [src/aes.cpp:57]   --->   Operation 37 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i8 %S, i64 0, i64 %zext_ln57" [src/aes.cpp:57]   --->   Operation 38 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%S_load = load i8 %S_addr" [src/aes.cpp:57]   --->   Operation 39 'load' 'S_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @subBytes_label0_subBytes_label7_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [src/aes.cpp:186]   --->   Operation 43 'specloopname' 'specloopname_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%S_load = load i8 %S_addr" [src/aes.cpp:57]   --->   Operation 44 'load' 'S_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%S_load_cast = zext i8 %S_load" [src/aes.cpp:57]   --->   Operation 45 'zext' 'S_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln189 = store i32 %S_load_cast, i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 46 'store' 'store_ln189' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 2.35ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', src/aes.cpp:187) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln187', src/aes.cpp:187) [19]  (0.673 ns)
	'select' operation ('select_ln187_1', src/aes.cpp:187) [24]  (0.208 ns)
	'add' operation ('add_ln189', src/aes.cpp:189) [29]  (0.797 ns)
	'getelementptr' operation ('pArray_addr', src/aes.cpp:189) [31]  (0 ns)
	'load' operation ('pArray_load', src/aes.cpp:189) on array 'pArray' [33]  (0.677 ns)

 <State 2>: 1.91ns
The critical path consists of the following:
	'load' operation ('pArray_load', src/aes.cpp:189) on array 'pArray' [33]  (0.677 ns)
	'getelementptr' operation ('S_addr', src/aes.cpp:57) [36]  (0 ns)
	'load' operation ('S_load', src/aes.cpp:57) on array 'S' [37]  (1.24 ns)

 <State 3>: 1.91ns
The critical path consists of the following:
	'load' operation ('S_load', src/aes.cpp:57) on array 'S' [37]  (1.24 ns)
	'store' operation ('store_ln189', src/aes.cpp:189) of variable 'S_load_cast', src/aes.cpp:57 on array 'pArray' [39]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
