{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-doc",
	"source": "yosys",
	"version": "0.52-2",
	"section": "doc",
	"priority": "optional",
	"architecture": "all",
	"suggests": [
		"yosys"
	],
	"installedSize": 3046,
	"maintainer": "Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>",
	"description": "Framework for Verilog RTL synthesis (documentation)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/main/y/yosys/yosys-doc_0.52-2_all.deb",
	"size": 2917016,
	"md5": "ebc426b37b4631e1f1166bc20081655e",
	"sha256": "3c2467270252464f6943a069faaf9f63718e1e8b81ec330c5549a4d3d4b580fa",
	"descriptionMd5": "ab7d9326edc3c3820fff6f5ffb1d9709"
}